<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Base roulante - Robotech 2021-2022: Référence du fichier Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_rcc.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Base roulante - Robotech 2021-2022<span id="projectnumber">&#160;1.2.0</span>
   </div>
   <div id="projectbrief">1 roue commandée par le bus CAN, on peut avancer un certains nombre de pas à vitesse constante, choisir la direction, s&#39;arrêter</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Généré par Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Recherche','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Recherche');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('stm32f0xx__hal__rcc_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Structures de données</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Fonctions</a>  </div>
  <div class="headertitle"><div class="title">Référence du fichier stm32f0xx_hal_rcc.h</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL module.  
<a href="#details">Plus de détails...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f0xx__hal__def_8h_source.html">stm32f0xx_hal_def.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="stm32f0xx__hal__rcc__ex_8h_source.html">stm32f0xx_hal_rcc_ex.h</a>&quot;</code><br />
</div>
<p><a href="stm32f0xx__hal__rcc_8h_source.html">Aller au code source de ce fichier.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Structures de données</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLL configuration structure definition <br  />
  <a href="struct_r_c_c___p_l_l_init_type_def.html#details">Plus de détails...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition <br  />
  <a href="struct_r_c_c___osc_init_type_def.html#details">Plus de détails...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC System, AHB and APB busses clock configuration structure definition <br  />
  <a href="struct_r_c_c___clk_init_type_def.html#details">Plus de détails...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae578b5efd6bd38193ab426ce65cb77b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___timeout.html#gae578b5efd6bd38193ab426ce65cb77b1">RCC_DBP_TIMEOUT_VALUE</a>&#160;&#160;&#160;(100U)       /* 100 ms */</td></tr>
<tr class="separator:gae578b5efd6bd38193ab426ce65cb77b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___timeout.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">RCC_LSE_TIMEOUT_VALUE</a>&#160;&#160;&#160;<a class="el" href="stm32f0xx__hal__conf_8h.html#a85e6fc812dc26f7161a04be2568a5462">LSE_STARTUP_TIMEOUT</a></td></tr>
<tr class="separator:gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3caadc0f23d394d1033aba55d31fcdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___timeout.html#gab3caadc0f23d394d1033aba55d31fcdc">CLOCKSWITCH_TIMEOUT_VALUE</a>&#160;&#160;&#160;(5000U)  /* 5 s    */</td></tr>
<tr class="separator:gab3caadc0f23d394d1033aba55d31fcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0cd4ed24fa948844e1a40b12c450f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___timeout.html#gac0cd4ed24fa948844e1a40b12c450f32">HSE_TIMEOUT_VALUE</a>&#160;&#160;&#160;<a class="el" href="stm32f0xx__hal__conf_8h.html#a68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></td></tr>
<tr class="separator:gac0cd4ed24fa948844e1a40b12c450f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e56670dcbbe9dbc3a8971b36bbec58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___timeout.html#gad9e56670dcbbe9dbc3a8971b36bbec58">HSI_TIMEOUT_VALUE</a>&#160;&#160;&#160;(2U)      /* 2 ms (minimum Tick + 1U) */</td></tr>
<tr class="separator:gad9e56670dcbbe9dbc3a8971b36bbec58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52c7f624c88b0c82ab41b9dbd2b347f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___timeout.html#gad52c7f624c88b0c82ab41b9dbd2b347f">LSI_TIMEOUT_VALUE</a>&#160;&#160;&#160;(2U)      /* 2 ms (minimum Tick + 1U) */</td></tr>
<tr class="separator:gad52c7f624c88b0c82ab41b9dbd2b347f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54d8ad9b3511329efee38b3ad0665de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___timeout.html#gad54d8ad9b3511329efee38b3ad0665de">PLL_TIMEOUT_VALUE</a>&#160;&#160;&#160;(2U)      /* 2 ms (minimum Tick + 1U) */</td></tr>
<tr class="separator:gad54d8ad9b3511329efee38b3ad0665de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8322aa066fcb16ec98dff7f37bb706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___timeout.html#ga0b8322aa066fcb16ec98dff7f37bb706">HSI14_TIMEOUT_VALUE</a>&#160;&#160;&#160;(2U)      /* 2 ms (minimum Tick + 1U) */</td></tr>
<tr class="separator:ga0b8322aa066fcb16ec98dff7f37bb706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___register___offset.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> - <a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>)</td></tr>
<tr class="separator:ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___register___offset.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1e90a88869585b970749de3c16ce4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___register___offset.html#gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:gafb1e90a88869585b970749de3c16ce4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace77000e86938c6253dc08e8c17e891a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___register___offset.html#gace77000e86938c6253dc08e8c17e891a">RCC_CIR_OFFSET</a>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:gace77000e86938c6253dc08e8c17e891a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf234fe5d9628a3f0769721e76f83c566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___register___offset.html#gaf234fe5d9628a3f0769721e76f83c566">RCC_BDCR_OFFSET</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="separator:gaf234fe5d9628a3f0769721e76f83c566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63141585a221eed1fd009eb80e406619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___register___offset.html#ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</a>&#160;&#160;&#160;0x24</td></tr>
<tr class="separator:ga63141585a221eed1fd009eb80e406619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da336203f39dd57462e7f331271f699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga1da336203f39dd57462e7f331271f699">RCC_CR_BYTE2_ADDRESS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group___r_c_c___register___offset.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a> + 0x02U))</td></tr>
<tr class="separator:ga1da336203f39dd57462e7f331271f699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f80d22ba3506a43accbeb9ceb31f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga97f80d22ba3506a43accbeb9ceb31f51">RCC_CIR_BYTE1_ADDRESS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group___r_c_c___register___offset.html#gace77000e86938c6253dc08e8c17e891a">RCC_CIR_OFFSET</a> + 0x01U))</td></tr>
<tr class="separator:ga97f80d22ba3506a43accbeb9ceb31f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1387fb2dfadb830eb83ab2772c8d2294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga1387fb2dfadb830eb83ab2772c8d2294">RCC_CIR_BYTE2_ADDRESS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + <a class="el" href="group___r_c_c___register___offset.html#gace77000e86938c6253dc08e8c17e891a">RCC_CIR_OFFSET</a> + 0x02U))</td></tr>
<tr class="separator:ga1387fb2dfadb830eb83ab2772c8d2294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56feb1abcd35b22427fa55164c585afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a>&#160;&#160;&#160;((uint8_t)1U)</td></tr>
<tr class="separator:ga56feb1abcd35b22427fa55164c585afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8046e472578601da13c39af3eb573693"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga8046e472578601da13c39af3eb573693">CR2_REG_INDEX</a>&#160;&#160;&#160;((uint8_t)2U)</td></tr>
<tr class="separator:ga8046e472578601da13c39af3eb573693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114b3e5b2a2cdb5d85f65511fe085a6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga114b3e5b2a2cdb5d85f65511fe085a6d">BDCR_REG_INDEX</a>&#160;&#160;&#160;((uint8_t)3U)</td></tr>
<tr class="separator:ga114b3e5b2a2cdb5d85f65511fe085a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9507f2d9ee5d477b11363b052cd07c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a>&#160;&#160;&#160;((uint8_t)4U)</td></tr>
<tr class="separator:gab9507f2d9ee5d477b11363b052cd07c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079518093199981a158bb627d6f04ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga079518093199981a158bb627d6f04ee7">RCC_CFGR_PLLMUL_BITNUMBER</a>&#160;&#160;&#160;18U</td></tr>
<tr class="separator:ga079518093199981a158bb627d6f04ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f19c859ce11e3cec19a2d7b42c958b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga61f19c859ce11e3cec19a2d7b42c958b">RCC_CFGR_HPRE_BITNUMBER</a>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:ga61f19c859ce11e3cec19a2d7b42c958b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3250627b16705b1b281fb8ee11f50b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gaa3250627b16705b1b281fb8ee11f50b3">RCC_CFGR_PPRE_BITNUMBER</a>&#160;&#160;&#160;8U</td></tr>
<tr class="separator:gaa3250627b16705b1b281fb8ee11f50b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ce15a96ac1d8112d06be3780a436668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga9ce15a96ac1d8112d06be3780a436668">RCC_CFGR2_PREDIV_BITNUMBER</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9ce15a96ac1d8112d06be3780a436668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2771fa0d69ca2134ce795c3207a23b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga2771fa0d69ca2134ce795c3207a23b2a">RCC_CR_HSIRDY_BitNumber</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2771fa0d69ca2134ce795c3207a23b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9d0f5659813f43bd16fe84df636f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga0f9d0f5659813f43bd16fe84df636f23">RCC_CR_HSERDY_BitNumber</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga0f9d0f5659813f43bd16fe84df636f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga734aed65b34e7ebd96af4c7c6b76032b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga734aed65b34e7ebd96af4c7c6b76032b">RCC_CR_PLLRDY_BitNumber</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:ga734aed65b34e7ebd96af4c7c6b76032b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f974a9566ff13780355237bac79a497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga2f974a9566ff13780355237bac79a497">RCC_CR2_HSI14RDY_BitNumber</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2f974a9566ff13780355237bac79a497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0711e761bf0409f8815a43eb003fc26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gad0711e761bf0409f8815a43eb003fc26">RCC_CR2_HSI48RDY_BitNumber</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad0711e761bf0409f8815a43eb003fc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb9413be7e02f6a7fd7e51e780211b86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gacb9413be7e02f6a7fd7e51e780211b86">RCC_BDCR_LSERDY_BitNumber</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gacb9413be7e02f6a7fd7e51e780211b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d58d1abb579d117b3faaa4e9f7037c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gaf3d58d1abb579d117b3faaa4e9f7037c">RCC_CSR_LSIRDY_BitNumber</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf3d58d1abb579d117b3faaa4e9f7037c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac6c2a7c77337a1e68f2c3bc807c89e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gaac6c2a7c77337a1e68f2c3bc807c89e6">RCC_CSR_V18PWRRSTF_BitNumber</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:gaac6c2a7c77337a1e68f2c3bc807c89e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef661fb642cc30e68e55facef6f68b9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gaef661fb642cc30e68e55facef6f68b9f">RCC_CSR_RMVF_BitNumber</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gaef661fb642cc30e68e55facef6f68b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad445a0d3b690e8041fd4b4710a2b651d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gad445a0d3b690e8041fd4b4710a2b651d">RCC_CSR_OBLRSTF_BitNumber</a>&#160;&#160;&#160;25</td></tr>
<tr class="separator:gad445a0d3b690e8041fd4b4710a2b651d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20cdf38c1587417c2705a05f54d9ce77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga20cdf38c1587417c2705a05f54d9ce77">RCC_CSR_PINRSTF_BitNumber</a>&#160;&#160;&#160;26</td></tr>
<tr class="separator:ga20cdf38c1587417c2705a05f54d9ce77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1a5900fc4ee3ca087dfa4f6bee4e10a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gaf1a5900fc4ee3ca087dfa4f6bee4e10a">RCC_CSR_PORRSTF_BitNumber</a>&#160;&#160;&#160;27</td></tr>
<tr class="separator:gaf1a5900fc4ee3ca087dfa4f6bee4e10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9788d00048bb08f133c7e4aa4ce76705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga9788d00048bb08f133c7e4aa4ce76705">RCC_CSR_SFTRSTF_BitNumber</a>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga9788d00048bb08f133c7e4aa4ce76705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50a9750abd8fe70afc87a24dd13b548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gaf50a9750abd8fe70afc87a24dd13b548">RCC_CSR_IWDGRSTF_BitNumber</a>&#160;&#160;&#160;29</td></tr>
<tr class="separator:gaf50a9750abd8fe70afc87a24dd13b548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9da4897bbc5cce84a887b8ae6273740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gad9da4897bbc5cce84a887b8ae6273740">RCC_CSR_WWDGRSTF_BitNumber</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gad9da4897bbc5cce84a887b8ae6273740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94774bfc892c200d0030acb9997bd34a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga94774bfc892c200d0030acb9997bd34a">RCC_CSR_LPWRRSTF_BitNumber</a>&#160;&#160;&#160;31</td></tr>
<tr class="separator:ga94774bfc892c200d0030acb9997bd34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga232d85b975206babbd3b8b46ea032fe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga232d85b975206babbd3b8b46ea032fe3">RCC_CR_HSITRIM_BitNumber</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga232d85b975206babbd3b8b46ea032fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea919938864083978f5e25891622ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga7ea919938864083978f5e25891622ef1">RCC_HSI14TRIM_BIT_NUMBER</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga7ea919938864083978f5e25891622ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</a>&#160;&#160;&#160;((uint8_t)0x1FU)</td></tr>
<tr class="separator:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9bb7f31e4cd8436a41ae33c8908226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga3c9bb7f31e4cd8436a41ae33c8908226">IS_RCC_HSE</a>(__HSE__)</td></tr>
<tr class="separator:ga3c9bb7f31e4cd8436a41ae33c8908226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c766af016cdc1d63f1ed64c5082737c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga6c766af016cdc1d63f1ed64c5082737c">IS_RCC_LSE</a>(__LSE__)</td></tr>
<tr class="separator:ga6c766af016cdc1d63f1ed64c5082737c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230f351a740560f6b51cdc4b7051606e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga230f351a740560f6b51cdc4b7051606e">IS_RCC_HSI</a>(__HSI__)&#160;&#160;&#160;(((__HSI__) == <a class="el" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>) || ((__HSI__) == <a class="el" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>))</td></tr>
<tr class="separator:ga230f351a740560f6b51cdc4b7051606e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511dd32700ae44f2028255930f0bb99e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga511dd32700ae44f2028255930f0bb99e">IS_RCC_HSI14</a>(__HSI14__)&#160;&#160;&#160;(((__HSI14__) == <a class="el" href="group___r_c_c___h_s_i14___config.html#gac3435bf798649ee4a037d56a2fda2526">RCC_HSI14_OFF</a>) || ((__HSI14__) == <a class="el" href="group___r_c_c___h_s_i14___config.html#ga7b65adb4985783edb7ce30a3fa049992">RCC_HSI14_ON</a>) || ((__HSI14__) == <a class="el" href="group___r_c_c___h_s_i14___config.html#gaa6ea417e40326fe5b3e1ae207f875a92">RCC_HSI14_ADC_CONTROL</a>))</td></tr>
<tr class="separator:ga511dd32700ae44f2028255930f0bb99e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0811e1266f1690c9f967df0129cb9d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga0811e1266f1690c9f967df0129cb9d66">IS_RCC_CALIBRATION_VALUE</a>(__VALUE__)&#160;&#160;&#160;((__VALUE__) &lt;= 0x1FU)</td></tr>
<tr class="separator:ga0811e1266f1690c9f967df0129cb9d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2961f77a4ee7870f36d9f7f6729a0608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga2961f77a4ee7870f36d9f7f6729a0608">IS_RCC_LSI</a>(__LSI__)&#160;&#160;&#160;(((__LSI__) == <a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>) || ((__LSI__) == <a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>))</td></tr>
<tr class="separator:ga2961f77a4ee7870f36d9f7f6729a0608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8a1f3a151c3011e915df4da312dd73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga4e8a1f3a151c3011e915df4da312dd73">IS_RCC_PLL</a>(__PLL__)</td></tr>
<tr class="separator:ga4e8a1f3a151c3011e915df4da312dd73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a93e91c36425b2447523ceef63e7d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga6a93e91c36425b2447523ceef63e7d53">IS_RCC_PREDIV</a>(__PREDIV__)</td></tr>
<tr class="separator:ga6a93e91c36425b2447523ceef63e7d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa87e62aba8556651b5d09e2f7ec4db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gaaa87e62aba8556651b5d09e2f7ec4db5">IS_RCC_PLL_MUL</a>(__MUL__)</td></tr>
<tr class="separator:gaaa87e62aba8556651b5d09e2f7ec4db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5639cc7f37f0cb7ce1e5d0f3918a48ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga5639cc7f37f0cb7ce1e5d0f3918a48ba">IS_RCC_CLOCKTYPE</a>(__CLK__)</td></tr>
<tr class="separator:ga5639cc7f37f0cb7ce1e5d0f3918a48ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3">IS_RCC_HCLK</a>(__HCLK__)</td></tr>
<tr class="separator:ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378b8fcc2e64326f6f98b30cb3fc22d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga378b8fcc2e64326f6f98b30cb3fc22d9">IS_RCC_PCLK</a>(__PCLK__)</td></tr>
<tr class="separator:ga378b8fcc2e64326f6f98b30cb3fc22d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa7b8751b8f868f0f1dd55b6efced65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga9fa7b8751b8f868f0f1dd55b6efced65">IS_RCC_MCO</a>(__MCO__)&#160;&#160;&#160;((__MCO__) == <a class="el" href="group___r_c_c___m_c_o___index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">RCC_MCO</a>)</td></tr>
<tr class="separator:ga9fa7b8751b8f868f0f1dd55b6efced65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1d98013cd9a28e8b1544adf931e7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gacd1d98013cd9a28e8b1544adf931e7b3">IS_RCC_RTCCLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:gacd1d98013cd9a28e8b1544adf931e7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6003fec797edb43f2d69424cf9da6a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga6003fec797edb43f2d69424cf9da6a2b">IS_RCC_USART1CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga6003fec797edb43f2d69424cf9da6a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08abf8048ad8806f0fb9199ee3095436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga08abf8048ad8806f0fb9199ee3095436">IS_RCC_I2C1CLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga08abf8048ad8806f0fb9199ee3095436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6088620a3c2162915b628cd7a4492579">RCC_CFGR_PLLSRC_HSE_PREDIV</a></td></tr>
<tr class="separator:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">RCC_OSCILLATORTYPE_NONE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f">RCC_OSCILLATORTYPE_HSE</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">RCC_OSCILLATORTYPE_HSI</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7036aec5659343c695d795e04d9152ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga7036aec5659343c695d795e04d9152ba">RCC_OSCILLATORTYPE_LSE</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga7036aec5659343c695d795e04d9152ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2">RCC_OSCILLATORTYPE_LSI</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d221efb3191ac268263237e5c893063"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga7d221efb3191ac268263237e5c893063">RCC_OSCILLATORTYPE_HSI14</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga7d221efb3191ac268263237e5c893063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1616626d23fbce440398578855df6f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga1616626d23fbce440398578855df6f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4f70a44776c557af20496b04d9a9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gabc4f70a44776c557af20496b04d9a9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a>&#160;&#160;&#160;(0x00000005U)</td></tr>
<tr class="separator:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac981ea636c2f215e4473901e0912f55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gac981ea636c2f215e4473901e0912f55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad580157edbae878edbcc83c5a68e767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a>&#160;&#160;&#160;(0x00000005U)</td></tr>
<tr class="separator:gaad580157edbae878edbcc83c5a68e767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></td></tr>
<tr class="separator:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga03cf582e263fb7e31a7783d8adabd7a0">RCC_HSICALIBRATION_DEFAULT</a>&#160;&#160;&#160;(0x10U)         /* Default HSI calibration trimming value */</td></tr>
<tr class="separator:ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3435bf798649ee4a037d56a2fda2526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i14___config.html#gac3435bf798649ee4a037d56a2fda2526">RCC_HSI14_OFF</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gac3435bf798649ee4a037d56a2fda2526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b65adb4985783edb7ce30a3fa049992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i14___config.html#ga7b65adb4985783edb7ce30a3fa049992">RCC_HSI14_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf600a82eec2d1445e91af6f98baf042e">RCC_CR2_HSI14ON</a></td></tr>
<tr class="separator:ga7b65adb4985783edb7ce30a3fa049992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ea417e40326fe5b3e1ae207f875a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i14___config.html#gaa6ea417e40326fe5b3e1ae207f875a92">RCC_HSI14_ADC_CONTROL</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9533da17718a4111cd8e1108b41d3a4">RCC_CR2_HSI14DIS</a>)</td></tr>
<tr class="separator:gaa6ea417e40326fe5b3e1ae207f875a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd2ce21687b0527ab5d3fc18aac1d48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i14___config.html#gabd2ce21687b0527ab5d3fc18aac1d48a">RCC_HSI14CALIBRATION_DEFAULT</a>&#160;&#160;&#160;(0x10U)   /* Default HSI14 calibration trimming value */</td></tr>
<tr class="separator:gabd2ce21687b0527ab5d3fc18aac1d48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1710927d79a2032f87f039c4a27356a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gaa1710927d79a2032f87f039c4a27356a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></td></tr>
<tr class="separator:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47a612f8e15c32917ee2181362d88f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gae47a612f8e15c32917ee2181362d88f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86dbee130304ba5760818f56d34ec91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gaf86dbee130304ba5760818f56d34ec91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e721f5bf3fe925f78dae0356165332e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga7e721f5bf3fe925f78dae0356165332e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5330efbd790632856a2b15851517ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gaa5330efbd790632856a2b15851517ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00c7b70f0770a616be4b5df45a454c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gab00c7b70f0770a616be4b5df45a454c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">RCC_SYSCLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a></td></tr>
<tr class="separator:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">RCC_SYSCLKSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a></td></tr>
<tr class="separator:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">RCC_SYSCLKSOURCE_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a></td></tr>
<tr class="separator:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6c2b0b2d59e6591295649853bb2abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">RCC_SYSCLKSOURCE_STATUS_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a></td></tr>
<tr class="separator:ga0d6c2b0b2d59e6591295649853bb2abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3847769265bf19becf7b976a7e908a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">RCC_SYSCLKSOURCE_STATUS_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a></td></tr>
<tr class="separator:ga3847769265bf19becf7b976a7e908a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f05019ec09da478d084f44dbaad7d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">RCC_SYSCLKSOURCE_STATUS_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></td></tr>
<tr class="separator:ga4f05019ec09da478d084f44dbaad7d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226f5bf675015ea677868132b6b83494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td></tr>
<tr class="separator:ga226f5bf675015ea677868132b6b83494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37c0610458a92e3cb32ec81014625c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a></td></tr>
<tr class="separator:gac37c0610458a92e3cb32ec81014625c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a></td></tr>
<tr class="separator:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a></td></tr>
<tr class="separator:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895462b261e03eade3d0139cc1327a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a></td></tr>
<tr class="separator:ga895462b261e03eade3d0139cc1327a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73814b5a7ee000687ec8334637ca5b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a></td></tr>
<tr class="separator:ga73814b5a7ee000687ec8334637ca5b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43eddf4d4160df30548a714dce102ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a></td></tr>
<tr class="separator:ga43eddf4d4160df30548a714dce102ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94956d6e9c3a78230bf660b838f987e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a></td></tr>
<tr class="separator:ga94956d6e9c3a78230bf660b838f987e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a></td></tr>
<tr class="separator:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">RCC_HCLK_DIV1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96b327debdecc8d7cb1348bffa10f449">RCC_CFGR_PPRE_DIV1</a></td></tr>
<tr class="separator:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">RCC_HCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga291734798fe9cc096b93d0798562a888">RCC_CFGR_PPRE_DIV2</a></td></tr>
<tr class="separator:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">RCC_HCLK_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab6669f4d4c82666c4d36e9ee381af3f7">RCC_CFGR_PPRE_DIV4</a></td></tr>
<tr class="separator:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">RCC_HCLK_DIV8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf392829682cb0d80bbccbced1ffb95f2">RCC_CFGR_PPRE_DIV8</a></td></tr>
<tr class="separator:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">RCC_HCLK_DIV16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8c69e27ab07c9a7219d2c746616ab2">RCC_CFGR_PPRE_DIV16</a></td></tr>
<tr class="separator:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce0b2f54d103340d8c3a218e86e295d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gacce0b2f54d103340d8c3a218e86e295d">RCC_RTCCLKSOURCE_NO_CLK</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gacce0b2f54d103340d8c3a218e86e295d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205">RCC_BDCR_RTCSEL_LSE</a></td></tr>
<tr class="separator:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd">RCC_BDCR_RTCSEL_LSI</a></td></tr>
<tr class="separator:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070b819c6eca00d4b89cbf35216c3a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___source.html#ga070b819c6eca00d4b89cbf35216c3a92">RCC_RTCCLKSOURCE_HSE_DIV32</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e">RCC_BDCR_RTCSEL_HSE</a></td></tr>
<tr class="separator:ga070b819c6eca00d4b89cbf35216c3a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ebc7b8473983247312ff095c242285f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga1ebc7b8473983247312ff095c242285f">RCC_PLL_MUL2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabcc53e7555ec8171db162de2bdd30d6f">RCC_CFGR_PLLMUL2</a></td></tr>
<tr class="separator:ga1ebc7b8473983247312ff095c242285f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee529382af73885706795fd81538781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga4ee529382af73885706795fd81538781">RCC_PLL_MUL3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b">RCC_CFGR_PLLMUL3</a></td></tr>
<tr class="separator:ga4ee529382af73885706795fd81538781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aedc8bc6552d98fb748b58a2379820b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga2aedc8bc6552d98fb748b58a2379820b">RCC_PLL_MUL4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae">RCC_CFGR_PLLMUL4</a></td></tr>
<tr class="separator:ga2aedc8bc6552d98fb748b58a2379820b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2b6019d1b1de880b009ff2a6769f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga3b2b6019d1b1de880b009ff2a6769f03">RCC_PLL_MUL5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3eefd08698972d5ed05f76547ccdd93">RCC_CFGR_PLLMUL5</a></td></tr>
<tr class="separator:ga3b2b6019d1b1de880b009ff2a6769f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f8dd748556470dcac6901ac7a3e650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gae2f8dd748556470dcac6901ac7a3e650">RCC_PLL_MUL6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7">RCC_CFGR_PLLMUL6</a></td></tr>
<tr class="separator:gae2f8dd748556470dcac6901ac7a3e650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae215b8ba691fe0ea413c45d56e77eca0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gae215b8ba691fe0ea413c45d56e77eca0">RCC_PLL_MUL7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49c36310c8cbab5f934ee5766dc6c1c5">RCC_CFGR_PLLMUL7</a></td></tr>
<tr class="separator:gae215b8ba691fe0ea413c45d56e77eca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddfa6ebdecba8c5951a774b271fa82eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gaddfa6ebdecba8c5951a774b271fa82eb">RCC_PLL_MUL8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16">RCC_CFGR_PLLMUL8</a></td></tr>
<tr class="separator:gaddfa6ebdecba8c5951a774b271fa82eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653f185ecd0b9b440180433fb1a6ff3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga653f185ecd0b9b440180433fb1a6ff3d">RCC_PLL_MUL9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga603d5a84759f97f12f9492b4c6da7918">RCC_CFGR_PLLMUL9</a></td></tr>
<tr class="separator:ga653f185ecd0b9b440180433fb1a6ff3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07cdf351bcf4ffc95cd45a28008e43e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga07cdf351bcf4ffc95cd45a28008e43e5">RCC_PLL_MUL10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00eda495752ab6400a8610d3f71c634e">RCC_CFGR_PLLMUL10</a></td></tr>
<tr class="separator:ga07cdf351bcf4ffc95cd45a28008e43e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33153db08feae4d86a5c170e8a1781bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga33153db08feae4d86a5c170e8a1781bd">RCC_PLL_MUL11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2f10b3a0f764c794b7986bcc476c4c8">RCC_CFGR_PLLMUL11</a></td></tr>
<tr class="separator:ga33153db08feae4d86a5c170e8a1781bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca5a5ddd829f682dd9a211e6a9be452a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gaca5a5ddd829f682dd9a211e6a9be452a">RCC_PLL_MUL12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392">RCC_CFGR_PLLMUL12</a></td></tr>
<tr class="separator:gaca5a5ddd829f682dd9a211e6a9be452a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8d76a17aeb979992e61ec3a1e32a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga9b8d76a17aeb979992e61ec3a1e32a14">RCC_PLL_MUL13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a3e767c6d6d342f05a9dac2272ff01c">RCC_CFGR_PLLMUL13</a></td></tr>
<tr class="separator:ga9b8d76a17aeb979992e61ec3a1e32a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a96dc75a1fb43fb7f032a4cf34db287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga6a96dc75a1fb43fb7f032a4cf34db287">RCC_PLL_MUL14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51b08f0069351ceff373bcd0e216ea96">RCC_CFGR_PLLMUL14</a></td></tr>
<tr class="separator:ga6a96dc75a1fb43fb7f032a4cf34db287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75ceb816d75a0d384b67d1bf489bb44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gaa75ceb816d75a0d384b67d1bf489bb44">RCC_PLL_MUL15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga687b2c837792e8c3f276ee1d4c20b7f4">RCC_CFGR_PLLMUL15</a></td></tr>
<tr class="separator:gaa75ceb816d75a0d384b67d1bf489bb44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39bd735dbbdf7f4bbc122b833d2c92f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga39bd735dbbdf7f4bbc122b833d2c92f3">RCC_PLL_MUL16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58">RCC_CFGR_PLLMUL16</a></td></tr>
<tr class="separator:ga39bd735dbbdf7f4bbc122b833d2c92f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd3eed6433f086d9290081d821549c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#gabd3eed6433f086d9290081d821549c5a">RCC_PREDIV_DIV1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ab86296ea2711b6365499106e4c4b5a">RCC_CFGR2_PREDIV_DIV1</a></td></tr>
<tr class="separator:gabd3eed6433f086d9290081d821549c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e8588d1e7abfe53abb7efa9a0bb2a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga10e8588d1e7abfe53abb7efa9a0bb2a5">RCC_PREDIV_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1">RCC_CFGR2_PREDIV_DIV2</a></td></tr>
<tr class="separator:ga10e8588d1e7abfe53abb7efa9a0bb2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b173c7b229c3f93912c19ff82f76b76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga3b173c7b229c3f93912c19ff82f76b76">RCC_PREDIV_DIV3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga554c3890138f4fabc86af31ec7508f26">RCC_CFGR2_PREDIV_DIV3</a></td></tr>
<tr class="separator:ga3b173c7b229c3f93912c19ff82f76b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ff653fdb6a94461164ed5764c28dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga67ff653fdb6a94461164ed5764c28dfe">RCC_PREDIV_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03989668fed9fe564f60fb13cfcae681">RCC_CFGR2_PREDIV_DIV4</a></td></tr>
<tr class="separator:ga67ff653fdb6a94461164ed5764c28dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4dba9a159d1871ddf6de009fbb95ea4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#gad4dba9a159d1871ddf6de009fbb95ea4">RCC_PREDIV_DIV5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0">RCC_CFGR2_PREDIV_DIV5</a></td></tr>
<tr class="separator:gad4dba9a159d1871ddf6de009fbb95ea4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24cfc934dd1b49c67ae0874b9e65f409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga24cfc934dd1b49c67ae0874b9e65f409">RCC_PREDIV_DIV6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad76c4165380e49e9d9784e7bf5fab1b6">RCC_CFGR2_PREDIV_DIV6</a></td></tr>
<tr class="separator:ga24cfc934dd1b49c67ae0874b9e65f409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga228bc4148ee94efaf9840c29804e996b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga228bc4148ee94efaf9840c29804e996b">RCC_PREDIV_DIV7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa63b565a6b48cee1ea49a0be9f2f9185">RCC_CFGR2_PREDIV_DIV7</a></td></tr>
<tr class="separator:ga228bc4148ee94efaf9840c29804e996b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a27e81a533e477511c9c67a5c90ab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga74a27e81a533e477511c9c67a5c90ab9">RCC_PREDIV_DIV8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25aec8f8ebb84c4716db308dc179339b">RCC_CFGR2_PREDIV_DIV8</a></td></tr>
<tr class="separator:ga74a27e81a533e477511c9c67a5c90ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264138c613991ee25f9259c214021f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga264138c613991ee25f9259c214021f8c">RCC_PREDIV_DIV9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97a9c6bb08a63295636119df733d0f9f">RCC_CFGR2_PREDIV_DIV9</a></td></tr>
<tr class="separator:ga264138c613991ee25f9259c214021f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017bee4becac956ceafe7390cbcd5c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga017bee4becac956ceafe7390cbcd5c5f">RCC_PREDIV_DIV10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b94190a5066c1679c7d82c652536445">RCC_CFGR2_PREDIV_DIV10</a></td></tr>
<tr class="separator:ga017bee4becac956ceafe7390cbcd5c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d2fce66986e97f50fc39d1f0d6bd3d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga2d2fce66986e97f50fc39d1f0d6bd3d3">RCC_PREDIV_DIV11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9932904c30e68bb7b52cea28cbeae69">RCC_CFGR2_PREDIV_DIV11</a></td></tr>
<tr class="separator:ga2d2fce66986e97f50fc39d1f0d6bd3d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e78335fec5e3bd0dae86b9f910c747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#gaa9e78335fec5e3bd0dae86b9f910c747">RCC_PREDIV_DIV12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5402db0b8522c06ce3e1ff6813a508f0">RCC_CFGR2_PREDIV_DIV12</a></td></tr>
<tr class="separator:gaa9e78335fec5e3bd0dae86b9f910c747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d799fa180ed5bed7438c86bb1947be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga20d799fa180ed5bed7438c86bb1947be">RCC_PREDIV_DIV13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae35fc61c8c5b86c6b1d484a132bb3e45">RCC_CFGR2_PREDIV_DIV13</a></td></tr>
<tr class="separator:ga20d799fa180ed5bed7438c86bb1947be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85bd9c256f8e13657438d91890362e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga85bd9c256f8e13657438d91890362e5b">RCC_PREDIV_DIV14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d58f429410f5aaa9475a3a4b63492bc">RCC_CFGR2_PREDIV_DIV14</a></td></tr>
<tr class="separator:ga85bd9c256f8e13657438d91890362e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ef485052778fc649ca7099b59f2b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#gab7ef485052778fc649ca7099b59f2b64">RCC_PREDIV_DIV15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga579a0cc7dcca708fef65e3217c55666e">RCC_CFGR2_PREDIV_DIV15</a></td></tr>
<tr class="separator:gab7ef485052778fc649ca7099b59f2b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ace6f1b93f6b88adc80690165df13e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___prediv___factor.html#ga5ace6f1b93f6b88adc80690165df13e1">RCC_PREDIV_DIV16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95d845a26c3d1e98a883e6e1007c401e">RCC_CFGR2_PREDIV_DIV16</a></td></tr>
<tr class="separator:ga5ace6f1b93f6b88adc80690165df13e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577d17f0ddb77fa4416338cd4d1891b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___u_s_a_r_t1___clock___source.html#ga577d17f0ddb77fa4416338cd4d1891b5">RCC_USART1CLKSOURCE_PCLK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5468e5cf3a5f069717e7dfb4b3811c08">RCC_CFGR3_USART1SW_PCLK</a></td></tr>
<tr class="separator:ga577d17f0ddb77fa4416338cd4d1891b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50441be9ccc8a7abbdba23cfd7f7286c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___u_s_a_r_t1___clock___source.html#ga50441be9ccc8a7abbdba23cfd7f7286c">RCC_USART1CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4df150a834b1d29c3ea9497c02518aa2">RCC_CFGR3_USART1SW_SYSCLK</a></td></tr>
<tr class="separator:ga50441be9ccc8a7abbdba23cfd7f7286c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e82299a4295d0e5bf42950f99ddb39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___u_s_a_r_t1___clock___source.html#gac2e82299a4295d0e5bf42950f99ddb39">RCC_USART1CLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab80ddbf35c3372ce39ae60f7b10c2e">RCC_CFGR3_USART1SW_LSE</a></td></tr>
<tr class="separator:gac2e82299a4295d0e5bf42950f99ddb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15818f4637d9721117cf6751ad79af28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___u_s_a_r_t1___clock___source.html#ga15818f4637d9721117cf6751ad79af28">RCC_USART1CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39f135c5df8435a0b04cb5d0895de7f0">RCC_CFGR3_USART1SW_HSI</a></td></tr>
<tr class="separator:ga15818f4637d9721117cf6751ad79af28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5645524b292048cfe127da02ba9b3df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i2_c1___clock___source.html#ga5645524b292048cfe127da02ba9b3df7">RCC_I2C1CLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad1d0cd9a6442ea0a9de886f7e2f0ecc">RCC_CFGR3_I2C1SW_HSI</a></td></tr>
<tr class="separator:ga5645524b292048cfe127da02ba9b3df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a04c52a4f4665188e40cd7f4018ea3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i2_c1___clock___source.html#ga1a04c52a4f4665188e40cd7f4018ea3f">RCC_I2C1CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5654d9fb8dfeb19e55cffc9a7c280ec3">RCC_CFGR3_I2C1SW_SYSCLK</a></td></tr>
<tr class="separator:ga1a04c52a4f4665188e40cd7f4018ea3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152dd1ae9455e528526c4e23a817937b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga152dd1ae9455e528526c4e23a817937b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9bc2abe13f0d3e62a5f9aa381927eb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___index.html#gad9bc2abe13f0d3e62a5f9aa381927eb3">RCC_MCO</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a></td></tr>
<tr class="separator:gad9bc2abe13f0d3e62a5f9aa381927eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725a16362f3324ef5866dc5a1ff07cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___clock___source.html#ga725a16362f3324ef5866dc5a1ff07cf5">RCC_MCO1SOURCE_NOCLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a></td></tr>
<tr class="separator:ga725a16362f3324ef5866dc5a1ff07cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ada18d28374df66c1b6da16606c23d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___clock___source.html#ga4ada18d28374df66c1b6da16606c23d8">RCC_MCO1SOURCE_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a">RCC_CFGR_MCO_LSI</a></td></tr>
<tr class="separator:ga4ada18d28374df66c1b6da16606c23d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___clock___source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621">RCC_MCO1SOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd">RCC_CFGR_MCO_LSE</a></td></tr>
<tr class="separator:gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ca2959a1252ecd319843da02c79526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___clock___source.html#gae8ca2959a1252ecd319843da02c79526">RCC_MCO1SOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a></td></tr>
<tr class="separator:gae8ca2959a1252ecd319843da02c79526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99c388c455852143220397db3730635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___clock___source.html#gad99c388c455852143220397db3730635">RCC_MCO1SOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a></td></tr>
<tr class="separator:gad99c388c455852143220397db3730635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___clock___source.html#ga5582d2ab152eb440a6cc3ae4833b043f">RCC_MCO1SOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a></td></tr>
<tr class="separator:ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf5e242943168d45ace0c547077e321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___clock___source.html#ga5bf5e242943168d45ace0c547077e321">RCC_MCO1SOURCE_PLLCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a></td></tr>
<tr class="separator:ga5bf5e242943168d45ace0c547077e321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbff3bcd8c7b213280f8078a6564d9fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___clock___source.html#gadbff3bcd8c7b213280f8078a6564d9fa">RCC_MCO1SOURCE_HSI14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09a53ff21eba16600568a228a7a9646a">RCC_CFGR_MCO_HSI14</a></td></tr>
<tr class="separator:gadbff3bcd8c7b213280f8078a6564d9fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">RCC_IT_LSIRDY</a>&#160;&#160;&#160;((uint8_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>)</td></tr>
<tr class="separator:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b6e78a426850f595ef180d292a673d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d">RCC_IT_LSERDY</a>&#160;&#160;&#160;((uint8_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>)</td></tr>
<tr class="separator:gad6b6e78a426850f595ef180d292a673d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69637e51b71f73f519c8c0a0613d042f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">RCC_IT_HSIRDY</a>&#160;&#160;&#160;((uint8_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>)</td></tr>
<tr class="separator:ga69637e51b71f73f519c8c0a0613d042f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13eaede352bca59611e6cae68665866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">RCC_IT_HSERDY</a>&#160;&#160;&#160;((uint8_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>)</td></tr>
<tr class="separator:gad13eaede352bca59611e6cae68665866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">RCC_IT_PLLRDY</a>&#160;&#160;&#160;((uint8_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>)</td></tr>
<tr class="separator:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b85dd0ddf5c816fad2bb2c149129c01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga3b85dd0ddf5c816fad2bb2c149129c01">RCC_IT_HSI14RDY</a>&#160;&#160;&#160;((uint8_t)<a class="el" href="group___peripheral___registers___bits___definition.html#ga50433b2663ccee3a4ad2f219da4b74b6">RCC_CIR_HSI14RDYF</a>)</td></tr>
<tr class="separator:ga3b85dd0ddf5c816fad2bb2c149129c01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga9bb34a4912d2084dc1c0834eb53aa7a3">RCC_IT_CSS</a>&#160;&#160;&#160;((uint8_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>)</td></tr>
<tr class="separator:ga9bb34a4912d2084dc1c0834eb53aa7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827d986723e7ce652fa733bb8184d216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___r_c_c___private___constants.html#ga2771fa0d69ca2134ce795c3207a23b2a">RCC_CR_HSIRDY_BitNumber</a>))</td></tr>
<tr class="separator:ga827d986723e7ce652fa733bb8184d216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___r_c_c___private___constants.html#ga0f9d0f5659813f43bd16fe84df636f23">RCC_CR_HSERDY_BitNumber</a>))</td></tr>
<tr class="separator:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___r_c_c___private___constants.html#ga734aed65b34e7ebd96af4c7c6b76032b">RCC_CR_PLLRDY_BitNumber</a>))</td></tr>
<tr class="separator:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8757cbfae2c0b6871d9e3ddedff95420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga8757cbfae2c0b6871d9e3ddedff95420">RCC_FLAG_HSI14RDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#ga8046e472578601da13c39af3eb573693">CR2_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___r_c_c___private___constants.html#ga2f974a9566ff13780355237bac79a497">RCC_CR2_HSI14RDY_BitNumber</a>))</td></tr>
<tr class="separator:ga8757cbfae2c0b6871d9e3ddedff95420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5e4992314d347597621bfe7ab10d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___r_c_c___private___constants.html#gaf3d58d1abb579d117b3faaa4e9f7037c">RCC_CSR_LSIRDY_BitNumber</a>))</td></tr>
<tr class="separator:ga8c5e4992314d347597621bfe7ab10d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bacaedece5c7cb6d9e52c1412e1a8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga9bacaedece5c7cb6d9e52c1412e1a8ae">RCC_FLAG_OBLRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___r_c_c___private___constants.html#gad445a0d3b690e8041fd4b4710a2b651d">RCC_CSR_OBLRSTF_BitNumber</a>))</td></tr>
<tr class="separator:ga9bacaedece5c7cb6d9e52c1412e1a8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">RCC_FLAG_PINRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___r_c_c___private___constants.html#ga20cdf38c1587417c2705a05f54d9ce77">RCC_CSR_PINRSTF_BitNumber</a>))</td></tr>
<tr class="separator:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ad309070f416720207eece5da7dc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga39ad309070f416720207eece5da7dc2c">RCC_FLAG_PORRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___r_c_c___private___constants.html#gaf1a5900fc4ee3ca087dfa4f6bee4e10a">RCC_CSR_PORRSTF_BitNumber</a>))</td></tr>
<tr class="separator:ga39ad309070f416720207eece5da7dc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">RCC_FLAG_SFTRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___r_c_c___private___constants.html#ga9788d00048bb08f133c7e4aa4ce76705">RCC_CSR_SFTRSTF_BitNumber</a>))</td></tr>
<tr class="separator:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">RCC_FLAG_IWDGRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___r_c_c___private___constants.html#gaf50a9750abd8fe70afc87a24dd13b548">RCC_CSR_IWDGRSTF_BitNumber</a>))</td></tr>
<tr class="separator:gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80b60b2d497ccd7b7de1075009999a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaa80b60b2d497ccd7b7de1075009999a7">RCC_FLAG_WWDGRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___r_c_c___private___constants.html#gad9da4897bbc5cce84a887b8ae6273740">RCC_CSR_WWDGRSTF_BitNumber</a>))</td></tr>
<tr class="separator:gaa80b60b2d497ccd7b7de1075009999a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67049531354aed7546971163d02c9920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga67049531354aed7546971163d02c9920">RCC_FLAG_LPWRRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___r_c_c___private___constants.html#ga94774bfc892c200d0030acb9997bd34a">RCC_CSR_LPWRRSTF_BitNumber</a>))</td></tr>
<tr class="separator:ga67049531354aed7546971163d02c9920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fb963db446c16e46a18908f7fe1927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#ga114b3e5b2a2cdb5d85f65511fe085a6d">BDCR_REG_INDEX</a> &lt;&lt; 5U) | <a class="el" href="group___r_c_c___private___constants.html#gacb9413be7e02f6a7fd7e51e780211b86">RCC_BDCR_LSERDY_BitNumber</a>))</td></tr>
<tr class="separator:gac9fb963db446c16e46a18908f7fe1927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fde58d775fd2458002df817a68f486e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga1fde58d775fd2458002df817a68f486e">__HAL_RCC_GPIOA_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga1fde58d775fd2458002df817a68f486e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad43f3f4d8163d40f7d402ef75d27c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga5ad43f3f4d8163d40f7d402ef75d27c5">__HAL_RCC_GPIOB_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5ad43f3f4d8163d40f7d402ef75d27c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebfeb136612f370950f52306d29b6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga5ebfeb136612f370950f52306d29b6fd">__HAL_RCC_GPIOC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5ebfeb136612f370950f52306d29b6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84098c3c8735d401024a1fb762e9527f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga84098c3c8735d401024a1fb762e9527f">__HAL_RCC_GPIOF_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga84098c3c8735d401024a1fb762e9527f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5222bac3ebfec517c93055ae065303da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga5222bac3ebfec517c93055ae065303da">__HAL_RCC_CRC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5222bac3ebfec517c93055ae065303da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga49fc2c82ba0753e462ea8eb91c634a98">__HAL_RCC_DMA1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ba92ddc3fa1efc4d840a19795b6888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga93ba92ddc3fa1efc4d840a19795b6888">__HAL_RCC_SRAM_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga93ba92ddc3fa1efc4d840a19795b6888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a2870f308b7ccc5aba84d963484bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga17a2870f308b7ccc5aba84d963484bac">__HAL_RCC_FLITF_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga17a2870f308b7ccc5aba84d963484bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7083e491e6a1e165d064d199304bd2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga7083e491e6a1e165d064d199304bd2f0">__HAL_RCC_GPIOA_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619">RCC_AHBENR_GPIOAEN</a>))</td></tr>
<tr class="separator:ga7083e491e6a1e165d064d199304bd2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60be1be419b57dafbbb93df67d68a424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga60be1be419b57dafbbb93df67d68a424">__HAL_RCC_GPIOB_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec">RCC_AHBENR_GPIOBEN</a>))</td></tr>
<tr class="separator:ga60be1be419b57dafbbb93df67d68a424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc90c25d35f9b5b5f66961505de1cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga0fc90c25d35f9b5b5f66961505de1cd4">__HAL_RCC_GPIOC_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b">RCC_AHBENR_GPIOCEN</a>))</td></tr>
<tr class="separator:ga0fc90c25d35f9b5b5f66961505de1cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c2248eab0a30bd8f4912233abbf34a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga84c2248eab0a30bd8f4912233abbf34a">__HAL_RCC_GPIOF_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39">RCC_AHBENR_GPIOFEN</a>))</td></tr>
<tr class="separator:ga84c2248eab0a30bd8f4912233abbf34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170a30954a78a81a8f9b381378e0c9af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga170a30954a78a81a8f9b381378e0c9af">__HAL_RCC_CRC_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>))</td></tr>
<tr class="separator:ga170a30954a78a81a8f9b381378e0c9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569dc8b9e178a8afab2664fdf87f46c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga569dc8b9e178a8afab2664fdf87f46c5">__HAL_RCC_DMA1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>))</td></tr>
<tr class="separator:ga569dc8b9e178a8afab2664fdf87f46c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429ce8eecde9788d3daf85226b5c171b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga429ce8eecde9788d3daf85226b5c171b">__HAL_RCC_SRAM_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</a>))</td></tr>
<tr class="separator:ga429ce8eecde9788d3daf85226b5c171b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ecbf76738d7f2b8deb65847614f7574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___enable___disable.html#ga3ecbf76738d7f2b8deb65847614f7574">__HAL_RCC_FLITF_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>))</td></tr>
<tr class="separator:ga3ecbf76738d7f2b8deb65847614f7574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1edbd9407c814110f04c1a609a214e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#gad1edbd9407c814110f04c1a609a214e4">__HAL_RCC_GPIOA_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619">RCC_AHBENR_GPIOAEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad1edbd9407c814110f04c1a609a214e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc8f9dc5f5b64c14c325c45ee301b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga2fc8f9dc5f5b64c14c325c45ee301b4f">__HAL_RCC_GPIOB_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec">RCC_AHBENR_GPIOBEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2fc8f9dc5f5b64c14c325c45ee301b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528029c120a0154dfd7cfd6159e8debe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga528029c120a0154dfd7cfd6159e8debe">__HAL_RCC_GPIOC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b">RCC_AHBENR_GPIOCEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga528029c120a0154dfd7cfd6159e8debe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c997b15dc4bc3fd8e5b43193e4b1a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga5c997b15dc4bc3fd8e5b43193e4b1a2d">__HAL_RCC_GPIOF_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39">RCC_AHBENR_GPIOFEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga5c997b15dc4bc3fd8e5b43193e4b1a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1b25cbf589c1c47c1d069e4c803d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga0e1b25cbf589c1c47c1d069e4c803d56">__HAL_RCC_CRC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>))   != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga0e1b25cbf589c1c47c1d069e4c803d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab05e603c9cadd72e4b6397837b46cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#gaab05e603c9cadd72e4b6397837b46cef">__HAL_RCC_DMA1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>))  != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaab05e603c9cadd72e4b6397837b46cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87efa23f18c79992ea64654c4d159f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga87efa23f18c79992ea64654c4d159f3b">__HAL_RCC_SRAM_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</a>))  != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga87efa23f18c79992ea64654c4d159f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f5675d8f45c678b8a2f43fca8f991e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga40f5675d8f45c678b8a2f43fca8f991e">__HAL_RCC_FLITF_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga40f5675d8f45c678b8a2f43fca8f991e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d73b007700fe1576c7965ce677148bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga2d73b007700fe1576c7965ce677148bd">__HAL_RCC_GPIOA_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619">RCC_AHBENR_GPIOAEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga2d73b007700fe1576c7965ce677148bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9353035473ac5f144f6e5385c4bebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga9b9353035473ac5f144f6e5385c4bebb">__HAL_RCC_GPIOB_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec">RCC_AHBENR_GPIOBEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9b9353035473ac5f144f6e5385c4bebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e939d98ecca025c028bd1d837b84c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga5e939d98ecca025c028bd1d837b84c81">__HAL_RCC_GPIOC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b">RCC_AHBENR_GPIOCEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga5e939d98ecca025c028bd1d837b84c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga843a7fcc2441b978cadacbea548dff93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga843a7fcc2441b978cadacbea548dff93">__HAL_RCC_GPIOF_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39">RCC_AHBENR_GPIOFEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga843a7fcc2441b978cadacbea548dff93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2645916b9ee9bad8c724a719c621d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga3d2645916b9ee9bad8c724a719c621d9">__HAL_RCC_CRC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>))   == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga3d2645916b9ee9bad8c724a719c621d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89d94d6252c79e450623f69eb939ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#gae89d94d6252c79e450623f69eb939ed6">__HAL_RCC_DMA1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>))  == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gae89d94d6252c79e450623f69eb939ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44b59a52419512fd34d2d87190bf39c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga44b59a52419512fd34d2d87190bf39c8">__HAL_RCC_SRAM_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</a>))  == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga44b59a52419512fd34d2d87190bf39c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab36991bb98be402aae3d70b0887658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#gaeab36991bb98be402aae3d70b0887658">__HAL_RCC_FLITF_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaeab36991bb98be402aae3d70b0887658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62d32fdde03df10072d856515692c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaf62d32fdde03df10072d856515692c8d">__HAL_RCC_TIM3_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaf62d32fdde03df10072d856515692c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c0bd63fbc7500f9c209ef42c0931b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga28c0bd63fbc7500f9c209ef42c0931b6">__HAL_RCC_TIM14_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga28c0bd63fbc7500f9c209ef42c0931b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c13cc10b36c32d750be226d2fda3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gab0c13cc10b36c32d750be226d2fda3b2">__HAL_RCC_WWDG_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gab0c13cc10b36c32d750be226d2fda3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeae5b9e93721dd4e34274600996baeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaaeae5b9e93721dd4e34274600996baeb">__HAL_RCC_I2C1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaaeae5b9e93721dd4e34274600996baeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7399cc977622172aeda52a86ceed92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6c7399cc977622172aeda52a86ceed92">__HAL_RCC_PWR_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga6c7399cc977622172aeda52a86ceed92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb7035f007ec272b725e51018a36b23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga9fb7035f007ec272b725e51018a36b23">__HAL_RCC_TIM3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>))</td></tr>
<tr class="separator:ga9fb7035f007ec272b725e51018a36b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492911cce1e54350519e7793c897102b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga492911cce1e54350519e7793c897102b">__HAL_RCC_TIM14_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799">RCC_APB1ENR_TIM14EN</a>))</td></tr>
<tr class="separator:ga492911cce1e54350519e7793c897102b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afa0a633cf2553743a494d97aa5b997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6afa0a633cf2553743a494d97aa5b997">__HAL_RCC_WWDG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>))</td></tr>
<tr class="separator:ga6afa0a633cf2553743a494d97aa5b997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga490a853eae72da96aad5379a6e939dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga490a853eae72da96aad5379a6e939dd8">__HAL_RCC_I2C1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>))</td></tr>
<tr class="separator:ga490a853eae72da96aad5379a6e939dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3db86d2db2bad45732a742b6a91ea0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaf3db86d2db2bad45732a742b6a91ea0b">__HAL_RCC_PWR_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>))</td></tr>
<tr class="separator:gaf3db86d2db2bad45732a742b6a91ea0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6090239db6a8a6917b3f3accea15ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gaf6090239db6a8a6917b3f3accea15ed0">__HAL_RCC_TIM3_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>))  != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaf6090239db6a8a6917b3f3accea15ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40a1f6a134b09aaa211ad159e613d1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#gaf40a1f6a134b09aaa211ad159e613d1a">__HAL_RCC_TIM14_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799">RCC_APB1ENR_TIM14EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaf40a1f6a134b09aaa211ad159e613d1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b26aff2638d1e0613b0ce0530f0cd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga9b26aff2638d1e0613b0ce0530f0cd48">__HAL_RCC_WWDG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>))  != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9b26aff2638d1e0613b0ce0530f0cd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7570e5654fd61b44dabe0546e524c906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga7570e5654fd61b44dabe0546e524c906">__HAL_RCC_I2C1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>))  != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga7570e5654fd61b44dabe0546e524c906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga850f4fd113303ed7322577ad023cf748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga850f4fd113303ed7322577ad023cf748">__HAL_RCC_PWR_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>))   != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga850f4fd113303ed7322577ad023cf748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f8e043a42eaf534c1efa2477078c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga50f8e043a42eaf534c1efa2477078c0a">__HAL_RCC_TIM3_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>))  == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga50f8e043a42eaf534c1efa2477078c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89072bbdf8efacb3d243c50711f60766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga89072bbdf8efacb3d243c50711f60766">__HAL_RCC_TIM14_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799">RCC_APB1ENR_TIM14EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga89072bbdf8efacb3d243c50711f60766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d4e081c859ddccd4492343743bb245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga21d4e081c859ddccd4492343743bb245">__HAL_RCC_WWDG_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>))  == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga21d4e081c859ddccd4492343743bb245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8868ab331b4bb14a1d5cc55c9133e4de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga8868ab331b4bb14a1d5cc55c9133e4de">__HAL_RCC_I2C1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>))  == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga8868ab331b4bb14a1d5cc55c9133e4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1019fdeb30eb4bcb23a0bea2278a94a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status.html#ga1019fdeb30eb4bcb23a0bea2278a94a2">__HAL_RCC_PWR_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>))   == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga1019fdeb30eb4bcb23a0bea2278a94a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3ffcbb86e4913ae336ba094ca199e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gafc3ffcbb86e4913ae336ba094ca199e1">__HAL_RCC_SYSCFG_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gafc3ffcbb86e4913ae336ba094ca199e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa28c08d39ba2ec206a131f0861d7c1a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaa28c08d39ba2ec206a131f0861d7c1a1">__HAL_RCC_ADC1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaa28c08d39ba2ec206a131f0861d7c1a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad693d7300ed7134b60bb1a645e762358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gad693d7300ed7134b60bb1a645e762358">__HAL_RCC_TIM1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gad693d7300ed7134b60bb1a645e762358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856c7460aa481976644736c703c6702d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga856c7460aa481976644736c703c6702d">__HAL_RCC_SPI1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga856c7460aa481976644736c703c6702d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9753b09f531d9d48d31abd4f74c26d26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga9753b09f531d9d48d31abd4f74c26d26">__HAL_RCC_TIM16_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga9753b09f531d9d48d31abd4f74c26d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983ec0b6719bbf98e40818a8e6817c58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga983ec0b6719bbf98e40818a8e6817c58">__HAL_RCC_TIM17_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga983ec0b6719bbf98e40818a8e6817c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932afe7cea6c567ad63e0f83308b9d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga932afe7cea6c567ad63e0f83308b9d3e">__HAL_RCC_USART1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga932afe7cea6c567ad63e0f83308b9d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ce3b2ed26ac09b874d3a5d8c282a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaa9ce3b2ed26ac09b874d3a5d8c282a67">__HAL_RCC_DBGMCU_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaa9ce3b2ed26ac09b874d3a5d8c282a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04a5f1f0d6d8577706022a866f4528e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaf04a5f1f0d6d8577706022a866f4528e">__HAL_RCC_SYSCFG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>))</td></tr>
<tr class="separator:gaf04a5f1f0d6d8577706022a866f4528e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a9e4852bac07d3d9cc6390a361302a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga80a9e4852bac07d3d9cc6390a361302a">__HAL_RCC_ADC1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>))</td></tr>
<tr class="separator:ga80a9e4852bac07d3d9cc6390a361302a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eacfb8ee244074ec63dae0b9f621c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaa9eacfb8ee244074ec63dae0b9f621c2">__HAL_RCC_TIM1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>))</td></tr>
<tr class="separator:gaa9eacfb8ee244074ec63dae0b9f621c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ccb5c6b63a60deb6463cbc629c10fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaf2ccb5c6b63a60deb6463cbc629c10fe">__HAL_RCC_SPI1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>))</td></tr>
<tr class="separator:gaf2ccb5c6b63a60deb6463cbc629c10fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f23f7c1565e07731f200059c8ed4db9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga4f23f7c1565e07731f200059c8ed4db9">__HAL_RCC_TIM16_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910">RCC_APB2ENR_TIM16EN</a>))</td></tr>
<tr class="separator:ga4f23f7c1565e07731f200059c8ed4db9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c046db26bd6495179e6171dc6caeff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#ga6c046db26bd6495179e6171dc6caeff3">__HAL_RCC_TIM17_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c">RCC_APB2ENR_TIM17EN</a>))</td></tr>
<tr class="separator:ga6c046db26bd6495179e6171dc6caeff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0050944298552e9f02f56ec8634f5a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gae0050944298552e9f02f56ec8634f5a6">__HAL_RCC_USART1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>))</td></tr>
<tr class="separator:gae0050944298552e9f02f56ec8634f5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe91adc2aacd167316a573d1101d50d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gabe91adc2aacd167316a573d1101d50d2">__HAL_RCC_DBGMCU_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8">RCC_APB2ENR_DBGMCUEN</a>))</td></tr>
<tr class="separator:gabe91adc2aacd167316a573d1101d50d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gad1ea95d1d5f3a2ecf2b903c4ed22e7c6">__HAL_RCC_SYSCFG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66eb89f7d856d9107e814efc751e8996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga66eb89f7d856d9107e814efc751e8996">__HAL_RCC_ADC1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>))   != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga66eb89f7d856d9107e814efc751e8996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b7c3a381d791c4ee728e303935832a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gad2b7c3a381d791c4ee728e303935832a">__HAL_RCC_TIM1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>))   != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gad2b7c3a381d791c4ee728e303935832a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1787d7cdf591c099b8d96848aee835e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gab1787d7cdf591c099b8d96848aee835e">__HAL_RCC_SPI1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>))   != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gab1787d7cdf591c099b8d96848aee835e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52afd021e3f0970ce10549dbfb69abac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga52afd021e3f0970ce10549dbfb69abac">__HAL_RCC_TIM16_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910">RCC_APB2ENR_TIM16EN</a>))  != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga52afd021e3f0970ce10549dbfb69abac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cb697e01267c3ee783f0fabf3eefda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga9cb697e01267c3ee783f0fabf3eefda1">__HAL_RCC_TIM17_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c">RCC_APB2ENR_TIM17EN</a>))  != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9cb697e01267c3ee783f0fabf3eefda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bd3cd20df76f885695fcdad1edce27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga59bd3cd20df76f885695fcdad1edce27">__HAL_RCC_USART1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga59bd3cd20df76f885695fcdad1edce27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4db3ae01be60abc0952bfe78b52d9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gac4db3ae01be60abc0952bfe78b52d9e4">__HAL_RCC_DBGMCU_IS_CLK_ENABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8">RCC_APB2ENR_DBGMCUEN</a>)) != <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gac4db3ae01be60abc0952bfe78b52d9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f32ce5d57fe1d7a4871552d2e9a5b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga9f32ce5d57fe1d7a4871552d2e9a5b0e">__HAL_RCC_SYSCFG_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga9f32ce5d57fe1d7a4871552d2e9a5b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f006a3c1b75c06270f0ae5a2c3ed07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gac9f006a3c1b75c06270f0ae5a2c3ed07">__HAL_RCC_ADC1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>))   == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gac9f006a3c1b75c06270f0ae5a2c3ed07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7116893adbb7fc144102af49de55350b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga7116893adbb7fc144102af49de55350b">__HAL_RCC_TIM1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>))   == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga7116893adbb7fc144102af49de55350b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd506be27916f029d2214e88bc48f6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gabd506be27916f029d2214e88bc48f6df">__HAL_RCC_SPI1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>))   == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gabd506be27916f029d2214e88bc48f6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55adb9971771c35d36a549a1948b7b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga55adb9971771c35d36a549a1948b7b1e">__HAL_RCC_TIM16_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910">RCC_APB2ENR_TIM16EN</a>))  == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga55adb9971771c35d36a549a1948b7b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf55e3121b3ce93da44a1ac83f3cdac8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gaf55e3121b3ce93da44a1ac83f3cdac8a">__HAL_RCC_TIM17_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c">RCC_APB2ENR_TIM17EN</a>))  == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaf55e3121b3ce93da44a1ac83f3cdac8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22c9d59ac6062298a71eed0d6a4a9afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#ga22c9d59ac6062298a71eed0d6a4a9afd">__HAL_RCC_USART1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:ga22c9d59ac6062298a71eed0d6a4a9afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14919a8c412f7cd388bbb44800ba5d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status.html#gaa14919a8c412f7cd388bbb44800ba5d7">__HAL_RCC_DBGMCU_IS_CLK_DISABLED</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp; (<a class="el" href="group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8">RCC_APB2ENR_DBGMCUEN</a>)) == <a class="el" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</td></tr>
<tr class="separator:gaa14919a8c412f7cd388bbb44800ba5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ac7ee64a7f1911e3c89d54efb13695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#ga70ac7ee64a7f1911e3c89d54efb13695">__HAL_RCC_AHB_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR = 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga70ac7ee64a7f1911e3c89d54efb13695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab329bd497cccffd979bcca9fd42bbc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#gab329bd497cccffd979bcca9fd42bbc79">__HAL_RCC_GPIOA_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407">RCC_AHBRSTR_GPIOARST</a>))</td></tr>
<tr class="separator:gab329bd497cccffd979bcca9fd42bbc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b89be9638638ffce3ebd4f08a3b64cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#ga3b89be9638638ffce3ebd4f08a3b64cf">__HAL_RCC_GPIOB_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035">RCC_AHBRSTR_GPIOBRST</a>))</td></tr>
<tr class="separator:ga3b89be9638638ffce3ebd4f08a3b64cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0">__HAL_RCC_GPIOC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">RCC_AHBRSTR_GPIOCRST</a>))</td></tr>
<tr class="separator:ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddfca42e493e7c163e9decf0462183df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#gaddfca42e493e7c163e9decf0462183df">__HAL_RCC_GPIOF_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86">RCC_AHBRSTR_GPIOFRST</a>))</td></tr>
<tr class="separator:gaddfca42e493e7c163e9decf0462183df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a849fdb7ef7ea4021af51799b474d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#gab9a849fdb7ef7ea4021af51799b474d7">__HAL_RCC_AHB_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR = 0x00000000U)</td></tr>
<tr class="separator:gab9a849fdb7ef7ea4021af51799b474d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56e47c2eacd972491f94296053d0cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#gad56e47c2eacd972491f94296053d0cc3">__HAL_RCC_GPIOA_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407">RCC_AHBRSTR_GPIOARST</a>))</td></tr>
<tr class="separator:gad56e47c2eacd972491f94296053d0cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03da3b36478071844fbd77df618a686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#gaf03da3b36478071844fbd77df618a686">__HAL_RCC_GPIOB_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035">RCC_AHBRSTR_GPIOBRST</a>))</td></tr>
<tr class="separator:gaf03da3b36478071844fbd77df618a686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df0e3536d3450435bdccdbe9c878736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#ga1df0e3536d3450435bdccdbe9c878736">__HAL_RCC_GPIOC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa">RCC_AHBRSTR_GPIOCRST</a>))</td></tr>
<tr class="separator:ga1df0e3536d3450435bdccdbe9c878736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9a67f57c0ca219d0cf0c2e07114f27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#ga9f9a67f57c0ca219d0cf0c2e07114f27">__HAL_RCC_GPIOF_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86">RCC_AHBRSTR_GPIOFRST</a>))</td></tr>
<tr class="separator:ga9f9a67f57c0ca219d0cf0c2e07114f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6e7048eca1abd1be132027f5b79465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga6f6e7048eca1abd1be132027f5b79465">__HAL_RCC_APB1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR = 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga6f6e7048eca1abd1be132027f5b79465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80ff127f3c25bde58ee5c1f224e2dca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga80ff127f3c25bde58ee5c1f224e2dca4">__HAL_RCC_TIM3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>))</td></tr>
<tr class="separator:ga80ff127f3c25bde58ee5c1f224e2dca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5b3b45c9e419c7dc2815fea8ca131f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaee5b3b45c9e419c7dc2815fea8ca131f">__HAL_RCC_TIM14_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga773e6d5b419eb2d4b6291c862e04b002">RCC_APB1RSTR_TIM14RST</a>))</td></tr>
<tr class="separator:gaee5b3b45c9e419c7dc2815fea8ca131f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60e74dcb0fdadafd6b4762aa81fc409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf60e74dcb0fdadafd6b4762aa81fc409">__HAL_RCC_WWDG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td></tr>
<tr class="separator:gaf60e74dcb0fdadafd6b4762aa81fc409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551c171f88af86ca985db634ac9e3275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga551c171f88af86ca985db634ac9e3275">__HAL_RCC_I2C1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>))</td></tr>
<tr class="separator:ga551c171f88af86ca985db634ac9e3275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf454341fae45fdfacfea2f45c07ce3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf454341fae45fdfacfea2f45c07ce3e0">__HAL_RCC_PWR_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td></tr>
<tr class="separator:gaf454341fae45fdfacfea2f45c07ce3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0742ab271ace3dbe1a4e83de3d017b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga9d0742ab271ace3dbe1a4e83de3d017b">__HAL_RCC_APB1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR = 0x00000000U)</td></tr>
<tr class="separator:ga9d0742ab271ace3dbe1a4e83de3d017b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cf9c39217fff6ae9bce2285d9aff8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga27cf9c39217fff6ae9bce2285d9aff8c">__HAL_RCC_TIM3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>))</td></tr>
<tr class="separator:ga27cf9c39217fff6ae9bce2285d9aff8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241bf274a6fba46a49b50aedaf1e08d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga241bf274a6fba46a49b50aedaf1e08d3">__HAL_RCC_TIM14_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga773e6d5b419eb2d4b6291c862e04b002">RCC_APB1RSTR_TIM14RST</a>))</td></tr>
<tr class="separator:ga241bf274a6fba46a49b50aedaf1e08d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fa37b173c2c1d9249389148f96e5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga63fa37b173c2c1d9249389148f96e5f1">__HAL_RCC_WWDG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td></tr>
<tr class="separator:ga63fa37b173c2c1d9249389148f96e5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga87cc8c2107c1d0820cc1f7e2aeb1aeb9">__HAL_RCC_I2C1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>))</td></tr>
<tr class="separator:ga87cc8c2107c1d0820cc1f7e2aeb1aeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5a340d38d50e508243f48bbb47dd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaaa5a340d38d50e508243f48bbb47dd32">__HAL_RCC_PWR_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td></tr>
<tr class="separator:gaaa5a340d38d50e508243f48bbb47dd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8788da8c644ad0cc54912baede7d49b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga8788da8c644ad0cc54912baede7d49b4">__HAL_RCC_APB2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR = 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga8788da8c644ad0cc54912baede7d49b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga143ff27d8f59a39732efd79539e3765a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga143ff27d8f59a39732efd79539e3765a">__HAL_RCC_SYSCFG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>))</td></tr>
<tr class="separator:ga143ff27d8f59a39732efd79539e3765a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6176fa4f52de6ebf932d99a4d611634d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga6176fa4f52de6ebf932d99a4d611634d">__HAL_RCC_ADC1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>))</td></tr>
<tr class="separator:ga6176fa4f52de6ebf932d99a4d611634d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac423d6a52fa42423119844e4a7d68c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gac423d6a52fa42423119844e4a7d68c7b">__HAL_RCC_TIM1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>))</td></tr>
<tr class="separator:gac423d6a52fa42423119844e4a7d68c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e6bc588fa1d5ce3928d2fd2a3156a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga87e6bc588fa1d5ce3928d2fd2a3156a4">__HAL_RCC_SPI1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>))</td></tr>
<tr class="separator:ga87e6bc588fa1d5ce3928d2fd2a3156a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db01cf30bf3c5c7fc0b42220f4c70ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga5db01cf30bf3c5c7fc0b42220f4c70ad">__HAL_RCC_USART1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>))</td></tr>
<tr class="separator:ga5db01cf30bf3c5c7fc0b42220f4c70ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08cdf6a4295cfb02eae6a70aecf2e3ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga08cdf6a4295cfb02eae6a70aecf2e3ee">__HAL_RCC_TIM16_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga90337e162315ad0d44c0b99dd9cc71c2">RCC_APB2RSTR_TIM16RST</a>))</td></tr>
<tr class="separator:ga08cdf6a4295cfb02eae6a70aecf2e3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga829f154bfefa2317311c97650f1264aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga829f154bfefa2317311c97650f1264aa">__HAL_RCC_TIM17_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gafc7f1df686835ef47013b29e8e37a1c1">RCC_APB2RSTR_TIM17RST</a>))</td></tr>
<tr class="separator:ga829f154bfefa2317311c97650f1264aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf709749ed0e15e1fd1cb0dbe59d65fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gaf709749ed0e15e1fd1cb0dbe59d65fc5">__HAL_RCC_DBGMCU_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2c5549f45a276072b498095f8a6ee45">RCC_APB2RSTR_DBGMCURST</a>))</td></tr>
<tr class="separator:gaf709749ed0e15e1fd1cb0dbe59d65fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e413d623154942d5bbe89769161ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gae1e413d623154942d5bbe89769161ece">__HAL_RCC_APB2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR = 0x00000000U)</td></tr>
<tr class="separator:gae1e413d623154942d5bbe89769161ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56de80d50f5ab276ebdeee16a0e2a31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga56de80d50f5ab276ebdeee16a0e2a31b">__HAL_RCC_SYSCFG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>))</td></tr>
<tr class="separator:ga56de80d50f5ab276ebdeee16a0e2a31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681299b233339aa39a30fa5589cac5bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga681299b233339aa39a30fa5589cac5bc">__HAL_RCC_ADC1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>))</td></tr>
<tr class="separator:ga681299b233339aa39a30fa5589cac5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1857f223177c9548ce1bae9753e0a7b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga1857f223177c9548ce1bae9753e0a7b4">__HAL_RCC_TIM1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>))</td></tr>
<tr class="separator:ga1857f223177c9548ce1bae9753e0a7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b4bc8c8a9146529a175c45eecf25e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gad7b4bc8c8a9146529a175c45eecf25e5">__HAL_RCC_SPI1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>))</td></tr>
<tr class="separator:gad7b4bc8c8a9146529a175c45eecf25e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243061674e38d05d222697046d43813a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga243061674e38d05d222697046d43813a">__HAL_RCC_USART1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>))</td></tr>
<tr class="separator:ga243061674e38d05d222697046d43813a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccce3b7168e4357d179cb5c978a7bfe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gaccce3b7168e4357d179cb5c978a7bfe6">__HAL_RCC_TIM16_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga90337e162315ad0d44c0b99dd9cc71c2">RCC_APB2RSTR_TIM16RST</a>))</td></tr>
<tr class="separator:gaccce3b7168e4357d179cb5c978a7bfe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ebe709fd10e1594c70752a05644a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga48ebe709fd10e1594c70752a05644a85">__HAL_RCC_TIM17_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafc7f1df686835ef47013b29e8e37a1c1">RCC_APB2RSTR_TIM17RST</a>))</td></tr>
<tr class="separator:ga48ebe709fd10e1594c70752a05644a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7877d0686f800a9374499abbddbda159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga7877d0686f800a9374499abbddbda159">__HAL_RCC_DBGMCU_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2c5549f45a276072b498095f8a6ee45">RCC_APB2RSTR_DBGMCURST</a>))</td></tr>
<tr class="separator:ga7877d0686f800a9374499abbddbda159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab944f562b53fc74bcc0e4958388fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="memdesc:gaab944f562b53fc74bcc0e4958388fd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal High Speed oscillator (HSI).  <a href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">Plus de détails...</a><br /></td></tr>
<tr class="separator:gaab944f562b53fc74bcc0e4958388fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___configuration.html#ga0c0dc8bc0ef58703782f45b4e487c031">__HAL_RCC_HSI_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="separator:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36991d340af7ad14b79f204c748b0e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___configuration.html#ga36991d340af7ad14b79f204c748b0e3e">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a>(_HSICALIBRATIONVALUE_)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>, (uint32_t)(_HSICALIBRATIONVALUE_) &lt;&lt; <a class="el" href="group___r_c_c___private___constants.html#ga232d85b975206babbd3b8b46ea032fe3">RCC_CR_HSITRIM_BitNumber</a>)</td></tr>
<tr class="memdesc:ga36991d340af7ad14b79f204c748b0e3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to adjust the Internal High Speed oscillator (HSI) calibration value.  <a href="group___r_c_c___h_s_i___configuration.html#ga36991d340af7ad14b79f204c748b0e3e">Plus de détails...</a><br /></td></tr>
<tr class="separator:ga36991d340af7ad14b79f204c748b0e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560de8b8991db4a296de878a7a8aa58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>)</td></tr>
<tr class="memdesc:ga560de8b8991db4a296de878a7a8aa58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the Internal Low Speed oscillator (LSI).  <a href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">Plus de détails...</a><br /></td></tr>
<tr class="separator:ga560de8b8991db4a296de878a7a8aa58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f96095bb4acda60b7f66d5d927da181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___configuration.html#ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>)</td></tr>
<tr class="memdesc:ga4f96095bb4acda60b7f66d5d927da181"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the Internal Low Speed oscillator (LSI).  <a href="group___r_c_c___l_s_i___configuration.html#ga4f96095bb4acda60b7f66d5d927da181">Plus de détails...</a><br /></td></tr>
<tr class="separator:ga4f96095bb4acda60b7f66d5d927da181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External High Speed oscillator (HSE).  <a href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">Plus de détails...</a><br /></td></tr>
<tr class="separator:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc6bfe4fd172ea49871172fa137b60e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___configuration.html#gafc6bfe4fd172ea49871172fa137b60e0">__HAL_RCC_HSE_PREDIV_CONFIG</a>(__HSE_PREDIV_VALUE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a>, (uint32_t)(__HSE_PREDIV_VALUE__))</td></tr>
<tr class="memdesc:gafc6bfe4fd172ea49871172fa137b60e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External High Speed oscillator (HSE) Predivision factor for PLL.  <a href="group___r_c_c___h_s_e___configuration.html#gafc6bfe4fd172ea49871172fa137b60e0">Plus de détails...</a><br /></td></tr>
<tr class="separator:gafc6bfe4fd172ea49871172fa137b60e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2b48f429e347c1c9c469122c64798b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:ga6b2b48f429e347c1c9c469122c64798b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE).  <a href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">Plus de détails...</a><br /></td></tr>
<tr class="separator:ga6b2b48f429e347c1c9c469122c64798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae918e3236290b9f03f6bd7dc192dceae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i14___configuration.html#gae918e3236290b9f03f6bd7dc192dceae">__HAL_RCC_HSI14_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf600a82eec2d1445e91af6f98baf042e">RCC_CR2_HSI14ON</a>)</td></tr>
<tr class="memdesc:gae918e3236290b9f03f6bd7dc192dceae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the Internal 14Mhz High Speed oscillator (HSI14).  <a href="group___r_c_c___h_s_i14___configuration.html#gae918e3236290b9f03f6bd7dc192dceae">Plus de détails...</a><br /></td></tr>
<tr class="separator:gae918e3236290b9f03f6bd7dc192dceae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55588a95af70bea78b741ac53ecd4110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i14___configuration.html#ga55588a95af70bea78b741ac53ecd4110">__HAL_RCC_HSI14_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf600a82eec2d1445e91af6f98baf042e">RCC_CR2_HSI14ON</a>)</td></tr>
<tr class="memdesc:ga55588a95af70bea78b741ac53ecd4110"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the Internal 14Mhz High Speed oscillator (HSI14).  <a href="group___r_c_c___h_s_i14___configuration.html#ga55588a95af70bea78b741ac53ecd4110">Plus de détails...</a><br /></td></tr>
<tr class="separator:ga55588a95af70bea78b741ac53ecd4110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34755f0502ea1ee4d6a80abefc4156a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i14___configuration.html#ga34755f0502ea1ee4d6a80abefc4156a4">__HAL_RCC_HSI14ADC_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9533da17718a4111cd8e1108b41d3a4">RCC_CR2_HSI14DIS</a>)</td></tr>
<tr class="memdesc:ga34755f0502ea1ee4d6a80abefc4156a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the Internal 14Mhz High Speed oscillator (HSI14) used by ADC.  <a href="group___r_c_c___h_s_i14___configuration.html#ga34755f0502ea1ee4d6a80abefc4156a4">Plus de détails...</a><br /></td></tr>
<tr class="separator:ga34755f0502ea1ee4d6a80abefc4156a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae157dfee3a911f84a68d420e61359a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i14___configuration.html#gae157dfee3a911f84a68d420e61359a68">__HAL_RCC_HSI14ADC_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR2, <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9533da17718a4111cd8e1108b41d3a4">RCC_CR2_HSI14DIS</a>)</td></tr>
<tr class="memdesc:gae157dfee3a911f84a68d420e61359a68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the Internal 14Mhz High Speed oscillator (HSI14) used by ADC.  <a href="group___r_c_c___h_s_i14___configuration.html#gae157dfee3a911f84a68d420e61359a68">Plus de détails...</a><br /></td></tr>
<tr class="separator:gae157dfee3a911f84a68d420e61359a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50813225c13400010fba77b1b67783f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i14___configuration.html#ga50813225c13400010fba77b1b67783f4">__HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST</a>(__HSI14CALIBRATIONVALUE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR2, <a class="el" href="group___peripheral___registers___bits___definition.html#ga45b76ccb2dacdf483d281725ce92d61a">RCC_CR2_HSI14TRIM</a>, (uint32_t)(__HSI14CALIBRATIONVALUE__) &lt;&lt; <a class="el" href="group___r_c_c___private___constants.html#ga7ea919938864083978f5e25891622ef1">RCC_HSI14TRIM_BIT_NUMBER</a>)</td></tr>
<tr class="memdesc:ga50813225c13400010fba77b1b67783f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to adjust the Internal 14Mhz High Speed oscillator (HSI) calibration value.  <a href="group___r_c_c___h_s_i14___configuration.html#ga50813225c13400010fba77b1b67783f4">Plus de détails...</a><br /></td></tr>
<tr class="separator:ga50813225c13400010fba77b1b67783f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24b5e0af45000967f8fc72f2d1ee8b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___u_s_a_r_tx___clock___config.html#gad24b5e0af45000967f8fc72f2d1ee8b4">__HAL_RCC_USART1_CONFIG</a>(__USART1CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR3, <a class="el" href="group___peripheral___registers___bits___definition.html#gab7ecf61cefe76571a3492ec9f9df6407">RCC_CFGR3_USART1SW</a>, (uint32_t)(__USART1CLKSOURCE__))</td></tr>
<tr class="memdesc:gad24b5e0af45000967f8fc72f2d1ee8b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the USART1 clock (USART1CLK).  <a href="group___r_c_c___u_s_a_r_tx___clock___config.html#gad24b5e0af45000967f8fc72f2d1ee8b4">Plus de détails...</a><br /></td></tr>
<tr class="separator:gad24b5e0af45000967f8fc72f2d1ee8b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___u_s_a_r_tx___clock___config.html#gaf6ff545446befd6af48cd5108e8fbc2e">__HAL_RCC_GET_USART1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR3, <a class="el" href="group___peripheral___registers___bits___definition.html#gab7ecf61cefe76571a3492ec9f9df6407">RCC_CFGR3_USART1SW</a>)))</td></tr>
<tr class="memdesc:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the USART1 clock source.  <a href="group___r_c_c___u_s_a_r_tx___clock___config.html#gaf6ff545446befd6af48cd5108e8fbc2e">Plus de détails...</a><br /></td></tr>
<tr class="separator:gaf6ff545446befd6af48cd5108e8fbc2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6b4549872ed37d14913c6e0bd91a671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i2_cx___clock___config.html#gaa6b4549872ed37d14913c6e0bd91a671">__HAL_RCC_I2C1_CONFIG</a>(__I2C1CLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR3, <a class="el" href="group___peripheral___registers___bits___definition.html#gae5a2d49d45df299ff751fb904570d070">RCC_CFGR3_I2C1SW</a>, (uint32_t)(__I2C1CLKSOURCE__))</td></tr>
<tr class="memdesc:gaa6b4549872ed37d14913c6e0bd91a671"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2C1 clock (I2C1CLK).  <a href="group___r_c_c___i2_cx___clock___config.html#gaa6b4549872ed37d14913c6e0bd91a671">Plus de détails...</a><br /></td></tr>
<tr class="separator:gaa6b4549872ed37d14913c6e0bd91a671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9372aa811e622a602d2b3657790c8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i2_cx___clock___config.html#gab9372aa811e622a602d2b3657790c8e7">__HAL_RCC_GET_I2C1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR3, <a class="el" href="group___peripheral___registers___bits___definition.html#gae5a2d49d45df299ff751fb904570d070">RCC_CFGR3_I2C1SW</a>)))</td></tr>
<tr class="memdesc:gab9372aa811e622a602d2b3657790c8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the I2C1 clock source.  <a href="group___r_c_c___i2_cx___clock___config.html#gab9372aa811e622a602d2b3657790c8e7">Plus de détails...</a><br /></td></tr>
<tr class="separator:gab9372aa811e622a602d2b3657790c8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>)</td></tr>
<tr class="memdesc:gaaf196a2df41b0bcbc32745c2b218e696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the main PLL.  <a href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">Plus de détails...</a><br /></td></tr>
<tr class="separator:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>)</td></tr>
<tr class="memdesc:ga718a6afcb1492cc2796be78445a7d5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the main PLL.  <a href="group___r_c_c___p_l_l___configuration.html#ga718a6afcb1492cc2796be78445a7d5ab">Plus de détails...</a><br /></td></tr>
<tr class="separator:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada29b788cc3bffb6438d6beef9c2b6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#gada29b788cc3bffb6438d6beef9c2b6f5">__HAL_RCC_PLL_CONFIG</a>(__RCC_PLLSOURCE__,  __PREDIV__,  __PLLMUL__)</td></tr>
<tr class="memdesc:gada29b788cc3bffb6438d6beef9c2b6f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLL clock source, multiplication and division factors.  <a href="group___r_c_c___p_l_l___configuration.html#gada29b788cc3bffb6438d6beef9c2b6f5">Plus de détails...</a><br /></td></tr>
<tr class="separator:gada29b788cc3bffb6438d6beef9c2b6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>)))</td></tr>
<tr class="memdesc:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get oscillator clock selected as PLL input clock.  <a href="group___r_c_c___p_l_l___configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53">Plus de détails...</a><br /></td></tr>
<tr class="separator:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29be28740b3d480e83efbc2e695c1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___get___clock__source.html#gaa29be28740b3d480e83efbc2e695c1b8">__HAL_RCC_SYSCLK_CONFIG</a>(__SYSCLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, (__SYSCLKSOURCE__))</td></tr>
<tr class="memdesc:gaa29be28740b3d480e83efbc2e695c1b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the system clock source.  <a href="group___r_c_c___get___clock__source.html#gaa29be28740b3d480e83efbc2e695c1b8">Plus de détails...</a><br /></td></tr>
<tr class="separator:gaa29be28740b3d480e83efbc2e695c1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99c2453d9e77c8b457acc0210e754c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>))</td></tr>
<tr class="memdesc:gac99c2453d9e77c8b457acc0210e754c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the clock source used as system clock.  <a href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">Plus de détails...</a><br /></td></tr>
<tr class="separator:gac99c2453d9e77c8b457acc0210e754c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e">__HAL_RCC_MCO1_CONFIG</a>(__MCOCLKSOURCE__,  __MCODIV__)&#160;&#160;&#160;                 <a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">RCC_CFGR_MCO</a>, (__MCOCLKSOURCE__))</td></tr>
<tr class="memdesc:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the MCO clock.  <a href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e">Plus de détails...</a><br /></td></tr>
<tr class="separator:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4">__HAL_RCC_RTC_CONFIG</a>(__RTC_CLKSOURCE__)&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>, (__RTC_CLKSOURCE__))</td></tr>
<tr class="memdesc:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the RTC clock (RTCCLK).  <a href="group___r_c_c___r_t_c___clock___configuration.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4">Plus de détails...</a><br /></td></tr>
<tr class="separator:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44">__HAL_RCC_GET_RTC_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>))</td></tr>
<tr class="memdesc:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the RTC clock source.  <a href="group___r_c_c___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44">Plus de détails...</a><br /></td></tr>
<tr class="separator:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">__HAL_RCC_RTC_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>)</td></tr>
<tr class="memdesc:gab7cc36427c31da645a0e38e181f8ce0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the the RTC clock.  <a href="group___r_c_c___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">Plus de détails...</a><br /></td></tr>
<tr class="separator:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855">__HAL_RCC_RTC_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>)</td></tr>
<tr class="memdesc:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the the RTC clock.  <a href="group___r_c_c___r_t_c___clock___configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855">Plus de détails...</a><br /></td></tr>
<tr class="separator:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>)</td></tr>
<tr class="memdesc:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to force the Backup domain reset.  <a href="group___r_c_c___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0">Plus de détails...</a><br /></td></tr>
<tr class="separator:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f32622c65f4ae239ba8cb00d510321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#ga14f32622c65f4ae239ba8cb00d510321">__HAL_RCC_BACKUPRESET_RELEASE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>)</td></tr>
<tr class="memdesc:ga14f32622c65f4ae239ba8cb00d510321"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to release the Backup domain reset.  <a href="group___r_c_c___r_t_c___clock___configuration.html#ga14f32622c65f4ae239ba8cb00d510321">Plus de détails...</a><br /></td></tr>
<tr class="separator:ga14f32622c65f4ae239ba8cb00d510321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405">__HAL_RCC_ENABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___private___constants.html#ga97f80d22ba3506a43accbeb9ceb31f51">RCC_CIR_BYTE1_ADDRESS</a> |= (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RCC interrupt.  <a href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405">Plus de détails...</a><br /></td></tr>
<tr class="separator:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">__HAL_RCC_DISABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___private___constants.html#ga97f80d22ba3506a43accbeb9ceb31f51">RCC_CIR_BYTE1_ADDRESS</a> &amp;= (uint8_t)(~(__INTERRUPT__)))</td></tr>
<tr class="memdesc:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RCC interrupt.  <a href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">Plus de détails...</a><br /></td></tr>
<tr class="separator:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8ab157f58045b8daf8136bee54f139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(<a class="el" href="core__sc300_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___private___constants.html#ga1387fb2dfadb830eb83ab2772c8d2294">RCC_CIR_BYTE2_ADDRESS</a> = (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga9d8ab157f58045b8daf8136bee54f139"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the RCC's interrupt pending bits.  <a href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">Plus de détails...</a><br /></td></tr>
<tr class="separator:ga9d8ab157f58045b8daf8136bee54f139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134af980b892f362c05ae21922cd828d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a>(__INTERRUPT__)&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga134af980b892f362c05ae21922cd828d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the RCC's interrupt has occurred or not.  <a href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">Plus de détails...</a><br /></td></tr>
<tr class="separator:ga134af980b892f362c05ae21922cd828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0">__HAL_RCC_CLEAR_RESET_FLAGS</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= <a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>)</td></tr>
<tr class="memdesc:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RMVF bit to clear the reset flags. The reset flags are RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_OBLRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST.  <a href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0">Plus de détails...</a><br /></td></tr>
<tr class="separator:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(__FLAG__)</td></tr>
<tr class="memdesc:gae2d7d461630562bf2a2ddb31b1f96449"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check RCC flag is set or not.  <a href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">Plus de détails...</a><br /></td></tr>
<tr class="separator:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Fonctions</h2></td></tr>
<tr class="memitem:ga064f7d9878ecdc1d4852cba2b9e6a52e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e">HAL_RCC_DeInit</a> (void)</td></tr>
<tr class="separator:ga064f7d9878ecdc1d4852cba2b9e6a52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c504088722e03830df6caad932ad06b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:ga9c504088722e03830df6caad932ad06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t FLatency)</td></tr>
<tr class="separator:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a> (uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</td></tr>
<tr class="separator:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f440ce71c18e95b12b2044cc044bea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a> (void)</td></tr>
<tr class="separator:gaa0f440ce71c18e95b12b2044cc044bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c124cf403362750513cae7fb6e6b195"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a> (void)</td></tr>
<tr class="separator:ga0c124cf403362750513cae7fb6e6b195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05b9157de5a48617bd06eb6aafa68aa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gaa05b9157de5a48617bd06eb6aafa68aa">HAL_RCC_CSSCallback</a> (void)</td></tr>
<tr class="separator:gaa05b9157de5a48617bd06eb6aafa68aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</a> (void)</td></tr>
<tr class="separator:gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a> (void)</td></tr>
<tr class="separator:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a> (void)</td></tr>
<tr class="separator:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3042d8ac5703ac696cabf0ee461c599"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a> (void)</td></tr>
<tr class="separator:gab3042d8ac5703ac696cabf0ee461c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc95375dfca279d88b9ded9d063d2323"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t *pFLatency)</td></tr>
<tr class="separator:gabc95375dfca279d88b9ded9d063d2323"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Description détaillée</h2>
<div class="textblock"><p >Header file of RCC HAL module. </p>
<dl class="section author"><dt>Auteur</dt><dd>MCD Application Team</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2016 STMicroelectronics. All rights reserved.</center></h2>
<p >This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p class="definition">Définition dans le fichier <a class="el" href="stm32f0xx__hal__rcc_8h_source.html">stm32f0xx_hal_rcc.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_60925fc218da8ca7908795bf5f624060.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_f6d082ef8243343fa015a75598738e75.html">STM32F0xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_4b7009c2f6599b81ac3b5ba0b2990409.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f0xx__hal__rcc_8h.html">stm32f0xx_hal_rcc.h</a></li>
    <li class="footer">Généré par <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
