module ram(
			 input clk,
			 input [9:0] pxl,
			 input [8:0] line,
			 output reg [8:0] write,
			 output reg en                               
			 );