

================================================================
== Vitis HLS Report for 'Block_split10_proc'
================================================================
* Date:           Wed Nov  2 23:06:09 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.732 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      267|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       22|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       27|    -|
|Register             |        -|     -|       58|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|       58|      316|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_34ns_65_1_1_U2  |mul_32s_34ns_65_1_1  |        0|   3|  0|  22|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   3|  0|  22|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |sub_ln440_1_fu_70_p2      |         -|   0|  0|  35|           1|          28|
    |sub_ln440_fu_50_p2        |         -|   0|  0|  39|           1|          32|
    |sub_ln441_1_fu_150_p2     |         -|   0|  0|  35|           1|          28|
    |sub_ln441_fu_108_p2       |         -|   0|  0|  72|           1|          65|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |block_num_x_fu_90_p3      |    select|   0|  0|  28|           1|          28|
    |select_ln441_1_fu_156_p3  |    select|   0|  0|  28|           1|          28|
    |select_ln441_fu_142_p3    |    select|   0|  0|  28|           1|          28|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 267|           8|         238|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_done      |   9|          2|    1|          2|
    |ap_return_0  |   9|          2|   28|         56|
    |ap_return_1  |   9|          2|   28|         56|
    +-------------+----+-----------+-----+-----------+
    |Total        |  27|          6|   57|        114|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   1|   0|    1|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |ap_return_0_preg  |  28|   0|   28|          0|
    |ap_return_1_preg  |  28|   0|   28|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  58|   0|   58|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------+-----+-----+------------+---------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  Block_.split10_proc|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  Block_.split10_proc|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  Block_.split10_proc|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  Block_.split10_proc|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  Block_.split10_proc|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  Block_.split10_proc|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  Block_.split10_proc|  return value|
|ap_return_0  |  out|   28|  ap_ctrl_hs|  Block_.split10_proc|  return value|
|ap_return_1  |  out|   28|  ap_ctrl_hs|  Block_.split10_proc|  return value|
|Wt_X         |   in|   32|     ap_none|                 Wt_X|        scalar|
|Wt_Y         |   in|   32|     ap_none|                 Wt_Y|        scalar|
+-------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.73>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%Wt_Y_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Wt_Y" [FC_Layer.cpp:440]   --->   Operation 2 'read' 'Wt_Y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%Wt_X_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %Wt_X" [FC_Layer.cpp:440]   --->   Operation 3 'read' 'Wt_X_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %Wt_X_read, i32 31" [FC_Layer.cpp:440]   --->   Operation 4 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.14ns)   --->   "%sub_ln440 = sub i32 0, i32 %Wt_X_read" [FC_Layer.cpp:440]   --->   Operation 5 'sub' 'sub_ln440' <Predicate = (tmp)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln440_1 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %sub_ln440, i32 5, i32 31" [FC_Layer.cpp:440]   --->   Operation 6 'partselect' 'trunc_ln440_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln440 = zext i27 %trunc_ln440_1" [FC_Layer.cpp:440]   --->   Operation 7 'zext' 'zext_ln440' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.13ns)   --->   "%sub_ln440_1 = sub i28 0, i28 %zext_ln440" [FC_Layer.cpp:440]   --->   Operation 8 'sub' 'sub_ln440_1' <Predicate = (tmp)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln440_2 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %Wt_X_read, i32 5, i32 31" [FC_Layer.cpp:440]   --->   Operation 9 'partselect' 'trunc_ln440_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln440_1 = zext i27 %trunc_ln440_2" [FC_Layer.cpp:440]   --->   Operation 10 'zext' 'zext_ln440_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.39ns)   --->   "%block_num_x = select i1 %tmp, i28 %sub_ln440_1, i28 %zext_ln440_1" [FC_Layer.cpp:440]   --->   Operation 11 'select' 'block_num_x' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln441 = sext i32 %Wt_Y_read" [FC_Layer.cpp:441]   --->   Operation 12 'sext' 'sext_ln441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.83ns)   --->   "%mul_ln441 = mul i65 %sext_ln441, i65 6871947674" [FC_Layer.cpp:441]   --->   Operation 13 'mul' 'mul_ln441' <Predicate = true> <Delay = 3.83> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.83> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.36ns)   --->   "%sub_ln441 = sub i65 0, i65 %mul_ln441" [FC_Layer.cpp:441]   --->   Operation 14 'sub' 'sub_ln441' <Predicate = (tmp_106)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %Wt_Y_read, i32 31" [FC_Layer.cpp:441]   --->   Operation 15 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node sub_ln441_1)   --->   "%tmp_107 = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %sub_ln441, i32 37, i32 64" [FC_Layer.cpp:441]   --->   Operation 16 'partselect' 'tmp_107' <Predicate = (tmp_106)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i28 @_ssdm_op_PartSelect.i28.i65.i32.i32, i65 %mul_ln441, i32 37, i32 64" [FC_Layer.cpp:441]   --->   Operation 17 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node sub_ln441_1)   --->   "%select_ln441 = select i1 %tmp_106, i28 %tmp_107, i28 %tmp_108" [FC_Layer.cpp:441]   --->   Operation 18 'select' 'select_ln441' <Predicate = (tmp_106)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.13ns) (out node of the LUT)   --->   "%sub_ln441_1 = sub i28 0, i28 %select_ln441" [FC_Layer.cpp:441]   --->   Operation 19 'sub' 'sub_ln441_1' <Predicate = (tmp_106)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.39ns)   --->   "%select_ln441_1 = select i1 %tmp_106, i28 %sub_ln441_1, i28 %tmp_108" [FC_Layer.cpp:441]   --->   Operation 20 'select' 'select_ln441_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mrv = insertvalue i56 <undef>, i28 %block_num_x" [FC_Layer.cpp:440]   --->   Operation 21 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i56 %mrv, i28 %select_ln441_1" [FC_Layer.cpp:440]   --->   Operation 22 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln440 = ret i56 %mrv_1" [FC_Layer.cpp:440]   --->   Operation 23 'ret' 'ret_ln440' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Wt_X]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Wt_Y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Wt_Y_read      (read       ) [ 00]
Wt_X_read      (read       ) [ 00]
tmp            (bitselect  ) [ 01]
sub_ln440      (sub        ) [ 00]
trunc_ln440_1  (partselect ) [ 00]
zext_ln440     (zext       ) [ 00]
sub_ln440_1    (sub        ) [ 00]
trunc_ln440_2  (partselect ) [ 00]
zext_ln440_1   (zext       ) [ 00]
block_num_x    (select     ) [ 00]
sext_ln441     (sext       ) [ 00]
mul_ln441      (mul        ) [ 00]
sub_ln441      (sub        ) [ 00]
tmp_106        (bitselect  ) [ 01]
tmp_107        (partselect ) [ 00]
tmp_108        (partselect ) [ 00]
select_ln441   (select     ) [ 00]
sub_ln441_1    (sub        ) [ 00]
select_ln441_1 (select     ) [ 00]
mrv            (insertvalue) [ 00]
mrv_1          (insertvalue) [ 00]
ret_ln440      (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Wt_X">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Wt_X"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Wt_Y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Wt_Y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i65.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="Wt_Y_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Wt_Y_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="Wt_X_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Wt_X_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="6" slack="0"/>
<pin id="46" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="sub_ln440_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln440/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="trunc_ln440_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="27" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="4" slack="0"/>
<pin id="60" dir="0" index="3" bw="6" slack="0"/>
<pin id="61" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln440_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln440_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="27" slack="0"/>
<pin id="68" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln440/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sub_ln440_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="27" slack="0"/>
<pin id="73" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln440_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="trunc_ln440_2_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="27" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="0" index="2" bw="4" slack="0"/>
<pin id="80" dir="0" index="3" bw="6" slack="0"/>
<pin id="81" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln440_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="zext_ln440_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="27" slack="0"/>
<pin id="88" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln440_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="block_num_x_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="28" slack="0"/>
<pin id="93" dir="0" index="2" bw="28" slack="0"/>
<pin id="94" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="block_num_x/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sext_ln441_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln441/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="mul_ln441_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="34" slack="0"/>
<pin id="105" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln441/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sub_ln441_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="65" slack="0"/>
<pin id="111" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln441/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_106_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_106/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_107_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="28" slack="0"/>
<pin id="124" dir="0" index="1" bw="65" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="0"/>
<pin id="126" dir="0" index="3" bw="8" slack="0"/>
<pin id="127" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_107/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_108_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="28" slack="0"/>
<pin id="134" dir="0" index="1" bw="65" slack="0"/>
<pin id="135" dir="0" index="2" bw="7" slack="0"/>
<pin id="136" dir="0" index="3" bw="8" slack="0"/>
<pin id="137" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_108/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="select_ln441_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="28" slack="0"/>
<pin id="145" dir="0" index="2" bw="28" slack="0"/>
<pin id="146" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln441/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="sub_ln441_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="28" slack="0"/>
<pin id="153" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln441_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="select_ln441_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="28" slack="0"/>
<pin id="159" dir="0" index="2" bw="28" slack="0"/>
<pin id="160" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln441_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="mrv_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="56" slack="0"/>
<pin id="166" dir="0" index="1" bw="28" slack="0"/>
<pin id="167" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="mrv_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="56" slack="0"/>
<pin id="172" dir="0" index="1" bw="28" slack="0"/>
<pin id="173" dir="1" index="2" bw="56" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="34"><net_src comp="4" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="36" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="8" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="36" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="50" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="69"><net_src comp="56" pin="4"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="66" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="36" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="84"><net_src comp="14" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="89"><net_src comp="76" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="42" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="70" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="86" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="101"><net_src comp="30" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="102" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="30" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="108" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="26" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="102" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="147"><net_src comp="114" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="122" pin="4"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="132" pin="4"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="142" pin="3"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="114" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="150" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="132" pin="4"/><net_sink comp="156" pin=2"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="90" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="164" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="156" pin="3"/><net_sink comp="170" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Block_.split10_proc : Wt_X | {1 }
	Port: Block_.split10_proc : Wt_Y | {1 }
  - Chain level:
	State 1
		trunc_ln440_1 : 1
		zext_ln440 : 2
		sub_ln440_1 : 3
		zext_ln440_1 : 1
		block_num_x : 4
		mul_ln441 : 1
		sub_ln441 : 2
		tmp_107 : 3
		tmp_108 : 2
		select_ln441 : 4
		sub_ln441_1 : 5
		select_ln441_1 : 6
		mrv : 5
		mrv_1 : 7
		ret_ln440 : 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    sub_ln440_fu_50    |    0    |    0    |    39   |
|    sub   |   sub_ln440_1_fu_70   |    0    |    0    |    34   |
|          |    sub_ln441_fu_108   |    0    |    0    |    72   |
|          |   sub_ln441_1_fu_150  |    0    |    0    |    35   |
|----------|-----------------------|---------|---------|---------|
|          |   block_num_x_fu_90   |    0    |    0    |    28   |
|  select  |  select_ln441_fu_142  |    0    |    0    |    28   |
|          | select_ln441_1_fu_156 |    0    |    0    |    28   |
|----------|-----------------------|---------|---------|---------|
|    mul   |    mul_ln441_fu_102   |    3    |    0    |    22   |
|----------|-----------------------|---------|---------|---------|
|   read   |  Wt_Y_read_read_fu_30 |    0    |    0    |    0    |
|          |  Wt_X_read_read_fu_36 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
| bitselect|       tmp_fu_42       |    0    |    0    |    0    |
|          |     tmp_106_fu_114    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |  trunc_ln440_1_fu_56  |    0    |    0    |    0    |
|partselect|  trunc_ln440_2_fu_76  |    0    |    0    |    0    |
|          |     tmp_107_fu_122    |    0    |    0    |    0    |
|          |     tmp_108_fu_132    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |    zext_ln440_fu_66   |    0    |    0    |    0    |
|          |   zext_ln440_1_fu_86  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |    sext_ln441_fu_98   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|insertvalue|       mrv_fu_164      |    0    |    0    |    0    |
|          |      mrv_1_fu_170     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |    0    |   286   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |    0   |   286  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |    0   |   286  |
+-----------+--------+--------+--------+
