#actions
#0 (hp write) address data byte_enables
#1 (lp write) address data byte_enables
#2 (hp read) address expected_data
#3 (lp read) address expected_data
#4 (pause) number_logic_cycles
#9090 pass
0 0 12345678 f
0 1 9abcdef0 f
2 0 12345678
2 1 9abcdef0
2 91a 01020304
2 91b 05060708
2 91c 090a0b0c
2 91d 0d0e0f10
2 91e 01020304
2 91f 05060708
2 920 090a0b0c
2 921 0d0e0f10
1 100 01000100 f
1 101 01010101 f
1 102 01020102 f
1 103 01030103 f
1 104 01040104 f
1 105 01050105 f
1 106 01060106 f
1 107 01070107 f
1 108 01080108 f
1 109 01090109 f
1 10a 010a010a f
1 10b 010b010b f
1 10c 010c010c f
1 10d 010d010d f
1 10e 010e010e f
1 10f 010f010f f
3 100 01000100
3 101 01010101
3 102 01020102
3 103 01030103
3 104 01040104
3 105 01050105
3 106 01060106
3 107 01070107
3 108 01080108
3 109 01090109
3 10a 010a010a
3 10b 010b010b
3 10c 010c010c
3 10d 010d010d
3 10e 010e010e
3 10f 010f010f
4 10
9090
