
testProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa80  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  0800ac20  0800ac20  0000bc20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad00  0800ad00  0000c150  2**0
                  CONTENTS
  4 .ARM          00000008  0800ad00  0800ad00  0000bd00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad08  0800ad08  0000c150  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad08  0800ad08  0000bd08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ad0c  0800ad0c  0000bd0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000150  20000000  0800ad10  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ea4  20000150  0800ae60  0000c150  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004ff4  0800ae60  0000cff4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c150  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b322  00000000  00000000  0000c180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047c9  00000000  00000000  000274a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001700  00000000  00000000  0002bc70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001172  00000000  00000000  0002d370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b707  00000000  00000000  0002e4e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d0a9  00000000  00000000  00049be9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000987de  00000000  00000000  00066c92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ff470  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006138  00000000  00000000  000ff4b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  001055ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000150 	.word	0x20000150
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ac08 	.word	0x0800ac08

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000154 	.word	0x20000154
 80001dc:	0800ac08 	.word	0x0800ac08

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295
 80001f4:	f000 b96a 	b.w	80004cc <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9d08      	ldr	r5, [sp, #32]
 8000216:	460c      	mov	r4, r1
 8000218:	2b00      	cmp	r3, #0
 800021a:	d14e      	bne.n	80002ba <__udivmoddi4+0xaa>
 800021c:	4694      	mov	ip, r2
 800021e:	458c      	cmp	ip, r1
 8000220:	4686      	mov	lr, r0
 8000222:	fab2 f282 	clz	r2, r2
 8000226:	d962      	bls.n	80002ee <__udivmoddi4+0xde>
 8000228:	b14a      	cbz	r2, 800023e <__udivmoddi4+0x2e>
 800022a:	f1c2 0320 	rsb	r3, r2, #32
 800022e:	4091      	lsls	r1, r2
 8000230:	fa20 f303 	lsr.w	r3, r0, r3
 8000234:	fa0c fc02 	lsl.w	ip, ip, r2
 8000238:	4319      	orrs	r1, r3
 800023a:	fa00 fe02 	lsl.w	lr, r0, r2
 800023e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000242:	fa1f f68c 	uxth.w	r6, ip
 8000246:	fbb1 f4f7 	udiv	r4, r1, r7
 800024a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800024e:	fb07 1114 	mls	r1, r7, r4, r1
 8000252:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000256:	fb04 f106 	mul.w	r1, r4, r6
 800025a:	4299      	cmp	r1, r3
 800025c:	d90a      	bls.n	8000274 <__udivmoddi4+0x64>
 800025e:	eb1c 0303 	adds.w	r3, ip, r3
 8000262:	f104 30ff 	add.w	r0, r4, #4294967295
 8000266:	f080 8112 	bcs.w	800048e <__udivmoddi4+0x27e>
 800026a:	4299      	cmp	r1, r3
 800026c:	f240 810f 	bls.w	800048e <__udivmoddi4+0x27e>
 8000270:	3c02      	subs	r4, #2
 8000272:	4463      	add	r3, ip
 8000274:	1a59      	subs	r1, r3, r1
 8000276:	fa1f f38e 	uxth.w	r3, lr
 800027a:	fbb1 f0f7 	udiv	r0, r1, r7
 800027e:	fb07 1110 	mls	r1, r7, r0, r1
 8000282:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000286:	fb00 f606 	mul.w	r6, r0, r6
 800028a:	429e      	cmp	r6, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x94>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f100 31ff 	add.w	r1, r0, #4294967295
 8000296:	f080 80fc 	bcs.w	8000492 <__udivmoddi4+0x282>
 800029a:	429e      	cmp	r6, r3
 800029c:	f240 80f9 	bls.w	8000492 <__udivmoddi4+0x282>
 80002a0:	4463      	add	r3, ip
 80002a2:	3802      	subs	r0, #2
 80002a4:	1b9b      	subs	r3, r3, r6
 80002a6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002aa:	2100      	movs	r1, #0
 80002ac:	b11d      	cbz	r5, 80002b6 <__udivmoddi4+0xa6>
 80002ae:	40d3      	lsrs	r3, r2
 80002b0:	2200      	movs	r2, #0
 80002b2:	e9c5 3200 	strd	r3, r2, [r5]
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d905      	bls.n	80002ca <__udivmoddi4+0xba>
 80002be:	b10d      	cbz	r5, 80002c4 <__udivmoddi4+0xb4>
 80002c0:	e9c5 0100 	strd	r0, r1, [r5]
 80002c4:	2100      	movs	r1, #0
 80002c6:	4608      	mov	r0, r1
 80002c8:	e7f5      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ca:	fab3 f183 	clz	r1, r3
 80002ce:	2900      	cmp	r1, #0
 80002d0:	d146      	bne.n	8000360 <__udivmoddi4+0x150>
 80002d2:	42a3      	cmp	r3, r4
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xcc>
 80002d6:	4290      	cmp	r0, r2
 80002d8:	f0c0 80f0 	bcc.w	80004bc <__udivmoddi4+0x2ac>
 80002dc:	1a86      	subs	r6, r0, r2
 80002de:	eb64 0303 	sbc.w	r3, r4, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	2d00      	cmp	r5, #0
 80002e6:	d0e6      	beq.n	80002b6 <__udivmoddi4+0xa6>
 80002e8:	e9c5 6300 	strd	r6, r3, [r5]
 80002ec:	e7e3      	b.n	80002b6 <__udivmoddi4+0xa6>
 80002ee:	2a00      	cmp	r2, #0
 80002f0:	f040 8090 	bne.w	8000414 <__udivmoddi4+0x204>
 80002f4:	eba1 040c 	sub.w	r4, r1, ip
 80002f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002fc:	fa1f f78c 	uxth.w	r7, ip
 8000300:	2101      	movs	r1, #1
 8000302:	fbb4 f6f8 	udiv	r6, r4, r8
 8000306:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800030a:	fb08 4416 	mls	r4, r8, r6, r4
 800030e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000312:	fb07 f006 	mul.w	r0, r7, r6
 8000316:	4298      	cmp	r0, r3
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x11c>
 800031a:	eb1c 0303 	adds.w	r3, ip, r3
 800031e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x11a>
 8000324:	4298      	cmp	r0, r3
 8000326:	f200 80cd 	bhi.w	80004c4 <__udivmoddi4+0x2b4>
 800032a:	4626      	mov	r6, r4
 800032c:	1a1c      	subs	r4, r3, r0
 800032e:	fa1f f38e 	uxth.w	r3, lr
 8000332:	fbb4 f0f8 	udiv	r0, r4, r8
 8000336:	fb08 4410 	mls	r4, r8, r0, r4
 800033a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800033e:	fb00 f707 	mul.w	r7, r0, r7
 8000342:	429f      	cmp	r7, r3
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x148>
 8000346:	eb1c 0303 	adds.w	r3, ip, r3
 800034a:	f100 34ff 	add.w	r4, r0, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x146>
 8000350:	429f      	cmp	r7, r3
 8000352:	f200 80b0 	bhi.w	80004b6 <__udivmoddi4+0x2a6>
 8000356:	4620      	mov	r0, r4
 8000358:	1bdb      	subs	r3, r3, r7
 800035a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800035e:	e7a5      	b.n	80002ac <__udivmoddi4+0x9c>
 8000360:	f1c1 0620 	rsb	r6, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 f706 	lsr.w	r7, r2, r6
 800036a:	431f      	orrs	r7, r3
 800036c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000370:	fa04 f301 	lsl.w	r3, r4, r1
 8000374:	ea43 030c 	orr.w	r3, r3, ip
 8000378:	40f4      	lsrs	r4, r6
 800037a:	fa00 f801 	lsl.w	r8, r0, r1
 800037e:	0c38      	lsrs	r0, r7, #16
 8000380:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000384:	fbb4 fef0 	udiv	lr, r4, r0
 8000388:	fa1f fc87 	uxth.w	ip, r7
 800038c:	fb00 441e 	mls	r4, r0, lr, r4
 8000390:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000394:	fb0e f90c 	mul.w	r9, lr, ip
 8000398:	45a1      	cmp	r9, r4
 800039a:	fa02 f201 	lsl.w	r2, r2, r1
 800039e:	d90a      	bls.n	80003b6 <__udivmoddi4+0x1a6>
 80003a0:	193c      	adds	r4, r7, r4
 80003a2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003a6:	f080 8084 	bcs.w	80004b2 <__udivmoddi4+0x2a2>
 80003aa:	45a1      	cmp	r9, r4
 80003ac:	f240 8081 	bls.w	80004b2 <__udivmoddi4+0x2a2>
 80003b0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003b4:	443c      	add	r4, r7
 80003b6:	eba4 0409 	sub.w	r4, r4, r9
 80003ba:	fa1f f983 	uxth.w	r9, r3
 80003be:	fbb4 f3f0 	udiv	r3, r4, r0
 80003c2:	fb00 4413 	mls	r4, r0, r3, r4
 80003c6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ca:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d907      	bls.n	80003e2 <__udivmoddi4+0x1d2>
 80003d2:	193c      	adds	r4, r7, r4
 80003d4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003d8:	d267      	bcs.n	80004aa <__udivmoddi4+0x29a>
 80003da:	45a4      	cmp	ip, r4
 80003dc:	d965      	bls.n	80004aa <__udivmoddi4+0x29a>
 80003de:	3b02      	subs	r3, #2
 80003e0:	443c      	add	r4, r7
 80003e2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003e6:	fba0 9302 	umull	r9, r3, r0, r2
 80003ea:	eba4 040c 	sub.w	r4, r4, ip
 80003ee:	429c      	cmp	r4, r3
 80003f0:	46ce      	mov	lr, r9
 80003f2:	469c      	mov	ip, r3
 80003f4:	d351      	bcc.n	800049a <__udivmoddi4+0x28a>
 80003f6:	d04e      	beq.n	8000496 <__udivmoddi4+0x286>
 80003f8:	b155      	cbz	r5, 8000410 <__udivmoddi4+0x200>
 80003fa:	ebb8 030e 	subs.w	r3, r8, lr
 80003fe:	eb64 040c 	sbc.w	r4, r4, ip
 8000402:	fa04 f606 	lsl.w	r6, r4, r6
 8000406:	40cb      	lsrs	r3, r1
 8000408:	431e      	orrs	r6, r3
 800040a:	40cc      	lsrs	r4, r1
 800040c:	e9c5 6400 	strd	r6, r4, [r5]
 8000410:	2100      	movs	r1, #0
 8000412:	e750      	b.n	80002b6 <__udivmoddi4+0xa6>
 8000414:	f1c2 0320 	rsb	r3, r2, #32
 8000418:	fa20 f103 	lsr.w	r1, r0, r3
 800041c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000420:	fa24 f303 	lsr.w	r3, r4, r3
 8000424:	4094      	lsls	r4, r2
 8000426:	430c      	orrs	r4, r1
 8000428:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800042c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000430:	fa1f f78c 	uxth.w	r7, ip
 8000434:	fbb3 f0f8 	udiv	r0, r3, r8
 8000438:	fb08 3110 	mls	r1, r8, r0, r3
 800043c:	0c23      	lsrs	r3, r4, #16
 800043e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000442:	fb00 f107 	mul.w	r1, r0, r7
 8000446:	4299      	cmp	r1, r3
 8000448:	d908      	bls.n	800045c <__udivmoddi4+0x24c>
 800044a:	eb1c 0303 	adds.w	r3, ip, r3
 800044e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000452:	d22c      	bcs.n	80004ae <__udivmoddi4+0x29e>
 8000454:	4299      	cmp	r1, r3
 8000456:	d92a      	bls.n	80004ae <__udivmoddi4+0x29e>
 8000458:	3802      	subs	r0, #2
 800045a:	4463      	add	r3, ip
 800045c:	1a5b      	subs	r3, r3, r1
 800045e:	b2a4      	uxth	r4, r4
 8000460:	fbb3 f1f8 	udiv	r1, r3, r8
 8000464:	fb08 3311 	mls	r3, r8, r1, r3
 8000468:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800046c:	fb01 f307 	mul.w	r3, r1, r7
 8000470:	42a3      	cmp	r3, r4
 8000472:	d908      	bls.n	8000486 <__udivmoddi4+0x276>
 8000474:	eb1c 0404 	adds.w	r4, ip, r4
 8000478:	f101 36ff 	add.w	r6, r1, #4294967295
 800047c:	d213      	bcs.n	80004a6 <__udivmoddi4+0x296>
 800047e:	42a3      	cmp	r3, r4
 8000480:	d911      	bls.n	80004a6 <__udivmoddi4+0x296>
 8000482:	3902      	subs	r1, #2
 8000484:	4464      	add	r4, ip
 8000486:	1ae4      	subs	r4, r4, r3
 8000488:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800048c:	e739      	b.n	8000302 <__udivmoddi4+0xf2>
 800048e:	4604      	mov	r4, r0
 8000490:	e6f0      	b.n	8000274 <__udivmoddi4+0x64>
 8000492:	4608      	mov	r0, r1
 8000494:	e706      	b.n	80002a4 <__udivmoddi4+0x94>
 8000496:	45c8      	cmp	r8, r9
 8000498:	d2ae      	bcs.n	80003f8 <__udivmoddi4+0x1e8>
 800049a:	ebb9 0e02 	subs.w	lr, r9, r2
 800049e:	eb63 0c07 	sbc.w	ip, r3, r7
 80004a2:	3801      	subs	r0, #1
 80004a4:	e7a8      	b.n	80003f8 <__udivmoddi4+0x1e8>
 80004a6:	4631      	mov	r1, r6
 80004a8:	e7ed      	b.n	8000486 <__udivmoddi4+0x276>
 80004aa:	4603      	mov	r3, r0
 80004ac:	e799      	b.n	80003e2 <__udivmoddi4+0x1d2>
 80004ae:	4630      	mov	r0, r6
 80004b0:	e7d4      	b.n	800045c <__udivmoddi4+0x24c>
 80004b2:	46d6      	mov	lr, sl
 80004b4:	e77f      	b.n	80003b6 <__udivmoddi4+0x1a6>
 80004b6:	4463      	add	r3, ip
 80004b8:	3802      	subs	r0, #2
 80004ba:	e74d      	b.n	8000358 <__udivmoddi4+0x148>
 80004bc:	4606      	mov	r6, r0
 80004be:	4623      	mov	r3, r4
 80004c0:	4608      	mov	r0, r1
 80004c2:	e70f      	b.n	80002e4 <__udivmoddi4+0xd4>
 80004c4:	3e02      	subs	r6, #2
 80004c6:	4463      	add	r3, ip
 80004c8:	e730      	b.n	800032c <__udivmoddi4+0x11c>
 80004ca:	bf00      	nop

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004d0:	b480      	push	{r7}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	60f8      	str	r0, [r7, #12]
 80004d8:	60b9      	str	r1, [r7, #8]
 80004da:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	4a07      	ldr	r2, [pc, #28]	@ (80004fc <vApplicationGetIdleTaskMemory+0x2c>)
 80004e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004e2:	68bb      	ldr	r3, [r7, #8]
 80004e4:	4a06      	ldr	r2, [pc, #24]	@ (8000500 <vApplicationGetIdleTaskMemory+0x30>)
 80004e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	2280      	movs	r2, #128	@ 0x80
 80004ec:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004ee:	bf00      	nop
 80004f0:	3714      	adds	r7, #20
 80004f2:	46bd      	mov	sp, r7
 80004f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop
 80004fc:	2000016c 	.word	0x2000016c
 8000500:	2000020c 	.word	0x2000020c

08000504 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000504:	b5b0      	push	{r4, r5, r7, lr}
 8000506:	b096      	sub	sp, #88	@ 0x58
 8000508:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800050a:	f000 fbbd 	bl	8000c88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800050e:	f000 f84d 	bl	80005ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000512:	f000 f935 	bl	8000780 <MX_GPIO_Init>
  MX_TIM10_Init();
 8000516:	f000 f90f 	bl	8000738 <MX_TIM10_Init>
  MX_TIM2_Init();
 800051a:	f000 f8b1 	bl	8000680 <MX_TIM2_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800051e:	4b1d      	ldr	r3, [pc, #116]	@ (8000594 <main+0x90>)
 8000520:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000524:	461d      	mov	r5, r3
 8000526:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000528:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800052a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800052e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000532:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000536:	2100      	movs	r1, #0
 8000538:	4618      	mov	r0, r3
 800053a:	f008 fb48 	bl	8008bce <osThreadCreate>
 800053e:	4603      	mov	r3, r0
 8000540:	4a15      	ldr	r2, [pc, #84]	@ (8000598 <main+0x94>)
 8000542:	6013      	str	r3, [r2, #0]

  /* definition and creation of LedTask */
  osThreadDef(LedTask, StartLedTask02, osPriorityIdle, 0, 128);
 8000544:	4b15      	ldr	r3, [pc, #84]	@ (800059c <main+0x98>)
 8000546:	f107 0420 	add.w	r4, r7, #32
 800054a:	461d      	mov	r5, r3
 800054c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800054e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000550:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000554:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  LedTaskHandle = osThreadCreate(osThread(LedTask), NULL);
 8000558:	f107 0320 	add.w	r3, r7, #32
 800055c:	2100      	movs	r1, #0
 800055e:	4618      	mov	r0, r3
 8000560:	f008 fb35 	bl	8008bce <osThreadCreate>
 8000564:	4603      	mov	r3, r0
 8000566:	4a0e      	ldr	r2, [pc, #56]	@ (80005a0 <main+0x9c>)
 8000568:	6013      	str	r3, [r2, #0]

  /* definition and creation of Toogle */
  osThreadDef(Toogle, StartToogleTask03, osPriorityIdle, 0, 128);
 800056a:	4b0e      	ldr	r3, [pc, #56]	@ (80005a4 <main+0xa0>)
 800056c:	1d3c      	adds	r4, r7, #4
 800056e:	461d      	mov	r5, r3
 8000570:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000572:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000574:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000578:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ToogleHandle = osThreadCreate(osThread(Toogle), NULL);
 800057c:	1d3b      	adds	r3, r7, #4
 800057e:	2100      	movs	r1, #0
 8000580:	4618      	mov	r0, r3
 8000582:	f008 fb24 	bl	8008bce <osThreadCreate>
 8000586:	4603      	mov	r3, r0
 8000588:	4a07      	ldr	r2, [pc, #28]	@ (80005a8 <main+0xa4>)
 800058a:	6013      	str	r3, [r2, #0]

  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800058c:	f008 fb18 	bl	8008bc0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000590:	bf00      	nop
 8000592:	e7fd      	b.n	8000590 <main+0x8c>
 8000594:	0800ac2c 	.word	0x0800ac2c
 8000598:	2000049c 	.word	0x2000049c
 800059c:	0800ac50 	.word	0x0800ac50
 80005a0:	200004a0 	.word	0x200004a0
 80005a4:	0800ac74 	.word	0x0800ac74
 80005a8:	200004a4 	.word	0x200004a4

080005ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b094      	sub	sp, #80	@ 0x50
 80005b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005b2:	f107 0320 	add.w	r3, r7, #32
 80005b6:	2230      	movs	r2, #48	@ 0x30
 80005b8:	2100      	movs	r1, #0
 80005ba:	4618      	mov	r0, r3
 80005bc:	f00a fa4a 	bl	800aa54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005c0:	f107 030c 	add.w	r3, r7, #12
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]
 80005ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005d0:	2300      	movs	r3, #0
 80005d2:	60bb      	str	r3, [r7, #8]
 80005d4:	4b28      	ldr	r3, [pc, #160]	@ (8000678 <SystemClock_Config+0xcc>)
 80005d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005d8:	4a27      	ldr	r2, [pc, #156]	@ (8000678 <SystemClock_Config+0xcc>)
 80005da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005de:	6413      	str	r3, [r2, #64]	@ 0x40
 80005e0:	4b25      	ldr	r3, [pc, #148]	@ (8000678 <SystemClock_Config+0xcc>)
 80005e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80005e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005e8:	60bb      	str	r3, [r7, #8]
 80005ea:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80005ec:	2300      	movs	r3, #0
 80005ee:	607b      	str	r3, [r7, #4]
 80005f0:	4b22      	ldr	r3, [pc, #136]	@ (800067c <SystemClock_Config+0xd0>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80005f8:	4a20      	ldr	r2, [pc, #128]	@ (800067c <SystemClock_Config+0xd0>)
 80005fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80005fe:	6013      	str	r3, [r2, #0]
 8000600:	4b1e      	ldr	r3, [pc, #120]	@ (800067c <SystemClock_Config+0xd0>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000608:	607b      	str	r3, [r7, #4]
 800060a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800060c:	2302      	movs	r3, #2
 800060e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000610:	2301      	movs	r3, #1
 8000612:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000614:	2310      	movs	r3, #16
 8000616:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000618:	2302      	movs	r3, #2
 800061a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800061c:	2300      	movs	r3, #0
 800061e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000620:	2308      	movs	r3, #8
 8000622:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000624:	2360      	movs	r3, #96	@ 0x60
 8000626:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000628:	2304      	movs	r3, #4
 800062a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800062c:	2304      	movs	r3, #4
 800062e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000630:	f107 0320 	add.w	r3, r7, #32
 8000634:	4618      	mov	r0, r3
 8000636:	f002 f8bd 	bl	80027b4 <HAL_RCC_OscConfig>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d001      	beq.n	8000644 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000640:	f000 f97e 	bl	8000940 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000644:	230f      	movs	r3, #15
 8000646:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000648:	2302      	movs	r3, #2
 800064a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800064c:	2300      	movs	r3, #0
 800064e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000650:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000654:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000656:	2300      	movs	r3, #0
 8000658:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800065a:	f107 030c 	add.w	r3, r7, #12
 800065e:	2101      	movs	r1, #1
 8000660:	4618      	mov	r0, r3
 8000662:	f002 fb1f 	bl	8002ca4 <HAL_RCC_ClockConfig>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800066c:	f000 f968 	bl	8000940 <Error_Handler>
  }
}
 8000670:	bf00      	nop
 8000672:	3750      	adds	r7, #80	@ 0x50
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	40023800 	.word	0x40023800
 800067c:	40007000 	.word	0x40007000

08000680 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b08a      	sub	sp, #40	@ 0x28
 8000684:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000686:	f107 0320 	add.w	r3, r7, #32
 800068a:	2200      	movs	r2, #0
 800068c:	601a      	str	r2, [r3, #0]
 800068e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000690:	1d3b      	adds	r3, r7, #4
 8000692:	2200      	movs	r2, #0
 8000694:	601a      	str	r2, [r3, #0]
 8000696:	605a      	str	r2, [r3, #4]
 8000698:	609a      	str	r2, [r3, #8]
 800069a:	60da      	str	r2, [r3, #12]
 800069c:	611a      	str	r2, [r3, #16]
 800069e:	615a      	str	r2, [r3, #20]
 80006a0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80006a2:	4b24      	ldr	r3, [pc, #144]	@ (8000734 <MX_TIM2_Init+0xb4>)
 80006a4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80006a8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 80006aa:	4b22      	ldr	r3, [pc, #136]	@ (8000734 <MX_TIM2_Init+0xb4>)
 80006ac:	2253      	movs	r2, #83	@ 0x53
 80006ae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006b0:	4b20      	ldr	r3, [pc, #128]	@ (8000734 <MX_TIM2_Init+0xb4>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80006b6:	4b1f      	ldr	r3, [pc, #124]	@ (8000734 <MX_TIM2_Init+0xb4>)
 80006b8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80006bc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006be:	4b1d      	ldr	r3, [pc, #116]	@ (8000734 <MX_TIM2_Init+0xb4>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006c4:	4b1b      	ldr	r3, [pc, #108]	@ (8000734 <MX_TIM2_Init+0xb4>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80006ca:	481a      	ldr	r0, [pc, #104]	@ (8000734 <MX_TIM2_Init+0xb4>)
 80006cc:	f002 fdda 	bl	8003284 <HAL_TIM_PWM_Init>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 80006d6:	f000 f933 	bl	8000940 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006da:	2300      	movs	r3, #0
 80006dc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006de:	2300      	movs	r3, #0
 80006e0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80006e2:	f107 0320 	add.w	r3, r7, #32
 80006e6:	4619      	mov	r1, r3
 80006e8:	4812      	ldr	r0, [pc, #72]	@ (8000734 <MX_TIM2_Init+0xb4>)
 80006ea:	f003 fadd 	bl	8003ca8 <HAL_TIMEx_MasterConfigSynchronization>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80006f4:	f000 f924 	bl	8000940 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80006f8:	2360      	movs	r3, #96	@ 0x60
 80006fa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80006fc:	2300      	movs	r3, #0
 80006fe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000700:	2300      	movs	r3, #0
 8000702:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000704:	2300      	movs	r3, #0
 8000706:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000708:	1d3b      	adds	r3, r7, #4
 800070a:	2204      	movs	r2, #4
 800070c:	4619      	mov	r1, r3
 800070e:	4809      	ldr	r0, [pc, #36]	@ (8000734 <MX_TIM2_Init+0xb4>)
 8000710:	f002 ffa8 	bl	8003664 <HAL_TIM_PWM_ConfigChannel>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800071a:	f000 f911 	bl	8000940 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800071e:	4805      	ldr	r0, [pc, #20]	@ (8000734 <MX_TIM2_Init+0xb4>)
 8000720:	f000 f98e 	bl	8000a40 <HAL_TIM_MspPostInit>

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2); // ← обязательно!
 8000724:	2104      	movs	r1, #4
 8000726:	4803      	ldr	r0, [pc, #12]	@ (8000734 <MX_TIM2_Init+0xb4>)
 8000728:	f002 fdfc 	bl	8003324 <HAL_TIM_PWM_Start>

}
 800072c:	bf00      	nop
 800072e:	3728      	adds	r7, #40	@ 0x28
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	2000040c 	.word	0x2000040c

08000738 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 800073c:	4b0e      	ldr	r3, [pc, #56]	@ (8000778 <MX_TIM10_Init+0x40>)
 800073e:	4a0f      	ldr	r2, [pc, #60]	@ (800077c <MX_TIM10_Init+0x44>)
 8000740:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 41999;
 8000742:	4b0d      	ldr	r3, [pc, #52]	@ (8000778 <MX_TIM10_Init+0x40>)
 8000744:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8000748:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800074a:	4b0b      	ldr	r3, [pc, #44]	@ (8000778 <MX_TIM10_Init+0x40>)
 800074c:	2200      	movs	r2, #0
 800074e:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 999;
 8000750:	4b09      	ldr	r3, [pc, #36]	@ (8000778 <MX_TIM10_Init+0x40>)
 8000752:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000756:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000758:	4b07      	ldr	r3, [pc, #28]	@ (8000778 <MX_TIM10_Init+0x40>)
 800075a:	2200      	movs	r2, #0
 800075c:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800075e:	4b06      	ldr	r3, [pc, #24]	@ (8000778 <MX_TIM10_Init+0x40>)
 8000760:	2200      	movs	r2, #0
 8000762:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8000764:	4804      	ldr	r0, [pc, #16]	@ (8000778 <MX_TIM10_Init+0x40>)
 8000766:	f002 fcdb 	bl	8003120 <HAL_TIM_Base_Init>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d001      	beq.n	8000774 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8000770:	f000 f8e6 	bl	8000940 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8000774:	bf00      	nop
 8000776:	bd80      	pop	{r7, pc}
 8000778:	20000454 	.word	0x20000454
 800077c:	40014400 	.word	0x40014400

08000780 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b088      	sub	sp, #32
 8000784:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000786:	f107 030c 	add.w	r3, r7, #12
 800078a:	2200      	movs	r2, #0
 800078c:	601a      	str	r2, [r3, #0]
 800078e:	605a      	str	r2, [r3, #4]
 8000790:	609a      	str	r2, [r3, #8]
 8000792:	60da      	str	r2, [r3, #12]
 8000794:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000796:	2300      	movs	r3, #0
 8000798:	60bb      	str	r3, [r7, #8]
 800079a:	4b39      	ldr	r3, [pc, #228]	@ (8000880 <MX_GPIO_Init+0x100>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079e:	4a38      	ldr	r2, [pc, #224]	@ (8000880 <MX_GPIO_Init+0x100>)
 80007a0:	f043 0304 	orr.w	r3, r3, #4
 80007a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007a6:	4b36      	ldr	r3, [pc, #216]	@ (8000880 <MX_GPIO_Init+0x100>)
 80007a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007aa:	f003 0304 	and.w	r3, r3, #4
 80007ae:	60bb      	str	r3, [r7, #8]
 80007b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007b2:	2300      	movs	r3, #0
 80007b4:	607b      	str	r3, [r7, #4]
 80007b6:	4b32      	ldr	r3, [pc, #200]	@ (8000880 <MX_GPIO_Init+0x100>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ba:	4a31      	ldr	r2, [pc, #196]	@ (8000880 <MX_GPIO_Init+0x100>)
 80007bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007c2:	4b2f      	ldr	r3, [pc, #188]	@ (8000880 <MX_GPIO_Init+0x100>)
 80007c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007ca:	607b      	str	r3, [r7, #4]
 80007cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ce:	2300      	movs	r3, #0
 80007d0:	603b      	str	r3, [r7, #0]
 80007d2:	4b2b      	ldr	r3, [pc, #172]	@ (8000880 <MX_GPIO_Init+0x100>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d6:	4a2a      	ldr	r2, [pc, #168]	@ (8000880 <MX_GPIO_Init+0x100>)
 80007d8:	f043 0301 	orr.w	r3, r3, #1
 80007dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007de:	4b28      	ldr	r3, [pc, #160]	@ (8000880 <MX_GPIO_Init+0x100>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	f003 0301 	and.w	r3, r3, #1
 80007e6:	603b      	str	r3, [r7, #0]
 80007e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80007ea:	2200      	movs	r2, #0
 80007ec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80007f0:	4824      	ldr	r0, [pc, #144]	@ (8000884 <MX_GPIO_Init+0x104>)
 80007f2:	f000 fd2d 	bl	8001250 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED3_Pin|LED2_Pin, GPIO_PIN_RESET);
 80007f6:	2200      	movs	r2, #0
 80007f8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80007fc:	4822      	ldr	r0, [pc, #136]	@ (8000888 <MX_GPIO_Init+0x108>)
 80007fe:	f000 fd27 	bl	8001250 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000802:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000806:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000808:	2301      	movs	r3, #1
 800080a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080c:	2300      	movs	r3, #0
 800080e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000810:	2300      	movs	r3, #0
 8000812:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000814:	f107 030c 	add.w	r3, r7, #12
 8000818:	4619      	mov	r1, r3
 800081a:	481a      	ldr	r0, [pc, #104]	@ (8000884 <MX_GPIO_Init+0x104>)
 800081c:	f000 fb7c 	bl	8000f18 <HAL_GPIO_Init>

  /*Configure GPIO pin : UserButton_Pin */
  GPIO_InitStruct.Pin = UserButton_Pin;
 8000820:	2301      	movs	r3, #1
 8000822:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000824:	2300      	movs	r3, #0
 8000826:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	2300      	movs	r3, #0
 800082a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(UserButton_GPIO_Port, &GPIO_InitStruct);
 800082c:	f107 030c 	add.w	r3, r7, #12
 8000830:	4619      	mov	r1, r3
 8000832:	4815      	ldr	r0, [pc, #84]	@ (8000888 <MX_GPIO_Init+0x108>)
 8000834:	f000 fb70 	bl	8000f18 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED3_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED3_Pin|LED2_Pin;
 8000838:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800083c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800083e:	2301      	movs	r3, #1
 8000840:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000842:	2300      	movs	r3, #0
 8000844:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000846:	2300      	movs	r3, #0
 8000848:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800084a:	f107 030c 	add.w	r3, r7, #12
 800084e:	4619      	mov	r1, r3
 8000850:	480d      	ldr	r0, [pc, #52]	@ (8000888 <MX_GPIO_Init+0x108>)
 8000852:	f000 fb61 	bl	8000f18 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  /* Configure PA0 as TIM2_CH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000856:	2302      	movs	r3, #2
 8000858:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800085a:	2302      	movs	r3, #2
 800085c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085e:	2300      	movs	r3, #0
 8000860:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000862:	2300      	movs	r3, #0
 8000864:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000866:	2301      	movs	r3, #1
 8000868:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800086a:	f107 030c 	add.w	r3, r7, #12
 800086e:	4619      	mov	r1, r3
 8000870:	4805      	ldr	r0, [pc, #20]	@ (8000888 <MX_GPIO_Init+0x108>)
 8000872:	f000 fb51 	bl	8000f18 <HAL_GPIO_Init>
/* USER CODE END MX_GPIO_Init_2 */
}
 8000876:	bf00      	nop
 8000878:	3720      	adds	r7, #32
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	40023800 	.word	0x40023800
 8000884:	40020800 	.word	0x40020800
 8000888:	40020000 	.word	0x40020000

0800088c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b082      	sub	sp, #8
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000894:	f009 fc06 	bl	800a0a4 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000898:	2001      	movs	r0, #1
 800089a:	f008 f9e4 	bl	8008c66 <osDelay>
 800089e:	e7fb      	b.n	8000898 <StartDefaultTask+0xc>

080008a0 <StartLedTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLedTask02 */
void StartLedTask02(void const * argument)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLedTask02 */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80008a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008ac:	4806      	ldr	r0, [pc, #24]	@ (80008c8 <StartLedTask02+0x28>)
 80008ae:	f000 fce8 	bl	8001282 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80008b2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80008b6:	4805      	ldr	r0, [pc, #20]	@ (80008cc <StartLedTask02+0x2c>)
 80008b8:	f000 fce3 	bl	8001282 <HAL_GPIO_TogglePin>

    osDelay(100);
 80008bc:	2064      	movs	r0, #100	@ 0x64
 80008be:	f008 f9d2 	bl	8008c66 <osDelay>
	  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 80008c2:	bf00      	nop
 80008c4:	e7f0      	b.n	80008a8 <StartLedTask02+0x8>
 80008c6:	bf00      	nop
 80008c8:	40020800 	.word	0x40020800
 80008cc:	40020000 	.word	0x40020000

080008d0 <StartToogleTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartToogleTask03 */
void StartToogleTask03(void const * argument)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b084      	sub	sp, #16
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartToogleTask03 */
  /* Infinite loop */

	for(;;)
	  {
		if(HAL_GPIO_ReadPin(UserButton_GPIO_Port, UserButton_Pin)==SET){
 80008d8:	2101      	movs	r1, #1
 80008da:	480e      	ldr	r0, [pc, #56]	@ (8000914 <StartToogleTask03+0x44>)
 80008dc:	f000 fca0 	bl	8001220 <HAL_GPIO_ReadPin>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b01      	cmp	r3, #1
 80008e4:	d111      	bne.n	800090a <StartToogleTask03+0x3a>
			for (uint32_t i = 0; i <= 999; i += 30)
 80008e6:	2300      	movs	r3, #0
 80008e8:	60fb      	str	r3, [r7, #12]
 80008ea:	e009      	b.n	8000900 <StartToogleTask03+0x30>
					    {
					      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, i);
 80008ec:	4b0a      	ldr	r3, [pc, #40]	@ (8000918 <StartToogleTask03+0x48>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	68fa      	ldr	r2, [r7, #12]
 80008f2:	639a      	str	r2, [r3, #56]	@ 0x38
					      osDelay(50); // используем osDelay, а не HAL_Delay
 80008f4:	2032      	movs	r0, #50	@ 0x32
 80008f6:	f008 f9b6 	bl	8008c66 <osDelay>
			for (uint32_t i = 0; i <= 999; i += 30)
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	331e      	adds	r3, #30
 80008fe:	60fb      	str	r3, [r7, #12]
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000906:	d3f1      	bcc.n	80008ec <StartToogleTask03+0x1c>
 8000908:	e7e6      	b.n	80008d8 <StartToogleTask03+0x8>
					    }
		}
		else{
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 1);
 800090a:	4b03      	ldr	r3, [pc, #12]	@ (8000918 <StartToogleTask03+0x48>)
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	2201      	movs	r2, #1
 8000910:	639a      	str	r2, [r3, #56]	@ 0x38
		if(HAL_GPIO_ReadPin(UserButton_GPIO_Port, UserButton_Pin)==SET){
 8000912:	e7e1      	b.n	80008d8 <StartToogleTask03+0x8>
 8000914:	40020000 	.word	0x40020000
 8000918:	2000040c 	.word	0x2000040c

0800091c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	b082      	sub	sp, #8
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a04      	ldr	r2, [pc, #16]	@ (800093c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800092a:	4293      	cmp	r3, r2
 800092c:	d101      	bne.n	8000932 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800092e:	f000 f9cd 	bl	8000ccc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000932:	bf00      	nop
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40010000 	.word	0x40010000

08000940 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000944:	b672      	cpsid	i
}
 8000946:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000948:	bf00      	nop
 800094a:	e7fd      	b.n	8000948 <Error_Handler+0x8>

0800094c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	607b      	str	r3, [r7, #4]
 8000956:	4b12      	ldr	r3, [pc, #72]	@ (80009a0 <HAL_MspInit+0x54>)
 8000958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800095a:	4a11      	ldr	r2, [pc, #68]	@ (80009a0 <HAL_MspInit+0x54>)
 800095c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000960:	6453      	str	r3, [r2, #68]	@ 0x44
 8000962:	4b0f      	ldr	r3, [pc, #60]	@ (80009a0 <HAL_MspInit+0x54>)
 8000964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000966:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800096a:	607b      	str	r3, [r7, #4]
 800096c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800096e:	2300      	movs	r3, #0
 8000970:	603b      	str	r3, [r7, #0]
 8000972:	4b0b      	ldr	r3, [pc, #44]	@ (80009a0 <HAL_MspInit+0x54>)
 8000974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000976:	4a0a      	ldr	r2, [pc, #40]	@ (80009a0 <HAL_MspInit+0x54>)
 8000978:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800097c:	6413      	str	r3, [r2, #64]	@ 0x40
 800097e:	4b08      	ldr	r3, [pc, #32]	@ (80009a0 <HAL_MspInit+0x54>)
 8000980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000982:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000986:	603b      	str	r3, [r7, #0]
 8000988:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800098a:	2200      	movs	r2, #0
 800098c:	210f      	movs	r1, #15
 800098e:	f06f 0001 	mvn.w	r0, #1
 8000992:	f000 fa97 	bl	8000ec4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000996:	bf00      	nop
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	40023800 	.word	0x40023800

080009a4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b084      	sub	sp, #16
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80009ac:	687b      	ldr	r3, [r7, #4]
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80009b4:	d115      	bne.n	80009e2 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80009b6:	2300      	movs	r3, #0
 80009b8:	60fb      	str	r3, [r7, #12]
 80009ba:	4b0c      	ldr	r3, [pc, #48]	@ (80009ec <HAL_TIM_PWM_MspInit+0x48>)
 80009bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009be:	4a0b      	ldr	r2, [pc, #44]	@ (80009ec <HAL_TIM_PWM_MspInit+0x48>)
 80009c0:	f043 0301 	orr.w	r3, r3, #1
 80009c4:	6413      	str	r3, [r2, #64]	@ 0x40
 80009c6:	4b09      	ldr	r3, [pc, #36]	@ (80009ec <HAL_TIM_PWM_MspInit+0x48>)
 80009c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ca:	f003 0301 	and.w	r3, r3, #1
 80009ce:	60fb      	str	r3, [r7, #12]
 80009d0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80009d2:	2200      	movs	r2, #0
 80009d4:	2105      	movs	r1, #5
 80009d6:	201c      	movs	r0, #28
 80009d8:	f000 fa74 	bl	8000ec4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80009dc:	201c      	movs	r0, #28
 80009de:	f000 fa8d 	bl	8000efc <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80009e2:	bf00      	nop
 80009e4:	3710      	adds	r7, #16
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40023800 	.word	0x40023800

080009f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b084      	sub	sp, #16
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a0e      	ldr	r2, [pc, #56]	@ (8000a38 <HAL_TIM_Base_MspInit+0x48>)
 80009fe:	4293      	cmp	r3, r2
 8000a00:	d115      	bne.n	8000a2e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8000a02:	2300      	movs	r3, #0
 8000a04:	60fb      	str	r3, [r7, #12]
 8000a06:	4b0d      	ldr	r3, [pc, #52]	@ (8000a3c <HAL_TIM_Base_MspInit+0x4c>)
 8000a08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a0a:	4a0c      	ldr	r2, [pc, #48]	@ (8000a3c <HAL_TIM_Base_MspInit+0x4c>)
 8000a0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a10:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a12:	4b0a      	ldr	r3, [pc, #40]	@ (8000a3c <HAL_TIM_Base_MspInit+0x4c>)
 8000a14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a1a:	60fb      	str	r3, [r7, #12]
 8000a1c:	68fb      	ldr	r3, [r7, #12]
    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 15, 0);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	210f      	movs	r1, #15
 8000a22:	2019      	movs	r0, #25
 8000a24:	f000 fa4e 	bl	8000ec4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000a28:	2019      	movs	r0, #25
 8000a2a:	f000 fa67 	bl	8000efc <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM10_MspInit 1 */

  }

}
 8000a2e:	bf00      	nop
 8000a30:	3710      	adds	r7, #16
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	40014400 	.word	0x40014400
 8000a3c:	40023800 	.word	0x40023800

08000a40 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b088      	sub	sp, #32
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a48:	f107 030c 	add.w	r3, r7, #12
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
 8000a50:	605a      	str	r2, [r3, #4]
 8000a52:	609a      	str	r2, [r3, #8]
 8000a54:	60da      	str	r2, [r3, #12]
 8000a56:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a60:	d11d      	bne.n	8000a9e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	60bb      	str	r3, [r7, #8]
 8000a66:	4b10      	ldr	r3, [pc, #64]	@ (8000aa8 <HAL_TIM_MspPostInit+0x68>)
 8000a68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a6a:	4a0f      	ldr	r2, [pc, #60]	@ (8000aa8 <HAL_TIM_MspPostInit+0x68>)
 8000a6c:	f043 0301 	orr.w	r3, r3, #1
 8000a70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a72:	4b0d      	ldr	r3, [pc, #52]	@ (8000aa8 <HAL_TIM_MspPostInit+0x68>)
 8000a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a76:	f003 0301 	and.w	r3, r3, #1
 8000a7a:	60bb      	str	r3, [r7, #8]
 8000a7c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000a7e:	2302      	movs	r3, #2
 8000a80:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a82:	2302      	movs	r3, #2
 8000a84:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a86:	2300      	movs	r3, #0
 8000a88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000a8e:	2301      	movs	r3, #1
 8000a90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a92:	f107 030c 	add.w	r3, r7, #12
 8000a96:	4619      	mov	r1, r3
 8000a98:	4804      	ldr	r0, [pc, #16]	@ (8000aac <HAL_TIM_MspPostInit+0x6c>)
 8000a9a:	f000 fa3d 	bl	8000f18 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000a9e:	bf00      	nop
 8000aa0:	3720      	adds	r7, #32
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	40023800 	.word	0x40023800
 8000aac:	40020000 	.word	0x40020000

08000ab0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b08c      	sub	sp, #48	@ 0x30
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000abc:	2300      	movs	r3, #0
 8000abe:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	60bb      	str	r3, [r7, #8]
 8000ac4:	4b2e      	ldr	r3, [pc, #184]	@ (8000b80 <HAL_InitTick+0xd0>)
 8000ac6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ac8:	4a2d      	ldr	r2, [pc, #180]	@ (8000b80 <HAL_InitTick+0xd0>)
 8000aca:	f043 0301 	orr.w	r3, r3, #1
 8000ace:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ad0:	4b2b      	ldr	r3, [pc, #172]	@ (8000b80 <HAL_InitTick+0xd0>)
 8000ad2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ad4:	f003 0301 	and.w	r3, r3, #1
 8000ad8:	60bb      	str	r3, [r7, #8]
 8000ada:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000adc:	f107 020c 	add.w	r2, r7, #12
 8000ae0:	f107 0310 	add.w	r3, r7, #16
 8000ae4:	4611      	mov	r1, r2
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f002 fae8 	bl	80030bc <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000aec:	f002 fad2 	bl	8003094 <HAL_RCC_GetPCLK2Freq>
 8000af0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000af2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000af4:	4a23      	ldr	r2, [pc, #140]	@ (8000b84 <HAL_InitTick+0xd4>)
 8000af6:	fba2 2303 	umull	r2, r3, r2, r3
 8000afa:	0c9b      	lsrs	r3, r3, #18
 8000afc:	3b01      	subs	r3, #1
 8000afe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000b00:	4b21      	ldr	r3, [pc, #132]	@ (8000b88 <HAL_InitTick+0xd8>)
 8000b02:	4a22      	ldr	r2, [pc, #136]	@ (8000b8c <HAL_InitTick+0xdc>)
 8000b04:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000b06:	4b20      	ldr	r3, [pc, #128]	@ (8000b88 <HAL_InitTick+0xd8>)
 8000b08:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b0c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000b0e:	4a1e      	ldr	r2, [pc, #120]	@ (8000b88 <HAL_InitTick+0xd8>)
 8000b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b12:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000b14:	4b1c      	ldr	r3, [pc, #112]	@ (8000b88 <HAL_InitTick+0xd8>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b1a:	4b1b      	ldr	r3, [pc, #108]	@ (8000b88 <HAL_InitTick+0xd8>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b20:	4b19      	ldr	r3, [pc, #100]	@ (8000b88 <HAL_InitTick+0xd8>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000b26:	4818      	ldr	r0, [pc, #96]	@ (8000b88 <HAL_InitTick+0xd8>)
 8000b28:	f002 fafa 	bl	8003120 <HAL_TIM_Base_Init>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000b32:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d11b      	bne.n	8000b72 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000b3a:	4813      	ldr	r0, [pc, #76]	@ (8000b88 <HAL_InitTick+0xd8>)
 8000b3c:	f002 fb40 	bl	80031c0 <HAL_TIM_Base_Start_IT>
 8000b40:	4603      	mov	r3, r0
 8000b42:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000b46:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d111      	bne.n	8000b72 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000b4e:	2019      	movs	r0, #25
 8000b50:	f000 f9d4 	bl	8000efc <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2b0f      	cmp	r3, #15
 8000b58:	d808      	bhi.n	8000b6c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	6879      	ldr	r1, [r7, #4]
 8000b5e:	2019      	movs	r0, #25
 8000b60:	f000 f9b0 	bl	8000ec4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b64:	4a0a      	ldr	r2, [pc, #40]	@ (8000b90 <HAL_InitTick+0xe0>)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	6013      	str	r3, [r2, #0]
 8000b6a:	e002      	b.n	8000b72 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000b6c:	2301      	movs	r3, #1
 8000b6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000b72:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	3730      	adds	r7, #48	@ 0x30
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	40023800 	.word	0x40023800
 8000b84:	431bde83 	.word	0x431bde83
 8000b88:	200004a8 	.word	0x200004a8
 8000b8c:	40010000 	.word	0x40010000
 8000b90:	20000004 	.word	0x20000004

08000b94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b98:	bf00      	nop
 8000b9a:	e7fd      	b.n	8000b98 <NMI_Handler+0x4>

08000b9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ba0:	bf00      	nop
 8000ba2:	e7fd      	b.n	8000ba0 <HardFault_Handler+0x4>

08000ba4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ba8:	bf00      	nop
 8000baa:	e7fd      	b.n	8000ba8 <MemManage_Handler+0x4>

08000bac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bb0:	bf00      	nop
 8000bb2:	e7fd      	b.n	8000bb0 <BusFault_Handler+0x4>

08000bb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bb8:	bf00      	nop
 8000bba:	e7fd      	b.n	8000bb8 <UsageFault_Handler+0x4>

08000bbc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bc0:	bf00      	nop
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
	...

08000bcc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000bd0:	4803      	ldr	r0, [pc, #12]	@ (8000be0 <TIM1_UP_TIM10_IRQHandler+0x14>)
 8000bd2:	f002 fc57 	bl	8003484 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 8000bd6:	4803      	ldr	r0, [pc, #12]	@ (8000be4 <TIM1_UP_TIM10_IRQHandler+0x18>)
 8000bd8:	f002 fc54 	bl	8003484 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000bdc:	bf00      	nop
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	200004a8 	.word	0x200004a8
 8000be4:	20000454 	.word	0x20000454

08000be8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000bec:	4802      	ldr	r0, [pc, #8]	@ (8000bf8 <TIM2_IRQHandler+0x10>)
 8000bee:	f002 fc49 	bl	8003484 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000bf2:	bf00      	nop
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	2000040c 	.word	0x2000040c

08000bfc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000c00:	4802      	ldr	r0, [pc, #8]	@ (8000c0c <OTG_FS_IRQHandler+0x10>)
 8000c02:	f000 fc9c 	bl	800153e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000c06:	bf00      	nop
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	20004748 	.word	0x20004748

08000c10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c14:	4b06      	ldr	r3, [pc, #24]	@ (8000c30 <SystemInit+0x20>)
 8000c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c1a:	4a05      	ldr	r2, [pc, #20]	@ (8000c30 <SystemInit+0x20>)
 8000c1c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c20:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c24:	bf00      	nop
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr
 8000c2e:	bf00      	nop
 8000c30:	e000ed00 	.word	0xe000ed00

08000c34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c34:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c6c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000c38:	f7ff ffea 	bl	8000c10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c3c:	480c      	ldr	r0, [pc, #48]	@ (8000c70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c3e:	490d      	ldr	r1, [pc, #52]	@ (8000c74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c40:	4a0d      	ldr	r2, [pc, #52]	@ (8000c78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c44:	e002      	b.n	8000c4c <LoopCopyDataInit>

08000c46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c4a:	3304      	adds	r3, #4

08000c4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c50:	d3f9      	bcc.n	8000c46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c52:	4a0a      	ldr	r2, [pc, #40]	@ (8000c7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c54:	4c0a      	ldr	r4, [pc, #40]	@ (8000c80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c58:	e001      	b.n	8000c5e <LoopFillZerobss>

08000c5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c5c:	3204      	adds	r2, #4

08000c5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c60:	d3fb      	bcc.n	8000c5a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000c62:	f009 ff55 	bl	800ab10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c66:	f7ff fc4d 	bl	8000504 <main>
  bx  lr    
 8000c6a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c6c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c74:	20000150 	.word	0x20000150
  ldr r2, =_sidata
 8000c78:	0800ad10 	.word	0x0800ad10
  ldr r2, =_sbss
 8000c7c:	20000150 	.word	0x20000150
  ldr r4, =_ebss
 8000c80:	20004ff4 	.word	0x20004ff4

08000c84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c84:	e7fe      	b.n	8000c84 <ADC_IRQHandler>
	...

08000c88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c8c:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc8 <HAL_Init+0x40>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a0d      	ldr	r2, [pc, #52]	@ (8000cc8 <HAL_Init+0x40>)
 8000c92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c98:	4b0b      	ldr	r3, [pc, #44]	@ (8000cc8 <HAL_Init+0x40>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a0a      	ldr	r2, [pc, #40]	@ (8000cc8 <HAL_Init+0x40>)
 8000c9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ca2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ca4:	4b08      	ldr	r3, [pc, #32]	@ (8000cc8 <HAL_Init+0x40>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a07      	ldr	r2, [pc, #28]	@ (8000cc8 <HAL_Init+0x40>)
 8000caa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000cae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cb0:	2003      	movs	r0, #3
 8000cb2:	f000 f8fc 	bl	8000eae <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cb6:	200f      	movs	r0, #15
 8000cb8:	f7ff fefa 	bl	8000ab0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cbc:	f7ff fe46 	bl	800094c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cc0:	2300      	movs	r3, #0
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	bd80      	pop	{r7, pc}
 8000cc6:	bf00      	nop
 8000cc8:	40023c00 	.word	0x40023c00

08000ccc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cd0:	4b06      	ldr	r3, [pc, #24]	@ (8000cec <HAL_IncTick+0x20>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	461a      	mov	r2, r3
 8000cd6:	4b06      	ldr	r3, [pc, #24]	@ (8000cf0 <HAL_IncTick+0x24>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	4413      	add	r3, r2
 8000cdc:	4a04      	ldr	r2, [pc, #16]	@ (8000cf0 <HAL_IncTick+0x24>)
 8000cde:	6013      	str	r3, [r2, #0]
}
 8000ce0:	bf00      	nop
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	20000008 	.word	0x20000008
 8000cf0:	200004f0 	.word	0x200004f0

08000cf4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  return uwTick;
 8000cf8:	4b03      	ldr	r3, [pc, #12]	@ (8000d08 <HAL_GetTick+0x14>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	200004f0 	.word	0x200004f0

08000d0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b084      	sub	sp, #16
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d14:	f7ff ffee 	bl	8000cf4 <HAL_GetTick>
 8000d18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d24:	d005      	beq.n	8000d32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d26:	4b0a      	ldr	r3, [pc, #40]	@ (8000d50 <HAL_Delay+0x44>)
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	461a      	mov	r2, r3
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	4413      	add	r3, r2
 8000d30:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d32:	bf00      	nop
 8000d34:	f7ff ffde 	bl	8000cf4 <HAL_GetTick>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	68bb      	ldr	r3, [r7, #8]
 8000d3c:	1ad3      	subs	r3, r2, r3
 8000d3e:	68fa      	ldr	r2, [r7, #12]
 8000d40:	429a      	cmp	r2, r3
 8000d42:	d8f7      	bhi.n	8000d34 <HAL_Delay+0x28>
  {
  }
}
 8000d44:	bf00      	nop
 8000d46:	bf00      	nop
 8000d48:	3710      	adds	r7, #16
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	20000008 	.word	0x20000008

08000d54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b085      	sub	sp, #20
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	f003 0307 	and.w	r3, r3, #7
 8000d62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d64:	4b0c      	ldr	r3, [pc, #48]	@ (8000d98 <__NVIC_SetPriorityGrouping+0x44>)
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d6a:	68ba      	ldr	r2, [r7, #8]
 8000d6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d70:	4013      	ands	r3, r2
 8000d72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d86:	4a04      	ldr	r2, [pc, #16]	@ (8000d98 <__NVIC_SetPriorityGrouping+0x44>)
 8000d88:	68bb      	ldr	r3, [r7, #8]
 8000d8a:	60d3      	str	r3, [r2, #12]
}
 8000d8c:	bf00      	nop
 8000d8e:	3714      	adds	r7, #20
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr
 8000d98:	e000ed00 	.word	0xe000ed00

08000d9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000da0:	4b04      	ldr	r3, [pc, #16]	@ (8000db4 <__NVIC_GetPriorityGrouping+0x18>)
 8000da2:	68db      	ldr	r3, [r3, #12]
 8000da4:	0a1b      	lsrs	r3, r3, #8
 8000da6:	f003 0307 	and.w	r3, r3, #7
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	46bd      	mov	sp, r7
 8000dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db2:	4770      	bx	lr
 8000db4:	e000ed00 	.word	0xe000ed00

08000db8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000db8:	b480      	push	{r7}
 8000dba:	b083      	sub	sp, #12
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	db0b      	blt.n	8000de2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dca:	79fb      	ldrb	r3, [r7, #7]
 8000dcc:	f003 021f 	and.w	r2, r3, #31
 8000dd0:	4907      	ldr	r1, [pc, #28]	@ (8000df0 <__NVIC_EnableIRQ+0x38>)
 8000dd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd6:	095b      	lsrs	r3, r3, #5
 8000dd8:	2001      	movs	r0, #1
 8000dda:	fa00 f202 	lsl.w	r2, r0, r2
 8000dde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000de2:	bf00      	nop
 8000de4:	370c      	adds	r7, #12
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	e000e100 	.word	0xe000e100

08000df4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	6039      	str	r1, [r7, #0]
 8000dfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	db0a      	blt.n	8000e1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	b2da      	uxtb	r2, r3
 8000e0c:	490c      	ldr	r1, [pc, #48]	@ (8000e40 <__NVIC_SetPriority+0x4c>)
 8000e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e12:	0112      	lsls	r2, r2, #4
 8000e14:	b2d2      	uxtb	r2, r2
 8000e16:	440b      	add	r3, r1
 8000e18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e1c:	e00a      	b.n	8000e34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	b2da      	uxtb	r2, r3
 8000e22:	4908      	ldr	r1, [pc, #32]	@ (8000e44 <__NVIC_SetPriority+0x50>)
 8000e24:	79fb      	ldrb	r3, [r7, #7]
 8000e26:	f003 030f 	and.w	r3, r3, #15
 8000e2a:	3b04      	subs	r3, #4
 8000e2c:	0112      	lsls	r2, r2, #4
 8000e2e:	b2d2      	uxtb	r2, r2
 8000e30:	440b      	add	r3, r1
 8000e32:	761a      	strb	r2, [r3, #24]
}
 8000e34:	bf00      	nop
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	e000e100 	.word	0xe000e100
 8000e44:	e000ed00 	.word	0xe000ed00

08000e48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b089      	sub	sp, #36	@ 0x24
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	60b9      	str	r1, [r7, #8]
 8000e52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	f003 0307 	and.w	r3, r3, #7
 8000e5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e5c:	69fb      	ldr	r3, [r7, #28]
 8000e5e:	f1c3 0307 	rsb	r3, r3, #7
 8000e62:	2b04      	cmp	r3, #4
 8000e64:	bf28      	it	cs
 8000e66:	2304      	movcs	r3, #4
 8000e68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	3304      	adds	r3, #4
 8000e6e:	2b06      	cmp	r3, #6
 8000e70:	d902      	bls.n	8000e78 <NVIC_EncodePriority+0x30>
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	3b03      	subs	r3, #3
 8000e76:	e000      	b.n	8000e7a <NVIC_EncodePriority+0x32>
 8000e78:	2300      	movs	r3, #0
 8000e7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e7c:	f04f 32ff 	mov.w	r2, #4294967295
 8000e80:	69bb      	ldr	r3, [r7, #24]
 8000e82:	fa02 f303 	lsl.w	r3, r2, r3
 8000e86:	43da      	mvns	r2, r3
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	401a      	ands	r2, r3
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e90:	f04f 31ff 	mov.w	r1, #4294967295
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	fa01 f303 	lsl.w	r3, r1, r3
 8000e9a:	43d9      	mvns	r1, r3
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ea0:	4313      	orrs	r3, r2
         );
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	3724      	adds	r7, #36	@ 0x24
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr

08000eae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	b082      	sub	sp, #8
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eb6:	6878      	ldr	r0, [r7, #4]
 8000eb8:	f7ff ff4c 	bl	8000d54 <__NVIC_SetPriorityGrouping>
}
 8000ebc:	bf00      	nop
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b086      	sub	sp, #24
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	4603      	mov	r3, r0
 8000ecc:	60b9      	str	r1, [r7, #8]
 8000ece:	607a      	str	r2, [r7, #4]
 8000ed0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ed6:	f7ff ff61 	bl	8000d9c <__NVIC_GetPriorityGrouping>
 8000eda:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000edc:	687a      	ldr	r2, [r7, #4]
 8000ede:	68b9      	ldr	r1, [r7, #8]
 8000ee0:	6978      	ldr	r0, [r7, #20]
 8000ee2:	f7ff ffb1 	bl	8000e48 <NVIC_EncodePriority>
 8000ee6:	4602      	mov	r2, r0
 8000ee8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000eec:	4611      	mov	r1, r2
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f7ff ff80 	bl	8000df4 <__NVIC_SetPriority>
}
 8000ef4:	bf00      	nop
 8000ef6:	3718      	adds	r7, #24
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	4603      	mov	r3, r0
 8000f04:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	f7ff ff54 	bl	8000db8 <__NVIC_EnableIRQ>
}
 8000f10:	bf00      	nop
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b089      	sub	sp, #36	@ 0x24
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f22:	2300      	movs	r3, #0
 8000f24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f26:	2300      	movs	r3, #0
 8000f28:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f2e:	2300      	movs	r3, #0
 8000f30:	61fb      	str	r3, [r7, #28]
 8000f32:	e159      	b.n	80011e8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f34:	2201      	movs	r2, #1
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	697a      	ldr	r2, [r7, #20]
 8000f44:	4013      	ands	r3, r2
 8000f46:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f48:	693a      	ldr	r2, [r7, #16]
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	f040 8148 	bne.w	80011e2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	685b      	ldr	r3, [r3, #4]
 8000f56:	f003 0303 	and.w	r3, r3, #3
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	d005      	beq.n	8000f6a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f66:	2b02      	cmp	r3, #2
 8000f68:	d130      	bne.n	8000fcc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	689b      	ldr	r3, [r3, #8]
 8000f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f70:	69fb      	ldr	r3, [r7, #28]
 8000f72:	005b      	lsls	r3, r3, #1
 8000f74:	2203      	movs	r2, #3
 8000f76:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7a:	43db      	mvns	r3, r3
 8000f7c:	69ba      	ldr	r2, [r7, #24]
 8000f7e:	4013      	ands	r3, r2
 8000f80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	68da      	ldr	r2, [r3, #12]
 8000f86:	69fb      	ldr	r3, [r7, #28]
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8e:	69ba      	ldr	r2, [r7, #24]
 8000f90:	4313      	orrs	r3, r2
 8000f92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	69ba      	ldr	r2, [r7, #24]
 8000f98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	69fb      	ldr	r3, [r7, #28]
 8000fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa8:	43db      	mvns	r3, r3
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	4013      	ands	r3, r2
 8000fae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	685b      	ldr	r3, [r3, #4]
 8000fb4:	091b      	lsrs	r3, r3, #4
 8000fb6:	f003 0201 	and.w	r2, r3, #1
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	69ba      	ldr	r2, [r7, #24]
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685b      	ldr	r3, [r3, #4]
 8000fd0:	f003 0303 	and.w	r3, r3, #3
 8000fd4:	2b03      	cmp	r3, #3
 8000fd6:	d017      	beq.n	8001008 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	68db      	ldr	r3, [r3, #12]
 8000fdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	2203      	movs	r2, #3
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	4013      	ands	r3, r2
 8000fee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	689a      	ldr	r2, [r3, #8]
 8000ff4:	69fb      	ldr	r3, [r7, #28]
 8000ff6:	005b      	lsls	r3, r3, #1
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	69ba      	ldr	r2, [r7, #24]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	f003 0303 	and.w	r3, r3, #3
 8001010:	2b02      	cmp	r3, #2
 8001012:	d123      	bne.n	800105c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001014:	69fb      	ldr	r3, [r7, #28]
 8001016:	08da      	lsrs	r2, r3, #3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	3208      	adds	r2, #8
 800101c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001020:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001022:	69fb      	ldr	r3, [r7, #28]
 8001024:	f003 0307 	and.w	r3, r3, #7
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	220f      	movs	r2, #15
 800102c:	fa02 f303 	lsl.w	r3, r2, r3
 8001030:	43db      	mvns	r3, r3
 8001032:	69ba      	ldr	r2, [r7, #24]
 8001034:	4013      	ands	r3, r2
 8001036:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	691a      	ldr	r2, [r3, #16]
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	f003 0307 	and.w	r3, r3, #7
 8001042:	009b      	lsls	r3, r3, #2
 8001044:	fa02 f303 	lsl.w	r3, r2, r3
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	4313      	orrs	r3, r2
 800104c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800104e:	69fb      	ldr	r3, [r7, #28]
 8001050:	08da      	lsrs	r2, r3, #3
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	3208      	adds	r2, #8
 8001056:	69b9      	ldr	r1, [r7, #24]
 8001058:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001062:	69fb      	ldr	r3, [r7, #28]
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	2203      	movs	r2, #3
 8001068:	fa02 f303 	lsl.w	r3, r2, r3
 800106c:	43db      	mvns	r3, r3
 800106e:	69ba      	ldr	r2, [r7, #24]
 8001070:	4013      	ands	r3, r2
 8001072:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	685b      	ldr	r3, [r3, #4]
 8001078:	f003 0203 	and.w	r2, r3, #3
 800107c:	69fb      	ldr	r3, [r7, #28]
 800107e:	005b      	lsls	r3, r3, #1
 8001080:	fa02 f303 	lsl.w	r3, r2, r3
 8001084:	69ba      	ldr	r2, [r7, #24]
 8001086:	4313      	orrs	r3, r2
 8001088:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	69ba      	ldr	r2, [r7, #24]
 800108e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001098:	2b00      	cmp	r3, #0
 800109a:	f000 80a2 	beq.w	80011e2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	60fb      	str	r3, [r7, #12]
 80010a2:	4b57      	ldr	r3, [pc, #348]	@ (8001200 <HAL_GPIO_Init+0x2e8>)
 80010a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010a6:	4a56      	ldr	r2, [pc, #344]	@ (8001200 <HAL_GPIO_Init+0x2e8>)
 80010a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80010ae:	4b54      	ldr	r3, [pc, #336]	@ (8001200 <HAL_GPIO_Init+0x2e8>)
 80010b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010b6:	60fb      	str	r3, [r7, #12]
 80010b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010ba:	4a52      	ldr	r2, [pc, #328]	@ (8001204 <HAL_GPIO_Init+0x2ec>)
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	089b      	lsrs	r3, r3, #2
 80010c0:	3302      	adds	r3, #2
 80010c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	f003 0303 	and.w	r3, r3, #3
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	220f      	movs	r2, #15
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	43db      	mvns	r3, r3
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	4013      	ands	r3, r2
 80010dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4a49      	ldr	r2, [pc, #292]	@ (8001208 <HAL_GPIO_Init+0x2f0>)
 80010e2:	4293      	cmp	r3, r2
 80010e4:	d019      	beq.n	800111a <HAL_GPIO_Init+0x202>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	4a48      	ldr	r2, [pc, #288]	@ (800120c <HAL_GPIO_Init+0x2f4>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d013      	beq.n	8001116 <HAL_GPIO_Init+0x1fe>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4a47      	ldr	r2, [pc, #284]	@ (8001210 <HAL_GPIO_Init+0x2f8>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d00d      	beq.n	8001112 <HAL_GPIO_Init+0x1fa>
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4a46      	ldr	r2, [pc, #280]	@ (8001214 <HAL_GPIO_Init+0x2fc>)
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d007      	beq.n	800110e <HAL_GPIO_Init+0x1f6>
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4a45      	ldr	r2, [pc, #276]	@ (8001218 <HAL_GPIO_Init+0x300>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d101      	bne.n	800110a <HAL_GPIO_Init+0x1f2>
 8001106:	2304      	movs	r3, #4
 8001108:	e008      	b.n	800111c <HAL_GPIO_Init+0x204>
 800110a:	2307      	movs	r3, #7
 800110c:	e006      	b.n	800111c <HAL_GPIO_Init+0x204>
 800110e:	2303      	movs	r3, #3
 8001110:	e004      	b.n	800111c <HAL_GPIO_Init+0x204>
 8001112:	2302      	movs	r3, #2
 8001114:	e002      	b.n	800111c <HAL_GPIO_Init+0x204>
 8001116:	2301      	movs	r3, #1
 8001118:	e000      	b.n	800111c <HAL_GPIO_Init+0x204>
 800111a:	2300      	movs	r3, #0
 800111c:	69fa      	ldr	r2, [r7, #28]
 800111e:	f002 0203 	and.w	r2, r2, #3
 8001122:	0092      	lsls	r2, r2, #2
 8001124:	4093      	lsls	r3, r2
 8001126:	69ba      	ldr	r2, [r7, #24]
 8001128:	4313      	orrs	r3, r2
 800112a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800112c:	4935      	ldr	r1, [pc, #212]	@ (8001204 <HAL_GPIO_Init+0x2ec>)
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	089b      	lsrs	r3, r3, #2
 8001132:	3302      	adds	r3, #2
 8001134:	69ba      	ldr	r2, [r7, #24]
 8001136:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800113a:	4b38      	ldr	r3, [pc, #224]	@ (800121c <HAL_GPIO_Init+0x304>)
 800113c:	689b      	ldr	r3, [r3, #8]
 800113e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	43db      	mvns	r3, r3
 8001144:	69ba      	ldr	r2, [r7, #24]
 8001146:	4013      	ands	r3, r2
 8001148:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001152:	2b00      	cmp	r3, #0
 8001154:	d003      	beq.n	800115e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001156:	69ba      	ldr	r2, [r7, #24]
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	4313      	orrs	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800115e:	4a2f      	ldr	r2, [pc, #188]	@ (800121c <HAL_GPIO_Init+0x304>)
 8001160:	69bb      	ldr	r3, [r7, #24]
 8001162:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001164:	4b2d      	ldr	r3, [pc, #180]	@ (800121c <HAL_GPIO_Init+0x304>)
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	43db      	mvns	r3, r3
 800116e:	69ba      	ldr	r2, [r7, #24]
 8001170:	4013      	ands	r3, r2
 8001172:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001174:	683b      	ldr	r3, [r7, #0]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800117c:	2b00      	cmp	r3, #0
 800117e:	d003      	beq.n	8001188 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	4313      	orrs	r3, r2
 8001186:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001188:	4a24      	ldr	r2, [pc, #144]	@ (800121c <HAL_GPIO_Init+0x304>)
 800118a:	69bb      	ldr	r3, [r7, #24]
 800118c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800118e:	4b23      	ldr	r3, [pc, #140]	@ (800121c <HAL_GPIO_Init+0x304>)
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001194:	693b      	ldr	r3, [r7, #16]
 8001196:	43db      	mvns	r3, r3
 8001198:	69ba      	ldr	r2, [r7, #24]
 800119a:	4013      	ands	r3, r2
 800119c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d003      	beq.n	80011b2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80011aa:	69ba      	ldr	r2, [r7, #24]
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	4313      	orrs	r3, r2
 80011b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011b2:	4a1a      	ldr	r2, [pc, #104]	@ (800121c <HAL_GPIO_Init+0x304>)
 80011b4:	69bb      	ldr	r3, [r7, #24]
 80011b6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011b8:	4b18      	ldr	r3, [pc, #96]	@ (800121c <HAL_GPIO_Init+0x304>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011be:	693b      	ldr	r3, [r7, #16]
 80011c0:	43db      	mvns	r3, r3
 80011c2:	69ba      	ldr	r2, [r7, #24]
 80011c4:	4013      	ands	r3, r2
 80011c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d003      	beq.n	80011dc <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80011d4:	69ba      	ldr	r2, [r7, #24]
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	4313      	orrs	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011dc:	4a0f      	ldr	r2, [pc, #60]	@ (800121c <HAL_GPIO_Init+0x304>)
 80011de:	69bb      	ldr	r3, [r7, #24]
 80011e0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	3301      	adds	r3, #1
 80011e6:	61fb      	str	r3, [r7, #28]
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	2b0f      	cmp	r3, #15
 80011ec:	f67f aea2 	bls.w	8000f34 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011f0:	bf00      	nop
 80011f2:	bf00      	nop
 80011f4:	3724      	adds	r7, #36	@ 0x24
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	40023800 	.word	0x40023800
 8001204:	40013800 	.word	0x40013800
 8001208:	40020000 	.word	0x40020000
 800120c:	40020400 	.word	0x40020400
 8001210:	40020800 	.word	0x40020800
 8001214:	40020c00 	.word	0x40020c00
 8001218:	40021000 	.word	0x40021000
 800121c:	40013c00 	.word	0x40013c00

08001220 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001220:	b480      	push	{r7}
 8001222:	b085      	sub	sp, #20
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
 8001228:	460b      	mov	r3, r1
 800122a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	691a      	ldr	r2, [r3, #16]
 8001230:	887b      	ldrh	r3, [r7, #2]
 8001232:	4013      	ands	r3, r2
 8001234:	2b00      	cmp	r3, #0
 8001236:	d002      	beq.n	800123e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001238:	2301      	movs	r3, #1
 800123a:	73fb      	strb	r3, [r7, #15]
 800123c:	e001      	b.n	8001242 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800123e:	2300      	movs	r3, #0
 8001240:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001242:	7bfb      	ldrb	r3, [r7, #15]
}
 8001244:	4618      	mov	r0, r3
 8001246:	3714      	adds	r7, #20
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	460b      	mov	r3, r1
 800125a:	807b      	strh	r3, [r7, #2]
 800125c:	4613      	mov	r3, r2
 800125e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001260:	787b      	ldrb	r3, [r7, #1]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d003      	beq.n	800126e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001266:	887a      	ldrh	r2, [r7, #2]
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800126c:	e003      	b.n	8001276 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800126e:	887b      	ldrh	r3, [r7, #2]
 8001270:	041a      	lsls	r2, r3, #16
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	619a      	str	r2, [r3, #24]
}
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr

08001282 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001282:	b480      	push	{r7}
 8001284:	b085      	sub	sp, #20
 8001286:	af00      	add	r7, sp, #0
 8001288:	6078      	str	r0, [r7, #4]
 800128a:	460b      	mov	r3, r1
 800128c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	695b      	ldr	r3, [r3, #20]
 8001292:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001294:	887a      	ldrh	r2, [r7, #2]
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	4013      	ands	r3, r2
 800129a:	041a      	lsls	r2, r3, #16
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	43d9      	mvns	r1, r3
 80012a0:	887b      	ldrh	r3, [r7, #2]
 80012a2:	400b      	ands	r3, r1
 80012a4:	431a      	orrs	r2, r3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	619a      	str	r2, [r3, #24]
}
 80012aa:	bf00      	nop
 80012ac:	3714      	adds	r7, #20
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr

080012b6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80012b6:	b580      	push	{r7, lr}
 80012b8:	b086      	sub	sp, #24
 80012ba:	af02      	add	r7, sp, #8
 80012bc:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d101      	bne.n	80012c8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80012c4:	2301      	movs	r3, #1
 80012c6:	e101      	b.n	80014cc <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d106      	bne.n	80012e8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2200      	movs	r2, #0
 80012de:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f009 f882 	bl	800a3ec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2203      	movs	r2, #3
 80012ec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80012f0:	68bb      	ldr	r3, [r7, #8]
 80012f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80012f6:	d102      	bne.n	80012fe <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	2200      	movs	r2, #0
 80012fc:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4618      	mov	r0, r3
 8001304:	f002 fe69 	bl	8003fda <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	6818      	ldr	r0, [r3, #0]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	7c1a      	ldrb	r2, [r3, #16]
 8001310:	f88d 2000 	strb.w	r2, [sp]
 8001314:	3304      	adds	r3, #4
 8001316:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001318:	f002 fd48 	bl	8003dac <USB_CoreInit>
 800131c:	4603      	mov	r3, r0
 800131e:	2b00      	cmp	r3, #0
 8001320:	d005      	beq.n	800132e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2202      	movs	r2, #2
 8001326:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800132a:	2301      	movs	r3, #1
 800132c:	e0ce      	b.n	80014cc <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	2100      	movs	r1, #0
 8001334:	4618      	mov	r0, r3
 8001336:	f002 fe61 	bl	8003ffc <USB_SetCurrentMode>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d005      	beq.n	800134c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2202      	movs	r2, #2
 8001344:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	e0bf      	b.n	80014cc <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800134c:	2300      	movs	r3, #0
 800134e:	73fb      	strb	r3, [r7, #15]
 8001350:	e04a      	b.n	80013e8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001352:	7bfa      	ldrb	r2, [r7, #15]
 8001354:	6879      	ldr	r1, [r7, #4]
 8001356:	4613      	mov	r3, r2
 8001358:	00db      	lsls	r3, r3, #3
 800135a:	4413      	add	r3, r2
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	440b      	add	r3, r1
 8001360:	3315      	adds	r3, #21
 8001362:	2201      	movs	r2, #1
 8001364:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001366:	7bfa      	ldrb	r2, [r7, #15]
 8001368:	6879      	ldr	r1, [r7, #4]
 800136a:	4613      	mov	r3, r2
 800136c:	00db      	lsls	r3, r3, #3
 800136e:	4413      	add	r3, r2
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	440b      	add	r3, r1
 8001374:	3314      	adds	r3, #20
 8001376:	7bfa      	ldrb	r2, [r7, #15]
 8001378:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800137a:	7bfa      	ldrb	r2, [r7, #15]
 800137c:	7bfb      	ldrb	r3, [r7, #15]
 800137e:	b298      	uxth	r0, r3
 8001380:	6879      	ldr	r1, [r7, #4]
 8001382:	4613      	mov	r3, r2
 8001384:	00db      	lsls	r3, r3, #3
 8001386:	4413      	add	r3, r2
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	440b      	add	r3, r1
 800138c:	332e      	adds	r3, #46	@ 0x2e
 800138e:	4602      	mov	r2, r0
 8001390:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001392:	7bfa      	ldrb	r2, [r7, #15]
 8001394:	6879      	ldr	r1, [r7, #4]
 8001396:	4613      	mov	r3, r2
 8001398:	00db      	lsls	r3, r3, #3
 800139a:	4413      	add	r3, r2
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	440b      	add	r3, r1
 80013a0:	3318      	adds	r3, #24
 80013a2:	2200      	movs	r2, #0
 80013a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80013a6:	7bfa      	ldrb	r2, [r7, #15]
 80013a8:	6879      	ldr	r1, [r7, #4]
 80013aa:	4613      	mov	r3, r2
 80013ac:	00db      	lsls	r3, r3, #3
 80013ae:	4413      	add	r3, r2
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	440b      	add	r3, r1
 80013b4:	331c      	adds	r3, #28
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80013ba:	7bfa      	ldrb	r2, [r7, #15]
 80013bc:	6879      	ldr	r1, [r7, #4]
 80013be:	4613      	mov	r3, r2
 80013c0:	00db      	lsls	r3, r3, #3
 80013c2:	4413      	add	r3, r2
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	440b      	add	r3, r1
 80013c8:	3320      	adds	r3, #32
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80013ce:	7bfa      	ldrb	r2, [r7, #15]
 80013d0:	6879      	ldr	r1, [r7, #4]
 80013d2:	4613      	mov	r3, r2
 80013d4:	00db      	lsls	r3, r3, #3
 80013d6:	4413      	add	r3, r2
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	440b      	add	r3, r1
 80013dc:	3324      	adds	r3, #36	@ 0x24
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013e2:	7bfb      	ldrb	r3, [r7, #15]
 80013e4:	3301      	adds	r3, #1
 80013e6:	73fb      	strb	r3, [r7, #15]
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	791b      	ldrb	r3, [r3, #4]
 80013ec:	7bfa      	ldrb	r2, [r7, #15]
 80013ee:	429a      	cmp	r2, r3
 80013f0:	d3af      	bcc.n	8001352 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013f2:	2300      	movs	r3, #0
 80013f4:	73fb      	strb	r3, [r7, #15]
 80013f6:	e044      	b.n	8001482 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80013f8:	7bfa      	ldrb	r2, [r7, #15]
 80013fa:	6879      	ldr	r1, [r7, #4]
 80013fc:	4613      	mov	r3, r2
 80013fe:	00db      	lsls	r3, r3, #3
 8001400:	4413      	add	r3, r2
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	440b      	add	r3, r1
 8001406:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800140a:	2200      	movs	r2, #0
 800140c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800140e:	7bfa      	ldrb	r2, [r7, #15]
 8001410:	6879      	ldr	r1, [r7, #4]
 8001412:	4613      	mov	r3, r2
 8001414:	00db      	lsls	r3, r3, #3
 8001416:	4413      	add	r3, r2
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	440b      	add	r3, r1
 800141c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001420:	7bfa      	ldrb	r2, [r7, #15]
 8001422:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001424:	7bfa      	ldrb	r2, [r7, #15]
 8001426:	6879      	ldr	r1, [r7, #4]
 8001428:	4613      	mov	r3, r2
 800142a:	00db      	lsls	r3, r3, #3
 800142c:	4413      	add	r3, r2
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	440b      	add	r3, r1
 8001432:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001436:	2200      	movs	r2, #0
 8001438:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800143a:	7bfa      	ldrb	r2, [r7, #15]
 800143c:	6879      	ldr	r1, [r7, #4]
 800143e:	4613      	mov	r3, r2
 8001440:	00db      	lsls	r3, r3, #3
 8001442:	4413      	add	r3, r2
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	440b      	add	r3, r1
 8001448:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001450:	7bfa      	ldrb	r2, [r7, #15]
 8001452:	6879      	ldr	r1, [r7, #4]
 8001454:	4613      	mov	r3, r2
 8001456:	00db      	lsls	r3, r3, #3
 8001458:	4413      	add	r3, r2
 800145a:	009b      	lsls	r3, r3, #2
 800145c:	440b      	add	r3, r1
 800145e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001462:	2200      	movs	r2, #0
 8001464:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001466:	7bfa      	ldrb	r2, [r7, #15]
 8001468:	6879      	ldr	r1, [r7, #4]
 800146a:	4613      	mov	r3, r2
 800146c:	00db      	lsls	r3, r3, #3
 800146e:	4413      	add	r3, r2
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	440b      	add	r3, r1
 8001474:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800147c:	7bfb      	ldrb	r3, [r7, #15]
 800147e:	3301      	adds	r3, #1
 8001480:	73fb      	strb	r3, [r7, #15]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	791b      	ldrb	r3, [r3, #4]
 8001486:	7bfa      	ldrb	r2, [r7, #15]
 8001488:	429a      	cmp	r2, r3
 800148a:	d3b5      	bcc.n	80013f8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6818      	ldr	r0, [r3, #0]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	7c1a      	ldrb	r2, [r3, #16]
 8001494:	f88d 2000 	strb.w	r2, [sp]
 8001498:	3304      	adds	r3, #4
 800149a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800149c:	f002 fdfa 	bl	8004094 <USB_DevInit>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d005      	beq.n	80014b2 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2202      	movs	r2, #2
 80014aa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e00c      	b.n	80014cc <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	2200      	movs	r2, #0
 80014b6:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	2201      	movs	r2, #1
 80014bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4618      	mov	r0, r3
 80014c6:	f003 fe44 	bl	8005152 <USB_DevDisconnect>

  return HAL_OK;
 80014ca:	2300      	movs	r3, #0
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	3710      	adds	r7, #16
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b084      	sub	sp, #16
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	d101      	bne.n	80014f0 <HAL_PCD_Start+0x1c>
 80014ec:	2302      	movs	r3, #2
 80014ee:	e022      	b.n	8001536 <HAL_PCD_Start+0x62>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2201      	movs	r2, #1
 80014f4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001500:	2b00      	cmp	r3, #0
 8001502:	d009      	beq.n	8001518 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001508:	2b01      	cmp	r3, #1
 800150a:	d105      	bne.n	8001518 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001510:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4618      	mov	r0, r3
 800151e:	f002 fd4b 	bl	8003fb8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4618      	mov	r0, r3
 8001528:	f003 fdf2 	bl	8005110 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2200      	movs	r2, #0
 8001530:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001534:	2300      	movs	r3, #0
}
 8001536:	4618      	mov	r0, r3
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800153e:	b590      	push	{r4, r7, lr}
 8001540:	b08d      	sub	sp, #52	@ 0x34
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800154c:	6a3b      	ldr	r3, [r7, #32]
 800154e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4618      	mov	r0, r3
 8001556:	f003 feb0 	bl	80052ba <USB_GetMode>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	f040 848c 	bne.w	8001e7a <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4618      	mov	r0, r3
 8001568:	f003 fe14 	bl	8005194 <USB_ReadInterrupts>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	f000 8482 	beq.w	8001e78 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800157a:	689b      	ldr	r3, [r3, #8]
 800157c:	0a1b      	lsrs	r3, r3, #8
 800157e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4618      	mov	r0, r3
 800158e:	f003 fe01 	bl	8005194 <USB_ReadInterrupts>
 8001592:	4603      	mov	r3, r0
 8001594:	f003 0302 	and.w	r3, r3, #2
 8001598:	2b02      	cmp	r3, #2
 800159a:	d107      	bne.n	80015ac <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	695a      	ldr	r2, [r3, #20]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f002 0202 	and.w	r2, r2, #2
 80015aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f003 fdef 	bl	8005194 <USB_ReadInterrupts>
 80015b6:	4603      	mov	r3, r0
 80015b8:	f003 0310 	and.w	r3, r3, #16
 80015bc:	2b10      	cmp	r3, #16
 80015be:	d161      	bne.n	8001684 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	699a      	ldr	r2, [r3, #24]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f022 0210 	bic.w	r2, r2, #16
 80015ce:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80015d0:	6a3b      	ldr	r3, [r7, #32]
 80015d2:	6a1b      	ldr	r3, [r3, #32]
 80015d4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	f003 020f 	and.w	r2, r3, #15
 80015dc:	4613      	mov	r3, r2
 80015de:	00db      	lsls	r3, r3, #3
 80015e0:	4413      	add	r3, r2
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	4413      	add	r3, r2
 80015ec:	3304      	adds	r3, #4
 80015ee:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80015f0:	69bb      	ldr	r3, [r7, #24]
 80015f2:	0c5b      	lsrs	r3, r3, #17
 80015f4:	f003 030f 	and.w	r3, r3, #15
 80015f8:	2b02      	cmp	r3, #2
 80015fa:	d124      	bne.n	8001646 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80015fc:	69ba      	ldr	r2, [r7, #24]
 80015fe:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001602:	4013      	ands	r3, r2
 8001604:	2b00      	cmp	r3, #0
 8001606:	d035      	beq.n	8001674 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800160c:	69bb      	ldr	r3, [r7, #24]
 800160e:	091b      	lsrs	r3, r3, #4
 8001610:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001612:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001616:	b29b      	uxth	r3, r3
 8001618:	461a      	mov	r2, r3
 800161a:	6a38      	ldr	r0, [r7, #32]
 800161c:	f003 fc26 	bl	8004e6c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001620:	697b      	ldr	r3, [r7, #20]
 8001622:	68da      	ldr	r2, [r3, #12]
 8001624:	69bb      	ldr	r3, [r7, #24]
 8001626:	091b      	lsrs	r3, r3, #4
 8001628:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800162c:	441a      	add	r2, r3
 800162e:	697b      	ldr	r3, [r7, #20]
 8001630:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	695a      	ldr	r2, [r3, #20]
 8001636:	69bb      	ldr	r3, [r7, #24]
 8001638:	091b      	lsrs	r3, r3, #4
 800163a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800163e:	441a      	add	r2, r3
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	615a      	str	r2, [r3, #20]
 8001644:	e016      	b.n	8001674 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001646:	69bb      	ldr	r3, [r7, #24]
 8001648:	0c5b      	lsrs	r3, r3, #17
 800164a:	f003 030f 	and.w	r3, r3, #15
 800164e:	2b06      	cmp	r3, #6
 8001650:	d110      	bne.n	8001674 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001658:	2208      	movs	r2, #8
 800165a:	4619      	mov	r1, r3
 800165c:	6a38      	ldr	r0, [r7, #32]
 800165e:	f003 fc05 	bl	8004e6c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	695a      	ldr	r2, [r3, #20]
 8001666:	69bb      	ldr	r3, [r7, #24]
 8001668:	091b      	lsrs	r3, r3, #4
 800166a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800166e:	441a      	add	r2, r3
 8001670:	697b      	ldr	r3, [r7, #20]
 8001672:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	699a      	ldr	r2, [r3, #24]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f042 0210 	orr.w	r2, r2, #16
 8001682:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	4618      	mov	r0, r3
 800168a:	f003 fd83 	bl	8005194 <USB_ReadInterrupts>
 800168e:	4603      	mov	r3, r0
 8001690:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001694:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001698:	f040 80a7 	bne.w	80017ea <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800169c:	2300      	movs	r3, #0
 800169e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4618      	mov	r0, r3
 80016a6:	f003 fd88 	bl	80051ba <USB_ReadDevAllOutEpInterrupt>
 80016aa:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80016ac:	e099      	b.n	80017e2 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80016ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016b0:	f003 0301 	and.w	r3, r3, #1
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	f000 808e 	beq.w	80017d6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016c0:	b2d2      	uxtb	r2, r2
 80016c2:	4611      	mov	r1, r2
 80016c4:	4618      	mov	r0, r3
 80016c6:	f003 fdac 	bl	8005222 <USB_ReadDevOutEPInterrupt>
 80016ca:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d00c      	beq.n	80016f0 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80016d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016d8:	015a      	lsls	r2, r3, #5
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	4413      	add	r3, r2
 80016de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80016e2:	461a      	mov	r2, r3
 80016e4:	2301      	movs	r3, #1
 80016e6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80016e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	f000 fed0 	bl	8002490 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80016f0:	693b      	ldr	r3, [r7, #16]
 80016f2:	f003 0308 	and.w	r3, r3, #8
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d00c      	beq.n	8001714 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80016fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016fc:	015a      	lsls	r2, r3, #5
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	4413      	add	r3, r2
 8001702:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001706:	461a      	mov	r2, r3
 8001708:	2308      	movs	r3, #8
 800170a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800170c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800170e:	6878      	ldr	r0, [r7, #4]
 8001710:	f000 ffa6 	bl	8002660 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	f003 0310 	and.w	r3, r3, #16
 800171a:	2b00      	cmp	r3, #0
 800171c:	d008      	beq.n	8001730 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800171e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001720:	015a      	lsls	r2, r3, #5
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	4413      	add	r3, r2
 8001726:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800172a:	461a      	mov	r2, r3
 800172c:	2310      	movs	r3, #16
 800172e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	f003 0302 	and.w	r3, r3, #2
 8001736:	2b00      	cmp	r3, #0
 8001738:	d030      	beq.n	800179c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800173a:	6a3b      	ldr	r3, [r7, #32]
 800173c:	695b      	ldr	r3, [r3, #20]
 800173e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001742:	2b80      	cmp	r3, #128	@ 0x80
 8001744:	d109      	bne.n	800175a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	69fa      	ldr	r2, [r7, #28]
 8001750:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001754:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001758:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800175a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800175c:	4613      	mov	r3, r2
 800175e:	00db      	lsls	r3, r3, #3
 8001760:	4413      	add	r3, r2
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001768:	687a      	ldr	r2, [r7, #4]
 800176a:	4413      	add	r3, r2
 800176c:	3304      	adds	r3, #4
 800176e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	78db      	ldrb	r3, [r3, #3]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d108      	bne.n	800178a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	2200      	movs	r2, #0
 800177c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800177e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001780:	b2db      	uxtb	r3, r3
 8001782:	4619      	mov	r1, r3
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f008 ff37 	bl	800a5f8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800178a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800178c:	015a      	lsls	r2, r3, #5
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	4413      	add	r3, r2
 8001792:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001796:	461a      	mov	r2, r3
 8001798:	2302      	movs	r3, #2
 800179a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	f003 0320 	and.w	r3, r3, #32
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d008      	beq.n	80017b8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80017a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017a8:	015a      	lsls	r2, r3, #5
 80017aa:	69fb      	ldr	r3, [r7, #28]
 80017ac:	4413      	add	r3, r2
 80017ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80017b2:	461a      	mov	r2, r3
 80017b4:	2320      	movs	r3, #32
 80017b6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d009      	beq.n	80017d6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80017c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c4:	015a      	lsls	r2, r3, #5
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	4413      	add	r3, r2
 80017ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80017ce:	461a      	mov	r2, r3
 80017d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80017d4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80017d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017d8:	3301      	adds	r3, #1
 80017da:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80017dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017de:	085b      	lsrs	r3, r3, #1
 80017e0:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80017e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	f47f af62 	bne.w	80016ae <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	4618      	mov	r0, r3
 80017f0:	f003 fcd0 	bl	8005194 <USB_ReadInterrupts>
 80017f4:	4603      	mov	r3, r0
 80017f6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80017fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80017fe:	f040 80db 	bne.w	80019b8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4618      	mov	r0, r3
 8001808:	f003 fcf1 	bl	80051ee <USB_ReadDevAllInEpInterrupt>
 800180c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800180e:	2300      	movs	r3, #0
 8001810:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001812:	e0cd      	b.n	80019b0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	2b00      	cmp	r3, #0
 800181c:	f000 80c2 	beq.w	80019a4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001826:	b2d2      	uxtb	r2, r2
 8001828:	4611      	mov	r1, r2
 800182a:	4618      	mov	r0, r3
 800182c:	f003 fd17 	bl	800525e <USB_ReadDevInEPInterrupt>
 8001830:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	f003 0301 	and.w	r3, r3, #1
 8001838:	2b00      	cmp	r3, #0
 800183a:	d057      	beq.n	80018ec <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800183c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800183e:	f003 030f 	and.w	r3, r3, #15
 8001842:	2201      	movs	r2, #1
 8001844:	fa02 f303 	lsl.w	r3, r2, r3
 8001848:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001850:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	43db      	mvns	r3, r3
 8001856:	69f9      	ldr	r1, [r7, #28]
 8001858:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800185c:	4013      	ands	r3, r2
 800185e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001860:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001862:	015a      	lsls	r2, r3, #5
 8001864:	69fb      	ldr	r3, [r7, #28]
 8001866:	4413      	add	r3, r2
 8001868:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800186c:	461a      	mov	r2, r3
 800186e:	2301      	movs	r3, #1
 8001870:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	799b      	ldrb	r3, [r3, #6]
 8001876:	2b01      	cmp	r3, #1
 8001878:	d132      	bne.n	80018e0 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800187a:	6879      	ldr	r1, [r7, #4]
 800187c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800187e:	4613      	mov	r3, r2
 8001880:	00db      	lsls	r3, r3, #3
 8001882:	4413      	add	r3, r2
 8001884:	009b      	lsls	r3, r3, #2
 8001886:	440b      	add	r3, r1
 8001888:	3320      	adds	r3, #32
 800188a:	6819      	ldr	r1, [r3, #0]
 800188c:	6878      	ldr	r0, [r7, #4]
 800188e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001890:	4613      	mov	r3, r2
 8001892:	00db      	lsls	r3, r3, #3
 8001894:	4413      	add	r3, r2
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	4403      	add	r3, r0
 800189a:	331c      	adds	r3, #28
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4419      	add	r1, r3
 80018a0:	6878      	ldr	r0, [r7, #4]
 80018a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018a4:	4613      	mov	r3, r2
 80018a6:	00db      	lsls	r3, r3, #3
 80018a8:	4413      	add	r3, r2
 80018aa:	009b      	lsls	r3, r3, #2
 80018ac:	4403      	add	r3, r0
 80018ae:	3320      	adds	r3, #32
 80018b0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80018b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d113      	bne.n	80018e0 <HAL_PCD_IRQHandler+0x3a2>
 80018b8:	6879      	ldr	r1, [r7, #4]
 80018ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018bc:	4613      	mov	r3, r2
 80018be:	00db      	lsls	r3, r3, #3
 80018c0:	4413      	add	r3, r2
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	440b      	add	r3, r1
 80018c6:	3324      	adds	r3, #36	@ 0x24
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d108      	bne.n	80018e0 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6818      	ldr	r0, [r3, #0]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80018d8:	461a      	mov	r2, r3
 80018da:	2101      	movs	r1, #1
 80018dc:	f003 fd1e 	bl	800531c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80018e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	4619      	mov	r1, r3
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f008 fe01 	bl	800a4ee <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	f003 0308 	and.w	r3, r3, #8
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d008      	beq.n	8001908 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80018f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f8:	015a      	lsls	r2, r3, #5
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	4413      	add	r3, r2
 80018fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001902:	461a      	mov	r2, r3
 8001904:	2308      	movs	r3, #8
 8001906:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001908:	693b      	ldr	r3, [r7, #16]
 800190a:	f003 0310 	and.w	r3, r3, #16
 800190e:	2b00      	cmp	r3, #0
 8001910:	d008      	beq.n	8001924 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001914:	015a      	lsls	r2, r3, #5
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	4413      	add	r3, r2
 800191a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800191e:	461a      	mov	r2, r3
 8001920:	2310      	movs	r3, #16
 8001922:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800192a:	2b00      	cmp	r3, #0
 800192c:	d008      	beq.n	8001940 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800192e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001930:	015a      	lsls	r2, r3, #5
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	4413      	add	r3, r2
 8001936:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800193a:	461a      	mov	r2, r3
 800193c:	2340      	movs	r3, #64	@ 0x40
 800193e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	f003 0302 	and.w	r3, r3, #2
 8001946:	2b00      	cmp	r3, #0
 8001948:	d023      	beq.n	8001992 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800194a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800194c:	6a38      	ldr	r0, [r7, #32]
 800194e:	f002 fd05 	bl	800435c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001952:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001954:	4613      	mov	r3, r2
 8001956:	00db      	lsls	r3, r3, #3
 8001958:	4413      	add	r3, r2
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	3310      	adds	r3, #16
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	4413      	add	r3, r2
 8001962:	3304      	adds	r3, #4
 8001964:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001966:	697b      	ldr	r3, [r7, #20]
 8001968:	78db      	ldrb	r3, [r3, #3]
 800196a:	2b01      	cmp	r3, #1
 800196c:	d108      	bne.n	8001980 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	2200      	movs	r2, #0
 8001972:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001976:	b2db      	uxtb	r3, r3
 8001978:	4619      	mov	r1, r3
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f008 fe4e 	bl	800a61c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001982:	015a      	lsls	r2, r3, #5
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	4413      	add	r3, r2
 8001988:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800198c:	461a      	mov	r2, r3
 800198e:	2302      	movs	r3, #2
 8001990:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001998:	2b00      	cmp	r3, #0
 800199a:	d003      	beq.n	80019a4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800199c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800199e:	6878      	ldr	r0, [r7, #4]
 80019a0:	f000 fcea 	bl	8002378 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80019a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019a6:	3301      	adds	r3, #1
 80019a8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80019aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019ac:	085b      	lsrs	r3, r3, #1
 80019ae:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80019b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	f47f af2e 	bne.w	8001814 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4618      	mov	r0, r3
 80019be:	f003 fbe9 	bl	8005194 <USB_ReadInterrupts>
 80019c2:	4603      	mov	r3, r0
 80019c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80019c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80019cc:	d122      	bne.n	8001a14 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80019d4:	685b      	ldr	r3, [r3, #4]
 80019d6:	69fa      	ldr	r2, [r7, #28]
 80019d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80019dc:	f023 0301 	bic.w	r3, r3, #1
 80019e0:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d108      	bne.n	80019fe <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2200      	movs	r2, #0
 80019f0:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80019f4:	2100      	movs	r1, #0
 80019f6:	6878      	ldr	r0, [r7, #4]
 80019f8:	f000 fed0 	bl	800279c <HAL_PCDEx_LPM_Callback>
 80019fc:	e002      	b.n	8001a04 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80019fe:	6878      	ldr	r0, [r7, #4]
 8001a00:	f008 fdec 	bl	800a5dc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	695a      	ldr	r2, [r3, #20]
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001a12:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f003 fbbb 	bl	8005194 <USB_ReadInterrupts>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001a24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001a28:	d112      	bne.n	8001a50 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001a2a:	69fb      	ldr	r3, [r7, #28]
 8001a2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a30:	689b      	ldr	r3, [r3, #8]
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d102      	bne.n	8001a40 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f008 fda8 	bl	800a590 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	695a      	ldr	r2, [r3, #20]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001a4e:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4618      	mov	r0, r3
 8001a56:	f003 fb9d 	bl	8005194 <USB_ReadInterrupts>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001a60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001a64:	f040 80b7 	bne.w	8001bd6 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	69fa      	ldr	r2, [r7, #28]
 8001a72:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001a76:	f023 0301 	bic.w	r3, r3, #1
 8001a7a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	2110      	movs	r1, #16
 8001a82:	4618      	mov	r0, r3
 8001a84:	f002 fc6a 	bl	800435c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a88:	2300      	movs	r3, #0
 8001a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a8c:	e046      	b.n	8001b1c <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001a8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a90:	015a      	lsls	r2, r3, #5
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	4413      	add	r3, r2
 8001a96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001aa0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001aa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001aa4:	015a      	lsls	r2, r3, #5
 8001aa6:	69fb      	ldr	r3, [r7, #28]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ab2:	0151      	lsls	r1, r2, #5
 8001ab4:	69fa      	ldr	r2, [r7, #28]
 8001ab6:	440a      	add	r2, r1
 8001ab8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001abc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001ac0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001ac2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ac4:	015a      	lsls	r2, r3, #5
 8001ac6:	69fb      	ldr	r3, [r7, #28]
 8001ac8:	4413      	add	r3, r2
 8001aca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001ace:	461a      	mov	r2, r3
 8001ad0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001ad4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ad8:	015a      	lsls	r2, r3, #5
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	4413      	add	r3, r2
 8001ade:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ae6:	0151      	lsls	r1, r2, #5
 8001ae8:	69fa      	ldr	r2, [r7, #28]
 8001aea:	440a      	add	r2, r1
 8001aec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001af0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001af4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001af6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001af8:	015a      	lsls	r2, r3, #5
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	4413      	add	r3, r2
 8001afe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001b06:	0151      	lsls	r1, r2, #5
 8001b08:	69fa      	ldr	r2, [r7, #28]
 8001b0a:	440a      	add	r2, r1
 8001b0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001b10:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001b14:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b18:	3301      	adds	r3, #1
 8001b1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	791b      	ldrb	r3, [r3, #4]
 8001b20:	461a      	mov	r2, r3
 8001b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d3b2      	bcc.n	8001a8e <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b2e:	69db      	ldr	r3, [r3, #28]
 8001b30:	69fa      	ldr	r2, [r7, #28]
 8001b32:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b36:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001b3a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	7bdb      	ldrb	r3, [r3, #15]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d016      	beq.n	8001b72 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b4a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001b4e:	69fa      	ldr	r2, [r7, #28]
 8001b50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b54:	f043 030b 	orr.w	r3, r3, #11
 8001b58:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b64:	69fa      	ldr	r2, [r7, #28]
 8001b66:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b6a:	f043 030b 	orr.w	r3, r3, #11
 8001b6e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b70:	e015      	b.n	8001b9e <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b78:	695b      	ldr	r3, [r3, #20]
 8001b7a:	69fa      	ldr	r2, [r7, #28]
 8001b7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b80:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001b84:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8001b88:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b90:	691b      	ldr	r3, [r3, #16]
 8001b92:	69fa      	ldr	r2, [r7, #28]
 8001b94:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b98:	f043 030b 	orr.w	r3, r3, #11
 8001b9c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	69fa      	ldr	r2, [r7, #28]
 8001ba8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001bac:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8001bb0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6818      	ldr	r0, [r3, #0]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	f003 fbab 	bl	800531c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	695a      	ldr	r2, [r3, #20]
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001bd4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f003 fada 	bl	8005194 <USB_ReadInterrupts>
 8001be0:	4603      	mov	r3, r0
 8001be2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001be6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001bea:	d123      	bne.n	8001c34 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f003 fb70 	bl	80052d6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4618      	mov	r0, r3
 8001bfc:	f002 fc27 	bl	800444e <USB_GetDevSpeed>
 8001c00:	4603      	mov	r3, r0
 8001c02:	461a      	mov	r2, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681c      	ldr	r4, [r3, #0]
 8001c0c:	f001 fa36 	bl	800307c <HAL_RCC_GetHCLKFreq>
 8001c10:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001c16:	461a      	mov	r2, r3
 8001c18:	4620      	mov	r0, r4
 8001c1a:	f002 f92b 	bl	8003e74 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001c1e:	6878      	ldr	r0, [r7, #4]
 8001c20:	f008 fc8d 	bl	800a53e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	695a      	ldr	r2, [r3, #20]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001c32:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f003 faab 	bl	8005194 <USB_ReadInterrupts>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	f003 0308 	and.w	r3, r3, #8
 8001c44:	2b08      	cmp	r3, #8
 8001c46:	d10a      	bne.n	8001c5e <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f008 fc6a 	bl	800a522 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	695a      	ldr	r2, [r3, #20]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f002 0208 	and.w	r2, r2, #8
 8001c5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4618      	mov	r0, r3
 8001c64:	f003 fa96 	bl	8005194 <USB_ReadInterrupts>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c6e:	2b80      	cmp	r3, #128	@ 0x80
 8001c70:	d123      	bne.n	8001cba <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001c72:	6a3b      	ldr	r3, [r7, #32]
 8001c74:	699b      	ldr	r3, [r3, #24]
 8001c76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001c7a:	6a3b      	ldr	r3, [r7, #32]
 8001c7c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001c7e:	2301      	movs	r3, #1
 8001c80:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c82:	e014      	b.n	8001cae <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001c84:	6879      	ldr	r1, [r7, #4]
 8001c86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c88:	4613      	mov	r3, r2
 8001c8a:	00db      	lsls	r3, r3, #3
 8001c8c:	4413      	add	r3, r2
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	440b      	add	r3, r1
 8001c92:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d105      	bne.n	8001ca8 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f000 fb0a 	bl	80022bc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001caa:	3301      	adds	r3, #1
 8001cac:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	791b      	ldrb	r3, [r3, #4]
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d3e4      	bcc.n	8001c84 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f003 fa68 	bl	8005194 <USB_ReadInterrupts>
 8001cc4:	4603      	mov	r3, r0
 8001cc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001cce:	d13c      	bne.n	8001d4a <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cd4:	e02b      	b.n	8001d2e <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd8:	015a      	lsls	r2, r3, #5
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	4413      	add	r3, r2
 8001cde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001ce6:	6879      	ldr	r1, [r7, #4]
 8001ce8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cea:	4613      	mov	r3, r2
 8001cec:	00db      	lsls	r3, r3, #3
 8001cee:	4413      	add	r3, r2
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	440b      	add	r3, r1
 8001cf4:	3318      	adds	r3, #24
 8001cf6:	781b      	ldrb	r3, [r3, #0]
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d115      	bne.n	8001d28 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001cfc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	da12      	bge.n	8001d28 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001d02:	6879      	ldr	r1, [r7, #4]
 8001d04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d06:	4613      	mov	r3, r2
 8001d08:	00db      	lsls	r3, r3, #3
 8001d0a:	4413      	add	r3, r2
 8001d0c:	009b      	lsls	r3, r3, #2
 8001d0e:	440b      	add	r3, r1
 8001d10:	3317      	adds	r3, #23
 8001d12:	2201      	movs	r2, #1
 8001d14:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	4619      	mov	r1, r3
 8001d22:	6878      	ldr	r0, [r7, #4]
 8001d24:	f000 faca 	bl	80022bc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	791b      	ldrb	r3, [r3, #4]
 8001d32:	461a      	mov	r2, r3
 8001d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d3cd      	bcc.n	8001cd6 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	695a      	ldr	r2, [r3, #20]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001d48:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f003 fa20 	bl	8005194 <USB_ReadInterrupts>
 8001d54:	4603      	mov	r3, r0
 8001d56:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d5a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001d5e:	d156      	bne.n	8001e0e <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001d60:	2301      	movs	r3, #1
 8001d62:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d64:	e045      	b.n	8001df2 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d68:	015a      	lsls	r2, r3, #5
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	4413      	add	r3, r2
 8001d6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001d76:	6879      	ldr	r1, [r7, #4]
 8001d78:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d7a:	4613      	mov	r3, r2
 8001d7c:	00db      	lsls	r3, r3, #3
 8001d7e:	4413      	add	r3, r2
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	440b      	add	r3, r1
 8001d84:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d12e      	bne.n	8001dec <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001d8e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	da2b      	bge.n	8001dec <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8001d94:	69bb      	ldr	r3, [r7, #24]
 8001d96:	0c1a      	lsrs	r2, r3, #16
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8001d9e:	4053      	eors	r3, r2
 8001da0:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d121      	bne.n	8001dec <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001da8:	6879      	ldr	r1, [r7, #4]
 8001daa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001dac:	4613      	mov	r3, r2
 8001dae:	00db      	lsls	r3, r3, #3
 8001db0:	4413      	add	r3, r2
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	440b      	add	r3, r1
 8001db6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001dba:	2201      	movs	r2, #1
 8001dbc:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001dbe:	6a3b      	ldr	r3, [r7, #32]
 8001dc0:	699b      	ldr	r3, [r3, #24]
 8001dc2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001dc6:	6a3b      	ldr	r3, [r7, #32]
 8001dc8:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001dca:	6a3b      	ldr	r3, [r7, #32]
 8001dcc:	695b      	ldr	r3, [r3, #20]
 8001dce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d10a      	bne.n	8001dec <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001dd6:	69fb      	ldr	r3, [r7, #28]
 8001dd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ddc:	685b      	ldr	r3, [r3, #4]
 8001dde:	69fa      	ldr	r2, [r7, #28]
 8001de0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001de4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001de8:	6053      	str	r3, [r2, #4]
            break;
 8001dea:	e008      	b.n	8001dfe <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dee:	3301      	adds	r3, #1
 8001df0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	791b      	ldrb	r3, [r3, #4]
 8001df6:	461a      	mov	r2, r3
 8001df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d3b3      	bcc.n	8001d66 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	695a      	ldr	r2, [r3, #20]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001e0c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4618      	mov	r0, r3
 8001e14:	f003 f9be 	bl	8005194 <USB_ReadInterrupts>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001e1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e22:	d10a      	bne.n	8001e3a <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f008 fc0b 	bl	800a640 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	695a      	ldr	r2, [r3, #20]
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001e38:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4618      	mov	r0, r3
 8001e40:	f003 f9a8 	bl	8005194 <USB_ReadInterrupts>
 8001e44:	4603      	mov	r3, r0
 8001e46:	f003 0304 	and.w	r3, r3, #4
 8001e4a:	2b04      	cmp	r3, #4
 8001e4c:	d115      	bne.n	8001e7a <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	685b      	ldr	r3, [r3, #4]
 8001e54:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001e56:	69bb      	ldr	r3, [r7, #24]
 8001e58:	f003 0304 	and.w	r3, r3, #4
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d002      	beq.n	8001e66 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f008 fbfb 	bl	800a65c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	6859      	ldr	r1, [r3, #4]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	69ba      	ldr	r2, [r7, #24]
 8001e72:	430a      	orrs	r2, r1
 8001e74:	605a      	str	r2, [r3, #4]
 8001e76:	e000      	b.n	8001e7a <HAL_PCD_IRQHandler+0x93c>
      return;
 8001e78:	bf00      	nop
    }
  }
}
 8001e7a:	3734      	adds	r7, #52	@ 0x34
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd90      	pop	{r4, r7, pc}

08001e80 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b082      	sub	sp, #8
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	460b      	mov	r3, r1
 8001e8a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d101      	bne.n	8001e9a <HAL_PCD_SetAddress+0x1a>
 8001e96:	2302      	movs	r3, #2
 8001e98:	e012      	b.n	8001ec0 <HAL_PCD_SetAddress+0x40>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	78fa      	ldrb	r2, [r7, #3]
 8001ea6:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	78fa      	ldrb	r2, [r7, #3]
 8001eae:	4611      	mov	r1, r2
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f003 f907 	bl	80050c4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001ebe:	2300      	movs	r3, #0
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3708      	adds	r7, #8
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	4608      	mov	r0, r1
 8001ed2:	4611      	mov	r1, r2
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	70fb      	strb	r3, [r7, #3]
 8001eda:	460b      	mov	r3, r1
 8001edc:	803b      	strh	r3, [r7, #0]
 8001ede:	4613      	mov	r3, r2
 8001ee0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001ee6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	da0f      	bge.n	8001f0e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001eee:	78fb      	ldrb	r3, [r7, #3]
 8001ef0:	f003 020f 	and.w	r2, r3, #15
 8001ef4:	4613      	mov	r3, r2
 8001ef6:	00db      	lsls	r3, r3, #3
 8001ef8:	4413      	add	r3, r2
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	3310      	adds	r3, #16
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	4413      	add	r3, r2
 8001f02:	3304      	adds	r3, #4
 8001f04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2201      	movs	r2, #1
 8001f0a:	705a      	strb	r2, [r3, #1]
 8001f0c:	e00f      	b.n	8001f2e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f0e:	78fb      	ldrb	r3, [r7, #3]
 8001f10:	f003 020f 	and.w	r2, r3, #15
 8001f14:	4613      	mov	r3, r2
 8001f16:	00db      	lsls	r3, r3, #3
 8001f18:	4413      	add	r3, r2
 8001f1a:	009b      	lsls	r3, r3, #2
 8001f1c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	4413      	add	r3, r2
 8001f24:	3304      	adds	r3, #4
 8001f26:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001f2e:	78fb      	ldrb	r3, [r7, #3]
 8001f30:	f003 030f 	and.w	r3, r3, #15
 8001f34:	b2da      	uxtb	r2, r3
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001f3a:	883b      	ldrh	r3, [r7, #0]
 8001f3c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	78ba      	ldrb	r2, [r7, #2]
 8001f48:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	785b      	ldrb	r3, [r3, #1]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d004      	beq.n	8001f5c <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	461a      	mov	r2, r3
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001f5c:	78bb      	ldrb	r3, [r7, #2]
 8001f5e:	2b02      	cmp	r3, #2
 8001f60:	d102      	bne.n	8001f68 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2200      	movs	r2, #0
 8001f66:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001f6e:	2b01      	cmp	r3, #1
 8001f70:	d101      	bne.n	8001f76 <HAL_PCD_EP_Open+0xae>
 8001f72:	2302      	movs	r3, #2
 8001f74:	e00e      	b.n	8001f94 <HAL_PCD_EP_Open+0xcc>
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2201      	movs	r2, #1
 8001f7a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	68f9      	ldr	r1, [r7, #12]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f002 fa87 	bl	8004498 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8001f92:	7afb      	ldrb	r3, [r7, #11]
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3710      	adds	r7, #16
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}

08001f9c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b084      	sub	sp, #16
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001fa8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	da0f      	bge.n	8001fd0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001fb0:	78fb      	ldrb	r3, [r7, #3]
 8001fb2:	f003 020f 	and.w	r2, r3, #15
 8001fb6:	4613      	mov	r3, r2
 8001fb8:	00db      	lsls	r3, r3, #3
 8001fba:	4413      	add	r3, r2
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	3310      	adds	r3, #16
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	4413      	add	r3, r2
 8001fc4:	3304      	adds	r3, #4
 8001fc6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2201      	movs	r2, #1
 8001fcc:	705a      	strb	r2, [r3, #1]
 8001fce:	e00f      	b.n	8001ff0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fd0:	78fb      	ldrb	r3, [r7, #3]
 8001fd2:	f003 020f 	and.w	r2, r3, #15
 8001fd6:	4613      	mov	r3, r2
 8001fd8:	00db      	lsls	r3, r3, #3
 8001fda:	4413      	add	r3, r2
 8001fdc:	009b      	lsls	r3, r3, #2
 8001fde:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001fe2:	687a      	ldr	r2, [r7, #4]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	3304      	adds	r3, #4
 8001fe8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2200      	movs	r2, #0
 8001fee:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ff0:	78fb      	ldrb	r3, [r7, #3]
 8001ff2:	f003 030f 	and.w	r3, r3, #15
 8001ff6:	b2da      	uxtb	r2, r3
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002002:	2b01      	cmp	r3, #1
 8002004:	d101      	bne.n	800200a <HAL_PCD_EP_Close+0x6e>
 8002006:	2302      	movs	r3, #2
 8002008:	e00e      	b.n	8002028 <HAL_PCD_EP_Close+0x8c>
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2201      	movs	r2, #1
 800200e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	68f9      	ldr	r1, [r7, #12]
 8002018:	4618      	mov	r0, r3
 800201a:	f002 fac5 	bl	80045a8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	2200      	movs	r2, #0
 8002022:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002026:	2300      	movs	r3, #0
}
 8002028:	4618      	mov	r0, r3
 800202a:	3710      	adds	r7, #16
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b086      	sub	sp, #24
 8002034:	af00      	add	r7, sp, #0
 8002036:	60f8      	str	r0, [r7, #12]
 8002038:	607a      	str	r2, [r7, #4]
 800203a:	603b      	str	r3, [r7, #0]
 800203c:	460b      	mov	r3, r1
 800203e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002040:	7afb      	ldrb	r3, [r7, #11]
 8002042:	f003 020f 	and.w	r2, r3, #15
 8002046:	4613      	mov	r3, r2
 8002048:	00db      	lsls	r3, r3, #3
 800204a:	4413      	add	r3, r2
 800204c:	009b      	lsls	r3, r3, #2
 800204e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002052:	68fa      	ldr	r2, [r7, #12]
 8002054:	4413      	add	r3, r2
 8002056:	3304      	adds	r3, #4
 8002058:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	687a      	ldr	r2, [r7, #4]
 800205e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	683a      	ldr	r2, [r7, #0]
 8002064:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	2200      	movs	r2, #0
 800206a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	2200      	movs	r2, #0
 8002070:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002072:	7afb      	ldrb	r3, [r7, #11]
 8002074:	f003 030f 	and.w	r3, r3, #15
 8002078:	b2da      	uxtb	r2, r3
 800207a:	697b      	ldr	r3, [r7, #20]
 800207c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	799b      	ldrb	r3, [r3, #6]
 8002082:	2b01      	cmp	r3, #1
 8002084:	d102      	bne.n	800208c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	6818      	ldr	r0, [r3, #0]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	799b      	ldrb	r3, [r3, #6]
 8002094:	461a      	mov	r2, r3
 8002096:	6979      	ldr	r1, [r7, #20]
 8002098:	f002 fb62 	bl	8004760 <USB_EPStartXfer>

  return HAL_OK;
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3718      	adds	r7, #24
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b083      	sub	sp, #12
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
 80020ae:	460b      	mov	r3, r1
 80020b0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80020b2:	78fb      	ldrb	r3, [r7, #3]
 80020b4:	f003 020f 	and.w	r2, r3, #15
 80020b8:	6879      	ldr	r1, [r7, #4]
 80020ba:	4613      	mov	r3, r2
 80020bc:	00db      	lsls	r3, r3, #3
 80020be:	4413      	add	r3, r2
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	440b      	add	r3, r1
 80020c4:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80020c8:	681b      	ldr	r3, [r3, #0]
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	370c      	adds	r7, #12
 80020ce:	46bd      	mov	sp, r7
 80020d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d4:	4770      	bx	lr

080020d6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80020d6:	b580      	push	{r7, lr}
 80020d8:	b086      	sub	sp, #24
 80020da:	af00      	add	r7, sp, #0
 80020dc:	60f8      	str	r0, [r7, #12]
 80020de:	607a      	str	r2, [r7, #4]
 80020e0:	603b      	str	r3, [r7, #0]
 80020e2:	460b      	mov	r3, r1
 80020e4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020e6:	7afb      	ldrb	r3, [r7, #11]
 80020e8:	f003 020f 	and.w	r2, r3, #15
 80020ec:	4613      	mov	r3, r2
 80020ee:	00db      	lsls	r3, r3, #3
 80020f0:	4413      	add	r3, r2
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	3310      	adds	r3, #16
 80020f6:	68fa      	ldr	r2, [r7, #12]
 80020f8:	4413      	add	r3, r2
 80020fa:	3304      	adds	r3, #4
 80020fc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	683a      	ldr	r2, [r7, #0]
 8002108:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	2200      	movs	r2, #0
 800210e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	2201      	movs	r2, #1
 8002114:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002116:	7afb      	ldrb	r3, [r7, #11]
 8002118:	f003 030f 	and.w	r3, r3, #15
 800211c:	b2da      	uxtb	r2, r3
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	799b      	ldrb	r3, [r3, #6]
 8002126:	2b01      	cmp	r3, #1
 8002128:	d102      	bne.n	8002130 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800212a:	687a      	ldr	r2, [r7, #4]
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6818      	ldr	r0, [r3, #0]
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	799b      	ldrb	r3, [r3, #6]
 8002138:	461a      	mov	r2, r3
 800213a:	6979      	ldr	r1, [r7, #20]
 800213c:	f002 fb10 	bl	8004760 <USB_EPStartXfer>

  return HAL_OK;
 8002140:	2300      	movs	r3, #0
}
 8002142:	4618      	mov	r0, r3
 8002144:	3718      	adds	r7, #24
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800214a:	b580      	push	{r7, lr}
 800214c:	b084      	sub	sp, #16
 800214e:	af00      	add	r7, sp, #0
 8002150:	6078      	str	r0, [r7, #4]
 8002152:	460b      	mov	r3, r1
 8002154:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002156:	78fb      	ldrb	r3, [r7, #3]
 8002158:	f003 030f 	and.w	r3, r3, #15
 800215c:	687a      	ldr	r2, [r7, #4]
 800215e:	7912      	ldrb	r2, [r2, #4]
 8002160:	4293      	cmp	r3, r2
 8002162:	d901      	bls.n	8002168 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002164:	2301      	movs	r3, #1
 8002166:	e04f      	b.n	8002208 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002168:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800216c:	2b00      	cmp	r3, #0
 800216e:	da0f      	bge.n	8002190 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002170:	78fb      	ldrb	r3, [r7, #3]
 8002172:	f003 020f 	and.w	r2, r3, #15
 8002176:	4613      	mov	r3, r2
 8002178:	00db      	lsls	r3, r3, #3
 800217a:	4413      	add	r3, r2
 800217c:	009b      	lsls	r3, r3, #2
 800217e:	3310      	adds	r3, #16
 8002180:	687a      	ldr	r2, [r7, #4]
 8002182:	4413      	add	r3, r2
 8002184:	3304      	adds	r3, #4
 8002186:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	2201      	movs	r2, #1
 800218c:	705a      	strb	r2, [r3, #1]
 800218e:	e00d      	b.n	80021ac <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002190:	78fa      	ldrb	r2, [r7, #3]
 8002192:	4613      	mov	r3, r2
 8002194:	00db      	lsls	r3, r3, #3
 8002196:	4413      	add	r3, r2
 8002198:	009b      	lsls	r3, r3, #2
 800219a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800219e:	687a      	ldr	r2, [r7, #4]
 80021a0:	4413      	add	r3, r2
 80021a2:	3304      	adds	r3, #4
 80021a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2200      	movs	r2, #0
 80021aa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2201      	movs	r2, #1
 80021b0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80021b2:	78fb      	ldrb	r3, [r7, #3]
 80021b4:	f003 030f 	and.w	r3, r3, #15
 80021b8:	b2da      	uxtb	r2, r3
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d101      	bne.n	80021cc <HAL_PCD_EP_SetStall+0x82>
 80021c8:	2302      	movs	r3, #2
 80021ca:	e01d      	b.n	8002208 <HAL_PCD_EP_SetStall+0xbe>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2201      	movs	r2, #1
 80021d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	68f9      	ldr	r1, [r7, #12]
 80021da:	4618      	mov	r0, r3
 80021dc:	f002 fe9e 	bl	8004f1c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80021e0:	78fb      	ldrb	r3, [r7, #3]
 80021e2:	f003 030f 	and.w	r3, r3, #15
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d109      	bne.n	80021fe <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6818      	ldr	r0, [r3, #0]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	7999      	ldrb	r1, [r3, #6]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80021f8:	461a      	mov	r2, r3
 80021fa:	f003 f88f 	bl	800531c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002206:	2300      	movs	r3, #0
}
 8002208:	4618      	mov	r0, r3
 800220a:	3710      	adds	r7, #16
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}

08002210 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b084      	sub	sp, #16
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	460b      	mov	r3, r1
 800221a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800221c:	78fb      	ldrb	r3, [r7, #3]
 800221e:	f003 030f 	and.w	r3, r3, #15
 8002222:	687a      	ldr	r2, [r7, #4]
 8002224:	7912      	ldrb	r2, [r2, #4]
 8002226:	4293      	cmp	r3, r2
 8002228:	d901      	bls.n	800222e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800222a:	2301      	movs	r3, #1
 800222c:	e042      	b.n	80022b4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800222e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002232:	2b00      	cmp	r3, #0
 8002234:	da0f      	bge.n	8002256 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002236:	78fb      	ldrb	r3, [r7, #3]
 8002238:	f003 020f 	and.w	r2, r3, #15
 800223c:	4613      	mov	r3, r2
 800223e:	00db      	lsls	r3, r3, #3
 8002240:	4413      	add	r3, r2
 8002242:	009b      	lsls	r3, r3, #2
 8002244:	3310      	adds	r3, #16
 8002246:	687a      	ldr	r2, [r7, #4]
 8002248:	4413      	add	r3, r2
 800224a:	3304      	adds	r3, #4
 800224c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2201      	movs	r2, #1
 8002252:	705a      	strb	r2, [r3, #1]
 8002254:	e00f      	b.n	8002276 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002256:	78fb      	ldrb	r3, [r7, #3]
 8002258:	f003 020f 	and.w	r2, r3, #15
 800225c:	4613      	mov	r3, r2
 800225e:	00db      	lsls	r3, r3, #3
 8002260:	4413      	add	r3, r2
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002268:	687a      	ldr	r2, [r7, #4]
 800226a:	4413      	add	r3, r2
 800226c:	3304      	adds	r3, #4
 800226e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	2200      	movs	r2, #0
 8002274:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2200      	movs	r2, #0
 800227a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800227c:	78fb      	ldrb	r3, [r7, #3]
 800227e:	f003 030f 	and.w	r3, r3, #15
 8002282:	b2da      	uxtb	r2, r3
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800228e:	2b01      	cmp	r3, #1
 8002290:	d101      	bne.n	8002296 <HAL_PCD_EP_ClrStall+0x86>
 8002292:	2302      	movs	r3, #2
 8002294:	e00e      	b.n	80022b4 <HAL_PCD_EP_ClrStall+0xa4>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2201      	movs	r2, #1
 800229a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	68f9      	ldr	r1, [r7, #12]
 80022a4:	4618      	mov	r0, r3
 80022a6:	f002 fea7 	bl	8004ff8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2200      	movs	r2, #0
 80022ae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80022b2:	2300      	movs	r3, #0
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3710      	adds	r7, #16
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}

080022bc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
 80022c4:	460b      	mov	r3, r1
 80022c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80022c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	da0c      	bge.n	80022ea <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80022d0:	78fb      	ldrb	r3, [r7, #3]
 80022d2:	f003 020f 	and.w	r2, r3, #15
 80022d6:	4613      	mov	r3, r2
 80022d8:	00db      	lsls	r3, r3, #3
 80022da:	4413      	add	r3, r2
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	3310      	adds	r3, #16
 80022e0:	687a      	ldr	r2, [r7, #4]
 80022e2:	4413      	add	r3, r2
 80022e4:	3304      	adds	r3, #4
 80022e6:	60fb      	str	r3, [r7, #12]
 80022e8:	e00c      	b.n	8002304 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80022ea:	78fb      	ldrb	r3, [r7, #3]
 80022ec:	f003 020f 	and.w	r2, r3, #15
 80022f0:	4613      	mov	r3, r2
 80022f2:	00db      	lsls	r3, r3, #3
 80022f4:	4413      	add	r3, r2
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	4413      	add	r3, r2
 8002300:	3304      	adds	r3, #4
 8002302:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	68f9      	ldr	r1, [r7, #12]
 800230a:	4618      	mov	r0, r3
 800230c:	f002 fcc6 	bl	8004c9c <USB_EPStopXfer>
 8002310:	4603      	mov	r3, r0
 8002312:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002314:	7afb      	ldrb	r3, [r7, #11]
}
 8002316:	4618      	mov	r0, r3
 8002318:	3710      	adds	r7, #16
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}

0800231e <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800231e:	b580      	push	{r7, lr}
 8002320:	b082      	sub	sp, #8
 8002322:	af00      	add	r7, sp, #0
 8002324:	6078      	str	r0, [r7, #4]
 8002326:	460b      	mov	r3, r1
 8002328:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002330:	2b01      	cmp	r3, #1
 8002332:	d101      	bne.n	8002338 <HAL_PCD_EP_Flush+0x1a>
 8002334:	2302      	movs	r3, #2
 8002336:	e01b      	b.n	8002370 <HAL_PCD_EP_Flush+0x52>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if ((ep_addr & 0x80U) == 0x80U)
 8002340:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002344:	2b00      	cmp	r3, #0
 8002346:	da09      	bge.n	800235c <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	78fb      	ldrb	r3, [r7, #3]
 800234e:	f003 030f 	and.w	r3, r3, #15
 8002352:	4619      	mov	r1, r3
 8002354:	4610      	mov	r0, r2
 8002356:	f002 f801 	bl	800435c <USB_FlushTxFifo>
 800235a:	e004      	b.n	8002366 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4618      	mov	r0, r3
 8002362:	f002 f82d 	bl	80043c0 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800236e:	2300      	movs	r3, #0
}
 8002370:	4618      	mov	r0, r3
 8002372:	3708      	adds	r7, #8
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}

08002378 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b08a      	sub	sp, #40	@ 0x28
 800237c:	af02      	add	r7, sp, #8
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800238c:	683a      	ldr	r2, [r7, #0]
 800238e:	4613      	mov	r3, r2
 8002390:	00db      	lsls	r3, r3, #3
 8002392:	4413      	add	r3, r2
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	3310      	adds	r3, #16
 8002398:	687a      	ldr	r2, [r7, #4]
 800239a:	4413      	add	r3, r2
 800239c:	3304      	adds	r3, #4
 800239e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	695a      	ldr	r2, [r3, #20]
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	691b      	ldr	r3, [r3, #16]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	d901      	bls.n	80023b0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80023ac:	2301      	movs	r3, #1
 80023ae:	e06b      	b.n	8002488 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	691a      	ldr	r2, [r3, #16]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	695b      	ldr	r3, [r3, #20]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	69fa      	ldr	r2, [r7, #28]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d902      	bls.n	80023cc <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80023cc:	69fb      	ldr	r3, [r7, #28]
 80023ce:	3303      	adds	r3, #3
 80023d0:	089b      	lsrs	r3, r3, #2
 80023d2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80023d4:	e02a      	b.n	800242c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	691a      	ldr	r2, [r3, #16]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	695b      	ldr	r3, [r3, #20]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	689b      	ldr	r3, [r3, #8]
 80023e6:	69fa      	ldr	r2, [r7, #28]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d902      	bls.n	80023f2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	689b      	ldr	r3, [r3, #8]
 80023f0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80023f2:	69fb      	ldr	r3, [r7, #28]
 80023f4:	3303      	adds	r3, #3
 80023f6:	089b      	lsrs	r3, r3, #2
 80023f8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	68d9      	ldr	r1, [r3, #12]
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	b2da      	uxtb	r2, r3
 8002402:	69fb      	ldr	r3, [r7, #28]
 8002404:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800240a:	9300      	str	r3, [sp, #0]
 800240c:	4603      	mov	r3, r0
 800240e:	6978      	ldr	r0, [r7, #20]
 8002410:	f002 fcee 	bl	8004df0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	68da      	ldr	r2, [r3, #12]
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	441a      	add	r2, r3
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	695a      	ldr	r2, [r3, #20]
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	441a      	add	r2, r3
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	015a      	lsls	r2, r3, #5
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	4413      	add	r3, r2
 8002434:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002438:	699b      	ldr	r3, [r3, #24]
 800243a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800243c:	69ba      	ldr	r2, [r7, #24]
 800243e:	429a      	cmp	r2, r3
 8002440:	d809      	bhi.n	8002456 <PCD_WriteEmptyTxFifo+0xde>
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	695a      	ldr	r2, [r3, #20]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800244a:	429a      	cmp	r2, r3
 800244c:	d203      	bcs.n	8002456 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	691b      	ldr	r3, [r3, #16]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d1bf      	bne.n	80023d6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	691a      	ldr	r2, [r3, #16]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	695b      	ldr	r3, [r3, #20]
 800245e:	429a      	cmp	r2, r3
 8002460:	d811      	bhi.n	8002486 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	f003 030f 	and.w	r3, r3, #15
 8002468:	2201      	movs	r2, #1
 800246a:	fa02 f303 	lsl.w	r3, r2, r3
 800246e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002470:	693b      	ldr	r3, [r7, #16]
 8002472:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002476:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	43db      	mvns	r3, r3
 800247c:	6939      	ldr	r1, [r7, #16]
 800247e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002482:	4013      	ands	r3, r2
 8002484:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002486:	2300      	movs	r3, #0
}
 8002488:	4618      	mov	r0, r3
 800248a:	3720      	adds	r7, #32
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}

08002490 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b088      	sub	sp, #32
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80024a0:	69fb      	ldr	r3, [r7, #28]
 80024a2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80024a4:	69fb      	ldr	r3, [r7, #28]
 80024a6:	333c      	adds	r3, #60	@ 0x3c
 80024a8:	3304      	adds	r3, #4
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	015a      	lsls	r2, r3, #5
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	4413      	add	r3, r2
 80024b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	799b      	ldrb	r3, [r3, #6]
 80024c2:	2b01      	cmp	r3, #1
 80024c4:	d17b      	bne.n	80025be <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80024c6:	693b      	ldr	r3, [r7, #16]
 80024c8:	f003 0308 	and.w	r3, r3, #8
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d015      	beq.n	80024fc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	4a61      	ldr	r2, [pc, #388]	@ (8002658 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	f240 80b9 	bls.w	800264c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	f000 80b3 	beq.w	800264c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	015a      	lsls	r2, r3, #5
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	4413      	add	r3, r2
 80024ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80024f2:	461a      	mov	r2, r3
 80024f4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024f8:	6093      	str	r3, [r2, #8]
 80024fa:	e0a7      	b.n	800264c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	f003 0320 	and.w	r3, r3, #32
 8002502:	2b00      	cmp	r3, #0
 8002504:	d009      	beq.n	800251a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	015a      	lsls	r2, r3, #5
 800250a:	69bb      	ldr	r3, [r7, #24]
 800250c:	4413      	add	r3, r2
 800250e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002512:	461a      	mov	r2, r3
 8002514:	2320      	movs	r3, #32
 8002516:	6093      	str	r3, [r2, #8]
 8002518:	e098      	b.n	800264c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002520:	2b00      	cmp	r3, #0
 8002522:	f040 8093 	bne.w	800264c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	4a4b      	ldr	r2, [pc, #300]	@ (8002658 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d90f      	bls.n	800254e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800252e:	693b      	ldr	r3, [r7, #16]
 8002530:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002534:	2b00      	cmp	r3, #0
 8002536:	d00a      	beq.n	800254e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	015a      	lsls	r2, r3, #5
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	4413      	add	r3, r2
 8002540:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002544:	461a      	mov	r2, r3
 8002546:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800254a:	6093      	str	r3, [r2, #8]
 800254c:	e07e      	b.n	800264c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800254e:	683a      	ldr	r2, [r7, #0]
 8002550:	4613      	mov	r3, r2
 8002552:	00db      	lsls	r3, r3, #3
 8002554:	4413      	add	r3, r2
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	4413      	add	r3, r2
 8002560:	3304      	adds	r3, #4
 8002562:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6a1a      	ldr	r2, [r3, #32]
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	0159      	lsls	r1, r3, #5
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	440b      	add	r3, r1
 8002570:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002574:	691b      	ldr	r3, [r3, #16]
 8002576:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800257a:	1ad2      	subs	r2, r2, r3
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d114      	bne.n	80025b0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d109      	bne.n	80025a2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6818      	ldr	r0, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002598:	461a      	mov	r2, r3
 800259a:	2101      	movs	r1, #1
 800259c:	f002 febe 	bl	800531c <USB_EP0_OutStart>
 80025a0:	e006      	b.n	80025b0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	68da      	ldr	r2, [r3, #12]
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	695b      	ldr	r3, [r3, #20]
 80025aa:	441a      	add	r2, r3
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	4619      	mov	r1, r3
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f007 ff7e 	bl	800a4b8 <HAL_PCD_DataOutStageCallback>
 80025bc:	e046      	b.n	800264c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	4a26      	ldr	r2, [pc, #152]	@ (800265c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d124      	bne.n	8002610 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d00a      	beq.n	80025e6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	015a      	lsls	r2, r3, #5
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	4413      	add	r3, r2
 80025d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025dc:	461a      	mov	r2, r3
 80025de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80025e2:	6093      	str	r3, [r2, #8]
 80025e4:	e032      	b.n	800264c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	f003 0320 	and.w	r3, r3, #32
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d008      	beq.n	8002602 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	015a      	lsls	r2, r3, #5
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	4413      	add	r3, r2
 80025f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025fc:	461a      	mov	r2, r3
 80025fe:	2320      	movs	r3, #32
 8002600:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	b2db      	uxtb	r3, r3
 8002606:	4619      	mov	r1, r3
 8002608:	6878      	ldr	r0, [r7, #4]
 800260a:	f007 ff55 	bl	800a4b8 <HAL_PCD_DataOutStageCallback>
 800260e:	e01d      	b.n	800264c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d114      	bne.n	8002640 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002616:	6879      	ldr	r1, [r7, #4]
 8002618:	683a      	ldr	r2, [r7, #0]
 800261a:	4613      	mov	r3, r2
 800261c:	00db      	lsls	r3, r3, #3
 800261e:	4413      	add	r3, r2
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	440b      	add	r3, r1
 8002624:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d108      	bne.n	8002640 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6818      	ldr	r0, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002638:	461a      	mov	r2, r3
 800263a:	2100      	movs	r1, #0
 800263c:	f002 fe6e 	bl	800531c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	b2db      	uxtb	r3, r3
 8002644:	4619      	mov	r1, r3
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f007 ff36 	bl	800a4b8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3720      	adds	r7, #32
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	4f54300a 	.word	0x4f54300a
 800265c:	4f54310a 	.word	0x4f54310a

08002660 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b086      	sub	sp, #24
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	333c      	adds	r3, #60	@ 0x3c
 8002678:	3304      	adds	r3, #4
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	015a      	lsls	r2, r3, #5
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	4413      	add	r3, r2
 8002686:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	4a15      	ldr	r2, [pc, #84]	@ (80026e8 <PCD_EP_OutSetupPacket_int+0x88>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d90e      	bls.n	80026b4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800269c:	2b00      	cmp	r3, #0
 800269e:	d009      	beq.n	80026b4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	015a      	lsls	r2, r3, #5
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	4413      	add	r3, r2
 80026a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026ac:	461a      	mov	r2, r3
 80026ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80026b2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80026b4:	6878      	ldr	r0, [r7, #4]
 80026b6:	f007 feed 	bl	800a494 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	4a0a      	ldr	r2, [pc, #40]	@ (80026e8 <PCD_EP_OutSetupPacket_int+0x88>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d90c      	bls.n	80026dc <PCD_EP_OutSetupPacket_int+0x7c>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	799b      	ldrb	r3, [r3, #6]
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d108      	bne.n	80026dc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6818      	ldr	r0, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80026d4:	461a      	mov	r2, r3
 80026d6:	2101      	movs	r1, #1
 80026d8:	f002 fe20 	bl	800531c <USB_EP0_OutStart>
  }

  return HAL_OK;
 80026dc:	2300      	movs	r3, #0
}
 80026de:	4618      	mov	r0, r3
 80026e0:	3718      	adds	r7, #24
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	4f54300a 	.word	0x4f54300a

080026ec <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b085      	sub	sp, #20
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
 80026f4:	460b      	mov	r3, r1
 80026f6:	70fb      	strb	r3, [r7, #3]
 80026f8:	4613      	mov	r3, r2
 80026fa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002702:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002704:	78fb      	ldrb	r3, [r7, #3]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d107      	bne.n	800271a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800270a:	883b      	ldrh	r3, [r7, #0]
 800270c:	0419      	lsls	r1, r3, #16
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	68ba      	ldr	r2, [r7, #8]
 8002714:	430a      	orrs	r2, r1
 8002716:	629a      	str	r2, [r3, #40]	@ 0x28
 8002718:	e028      	b.n	800276c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002720:	0c1b      	lsrs	r3, r3, #16
 8002722:	68ba      	ldr	r2, [r7, #8]
 8002724:	4413      	add	r3, r2
 8002726:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002728:	2300      	movs	r3, #0
 800272a:	73fb      	strb	r3, [r7, #15]
 800272c:	e00d      	b.n	800274a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	7bfb      	ldrb	r3, [r7, #15]
 8002734:	3340      	adds	r3, #64	@ 0x40
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	4413      	add	r3, r2
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	0c1b      	lsrs	r3, r3, #16
 800273e:	68ba      	ldr	r2, [r7, #8]
 8002740:	4413      	add	r3, r2
 8002742:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002744:	7bfb      	ldrb	r3, [r7, #15]
 8002746:	3301      	adds	r3, #1
 8002748:	73fb      	strb	r3, [r7, #15]
 800274a:	7bfa      	ldrb	r2, [r7, #15]
 800274c:	78fb      	ldrb	r3, [r7, #3]
 800274e:	3b01      	subs	r3, #1
 8002750:	429a      	cmp	r2, r3
 8002752:	d3ec      	bcc.n	800272e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002754:	883b      	ldrh	r3, [r7, #0]
 8002756:	0418      	lsls	r0, r3, #16
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6819      	ldr	r1, [r3, #0]
 800275c:	78fb      	ldrb	r3, [r7, #3]
 800275e:	3b01      	subs	r3, #1
 8002760:	68ba      	ldr	r2, [r7, #8]
 8002762:	4302      	orrs	r2, r0
 8002764:	3340      	adds	r3, #64	@ 0x40
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	440b      	add	r3, r1
 800276a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3714      	adds	r7, #20
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr

0800277a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800277a:	b480      	push	{r7}
 800277c:	b083      	sub	sp, #12
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
 8002782:	460b      	mov	r3, r1
 8002784:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	887a      	ldrh	r2, [r7, #2]
 800278c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800278e:	2300      	movs	r3, #0
}
 8002790:	4618      	mov	r0, r3
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr

0800279c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
 80027a4:	460b      	mov	r3, r1
 80027a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80027a8:	bf00      	nop
 80027aa:	370c      	adds	r7, #12
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr

080027b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b086      	sub	sp, #24
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d101      	bne.n	80027c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e267      	b.n	8002c96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d075      	beq.n	80028be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80027d2:	4b88      	ldr	r3, [pc, #544]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f003 030c 	and.w	r3, r3, #12
 80027da:	2b04      	cmp	r3, #4
 80027dc:	d00c      	beq.n	80027f8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027de:	4b85      	ldr	r3, [pc, #532]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80027e6:	2b08      	cmp	r3, #8
 80027e8:	d112      	bne.n	8002810 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027ea:	4b82      	ldr	r3, [pc, #520]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027f6:	d10b      	bne.n	8002810 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027f8:	4b7e      	ldr	r3, [pc, #504]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002800:	2b00      	cmp	r3, #0
 8002802:	d05b      	beq.n	80028bc <HAL_RCC_OscConfig+0x108>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	685b      	ldr	r3, [r3, #4]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d157      	bne.n	80028bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800280c:	2301      	movs	r3, #1
 800280e:	e242      	b.n	8002c96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002818:	d106      	bne.n	8002828 <HAL_RCC_OscConfig+0x74>
 800281a:	4b76      	ldr	r3, [pc, #472]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a75      	ldr	r2, [pc, #468]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 8002820:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002824:	6013      	str	r3, [r2, #0]
 8002826:	e01d      	b.n	8002864 <HAL_RCC_OscConfig+0xb0>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002830:	d10c      	bne.n	800284c <HAL_RCC_OscConfig+0x98>
 8002832:	4b70      	ldr	r3, [pc, #448]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a6f      	ldr	r2, [pc, #444]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 8002838:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800283c:	6013      	str	r3, [r2, #0]
 800283e:	4b6d      	ldr	r3, [pc, #436]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a6c      	ldr	r2, [pc, #432]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 8002844:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002848:	6013      	str	r3, [r2, #0]
 800284a:	e00b      	b.n	8002864 <HAL_RCC_OscConfig+0xb0>
 800284c:	4b69      	ldr	r3, [pc, #420]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a68      	ldr	r2, [pc, #416]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 8002852:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002856:	6013      	str	r3, [r2, #0]
 8002858:	4b66      	ldr	r3, [pc, #408]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a65      	ldr	r2, [pc, #404]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 800285e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002862:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d013      	beq.n	8002894 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800286c:	f7fe fa42 	bl	8000cf4 <HAL_GetTick>
 8002870:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002872:	e008      	b.n	8002886 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002874:	f7fe fa3e 	bl	8000cf4 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	2b64      	cmp	r3, #100	@ 0x64
 8002880:	d901      	bls.n	8002886 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e207      	b.n	8002c96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002886:	4b5b      	ldr	r3, [pc, #364]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800288e:	2b00      	cmp	r3, #0
 8002890:	d0f0      	beq.n	8002874 <HAL_RCC_OscConfig+0xc0>
 8002892:	e014      	b.n	80028be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002894:	f7fe fa2e 	bl	8000cf4 <HAL_GetTick>
 8002898:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800289a:	e008      	b.n	80028ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800289c:	f7fe fa2a 	bl	8000cf4 <HAL_GetTick>
 80028a0:	4602      	mov	r2, r0
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	1ad3      	subs	r3, r2, r3
 80028a6:	2b64      	cmp	r3, #100	@ 0x64
 80028a8:	d901      	bls.n	80028ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028aa:	2303      	movs	r3, #3
 80028ac:	e1f3      	b.n	8002c96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ae:	4b51      	ldr	r3, [pc, #324]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d1f0      	bne.n	800289c <HAL_RCC_OscConfig+0xe8>
 80028ba:	e000      	b.n	80028be <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 0302 	and.w	r3, r3, #2
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d063      	beq.n	8002992 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80028ca:	4b4a      	ldr	r3, [pc, #296]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 80028cc:	689b      	ldr	r3, [r3, #8]
 80028ce:	f003 030c 	and.w	r3, r3, #12
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d00b      	beq.n	80028ee <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028d6:	4b47      	ldr	r3, [pc, #284]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80028de:	2b08      	cmp	r3, #8
 80028e0:	d11c      	bne.n	800291c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028e2:	4b44      	ldr	r3, [pc, #272]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d116      	bne.n	800291c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028ee:	4b41      	ldr	r3, [pc, #260]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d005      	beq.n	8002906 <HAL_RCC_OscConfig+0x152>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	2b01      	cmp	r3, #1
 8002900:	d001      	beq.n	8002906 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e1c7      	b.n	8002c96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002906:	4b3b      	ldr	r3, [pc, #236]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	00db      	lsls	r3, r3, #3
 8002914:	4937      	ldr	r1, [pc, #220]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 8002916:	4313      	orrs	r3, r2
 8002918:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800291a:	e03a      	b.n	8002992 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d020      	beq.n	8002966 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002924:	4b34      	ldr	r3, [pc, #208]	@ (80029f8 <HAL_RCC_OscConfig+0x244>)
 8002926:	2201      	movs	r2, #1
 8002928:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800292a:	f7fe f9e3 	bl	8000cf4 <HAL_GetTick>
 800292e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002930:	e008      	b.n	8002944 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002932:	f7fe f9df 	bl	8000cf4 <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	2b02      	cmp	r3, #2
 800293e:	d901      	bls.n	8002944 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002940:	2303      	movs	r3, #3
 8002942:	e1a8      	b.n	8002c96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002944:	4b2b      	ldr	r3, [pc, #172]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0302 	and.w	r3, r3, #2
 800294c:	2b00      	cmp	r3, #0
 800294e:	d0f0      	beq.n	8002932 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002950:	4b28      	ldr	r3, [pc, #160]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	691b      	ldr	r3, [r3, #16]
 800295c:	00db      	lsls	r3, r3, #3
 800295e:	4925      	ldr	r1, [pc, #148]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 8002960:	4313      	orrs	r3, r2
 8002962:	600b      	str	r3, [r1, #0]
 8002964:	e015      	b.n	8002992 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002966:	4b24      	ldr	r3, [pc, #144]	@ (80029f8 <HAL_RCC_OscConfig+0x244>)
 8002968:	2200      	movs	r2, #0
 800296a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800296c:	f7fe f9c2 	bl	8000cf4 <HAL_GetTick>
 8002970:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002972:	e008      	b.n	8002986 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002974:	f7fe f9be 	bl	8000cf4 <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	1ad3      	subs	r3, r2, r3
 800297e:	2b02      	cmp	r3, #2
 8002980:	d901      	bls.n	8002986 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e187      	b.n	8002c96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002986:	4b1b      	ldr	r3, [pc, #108]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0302 	and.w	r3, r3, #2
 800298e:	2b00      	cmp	r3, #0
 8002990:	d1f0      	bne.n	8002974 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f003 0308 	and.w	r3, r3, #8
 800299a:	2b00      	cmp	r3, #0
 800299c:	d036      	beq.n	8002a0c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	695b      	ldr	r3, [r3, #20]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d016      	beq.n	80029d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029a6:	4b15      	ldr	r3, [pc, #84]	@ (80029fc <HAL_RCC_OscConfig+0x248>)
 80029a8:	2201      	movs	r2, #1
 80029aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029ac:	f7fe f9a2 	bl	8000cf4 <HAL_GetTick>
 80029b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029b2:	e008      	b.n	80029c6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029b4:	f7fe f99e 	bl	8000cf4 <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e167      	b.n	8002c96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029c6:	4b0b      	ldr	r3, [pc, #44]	@ (80029f4 <HAL_RCC_OscConfig+0x240>)
 80029c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029ca:	f003 0302 	and.w	r3, r3, #2
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d0f0      	beq.n	80029b4 <HAL_RCC_OscConfig+0x200>
 80029d2:	e01b      	b.n	8002a0c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029d4:	4b09      	ldr	r3, [pc, #36]	@ (80029fc <HAL_RCC_OscConfig+0x248>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029da:	f7fe f98b 	bl	8000cf4 <HAL_GetTick>
 80029de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029e0:	e00e      	b.n	8002a00 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029e2:	f7fe f987 	bl	8000cf4 <HAL_GetTick>
 80029e6:	4602      	mov	r2, r0
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	1ad3      	subs	r3, r2, r3
 80029ec:	2b02      	cmp	r3, #2
 80029ee:	d907      	bls.n	8002a00 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80029f0:	2303      	movs	r3, #3
 80029f2:	e150      	b.n	8002c96 <HAL_RCC_OscConfig+0x4e2>
 80029f4:	40023800 	.word	0x40023800
 80029f8:	42470000 	.word	0x42470000
 80029fc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a00:	4b88      	ldr	r3, [pc, #544]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002a02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a04:	f003 0302 	and.w	r3, r3, #2
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d1ea      	bne.n	80029e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f003 0304 	and.w	r3, r3, #4
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	f000 8097 	beq.w	8002b48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a1e:	4b81      	ldr	r3, [pc, #516]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d10f      	bne.n	8002a4a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	60bb      	str	r3, [r7, #8]
 8002a2e:	4b7d      	ldr	r3, [pc, #500]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a32:	4a7c      	ldr	r2, [pc, #496]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002a34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a38:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a3a:	4b7a      	ldr	r3, [pc, #488]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a42:	60bb      	str	r3, [r7, #8]
 8002a44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a46:	2301      	movs	r3, #1
 8002a48:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a4a:	4b77      	ldr	r3, [pc, #476]	@ (8002c28 <HAL_RCC_OscConfig+0x474>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d118      	bne.n	8002a88 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a56:	4b74      	ldr	r3, [pc, #464]	@ (8002c28 <HAL_RCC_OscConfig+0x474>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	4a73      	ldr	r2, [pc, #460]	@ (8002c28 <HAL_RCC_OscConfig+0x474>)
 8002a5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a62:	f7fe f947 	bl	8000cf4 <HAL_GetTick>
 8002a66:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a68:	e008      	b.n	8002a7c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a6a:	f7fe f943 	bl	8000cf4 <HAL_GetTick>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	1ad3      	subs	r3, r2, r3
 8002a74:	2b02      	cmp	r3, #2
 8002a76:	d901      	bls.n	8002a7c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	e10c      	b.n	8002c96 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a7c:	4b6a      	ldr	r3, [pc, #424]	@ (8002c28 <HAL_RCC_OscConfig+0x474>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d0f0      	beq.n	8002a6a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d106      	bne.n	8002a9e <HAL_RCC_OscConfig+0x2ea>
 8002a90:	4b64      	ldr	r3, [pc, #400]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002a92:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a94:	4a63      	ldr	r2, [pc, #396]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002a96:	f043 0301 	orr.w	r3, r3, #1
 8002a9a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a9c:	e01c      	b.n	8002ad8 <HAL_RCC_OscConfig+0x324>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	2b05      	cmp	r3, #5
 8002aa4:	d10c      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x30c>
 8002aa6:	4b5f      	ldr	r3, [pc, #380]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002aa8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aaa:	4a5e      	ldr	r2, [pc, #376]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002aac:	f043 0304 	orr.w	r3, r3, #4
 8002ab0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ab2:	4b5c      	ldr	r3, [pc, #368]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002ab4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ab6:	4a5b      	ldr	r2, [pc, #364]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002ab8:	f043 0301 	orr.w	r3, r3, #1
 8002abc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002abe:	e00b      	b.n	8002ad8 <HAL_RCC_OscConfig+0x324>
 8002ac0:	4b58      	ldr	r3, [pc, #352]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002ac2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ac4:	4a57      	ldr	r2, [pc, #348]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002ac6:	f023 0301 	bic.w	r3, r3, #1
 8002aca:	6713      	str	r3, [r2, #112]	@ 0x70
 8002acc:	4b55      	ldr	r3, [pc, #340]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002ace:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ad0:	4a54      	ldr	r2, [pc, #336]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002ad2:	f023 0304 	bic.w	r3, r3, #4
 8002ad6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d015      	beq.n	8002b0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ae0:	f7fe f908 	bl	8000cf4 <HAL_GetTick>
 8002ae4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ae6:	e00a      	b.n	8002afe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ae8:	f7fe f904 	bl	8000cf4 <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e0cb      	b.n	8002c96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002afe:	4b49      	ldr	r3, [pc, #292]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002b00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d0ee      	beq.n	8002ae8 <HAL_RCC_OscConfig+0x334>
 8002b0a:	e014      	b.n	8002b36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b0c:	f7fe f8f2 	bl	8000cf4 <HAL_GetTick>
 8002b10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b12:	e00a      	b.n	8002b2a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b14:	f7fe f8ee 	bl	8000cf4 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d901      	bls.n	8002b2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002b26:	2303      	movs	r3, #3
 8002b28:	e0b5      	b.n	8002c96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b2a:	4b3e      	ldr	r3, [pc, #248]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002b2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b2e:	f003 0302 	and.w	r3, r3, #2
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d1ee      	bne.n	8002b14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b36:	7dfb      	ldrb	r3, [r7, #23]
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d105      	bne.n	8002b48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b3c:	4b39      	ldr	r3, [pc, #228]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002b3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b40:	4a38      	ldr	r2, [pc, #224]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002b42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b46:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	699b      	ldr	r3, [r3, #24]
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	f000 80a1 	beq.w	8002c94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b52:	4b34      	ldr	r3, [pc, #208]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f003 030c 	and.w	r3, r3, #12
 8002b5a:	2b08      	cmp	r3, #8
 8002b5c:	d05c      	beq.n	8002c18 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	2b02      	cmp	r3, #2
 8002b64:	d141      	bne.n	8002bea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b66:	4b31      	ldr	r3, [pc, #196]	@ (8002c2c <HAL_RCC_OscConfig+0x478>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b6c:	f7fe f8c2 	bl	8000cf4 <HAL_GetTick>
 8002b70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b72:	e008      	b.n	8002b86 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b74:	f7fe f8be 	bl	8000cf4 <HAL_GetTick>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	2b02      	cmp	r3, #2
 8002b80:	d901      	bls.n	8002b86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e087      	b.n	8002c96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b86:	4b27      	ldr	r3, [pc, #156]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d1f0      	bne.n	8002b74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	69da      	ldr	r2, [r3, #28]
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6a1b      	ldr	r3, [r3, #32]
 8002b9a:	431a      	orrs	r2, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba0:	019b      	lsls	r3, r3, #6
 8002ba2:	431a      	orrs	r2, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba8:	085b      	lsrs	r3, r3, #1
 8002baa:	3b01      	subs	r3, #1
 8002bac:	041b      	lsls	r3, r3, #16
 8002bae:	431a      	orrs	r2, r3
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb4:	061b      	lsls	r3, r3, #24
 8002bb6:	491b      	ldr	r1, [pc, #108]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bbc:	4b1b      	ldr	r3, [pc, #108]	@ (8002c2c <HAL_RCC_OscConfig+0x478>)
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc2:	f7fe f897 	bl	8000cf4 <HAL_GetTick>
 8002bc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bc8:	e008      	b.n	8002bdc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bca:	f7fe f893 	bl	8000cf4 <HAL_GetTick>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	693b      	ldr	r3, [r7, #16]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	2b02      	cmp	r3, #2
 8002bd6:	d901      	bls.n	8002bdc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e05c      	b.n	8002c96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bdc:	4b11      	ldr	r3, [pc, #68]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d0f0      	beq.n	8002bca <HAL_RCC_OscConfig+0x416>
 8002be8:	e054      	b.n	8002c94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bea:	4b10      	ldr	r3, [pc, #64]	@ (8002c2c <HAL_RCC_OscConfig+0x478>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf0:	f7fe f880 	bl	8000cf4 <HAL_GetTick>
 8002bf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bf6:	e008      	b.n	8002c0a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bf8:	f7fe f87c 	bl	8000cf4 <HAL_GetTick>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	1ad3      	subs	r3, r2, r3
 8002c02:	2b02      	cmp	r3, #2
 8002c04:	d901      	bls.n	8002c0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c06:	2303      	movs	r3, #3
 8002c08:	e045      	b.n	8002c96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c0a:	4b06      	ldr	r3, [pc, #24]	@ (8002c24 <HAL_RCC_OscConfig+0x470>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d1f0      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x444>
 8002c16:	e03d      	b.n	8002c94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d107      	bne.n	8002c30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002c20:	2301      	movs	r3, #1
 8002c22:	e038      	b.n	8002c96 <HAL_RCC_OscConfig+0x4e2>
 8002c24:	40023800 	.word	0x40023800
 8002c28:	40007000 	.word	0x40007000
 8002c2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c30:	4b1b      	ldr	r3, [pc, #108]	@ (8002ca0 <HAL_RCC_OscConfig+0x4ec>)
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	699b      	ldr	r3, [r3, #24]
 8002c3a:	2b01      	cmp	r3, #1
 8002c3c:	d028      	beq.n	8002c90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d121      	bne.n	8002c90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c56:	429a      	cmp	r2, r3
 8002c58:	d11a      	bne.n	8002c90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c5a:	68fa      	ldr	r2, [r7, #12]
 8002c5c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c60:	4013      	ands	r3, r2
 8002c62:	687a      	ldr	r2, [r7, #4]
 8002c64:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d111      	bne.n	8002c90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c76:	085b      	lsrs	r3, r3, #1
 8002c78:	3b01      	subs	r3, #1
 8002c7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d107      	bne.n	8002c90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c8c:	429a      	cmp	r2, r3
 8002c8e:	d001      	beq.n	8002c94 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e000      	b.n	8002c96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002c94:	2300      	movs	r3, #0
}
 8002c96:	4618      	mov	r0, r3
 8002c98:	3718      	adds	r7, #24
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	40023800 	.word	0x40023800

08002ca4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d101      	bne.n	8002cb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e0cc      	b.n	8002e52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cb8:	4b68      	ldr	r3, [pc, #416]	@ (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0307 	and.w	r3, r3, #7
 8002cc0:	683a      	ldr	r2, [r7, #0]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d90c      	bls.n	8002ce0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cc6:	4b65      	ldr	r3, [pc, #404]	@ (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002cc8:	683a      	ldr	r2, [r7, #0]
 8002cca:	b2d2      	uxtb	r2, r2
 8002ccc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cce:	4b63      	ldr	r3, [pc, #396]	@ (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 0307 	and.w	r3, r3, #7
 8002cd6:	683a      	ldr	r2, [r7, #0]
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	d001      	beq.n	8002ce0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002cdc:	2301      	movs	r3, #1
 8002cde:	e0b8      	b.n	8002e52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f003 0302 	and.w	r3, r3, #2
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d020      	beq.n	8002d2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0304 	and.w	r3, r3, #4
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d005      	beq.n	8002d04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cf8:	4b59      	ldr	r3, [pc, #356]	@ (8002e60 <HAL_RCC_ClockConfig+0x1bc>)
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	4a58      	ldr	r2, [pc, #352]	@ (8002e60 <HAL_RCC_ClockConfig+0x1bc>)
 8002cfe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002d02:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0308 	and.w	r3, r3, #8
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d005      	beq.n	8002d1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d10:	4b53      	ldr	r3, [pc, #332]	@ (8002e60 <HAL_RCC_ClockConfig+0x1bc>)
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	4a52      	ldr	r2, [pc, #328]	@ (8002e60 <HAL_RCC_ClockConfig+0x1bc>)
 8002d16:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002d1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d1c:	4b50      	ldr	r3, [pc, #320]	@ (8002e60 <HAL_RCC_ClockConfig+0x1bc>)
 8002d1e:	689b      	ldr	r3, [r3, #8]
 8002d20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	494d      	ldr	r1, [pc, #308]	@ (8002e60 <HAL_RCC_ClockConfig+0x1bc>)
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 0301 	and.w	r3, r3, #1
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d044      	beq.n	8002dc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d107      	bne.n	8002d52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d42:	4b47      	ldr	r3, [pc, #284]	@ (8002e60 <HAL_RCC_ClockConfig+0x1bc>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d119      	bne.n	8002d82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e07f      	b.n	8002e52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	2b02      	cmp	r3, #2
 8002d58:	d003      	beq.n	8002d62 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d5e:	2b03      	cmp	r3, #3
 8002d60:	d107      	bne.n	8002d72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d62:	4b3f      	ldr	r3, [pc, #252]	@ (8002e60 <HAL_RCC_ClockConfig+0x1bc>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d109      	bne.n	8002d82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e06f      	b.n	8002e52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d72:	4b3b      	ldr	r3, [pc, #236]	@ (8002e60 <HAL_RCC_ClockConfig+0x1bc>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d101      	bne.n	8002d82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e067      	b.n	8002e52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d82:	4b37      	ldr	r3, [pc, #220]	@ (8002e60 <HAL_RCC_ClockConfig+0x1bc>)
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f023 0203 	bic.w	r2, r3, #3
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	4934      	ldr	r1, [pc, #208]	@ (8002e60 <HAL_RCC_ClockConfig+0x1bc>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d94:	f7fd ffae 	bl	8000cf4 <HAL_GetTick>
 8002d98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d9a:	e00a      	b.n	8002db2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d9c:	f7fd ffaa 	bl	8000cf4 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d901      	bls.n	8002db2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002dae:	2303      	movs	r3, #3
 8002db0:	e04f      	b.n	8002e52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002db2:	4b2b      	ldr	r3, [pc, #172]	@ (8002e60 <HAL_RCC_ClockConfig+0x1bc>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f003 020c 	and.w	r2, r3, #12
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	429a      	cmp	r2, r3
 8002dc2:	d1eb      	bne.n	8002d9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002dc4:	4b25      	ldr	r3, [pc, #148]	@ (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f003 0307 	and.w	r3, r3, #7
 8002dcc:	683a      	ldr	r2, [r7, #0]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d20c      	bcs.n	8002dec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dd2:	4b22      	ldr	r3, [pc, #136]	@ (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002dd4:	683a      	ldr	r2, [r7, #0]
 8002dd6:	b2d2      	uxtb	r2, r2
 8002dd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dda:	4b20      	ldr	r3, [pc, #128]	@ (8002e5c <HAL_RCC_ClockConfig+0x1b8>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 0307 	and.w	r3, r3, #7
 8002de2:	683a      	ldr	r2, [r7, #0]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d001      	beq.n	8002dec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e032      	b.n	8002e52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f003 0304 	and.w	r3, r3, #4
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d008      	beq.n	8002e0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002df8:	4b19      	ldr	r3, [pc, #100]	@ (8002e60 <HAL_RCC_ClockConfig+0x1bc>)
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	68db      	ldr	r3, [r3, #12]
 8002e04:	4916      	ldr	r1, [pc, #88]	@ (8002e60 <HAL_RCC_ClockConfig+0x1bc>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0308 	and.w	r3, r3, #8
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d009      	beq.n	8002e2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e16:	4b12      	ldr	r3, [pc, #72]	@ (8002e60 <HAL_RCC_ClockConfig+0x1bc>)
 8002e18:	689b      	ldr	r3, [r3, #8]
 8002e1a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	00db      	lsls	r3, r3, #3
 8002e24:	490e      	ldr	r1, [pc, #56]	@ (8002e60 <HAL_RCC_ClockConfig+0x1bc>)
 8002e26:	4313      	orrs	r3, r2
 8002e28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e2a:	f000 f821 	bl	8002e70 <HAL_RCC_GetSysClockFreq>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	4b0b      	ldr	r3, [pc, #44]	@ (8002e60 <HAL_RCC_ClockConfig+0x1bc>)
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	091b      	lsrs	r3, r3, #4
 8002e36:	f003 030f 	and.w	r3, r3, #15
 8002e3a:	490a      	ldr	r1, [pc, #40]	@ (8002e64 <HAL_RCC_ClockConfig+0x1c0>)
 8002e3c:	5ccb      	ldrb	r3, [r1, r3]
 8002e3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e42:	4a09      	ldr	r2, [pc, #36]	@ (8002e68 <HAL_RCC_ClockConfig+0x1c4>)
 8002e44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002e46:	4b09      	ldr	r3, [pc, #36]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c8>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7fd fe30 	bl	8000ab0 <HAL_InitTick>

  return HAL_OK;
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3710      	adds	r7, #16
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	40023c00 	.word	0x40023c00
 8002e60:	40023800 	.word	0x40023800
 8002e64:	0800acc4 	.word	0x0800acc4
 8002e68:	20000000 	.word	0x20000000
 8002e6c:	20000004 	.word	0x20000004

08002e70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e74:	b094      	sub	sp, #80	@ 0x50
 8002e76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002e80:	2300      	movs	r3, #0
 8002e82:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002e84:	2300      	movs	r3, #0
 8002e86:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e88:	4b79      	ldr	r3, [pc, #484]	@ (8003070 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f003 030c 	and.w	r3, r3, #12
 8002e90:	2b08      	cmp	r3, #8
 8002e92:	d00d      	beq.n	8002eb0 <HAL_RCC_GetSysClockFreq+0x40>
 8002e94:	2b08      	cmp	r3, #8
 8002e96:	f200 80e1 	bhi.w	800305c <HAL_RCC_GetSysClockFreq+0x1ec>
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d002      	beq.n	8002ea4 <HAL_RCC_GetSysClockFreq+0x34>
 8002e9e:	2b04      	cmp	r3, #4
 8002ea0:	d003      	beq.n	8002eaa <HAL_RCC_GetSysClockFreq+0x3a>
 8002ea2:	e0db      	b.n	800305c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ea4:	4b73      	ldr	r3, [pc, #460]	@ (8003074 <HAL_RCC_GetSysClockFreq+0x204>)
 8002ea6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002ea8:	e0db      	b.n	8003062 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002eaa:	4b73      	ldr	r3, [pc, #460]	@ (8003078 <HAL_RCC_GetSysClockFreq+0x208>)
 8002eac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002eae:	e0d8      	b.n	8003062 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002eb0:	4b6f      	ldr	r3, [pc, #444]	@ (8003070 <HAL_RCC_GetSysClockFreq+0x200>)
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002eb8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002eba:	4b6d      	ldr	r3, [pc, #436]	@ (8003070 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d063      	beq.n	8002f8e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ec6:	4b6a      	ldr	r3, [pc, #424]	@ (8003070 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	099b      	lsrs	r3, r3, #6
 8002ecc:	2200      	movs	r2, #0
 8002ece:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ed0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ed4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ed8:	633b      	str	r3, [r7, #48]	@ 0x30
 8002eda:	2300      	movs	r3, #0
 8002edc:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ede:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002ee2:	4622      	mov	r2, r4
 8002ee4:	462b      	mov	r3, r5
 8002ee6:	f04f 0000 	mov.w	r0, #0
 8002eea:	f04f 0100 	mov.w	r1, #0
 8002eee:	0159      	lsls	r1, r3, #5
 8002ef0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ef4:	0150      	lsls	r0, r2, #5
 8002ef6:	4602      	mov	r2, r0
 8002ef8:	460b      	mov	r3, r1
 8002efa:	4621      	mov	r1, r4
 8002efc:	1a51      	subs	r1, r2, r1
 8002efe:	6139      	str	r1, [r7, #16]
 8002f00:	4629      	mov	r1, r5
 8002f02:	eb63 0301 	sbc.w	r3, r3, r1
 8002f06:	617b      	str	r3, [r7, #20]
 8002f08:	f04f 0200 	mov.w	r2, #0
 8002f0c:	f04f 0300 	mov.w	r3, #0
 8002f10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f14:	4659      	mov	r1, fp
 8002f16:	018b      	lsls	r3, r1, #6
 8002f18:	4651      	mov	r1, sl
 8002f1a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f1e:	4651      	mov	r1, sl
 8002f20:	018a      	lsls	r2, r1, #6
 8002f22:	4651      	mov	r1, sl
 8002f24:	ebb2 0801 	subs.w	r8, r2, r1
 8002f28:	4659      	mov	r1, fp
 8002f2a:	eb63 0901 	sbc.w	r9, r3, r1
 8002f2e:	f04f 0200 	mov.w	r2, #0
 8002f32:	f04f 0300 	mov.w	r3, #0
 8002f36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f42:	4690      	mov	r8, r2
 8002f44:	4699      	mov	r9, r3
 8002f46:	4623      	mov	r3, r4
 8002f48:	eb18 0303 	adds.w	r3, r8, r3
 8002f4c:	60bb      	str	r3, [r7, #8]
 8002f4e:	462b      	mov	r3, r5
 8002f50:	eb49 0303 	adc.w	r3, r9, r3
 8002f54:	60fb      	str	r3, [r7, #12]
 8002f56:	f04f 0200 	mov.w	r2, #0
 8002f5a:	f04f 0300 	mov.w	r3, #0
 8002f5e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002f62:	4629      	mov	r1, r5
 8002f64:	024b      	lsls	r3, r1, #9
 8002f66:	4621      	mov	r1, r4
 8002f68:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f6c:	4621      	mov	r1, r4
 8002f6e:	024a      	lsls	r2, r1, #9
 8002f70:	4610      	mov	r0, r2
 8002f72:	4619      	mov	r1, r3
 8002f74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f76:	2200      	movs	r2, #0
 8002f78:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f7c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f80:	f7fd f92e 	bl	80001e0 <__aeabi_uldivmod>
 8002f84:	4602      	mov	r2, r0
 8002f86:	460b      	mov	r3, r1
 8002f88:	4613      	mov	r3, r2
 8002f8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f8c:	e058      	b.n	8003040 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f8e:	4b38      	ldr	r3, [pc, #224]	@ (8003070 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	099b      	lsrs	r3, r3, #6
 8002f94:	2200      	movs	r2, #0
 8002f96:	4618      	mov	r0, r3
 8002f98:	4611      	mov	r1, r2
 8002f9a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002f9e:	623b      	str	r3, [r7, #32]
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fa4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002fa8:	4642      	mov	r2, r8
 8002faa:	464b      	mov	r3, r9
 8002fac:	f04f 0000 	mov.w	r0, #0
 8002fb0:	f04f 0100 	mov.w	r1, #0
 8002fb4:	0159      	lsls	r1, r3, #5
 8002fb6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fba:	0150      	lsls	r0, r2, #5
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	4641      	mov	r1, r8
 8002fc2:	ebb2 0a01 	subs.w	sl, r2, r1
 8002fc6:	4649      	mov	r1, r9
 8002fc8:	eb63 0b01 	sbc.w	fp, r3, r1
 8002fcc:	f04f 0200 	mov.w	r2, #0
 8002fd0:	f04f 0300 	mov.w	r3, #0
 8002fd4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002fd8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002fdc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002fe0:	ebb2 040a 	subs.w	r4, r2, sl
 8002fe4:	eb63 050b 	sbc.w	r5, r3, fp
 8002fe8:	f04f 0200 	mov.w	r2, #0
 8002fec:	f04f 0300 	mov.w	r3, #0
 8002ff0:	00eb      	lsls	r3, r5, #3
 8002ff2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ff6:	00e2      	lsls	r2, r4, #3
 8002ff8:	4614      	mov	r4, r2
 8002ffa:	461d      	mov	r5, r3
 8002ffc:	4643      	mov	r3, r8
 8002ffe:	18e3      	adds	r3, r4, r3
 8003000:	603b      	str	r3, [r7, #0]
 8003002:	464b      	mov	r3, r9
 8003004:	eb45 0303 	adc.w	r3, r5, r3
 8003008:	607b      	str	r3, [r7, #4]
 800300a:	f04f 0200 	mov.w	r2, #0
 800300e:	f04f 0300 	mov.w	r3, #0
 8003012:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003016:	4629      	mov	r1, r5
 8003018:	028b      	lsls	r3, r1, #10
 800301a:	4621      	mov	r1, r4
 800301c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003020:	4621      	mov	r1, r4
 8003022:	028a      	lsls	r2, r1, #10
 8003024:	4610      	mov	r0, r2
 8003026:	4619      	mov	r1, r3
 8003028:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800302a:	2200      	movs	r2, #0
 800302c:	61bb      	str	r3, [r7, #24]
 800302e:	61fa      	str	r2, [r7, #28]
 8003030:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003034:	f7fd f8d4 	bl	80001e0 <__aeabi_uldivmod>
 8003038:	4602      	mov	r2, r0
 800303a:	460b      	mov	r3, r1
 800303c:	4613      	mov	r3, r2
 800303e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003040:	4b0b      	ldr	r3, [pc, #44]	@ (8003070 <HAL_RCC_GetSysClockFreq+0x200>)
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	0c1b      	lsrs	r3, r3, #16
 8003046:	f003 0303 	and.w	r3, r3, #3
 800304a:	3301      	adds	r3, #1
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003050:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003052:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003054:	fbb2 f3f3 	udiv	r3, r2, r3
 8003058:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800305a:	e002      	b.n	8003062 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800305c:	4b05      	ldr	r3, [pc, #20]	@ (8003074 <HAL_RCC_GetSysClockFreq+0x204>)
 800305e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003060:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003062:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003064:	4618      	mov	r0, r3
 8003066:	3750      	adds	r7, #80	@ 0x50
 8003068:	46bd      	mov	sp, r7
 800306a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800306e:	bf00      	nop
 8003070:	40023800 	.word	0x40023800
 8003074:	00f42400 	.word	0x00f42400
 8003078:	007a1200 	.word	0x007a1200

0800307c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003080:	4b03      	ldr	r3, [pc, #12]	@ (8003090 <HAL_RCC_GetHCLKFreq+0x14>)
 8003082:	681b      	ldr	r3, [r3, #0]
}
 8003084:	4618      	mov	r0, r3
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	20000000 	.word	0x20000000

08003094 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003098:	f7ff fff0 	bl	800307c <HAL_RCC_GetHCLKFreq>
 800309c:	4602      	mov	r2, r0
 800309e:	4b05      	ldr	r3, [pc, #20]	@ (80030b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	0b5b      	lsrs	r3, r3, #13
 80030a4:	f003 0307 	and.w	r3, r3, #7
 80030a8:	4903      	ldr	r1, [pc, #12]	@ (80030b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030aa:	5ccb      	ldrb	r3, [r1, r3]
 80030ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	40023800 	.word	0x40023800
 80030b8:	0800acd4 	.word	0x0800acd4

080030bc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80030bc:	b480      	push	{r7}
 80030be:	b083      	sub	sp, #12
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	220f      	movs	r2, #15
 80030ca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80030cc:	4b12      	ldr	r3, [pc, #72]	@ (8003118 <HAL_RCC_GetClockConfig+0x5c>)
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	f003 0203 	and.w	r2, r3, #3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80030d8:	4b0f      	ldr	r3, [pc, #60]	@ (8003118 <HAL_RCC_GetClockConfig+0x5c>)
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80030e4:	4b0c      	ldr	r3, [pc, #48]	@ (8003118 <HAL_RCC_GetClockConfig+0x5c>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80030f0:	4b09      	ldr	r3, [pc, #36]	@ (8003118 <HAL_RCC_GetClockConfig+0x5c>)
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	08db      	lsrs	r3, r3, #3
 80030f6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80030fe:	4b07      	ldr	r3, [pc, #28]	@ (800311c <HAL_RCC_GetClockConfig+0x60>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0207 	and.w	r2, r3, #7
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	601a      	str	r2, [r3, #0]
}
 800310a:	bf00      	nop
 800310c:	370c      	adds	r7, #12
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	40023800 	.word	0x40023800
 800311c:	40023c00 	.word	0x40023c00

08003120 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b082      	sub	sp, #8
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d101      	bne.n	8003132 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e041      	b.n	80031b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003138:	b2db      	uxtb	r3, r3
 800313a:	2b00      	cmp	r3, #0
 800313c:	d106      	bne.n	800314c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003146:	6878      	ldr	r0, [r7, #4]
 8003148:	f7fd fc52 	bl	80009f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2202      	movs	r2, #2
 8003150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	3304      	adds	r3, #4
 800315c:	4619      	mov	r1, r3
 800315e:	4610      	mov	r0, r2
 8003160:	f000 fb6a 	bl	8003838 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2201      	movs	r2, #1
 8003168:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2201      	movs	r2, #1
 8003170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2201      	movs	r2, #1
 8003198:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2201      	movs	r2, #1
 80031a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80031b4:	2300      	movs	r3, #0
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3708      	adds	r7, #8
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}
	...

080031c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b085      	sub	sp, #20
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d001      	beq.n	80031d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e044      	b.n	8003262 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2202      	movs	r2, #2
 80031dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	68da      	ldr	r2, [r3, #12]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f042 0201 	orr.w	r2, r2, #1
 80031ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a1e      	ldr	r2, [pc, #120]	@ (8003270 <HAL_TIM_Base_Start_IT+0xb0>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d018      	beq.n	800322c <HAL_TIM_Base_Start_IT+0x6c>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003202:	d013      	beq.n	800322c <HAL_TIM_Base_Start_IT+0x6c>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a1a      	ldr	r2, [pc, #104]	@ (8003274 <HAL_TIM_Base_Start_IT+0xb4>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d00e      	beq.n	800322c <HAL_TIM_Base_Start_IT+0x6c>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a19      	ldr	r2, [pc, #100]	@ (8003278 <HAL_TIM_Base_Start_IT+0xb8>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d009      	beq.n	800322c <HAL_TIM_Base_Start_IT+0x6c>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a17      	ldr	r2, [pc, #92]	@ (800327c <HAL_TIM_Base_Start_IT+0xbc>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d004      	beq.n	800322c <HAL_TIM_Base_Start_IT+0x6c>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a16      	ldr	r2, [pc, #88]	@ (8003280 <HAL_TIM_Base_Start_IT+0xc0>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d111      	bne.n	8003250 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	f003 0307 	and.w	r3, r3, #7
 8003236:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2b06      	cmp	r3, #6
 800323c:	d010      	beq.n	8003260 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f042 0201 	orr.w	r2, r2, #1
 800324c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800324e:	e007      	b.n	8003260 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	681a      	ldr	r2, [r3, #0]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f042 0201 	orr.w	r2, r2, #1
 800325e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003260:	2300      	movs	r3, #0
}
 8003262:	4618      	mov	r0, r3
 8003264:	3714      	adds	r7, #20
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	40010000 	.word	0x40010000
 8003274:	40000400 	.word	0x40000400
 8003278:	40000800 	.word	0x40000800
 800327c:	40000c00 	.word	0x40000c00
 8003280:	40014000 	.word	0x40014000

08003284 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d101      	bne.n	8003296 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e041      	b.n	800331a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d106      	bne.n	80032b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80032aa:	6878      	ldr	r0, [r7, #4]
 80032ac:	f7fd fb7a 	bl	80009a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2202      	movs	r2, #2
 80032b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681a      	ldr	r2, [r3, #0]
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	3304      	adds	r3, #4
 80032c0:	4619      	mov	r1, r3
 80032c2:	4610      	mov	r0, r2
 80032c4:	f000 fab8 	bl	8003838 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2201      	movs	r2, #1
 80032cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2201      	movs	r2, #1
 80032d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2201      	movs	r2, #1
 80032ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2201      	movs	r2, #1
 80032f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2201      	movs	r2, #1
 8003304:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2201      	movs	r2, #1
 800330c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003318:	2300      	movs	r3, #0
}
 800331a:	4618      	mov	r0, r3
 800331c:	3708      	adds	r7, #8
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
	...

08003324 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b084      	sub	sp, #16
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d109      	bne.n	8003348 <HAL_TIM_PWM_Start+0x24>
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800333a:	b2db      	uxtb	r3, r3
 800333c:	2b01      	cmp	r3, #1
 800333e:	bf14      	ite	ne
 8003340:	2301      	movne	r3, #1
 8003342:	2300      	moveq	r3, #0
 8003344:	b2db      	uxtb	r3, r3
 8003346:	e022      	b.n	800338e <HAL_TIM_PWM_Start+0x6a>
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	2b04      	cmp	r3, #4
 800334c:	d109      	bne.n	8003362 <HAL_TIM_PWM_Start+0x3e>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003354:	b2db      	uxtb	r3, r3
 8003356:	2b01      	cmp	r3, #1
 8003358:	bf14      	ite	ne
 800335a:	2301      	movne	r3, #1
 800335c:	2300      	moveq	r3, #0
 800335e:	b2db      	uxtb	r3, r3
 8003360:	e015      	b.n	800338e <HAL_TIM_PWM_Start+0x6a>
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	2b08      	cmp	r3, #8
 8003366:	d109      	bne.n	800337c <HAL_TIM_PWM_Start+0x58>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800336e:	b2db      	uxtb	r3, r3
 8003370:	2b01      	cmp	r3, #1
 8003372:	bf14      	ite	ne
 8003374:	2301      	movne	r3, #1
 8003376:	2300      	moveq	r3, #0
 8003378:	b2db      	uxtb	r3, r3
 800337a:	e008      	b.n	800338e <HAL_TIM_PWM_Start+0x6a>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003382:	b2db      	uxtb	r3, r3
 8003384:	2b01      	cmp	r3, #1
 8003386:	bf14      	ite	ne
 8003388:	2301      	movne	r3, #1
 800338a:	2300      	moveq	r3, #0
 800338c:	b2db      	uxtb	r3, r3
 800338e:	2b00      	cmp	r3, #0
 8003390:	d001      	beq.n	8003396 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003392:	2301      	movs	r3, #1
 8003394:	e068      	b.n	8003468 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d104      	bne.n	80033a6 <HAL_TIM_PWM_Start+0x82>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2202      	movs	r2, #2
 80033a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80033a4:	e013      	b.n	80033ce <HAL_TIM_PWM_Start+0xaa>
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	2b04      	cmp	r3, #4
 80033aa:	d104      	bne.n	80033b6 <HAL_TIM_PWM_Start+0x92>
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2202      	movs	r2, #2
 80033b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033b4:	e00b      	b.n	80033ce <HAL_TIM_PWM_Start+0xaa>
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	2b08      	cmp	r3, #8
 80033ba:	d104      	bne.n	80033c6 <HAL_TIM_PWM_Start+0xa2>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2202      	movs	r2, #2
 80033c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033c4:	e003      	b.n	80033ce <HAL_TIM_PWM_Start+0xaa>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2202      	movs	r2, #2
 80033ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	2201      	movs	r2, #1
 80033d4:	6839      	ldr	r1, [r7, #0]
 80033d6:	4618      	mov	r0, r3
 80033d8:	f000 fc40 	bl	8003c5c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a23      	ldr	r2, [pc, #140]	@ (8003470 <HAL_TIM_PWM_Start+0x14c>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d107      	bne.n	80033f6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80033f4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a1d      	ldr	r2, [pc, #116]	@ (8003470 <HAL_TIM_PWM_Start+0x14c>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d018      	beq.n	8003432 <HAL_TIM_PWM_Start+0x10e>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003408:	d013      	beq.n	8003432 <HAL_TIM_PWM_Start+0x10e>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a19      	ldr	r2, [pc, #100]	@ (8003474 <HAL_TIM_PWM_Start+0x150>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d00e      	beq.n	8003432 <HAL_TIM_PWM_Start+0x10e>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a17      	ldr	r2, [pc, #92]	@ (8003478 <HAL_TIM_PWM_Start+0x154>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d009      	beq.n	8003432 <HAL_TIM_PWM_Start+0x10e>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a16      	ldr	r2, [pc, #88]	@ (800347c <HAL_TIM_PWM_Start+0x158>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d004      	beq.n	8003432 <HAL_TIM_PWM_Start+0x10e>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a14      	ldr	r2, [pc, #80]	@ (8003480 <HAL_TIM_PWM_Start+0x15c>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d111      	bne.n	8003456 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	f003 0307 	and.w	r3, r3, #7
 800343c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2b06      	cmp	r3, #6
 8003442:	d010      	beq.n	8003466 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f042 0201 	orr.w	r2, r2, #1
 8003452:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003454:	e007      	b.n	8003466 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f042 0201 	orr.w	r2, r2, #1
 8003464:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003466:	2300      	movs	r3, #0
}
 8003468:	4618      	mov	r0, r3
 800346a:	3710      	adds	r7, #16
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}
 8003470:	40010000 	.word	0x40010000
 8003474:	40000400 	.word	0x40000400
 8003478:	40000800 	.word	0x40000800
 800347c:	40000c00 	.word	0x40000c00
 8003480:	40014000 	.word	0x40014000

08003484 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b084      	sub	sp, #16
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	691b      	ldr	r3, [r3, #16]
 800349a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d020      	beq.n	80034e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	f003 0302 	and.w	r3, r3, #2
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d01b      	beq.n	80034e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f06f 0202 	mvn.w	r2, #2
 80034b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2201      	movs	r2, #1
 80034be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	699b      	ldr	r3, [r3, #24]
 80034c6:	f003 0303 	and.w	r3, r3, #3
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d003      	beq.n	80034d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f000 f994 	bl	80037fc <HAL_TIM_IC_CaptureCallback>
 80034d4:	e005      	b.n	80034e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f000 f986 	bl	80037e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f000 f997 	bl	8003810 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2200      	movs	r2, #0
 80034e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	f003 0304 	and.w	r3, r3, #4
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d020      	beq.n	8003534 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	f003 0304 	and.w	r3, r3, #4
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d01b      	beq.n	8003534 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f06f 0204 	mvn.w	r2, #4
 8003504:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	2202      	movs	r2, #2
 800350a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	699b      	ldr	r3, [r3, #24]
 8003512:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003516:	2b00      	cmp	r3, #0
 8003518:	d003      	beq.n	8003522 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f000 f96e 	bl	80037fc <HAL_TIM_IC_CaptureCallback>
 8003520:	e005      	b.n	800352e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f000 f960 	bl	80037e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f000 f971 	bl	8003810 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	f003 0308 	and.w	r3, r3, #8
 800353a:	2b00      	cmp	r3, #0
 800353c:	d020      	beq.n	8003580 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	f003 0308 	and.w	r3, r3, #8
 8003544:	2b00      	cmp	r3, #0
 8003546:	d01b      	beq.n	8003580 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f06f 0208 	mvn.w	r2, #8
 8003550:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2204      	movs	r2, #4
 8003556:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	69db      	ldr	r3, [r3, #28]
 800355e:	f003 0303 	and.w	r3, r3, #3
 8003562:	2b00      	cmp	r3, #0
 8003564:	d003      	beq.n	800356e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 f948 	bl	80037fc <HAL_TIM_IC_CaptureCallback>
 800356c:	e005      	b.n	800357a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f000 f93a 	bl	80037e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003574:	6878      	ldr	r0, [r7, #4]
 8003576:	f000 f94b 	bl	8003810 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2200      	movs	r2, #0
 800357e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	f003 0310 	and.w	r3, r3, #16
 8003586:	2b00      	cmp	r3, #0
 8003588:	d020      	beq.n	80035cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	f003 0310 	and.w	r3, r3, #16
 8003590:	2b00      	cmp	r3, #0
 8003592:	d01b      	beq.n	80035cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f06f 0210 	mvn.w	r2, #16
 800359c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2208      	movs	r2, #8
 80035a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	69db      	ldr	r3, [r3, #28]
 80035aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d003      	beq.n	80035ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035b2:	6878      	ldr	r0, [r7, #4]
 80035b4:	f000 f922 	bl	80037fc <HAL_TIM_IC_CaptureCallback>
 80035b8:	e005      	b.n	80035c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 f914 	bl	80037e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035c0:	6878      	ldr	r0, [r7, #4]
 80035c2:	f000 f925 	bl	8003810 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	f003 0301 	and.w	r3, r3, #1
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00c      	beq.n	80035f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f003 0301 	and.w	r3, r3, #1
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d007      	beq.n	80035f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f06f 0201 	mvn.w	r2, #1
 80035e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f7fd f996 	bl	800091c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d00c      	beq.n	8003614 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003600:	2b00      	cmp	r3, #0
 8003602:	d007      	beq.n	8003614 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800360c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800360e:	6878      	ldr	r0, [r7, #4]
 8003610:	f000 fbc2 	bl	8003d98 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003614:	68bb      	ldr	r3, [r7, #8]
 8003616:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800361a:	2b00      	cmp	r3, #0
 800361c:	d00c      	beq.n	8003638 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003624:	2b00      	cmp	r3, #0
 8003626:	d007      	beq.n	8003638 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003630:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f000 f8f6 	bl	8003824 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	f003 0320 	and.w	r3, r3, #32
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00c      	beq.n	800365c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f003 0320 	and.w	r3, r3, #32
 8003648:	2b00      	cmp	r3, #0
 800364a:	d007      	beq.n	800365c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f06f 0220 	mvn.w	r2, #32
 8003654:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 fb94 	bl	8003d84 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800365c:	bf00      	nop
 800365e:	3710      	adds	r7, #16
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}

08003664 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b086      	sub	sp, #24
 8003668:	af00      	add	r7, sp, #0
 800366a:	60f8      	str	r0, [r7, #12]
 800366c:	60b9      	str	r1, [r7, #8]
 800366e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003670:	2300      	movs	r3, #0
 8003672:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800367a:	2b01      	cmp	r3, #1
 800367c:	d101      	bne.n	8003682 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800367e:	2302      	movs	r3, #2
 8003680:	e0ae      	b.n	80037e0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2201      	movs	r2, #1
 8003686:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2b0c      	cmp	r3, #12
 800368e:	f200 809f 	bhi.w	80037d0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003692:	a201      	add	r2, pc, #4	@ (adr r2, 8003698 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003698:	080036cd 	.word	0x080036cd
 800369c:	080037d1 	.word	0x080037d1
 80036a0:	080037d1 	.word	0x080037d1
 80036a4:	080037d1 	.word	0x080037d1
 80036a8:	0800370d 	.word	0x0800370d
 80036ac:	080037d1 	.word	0x080037d1
 80036b0:	080037d1 	.word	0x080037d1
 80036b4:	080037d1 	.word	0x080037d1
 80036b8:	0800374f 	.word	0x0800374f
 80036bc:	080037d1 	.word	0x080037d1
 80036c0:	080037d1 	.word	0x080037d1
 80036c4:	080037d1 	.word	0x080037d1
 80036c8:	0800378f 	.word	0x0800378f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	68b9      	ldr	r1, [r7, #8]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f000 f936 	bl	8003944 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	699a      	ldr	r2, [r3, #24]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f042 0208 	orr.w	r2, r2, #8
 80036e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	699a      	ldr	r2, [r3, #24]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f022 0204 	bic.w	r2, r2, #4
 80036f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	6999      	ldr	r1, [r3, #24]
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	691a      	ldr	r2, [r3, #16]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	430a      	orrs	r2, r1
 8003708:	619a      	str	r2, [r3, #24]
      break;
 800370a:	e064      	b.n	80037d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	68b9      	ldr	r1, [r7, #8]
 8003712:	4618      	mov	r0, r3
 8003714:	f000 f97c 	bl	8003a10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	699a      	ldr	r2, [r3, #24]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003726:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	699a      	ldr	r2, [r3, #24]
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003736:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	6999      	ldr	r1, [r3, #24]
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	691b      	ldr	r3, [r3, #16]
 8003742:	021a      	lsls	r2, r3, #8
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	430a      	orrs	r2, r1
 800374a:	619a      	str	r2, [r3, #24]
      break;
 800374c:	e043      	b.n	80037d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	68b9      	ldr	r1, [r7, #8]
 8003754:	4618      	mov	r0, r3
 8003756:	f000 f9c7 	bl	8003ae8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	69da      	ldr	r2, [r3, #28]
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f042 0208 	orr.w	r2, r2, #8
 8003768:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	69da      	ldr	r2, [r3, #28]
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f022 0204 	bic.w	r2, r2, #4
 8003778:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	69d9      	ldr	r1, [r3, #28]
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	691a      	ldr	r2, [r3, #16]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	430a      	orrs	r2, r1
 800378a:	61da      	str	r2, [r3, #28]
      break;
 800378c:	e023      	b.n	80037d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	68b9      	ldr	r1, [r7, #8]
 8003794:	4618      	mov	r0, r3
 8003796:	f000 fa11 	bl	8003bbc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	69da      	ldr	r2, [r3, #28]
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	69da      	ldr	r2, [r3, #28]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80037b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	69d9      	ldr	r1, [r3, #28]
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	691b      	ldr	r3, [r3, #16]
 80037c4:	021a      	lsls	r2, r3, #8
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	430a      	orrs	r2, r1
 80037cc:	61da      	str	r2, [r3, #28]
      break;
 80037ce:	e002      	b.n	80037d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80037d0:	2301      	movs	r3, #1
 80037d2:	75fb      	strb	r3, [r7, #23]
      break;
 80037d4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	2200      	movs	r2, #0
 80037da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80037de:	7dfb      	ldrb	r3, [r7, #23]
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3718      	adds	r7, #24
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}

080037e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037fc:	b480      	push	{r7}
 80037fe:	b083      	sub	sp, #12
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003804:	bf00      	nop
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr

08003810 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003818:	bf00      	nop
 800381a:	370c      	adds	r7, #12
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800382c:	bf00      	nop
 800382e:	370c      	adds	r7, #12
 8003830:	46bd      	mov	sp, r7
 8003832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003836:	4770      	bx	lr

08003838 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003838:	b480      	push	{r7}
 800383a:	b085      	sub	sp, #20
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a37      	ldr	r2, [pc, #220]	@ (8003928 <TIM_Base_SetConfig+0xf0>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d00f      	beq.n	8003870 <TIM_Base_SetConfig+0x38>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003856:	d00b      	beq.n	8003870 <TIM_Base_SetConfig+0x38>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a34      	ldr	r2, [pc, #208]	@ (800392c <TIM_Base_SetConfig+0xf4>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d007      	beq.n	8003870 <TIM_Base_SetConfig+0x38>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	4a33      	ldr	r2, [pc, #204]	@ (8003930 <TIM_Base_SetConfig+0xf8>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d003      	beq.n	8003870 <TIM_Base_SetConfig+0x38>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4a32      	ldr	r2, [pc, #200]	@ (8003934 <TIM_Base_SetConfig+0xfc>)
 800386c:	4293      	cmp	r3, r2
 800386e:	d108      	bne.n	8003882 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003876:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	68fa      	ldr	r2, [r7, #12]
 800387e:	4313      	orrs	r3, r2
 8003880:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a28      	ldr	r2, [pc, #160]	@ (8003928 <TIM_Base_SetConfig+0xf0>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d01b      	beq.n	80038c2 <TIM_Base_SetConfig+0x8a>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003890:	d017      	beq.n	80038c2 <TIM_Base_SetConfig+0x8a>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	4a25      	ldr	r2, [pc, #148]	@ (800392c <TIM_Base_SetConfig+0xf4>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d013      	beq.n	80038c2 <TIM_Base_SetConfig+0x8a>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	4a24      	ldr	r2, [pc, #144]	@ (8003930 <TIM_Base_SetConfig+0xf8>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d00f      	beq.n	80038c2 <TIM_Base_SetConfig+0x8a>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a23      	ldr	r2, [pc, #140]	@ (8003934 <TIM_Base_SetConfig+0xfc>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d00b      	beq.n	80038c2 <TIM_Base_SetConfig+0x8a>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a22      	ldr	r2, [pc, #136]	@ (8003938 <TIM_Base_SetConfig+0x100>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d007      	beq.n	80038c2 <TIM_Base_SetConfig+0x8a>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a21      	ldr	r2, [pc, #132]	@ (800393c <TIM_Base_SetConfig+0x104>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d003      	beq.n	80038c2 <TIM_Base_SetConfig+0x8a>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a20      	ldr	r2, [pc, #128]	@ (8003940 <TIM_Base_SetConfig+0x108>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d108      	bne.n	80038d4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	68fa      	ldr	r2, [r7, #12]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	695b      	ldr	r3, [r3, #20]
 80038de:	4313      	orrs	r3, r2
 80038e0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	689a      	ldr	r2, [r3, #8]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	681a      	ldr	r2, [r3, #0]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4a0c      	ldr	r2, [pc, #48]	@ (8003928 <TIM_Base_SetConfig+0xf0>)
 80038f6:	4293      	cmp	r3, r2
 80038f8:	d103      	bne.n	8003902 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	691a      	ldr	r2, [r3, #16]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f043 0204 	orr.w	r2, r3, #4
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2201      	movs	r2, #1
 8003912:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	68fa      	ldr	r2, [r7, #12]
 8003918:	601a      	str	r2, [r3, #0]
}
 800391a:	bf00      	nop
 800391c:	3714      	adds	r7, #20
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop
 8003928:	40010000 	.word	0x40010000
 800392c:	40000400 	.word	0x40000400
 8003930:	40000800 	.word	0x40000800
 8003934:	40000c00 	.word	0x40000c00
 8003938:	40014000 	.word	0x40014000
 800393c:	40014400 	.word	0x40014400
 8003940:	40014800 	.word	0x40014800

08003944 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003944:	b480      	push	{r7}
 8003946:	b087      	sub	sp, #28
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6a1b      	ldr	r3, [r3, #32]
 8003952:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6a1b      	ldr	r3, [r3, #32]
 8003958:	f023 0201 	bic.w	r2, r3, #1
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	699b      	ldr	r3, [r3, #24]
 800396a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003972:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f023 0303 	bic.w	r3, r3, #3
 800397a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	68fa      	ldr	r2, [r7, #12]
 8003982:	4313      	orrs	r3, r2
 8003984:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	f023 0302 	bic.w	r3, r3, #2
 800398c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	697a      	ldr	r2, [r7, #20]
 8003994:	4313      	orrs	r3, r2
 8003996:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4a1c      	ldr	r2, [pc, #112]	@ (8003a0c <TIM_OC1_SetConfig+0xc8>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d10c      	bne.n	80039ba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	f023 0308 	bic.w	r3, r3, #8
 80039a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	697a      	ldr	r2, [r7, #20]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	f023 0304 	bic.w	r3, r3, #4
 80039b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a13      	ldr	r2, [pc, #76]	@ (8003a0c <TIM_OC1_SetConfig+0xc8>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d111      	bne.n	80039e6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80039d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	693a      	ldr	r2, [r7, #16]
 80039d8:	4313      	orrs	r3, r2
 80039da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	699b      	ldr	r3, [r3, #24]
 80039e0:	693a      	ldr	r2, [r7, #16]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	693a      	ldr	r2, [r7, #16]
 80039ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	68fa      	ldr	r2, [r7, #12]
 80039f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	685a      	ldr	r2, [r3, #4]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	697a      	ldr	r2, [r7, #20]
 80039fe:	621a      	str	r2, [r3, #32]
}
 8003a00:	bf00      	nop
 8003a02:	371c      	adds	r7, #28
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr
 8003a0c:	40010000 	.word	0x40010000

08003a10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a10:	b480      	push	{r7}
 8003a12:	b087      	sub	sp, #28
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
 8003a18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6a1b      	ldr	r3, [r3, #32]
 8003a1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6a1b      	ldr	r3, [r3, #32]
 8003a24:	f023 0210 	bic.w	r2, r3, #16
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	021b      	lsls	r3, r3, #8
 8003a4e:	68fa      	ldr	r2, [r7, #12]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	f023 0320 	bic.w	r3, r3, #32
 8003a5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	011b      	lsls	r3, r3, #4
 8003a62:	697a      	ldr	r2, [r7, #20]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4a1e      	ldr	r2, [pc, #120]	@ (8003ae4 <TIM_OC2_SetConfig+0xd4>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d10d      	bne.n	8003a8c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	68db      	ldr	r3, [r3, #12]
 8003a7c:	011b      	lsls	r3, r3, #4
 8003a7e:	697a      	ldr	r2, [r7, #20]
 8003a80:	4313      	orrs	r3, r2
 8003a82:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a84:	697b      	ldr	r3, [r7, #20]
 8003a86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a8a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	4a15      	ldr	r2, [pc, #84]	@ (8003ae4 <TIM_OC2_SetConfig+0xd4>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d113      	bne.n	8003abc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003a9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003aa2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	695b      	ldr	r3, [r3, #20]
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	693a      	ldr	r2, [r7, #16]
 8003aac:	4313      	orrs	r3, r2
 8003aae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	699b      	ldr	r3, [r3, #24]
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	693a      	ldr	r2, [r7, #16]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	693a      	ldr	r2, [r7, #16]
 8003ac0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	685a      	ldr	r2, [r3, #4]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	697a      	ldr	r2, [r7, #20]
 8003ad4:	621a      	str	r2, [r3, #32]
}
 8003ad6:	bf00      	nop
 8003ad8:	371c      	adds	r7, #28
 8003ada:	46bd      	mov	sp, r7
 8003adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae0:	4770      	bx	lr
 8003ae2:	bf00      	nop
 8003ae4:	40010000 	.word	0x40010000

08003ae8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b087      	sub	sp, #28
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a1b      	ldr	r3, [r3, #32]
 8003af6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	69db      	ldr	r3, [r3, #28]
 8003b0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	f023 0303 	bic.w	r3, r3, #3
 8003b1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	68fa      	ldr	r2, [r7, #12]
 8003b26:	4313      	orrs	r3, r2
 8003b28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	021b      	lsls	r3, r3, #8
 8003b38:	697a      	ldr	r2, [r7, #20]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a1d      	ldr	r2, [pc, #116]	@ (8003bb8 <TIM_OC3_SetConfig+0xd0>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d10d      	bne.n	8003b62 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b46:	697b      	ldr	r3, [r7, #20]
 8003b48:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	68db      	ldr	r3, [r3, #12]
 8003b52:	021b      	lsls	r3, r3, #8
 8003b54:	697a      	ldr	r2, [r7, #20]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a14      	ldr	r2, [pc, #80]	@ (8003bb8 <TIM_OC3_SetConfig+0xd0>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d113      	bne.n	8003b92 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b72:	693b      	ldr	r3, [r7, #16]
 8003b74:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	695b      	ldr	r3, [r3, #20]
 8003b7e:	011b      	lsls	r3, r3, #4
 8003b80:	693a      	ldr	r2, [r7, #16]
 8003b82:	4313      	orrs	r3, r2
 8003b84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	699b      	ldr	r3, [r3, #24]
 8003b8a:	011b      	lsls	r3, r3, #4
 8003b8c:	693a      	ldr	r2, [r7, #16]
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	693a      	ldr	r2, [r7, #16]
 8003b96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	68fa      	ldr	r2, [r7, #12]
 8003b9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	685a      	ldr	r2, [r3, #4]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	697a      	ldr	r2, [r7, #20]
 8003baa:	621a      	str	r2, [r3, #32]
}
 8003bac:	bf00      	nop
 8003bae:	371c      	adds	r7, #28
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb6:	4770      	bx	lr
 8003bb8:	40010000 	.word	0x40010000

08003bbc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b087      	sub	sp, #28
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a1b      	ldr	r3, [r3, #32]
 8003bca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6a1b      	ldr	r3, [r3, #32]
 8003bd0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	69db      	ldr	r3, [r3, #28]
 8003be2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003bea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	021b      	lsls	r3, r3, #8
 8003bfa:	68fa      	ldr	r2, [r7, #12]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c08:	683b      	ldr	r3, [r7, #0]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	031b      	lsls	r3, r3, #12
 8003c0e:	693a      	ldr	r2, [r7, #16]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	4a10      	ldr	r2, [pc, #64]	@ (8003c58 <TIM_OC4_SetConfig+0x9c>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d109      	bne.n	8003c30 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c1c:	697b      	ldr	r3, [r7, #20]
 8003c1e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003c22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	695b      	ldr	r3, [r3, #20]
 8003c28:	019b      	lsls	r3, r3, #6
 8003c2a:	697a      	ldr	r2, [r7, #20]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	697a      	ldr	r2, [r7, #20]
 8003c34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	68fa      	ldr	r2, [r7, #12]
 8003c3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	685a      	ldr	r2, [r3, #4]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	693a      	ldr	r2, [r7, #16]
 8003c48:	621a      	str	r2, [r3, #32]
}
 8003c4a:	bf00      	nop
 8003c4c:	371c      	adds	r7, #28
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	40010000 	.word	0x40010000

08003c5c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b087      	sub	sp, #28
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	f003 031f 	and.w	r3, r3, #31
 8003c6e:	2201      	movs	r2, #1
 8003c70:	fa02 f303 	lsl.w	r3, r2, r3
 8003c74:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6a1a      	ldr	r2, [r3, #32]
 8003c7a:	697b      	ldr	r3, [r7, #20]
 8003c7c:	43db      	mvns	r3, r3
 8003c7e:	401a      	ands	r2, r3
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6a1a      	ldr	r2, [r3, #32]
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	f003 031f 	and.w	r3, r3, #31
 8003c8e:	6879      	ldr	r1, [r7, #4]
 8003c90:	fa01 f303 	lsl.w	r3, r1, r3
 8003c94:	431a      	orrs	r2, r3
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	621a      	str	r2, [r3, #32]
}
 8003c9a:	bf00      	nop
 8003c9c:	371c      	adds	r7, #28
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca4:	4770      	bx	lr
	...

08003ca8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b085      	sub	sp, #20
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d101      	bne.n	8003cc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003cbc:	2302      	movs	r3, #2
 8003cbe:	e050      	b.n	8003d62 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2202      	movs	r2, #2
 8003ccc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ce6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	68fa      	ldr	r2, [r7, #12]
 8003cee:	4313      	orrs	r3, r2
 8003cf0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	68fa      	ldr	r2, [r7, #12]
 8003cf8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a1c      	ldr	r2, [pc, #112]	@ (8003d70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d018      	beq.n	8003d36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d0c:	d013      	beq.n	8003d36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a18      	ldr	r2, [pc, #96]	@ (8003d74 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d00e      	beq.n	8003d36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a16      	ldr	r2, [pc, #88]	@ (8003d78 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d009      	beq.n	8003d36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a15      	ldr	r2, [pc, #84]	@ (8003d7c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d004      	beq.n	8003d36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a13      	ldr	r2, [pc, #76]	@ (8003d80 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d10c      	bne.n	8003d50 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	68ba      	ldr	r2, [r7, #8]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	68ba      	ldr	r2, [r7, #8]
 8003d4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2201      	movs	r2, #1
 8003d54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003d60:	2300      	movs	r3, #0
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3714      	adds	r7, #20
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr
 8003d6e:	bf00      	nop
 8003d70:	40010000 	.word	0x40010000
 8003d74:	40000400 	.word	0x40000400
 8003d78:	40000800 	.word	0x40000800
 8003d7c:	40000c00 	.word	0x40000c00
 8003d80:	40014000 	.word	0x40014000

08003d84 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b083      	sub	sp, #12
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003d8c:	bf00      	nop
 8003d8e:	370c      	adds	r7, #12
 8003d90:	46bd      	mov	sp, r7
 8003d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d96:	4770      	bx	lr

08003d98 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003da0:	bf00      	nop
 8003da2:	370c      	adds	r7, #12
 8003da4:	46bd      	mov	sp, r7
 8003da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003daa:	4770      	bx	lr

08003dac <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003dac:	b084      	sub	sp, #16
 8003dae:	b580      	push	{r7, lr}
 8003db0:	b084      	sub	sp, #16
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	6078      	str	r0, [r7, #4]
 8003db6:	f107 001c 	add.w	r0, r7, #28
 8003dba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003dbe:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d123      	bne.n	8003e0e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dca:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	68db      	ldr	r3, [r3, #12]
 8003dd6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003dda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003dde:	687a      	ldr	r2, [r7, #4]
 8003de0:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	68db      	ldr	r3, [r3, #12]
 8003de6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003dee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d105      	bne.n	8003e02 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	68db      	ldr	r3, [r3, #12]
 8003dfa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f001 fae8 	bl	80053d8 <USB_CoreReset>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	73fb      	strb	r3, [r7, #15]
 8003e0c:	e01b      	b.n	8003e46 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f001 fadc 	bl	80053d8 <USB_CoreReset>
 8003e20:	4603      	mov	r3, r0
 8003e22:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003e24:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d106      	bne.n	8003e3a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e30:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	639a      	str	r2, [r3, #56]	@ 0x38
 8003e38:	e005      	b.n	8003e46 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e3e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003e46:	7fbb      	ldrb	r3, [r7, #30]
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	d10b      	bne.n	8003e64 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f043 0206 	orr.w	r2, r3, #6
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	f043 0220 	orr.w	r2, r3, #32
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3710      	adds	r7, #16
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003e70:	b004      	add	sp, #16
 8003e72:	4770      	bx	lr

08003e74 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b087      	sub	sp, #28
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	60f8      	str	r0, [r7, #12]
 8003e7c:	60b9      	str	r1, [r7, #8]
 8003e7e:	4613      	mov	r3, r2
 8003e80:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8003e82:	79fb      	ldrb	r3, [r7, #7]
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d165      	bne.n	8003f54 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	4a41      	ldr	r2, [pc, #260]	@ (8003f90 <USB_SetTurnaroundTime+0x11c>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d906      	bls.n	8003e9e <USB_SetTurnaroundTime+0x2a>
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	4a40      	ldr	r2, [pc, #256]	@ (8003f94 <USB_SetTurnaroundTime+0x120>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d202      	bcs.n	8003e9e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8003e98:	230f      	movs	r3, #15
 8003e9a:	617b      	str	r3, [r7, #20]
 8003e9c:	e062      	b.n	8003f64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	4a3c      	ldr	r2, [pc, #240]	@ (8003f94 <USB_SetTurnaroundTime+0x120>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d306      	bcc.n	8003eb4 <USB_SetTurnaroundTime+0x40>
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	4a3b      	ldr	r2, [pc, #236]	@ (8003f98 <USB_SetTurnaroundTime+0x124>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d202      	bcs.n	8003eb4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8003eae:	230e      	movs	r3, #14
 8003eb0:	617b      	str	r3, [r7, #20]
 8003eb2:	e057      	b.n	8003f64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	4a38      	ldr	r2, [pc, #224]	@ (8003f98 <USB_SetTurnaroundTime+0x124>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d306      	bcc.n	8003eca <USB_SetTurnaroundTime+0x56>
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	4a37      	ldr	r2, [pc, #220]	@ (8003f9c <USB_SetTurnaroundTime+0x128>)
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d202      	bcs.n	8003eca <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8003ec4:	230d      	movs	r3, #13
 8003ec6:	617b      	str	r3, [r7, #20]
 8003ec8:	e04c      	b.n	8003f64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	4a33      	ldr	r2, [pc, #204]	@ (8003f9c <USB_SetTurnaroundTime+0x128>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d306      	bcc.n	8003ee0 <USB_SetTurnaroundTime+0x6c>
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	4a32      	ldr	r2, [pc, #200]	@ (8003fa0 <USB_SetTurnaroundTime+0x12c>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d802      	bhi.n	8003ee0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8003eda:	230c      	movs	r3, #12
 8003edc:	617b      	str	r3, [r7, #20]
 8003ede:	e041      	b.n	8003f64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	4a2f      	ldr	r2, [pc, #188]	@ (8003fa0 <USB_SetTurnaroundTime+0x12c>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d906      	bls.n	8003ef6 <USB_SetTurnaroundTime+0x82>
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	4a2e      	ldr	r2, [pc, #184]	@ (8003fa4 <USB_SetTurnaroundTime+0x130>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d802      	bhi.n	8003ef6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003ef0:	230b      	movs	r3, #11
 8003ef2:	617b      	str	r3, [r7, #20]
 8003ef4:	e036      	b.n	8003f64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8003ef6:	68bb      	ldr	r3, [r7, #8]
 8003ef8:	4a2a      	ldr	r2, [pc, #168]	@ (8003fa4 <USB_SetTurnaroundTime+0x130>)
 8003efa:	4293      	cmp	r3, r2
 8003efc:	d906      	bls.n	8003f0c <USB_SetTurnaroundTime+0x98>
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	4a29      	ldr	r2, [pc, #164]	@ (8003fa8 <USB_SetTurnaroundTime+0x134>)
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d802      	bhi.n	8003f0c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8003f06:	230a      	movs	r3, #10
 8003f08:	617b      	str	r3, [r7, #20]
 8003f0a:	e02b      	b.n	8003f64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	4a26      	ldr	r2, [pc, #152]	@ (8003fa8 <USB_SetTurnaroundTime+0x134>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d906      	bls.n	8003f22 <USB_SetTurnaroundTime+0xae>
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	4a25      	ldr	r2, [pc, #148]	@ (8003fac <USB_SetTurnaroundTime+0x138>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d202      	bcs.n	8003f22 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8003f1c:	2309      	movs	r3, #9
 8003f1e:	617b      	str	r3, [r7, #20]
 8003f20:	e020      	b.n	8003f64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	4a21      	ldr	r2, [pc, #132]	@ (8003fac <USB_SetTurnaroundTime+0x138>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d306      	bcc.n	8003f38 <USB_SetTurnaroundTime+0xc4>
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	4a20      	ldr	r2, [pc, #128]	@ (8003fb0 <USB_SetTurnaroundTime+0x13c>)
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d802      	bhi.n	8003f38 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8003f32:	2308      	movs	r3, #8
 8003f34:	617b      	str	r3, [r7, #20]
 8003f36:	e015      	b.n	8003f64 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003f38:	68bb      	ldr	r3, [r7, #8]
 8003f3a:	4a1d      	ldr	r2, [pc, #116]	@ (8003fb0 <USB_SetTurnaroundTime+0x13c>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d906      	bls.n	8003f4e <USB_SetTurnaroundTime+0xda>
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	4a1c      	ldr	r2, [pc, #112]	@ (8003fb4 <USB_SetTurnaroundTime+0x140>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d202      	bcs.n	8003f4e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8003f48:	2307      	movs	r3, #7
 8003f4a:	617b      	str	r3, [r7, #20]
 8003f4c:	e00a      	b.n	8003f64 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8003f4e:	2306      	movs	r3, #6
 8003f50:	617b      	str	r3, [r7, #20]
 8003f52:	e007      	b.n	8003f64 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8003f54:	79fb      	ldrb	r3, [r7, #7]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d102      	bne.n	8003f60 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8003f5a:	2309      	movs	r3, #9
 8003f5c:	617b      	str	r3, [r7, #20]
 8003f5e:	e001      	b.n	8003f64 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8003f60:	2309      	movs	r3, #9
 8003f62:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	68db      	ldr	r3, [r3, #12]
 8003f68:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	68da      	ldr	r2, [r3, #12]
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	029b      	lsls	r3, r3, #10
 8003f78:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8003f7c:	431a      	orrs	r2, r3
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003f82:	2300      	movs	r3, #0
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	371c      	adds	r7, #28
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8e:	4770      	bx	lr
 8003f90:	00d8acbf 	.word	0x00d8acbf
 8003f94:	00e4e1c0 	.word	0x00e4e1c0
 8003f98:	00f42400 	.word	0x00f42400
 8003f9c:	01067380 	.word	0x01067380
 8003fa0:	011a499f 	.word	0x011a499f
 8003fa4:	01312cff 	.word	0x01312cff
 8003fa8:	014ca43f 	.word	0x014ca43f
 8003fac:	016e3600 	.word	0x016e3600
 8003fb0:	01a6ab1f 	.word	0x01a6ab1f
 8003fb4:	01e84800 	.word	0x01e84800

08003fb8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	f043 0201 	orr.w	r2, r3, #1
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003fcc:	2300      	movs	r3, #0
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	370c      	adds	r7, #12
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr

08003fda <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003fda:	b480      	push	{r7}
 8003fdc:	b083      	sub	sp, #12
 8003fde:	af00      	add	r7, sp, #0
 8003fe0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f023 0201 	bic.w	r2, r3, #1
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003fee:	2300      	movs	r3, #0
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b084      	sub	sp, #16
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
 8004004:	460b      	mov	r3, r1
 8004006:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004008:	2300      	movs	r3, #0
 800400a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004018:	78fb      	ldrb	r3, [r7, #3]
 800401a:	2b01      	cmp	r3, #1
 800401c:	d115      	bne.n	800404a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800402a:	200a      	movs	r0, #10
 800402c:	f7fc fe6e 	bl	8000d0c <HAL_Delay>
      ms += 10U;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	330a      	adds	r3, #10
 8004034:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f001 f93f 	bl	80052ba <USB_GetMode>
 800403c:	4603      	mov	r3, r0
 800403e:	2b01      	cmp	r3, #1
 8004040:	d01e      	beq.n	8004080 <USB_SetCurrentMode+0x84>
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	2bc7      	cmp	r3, #199	@ 0xc7
 8004046:	d9f0      	bls.n	800402a <USB_SetCurrentMode+0x2e>
 8004048:	e01a      	b.n	8004080 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800404a:	78fb      	ldrb	r3, [r7, #3]
 800404c:	2b00      	cmp	r3, #0
 800404e:	d115      	bne.n	800407c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	68db      	ldr	r3, [r3, #12]
 8004054:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800405c:	200a      	movs	r0, #10
 800405e:	f7fc fe55 	bl	8000d0c <HAL_Delay>
      ms += 10U;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	330a      	adds	r3, #10
 8004066:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f001 f926 	bl	80052ba <USB_GetMode>
 800406e:	4603      	mov	r3, r0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d005      	beq.n	8004080 <USB_SetCurrentMode+0x84>
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2bc7      	cmp	r3, #199	@ 0xc7
 8004078:	d9f0      	bls.n	800405c <USB_SetCurrentMode+0x60>
 800407a:	e001      	b.n	8004080 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e005      	b.n	800408c <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2bc8      	cmp	r3, #200	@ 0xc8
 8004084:	d101      	bne.n	800408a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e000      	b.n	800408c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800408a:	2300      	movs	r3, #0
}
 800408c:	4618      	mov	r0, r3
 800408e:	3710      	adds	r7, #16
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}

08004094 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004094:	b084      	sub	sp, #16
 8004096:	b580      	push	{r7, lr}
 8004098:	b086      	sub	sp, #24
 800409a:	af00      	add	r7, sp, #0
 800409c:	6078      	str	r0, [r7, #4]
 800409e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80040a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80040a6:	2300      	movs	r3, #0
 80040a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80040ae:	2300      	movs	r3, #0
 80040b0:	613b      	str	r3, [r7, #16]
 80040b2:	e009      	b.n	80040c8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80040b4:	687a      	ldr	r2, [r7, #4]
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	3340      	adds	r3, #64	@ 0x40
 80040ba:	009b      	lsls	r3, r3, #2
 80040bc:	4413      	add	r3, r2
 80040be:	2200      	movs	r2, #0
 80040c0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	3301      	adds	r3, #1
 80040c6:	613b      	str	r3, [r7, #16]
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	2b0e      	cmp	r3, #14
 80040cc:	d9f2      	bls.n	80040b4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80040ce:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d11c      	bne.n	8004110 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040e4:	f043 0302 	orr.w	r3, r3, #2
 80040e8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ee:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040fa:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004106:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	639a      	str	r2, [r3, #56]	@ 0x38
 800410e:	e00b      	b.n	8004128 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004114:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004120:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800412e:	461a      	mov	r2, r3
 8004130:	2300      	movs	r3, #0
 8004132:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004134:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8004138:	2b01      	cmp	r3, #1
 800413a:	d10d      	bne.n	8004158 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800413c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004140:	2b00      	cmp	r3, #0
 8004142:	d104      	bne.n	800414e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004144:	2100      	movs	r1, #0
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f000 f968 	bl	800441c <USB_SetDevSpeed>
 800414c:	e008      	b.n	8004160 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800414e:	2101      	movs	r1, #1
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f000 f963 	bl	800441c <USB_SetDevSpeed>
 8004156:	e003      	b.n	8004160 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004158:	2103      	movs	r1, #3
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	f000 f95e 	bl	800441c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004160:	2110      	movs	r1, #16
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f000 f8fa 	bl	800435c <USB_FlushTxFifo>
 8004168:	4603      	mov	r3, r0
 800416a:	2b00      	cmp	r3, #0
 800416c:	d001      	beq.n	8004172 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f000 f924 	bl	80043c0 <USB_FlushRxFifo>
 8004178:	4603      	mov	r3, r0
 800417a:	2b00      	cmp	r3, #0
 800417c:	d001      	beq.n	8004182 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004188:	461a      	mov	r2, r3
 800418a:	2300      	movs	r3, #0
 800418c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004194:	461a      	mov	r2, r3
 8004196:	2300      	movs	r3, #0
 8004198:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041a0:	461a      	mov	r2, r3
 80041a2:	2300      	movs	r3, #0
 80041a4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80041a6:	2300      	movs	r3, #0
 80041a8:	613b      	str	r3, [r7, #16]
 80041aa:	e043      	b.n	8004234 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80041ac:	693b      	ldr	r3, [r7, #16]
 80041ae:	015a      	lsls	r2, r3, #5
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	4413      	add	r3, r2
 80041b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80041be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041c2:	d118      	bne.n	80041f6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d10a      	bne.n	80041e0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80041ca:	693b      	ldr	r3, [r7, #16]
 80041cc:	015a      	lsls	r2, r3, #5
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	4413      	add	r3, r2
 80041d2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041d6:	461a      	mov	r2, r3
 80041d8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80041dc:	6013      	str	r3, [r2, #0]
 80041de:	e013      	b.n	8004208 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	015a      	lsls	r2, r3, #5
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	4413      	add	r3, r2
 80041e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041ec:	461a      	mov	r2, r3
 80041ee:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80041f2:	6013      	str	r3, [r2, #0]
 80041f4:	e008      	b.n	8004208 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	015a      	lsls	r2, r3, #5
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	4413      	add	r3, r2
 80041fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004202:	461a      	mov	r2, r3
 8004204:	2300      	movs	r3, #0
 8004206:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	015a      	lsls	r2, r3, #5
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4413      	add	r3, r2
 8004210:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004214:	461a      	mov	r2, r3
 8004216:	2300      	movs	r3, #0
 8004218:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	015a      	lsls	r2, r3, #5
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	4413      	add	r3, r2
 8004222:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004226:	461a      	mov	r2, r3
 8004228:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800422c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	3301      	adds	r3, #1
 8004232:	613b      	str	r3, [r7, #16]
 8004234:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004238:	461a      	mov	r2, r3
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	4293      	cmp	r3, r2
 800423e:	d3b5      	bcc.n	80041ac <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004240:	2300      	movs	r3, #0
 8004242:	613b      	str	r3, [r7, #16]
 8004244:	e043      	b.n	80042ce <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	015a      	lsls	r2, r3, #5
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	4413      	add	r3, r2
 800424e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004258:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800425c:	d118      	bne.n	8004290 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d10a      	bne.n	800427a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	015a      	lsls	r2, r3, #5
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	4413      	add	r3, r2
 800426c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004270:	461a      	mov	r2, r3
 8004272:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004276:	6013      	str	r3, [r2, #0]
 8004278:	e013      	b.n	80042a2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	015a      	lsls	r2, r3, #5
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	4413      	add	r3, r2
 8004282:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004286:	461a      	mov	r2, r3
 8004288:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800428c:	6013      	str	r3, [r2, #0]
 800428e:	e008      	b.n	80042a2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	015a      	lsls	r2, r3, #5
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	4413      	add	r3, r2
 8004298:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800429c:	461a      	mov	r2, r3
 800429e:	2300      	movs	r3, #0
 80042a0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	015a      	lsls	r2, r3, #5
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	4413      	add	r3, r2
 80042aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042ae:	461a      	mov	r2, r3
 80042b0:	2300      	movs	r3, #0
 80042b2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	015a      	lsls	r2, r3, #5
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	4413      	add	r3, r2
 80042bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042c0:	461a      	mov	r2, r3
 80042c2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80042c6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	3301      	adds	r3, #1
 80042cc:	613b      	str	r3, [r7, #16]
 80042ce:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80042d2:	461a      	mov	r2, r3
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	4293      	cmp	r3, r2
 80042d8:	d3b5      	bcc.n	8004246 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	68fa      	ldr	r2, [r7, #12]
 80042e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80042e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042ec:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80042fa:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80042fc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004300:	2b00      	cmp	r3, #0
 8004302:	d105      	bne.n	8004310 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	699b      	ldr	r3, [r3, #24]
 8004308:	f043 0210 	orr.w	r2, r3, #16
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	699a      	ldr	r2, [r3, #24]
 8004314:	4b10      	ldr	r3, [pc, #64]	@ (8004358 <USB_DevInit+0x2c4>)
 8004316:	4313      	orrs	r3, r2
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800431c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004320:	2b00      	cmp	r3, #0
 8004322:	d005      	beq.n	8004330 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	699b      	ldr	r3, [r3, #24]
 8004328:	f043 0208 	orr.w	r2, r3, #8
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004330:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004334:	2b01      	cmp	r3, #1
 8004336:	d107      	bne.n	8004348 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	699b      	ldr	r3, [r3, #24]
 800433c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004340:	f043 0304 	orr.w	r3, r3, #4
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004348:	7dfb      	ldrb	r3, [r7, #23]
}
 800434a:	4618      	mov	r0, r3
 800434c:	3718      	adds	r7, #24
 800434e:	46bd      	mov	sp, r7
 8004350:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004354:	b004      	add	sp, #16
 8004356:	4770      	bx	lr
 8004358:	803c3800 	.word	0x803c3800

0800435c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800435c:	b480      	push	{r7}
 800435e:	b085      	sub	sp, #20
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004366:	2300      	movs	r3, #0
 8004368:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	3301      	adds	r3, #1
 800436e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004376:	d901      	bls.n	800437c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e01b      	b.n	80043b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	691b      	ldr	r3, [r3, #16]
 8004380:	2b00      	cmp	r3, #0
 8004382:	daf2      	bge.n	800436a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004384:	2300      	movs	r3, #0
 8004386:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	019b      	lsls	r3, r3, #6
 800438c:	f043 0220 	orr.w	r2, r3, #32
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	3301      	adds	r3, #1
 8004398:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80043a0:	d901      	bls.n	80043a6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	e006      	b.n	80043b4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	691b      	ldr	r3, [r3, #16]
 80043aa:	f003 0320 	and.w	r3, r3, #32
 80043ae:	2b20      	cmp	r3, #32
 80043b0:	d0f0      	beq.n	8004394 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80043b2:	2300      	movs	r3, #0
}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3714      	adds	r7, #20
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr

080043c0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b085      	sub	sp, #20
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80043c8:	2300      	movs	r3, #0
 80043ca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	3301      	adds	r3, #1
 80043d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80043d8:	d901      	bls.n	80043de <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80043da:	2303      	movs	r3, #3
 80043dc:	e018      	b.n	8004410 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	daf2      	bge.n	80043cc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80043e6:	2300      	movs	r3, #0
 80043e8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2210      	movs	r2, #16
 80043ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	3301      	adds	r3, #1
 80043f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80043fc:	d901      	bls.n	8004402 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e006      	b.n	8004410 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	691b      	ldr	r3, [r3, #16]
 8004406:	f003 0310 	and.w	r3, r3, #16
 800440a:	2b10      	cmp	r3, #16
 800440c:	d0f0      	beq.n	80043f0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800440e:	2300      	movs	r3, #0
}
 8004410:	4618      	mov	r0, r3
 8004412:	3714      	adds	r7, #20
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr

0800441c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800441c:	b480      	push	{r7}
 800441e:	b085      	sub	sp, #20
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	460b      	mov	r3, r1
 8004426:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	78fb      	ldrb	r3, [r7, #3]
 8004436:	68f9      	ldr	r1, [r7, #12]
 8004438:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800443c:	4313      	orrs	r3, r2
 800443e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004440:	2300      	movs	r3, #0
}
 8004442:	4618      	mov	r0, r3
 8004444:	3714      	adds	r7, #20
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr

0800444e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800444e:	b480      	push	{r7}
 8004450:	b087      	sub	sp, #28
 8004452:	af00      	add	r7, sp, #0
 8004454:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004460:	689b      	ldr	r3, [r3, #8]
 8004462:	f003 0306 	and.w	r3, r3, #6
 8004466:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d102      	bne.n	8004474 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800446e:	2300      	movs	r3, #0
 8004470:	75fb      	strb	r3, [r7, #23]
 8004472:	e00a      	b.n	800448a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2b02      	cmp	r3, #2
 8004478:	d002      	beq.n	8004480 <USB_GetDevSpeed+0x32>
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	2b06      	cmp	r3, #6
 800447e:	d102      	bne.n	8004486 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004480:	2302      	movs	r3, #2
 8004482:	75fb      	strb	r3, [r7, #23]
 8004484:	e001      	b.n	800448a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004486:	230f      	movs	r3, #15
 8004488:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800448a:	7dfb      	ldrb	r3, [r7, #23]
}
 800448c:	4618      	mov	r0, r3
 800448e:	371c      	adds	r7, #28
 8004490:	46bd      	mov	sp, r7
 8004492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004496:	4770      	bx	lr

08004498 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004498:	b480      	push	{r7}
 800449a:	b085      	sub	sp, #20
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	781b      	ldrb	r3, [r3, #0]
 80044aa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	785b      	ldrb	r3, [r3, #1]
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d13a      	bne.n	800452a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044ba:	69da      	ldr	r2, [r3, #28]
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	781b      	ldrb	r3, [r3, #0]
 80044c0:	f003 030f 	and.w	r3, r3, #15
 80044c4:	2101      	movs	r1, #1
 80044c6:	fa01 f303 	lsl.w	r3, r1, r3
 80044ca:	b29b      	uxth	r3, r3
 80044cc:	68f9      	ldr	r1, [r7, #12]
 80044ce:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80044d2:	4313      	orrs	r3, r2
 80044d4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	015a      	lsls	r2, r3, #5
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	4413      	add	r3, r2
 80044de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d155      	bne.n	8004598 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	015a      	lsls	r2, r3, #5
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	4413      	add	r3, r2
 80044f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	791b      	ldrb	r3, [r3, #4]
 8004506:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004508:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	059b      	lsls	r3, r3, #22
 800450e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004510:	4313      	orrs	r3, r2
 8004512:	68ba      	ldr	r2, [r7, #8]
 8004514:	0151      	lsls	r1, r2, #5
 8004516:	68fa      	ldr	r2, [r7, #12]
 8004518:	440a      	add	r2, r1
 800451a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800451e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004522:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004526:	6013      	str	r3, [r2, #0]
 8004528:	e036      	b.n	8004598 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004530:	69da      	ldr	r2, [r3, #28]
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	781b      	ldrb	r3, [r3, #0]
 8004536:	f003 030f 	and.w	r3, r3, #15
 800453a:	2101      	movs	r1, #1
 800453c:	fa01 f303 	lsl.w	r3, r1, r3
 8004540:	041b      	lsls	r3, r3, #16
 8004542:	68f9      	ldr	r1, [r7, #12]
 8004544:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004548:	4313      	orrs	r3, r2
 800454a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	015a      	lsls	r2, r3, #5
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	4413      	add	r3, r2
 8004554:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800455e:	2b00      	cmp	r3, #0
 8004560:	d11a      	bne.n	8004598 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	015a      	lsls	r2, r3, #5
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	4413      	add	r3, r2
 800456a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	791b      	ldrb	r3, [r3, #4]
 800457c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800457e:	430b      	orrs	r3, r1
 8004580:	4313      	orrs	r3, r2
 8004582:	68ba      	ldr	r2, [r7, #8]
 8004584:	0151      	lsls	r1, r2, #5
 8004586:	68fa      	ldr	r2, [r7, #12]
 8004588:	440a      	add	r2, r1
 800458a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800458e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004592:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004596:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004598:	2300      	movs	r3, #0
}
 800459a:	4618      	mov	r0, r3
 800459c:	3714      	adds	r7, #20
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
	...

080045a8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	781b      	ldrb	r3, [r3, #0]
 80045ba:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	785b      	ldrb	r3, [r3, #1]
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d161      	bne.n	8004688 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	015a      	lsls	r2, r3, #5
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	4413      	add	r3, r2
 80045cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80045d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045da:	d11f      	bne.n	800461c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	015a      	lsls	r2, r3, #5
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	4413      	add	r3, r2
 80045e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68ba      	ldr	r2, [r7, #8]
 80045ec:	0151      	lsls	r1, r2, #5
 80045ee:	68fa      	ldr	r2, [r7, #12]
 80045f0:	440a      	add	r2, r1
 80045f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80045f6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80045fa:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	015a      	lsls	r2, r3, #5
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	4413      	add	r3, r2
 8004604:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	68ba      	ldr	r2, [r7, #8]
 800460c:	0151      	lsls	r1, r2, #5
 800460e:	68fa      	ldr	r2, [r7, #12]
 8004610:	440a      	add	r2, r1
 8004612:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004616:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800461a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004622:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	f003 030f 	and.w	r3, r3, #15
 800462c:	2101      	movs	r1, #1
 800462e:	fa01 f303 	lsl.w	r3, r1, r3
 8004632:	b29b      	uxth	r3, r3
 8004634:	43db      	mvns	r3, r3
 8004636:	68f9      	ldr	r1, [r7, #12]
 8004638:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800463c:	4013      	ands	r3, r2
 800463e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004646:	69da      	ldr	r2, [r3, #28]
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	781b      	ldrb	r3, [r3, #0]
 800464c:	f003 030f 	and.w	r3, r3, #15
 8004650:	2101      	movs	r1, #1
 8004652:	fa01 f303 	lsl.w	r3, r1, r3
 8004656:	b29b      	uxth	r3, r3
 8004658:	43db      	mvns	r3, r3
 800465a:	68f9      	ldr	r1, [r7, #12]
 800465c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004660:	4013      	ands	r3, r2
 8004662:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	015a      	lsls	r2, r3, #5
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	4413      	add	r3, r2
 800466c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	68bb      	ldr	r3, [r7, #8]
 8004674:	0159      	lsls	r1, r3, #5
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	440b      	add	r3, r1
 800467a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800467e:	4619      	mov	r1, r3
 8004680:	4b35      	ldr	r3, [pc, #212]	@ (8004758 <USB_DeactivateEndpoint+0x1b0>)
 8004682:	4013      	ands	r3, r2
 8004684:	600b      	str	r3, [r1, #0]
 8004686:	e060      	b.n	800474a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	015a      	lsls	r2, r3, #5
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	4413      	add	r3, r2
 8004690:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800469a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800469e:	d11f      	bne.n	80046e0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	015a      	lsls	r2, r3, #5
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	4413      	add	r3, r2
 80046a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	68ba      	ldr	r2, [r7, #8]
 80046b0:	0151      	lsls	r1, r2, #5
 80046b2:	68fa      	ldr	r2, [r7, #12]
 80046b4:	440a      	add	r2, r1
 80046b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046ba:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80046be:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	015a      	lsls	r2, r3, #5
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	4413      	add	r3, r2
 80046c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	68ba      	ldr	r2, [r7, #8]
 80046d0:	0151      	lsls	r1, r2, #5
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	440a      	add	r2, r1
 80046d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80046da:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80046de:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	781b      	ldrb	r3, [r3, #0]
 80046ec:	f003 030f 	and.w	r3, r3, #15
 80046f0:	2101      	movs	r1, #1
 80046f2:	fa01 f303 	lsl.w	r3, r1, r3
 80046f6:	041b      	lsls	r3, r3, #16
 80046f8:	43db      	mvns	r3, r3
 80046fa:	68f9      	ldr	r1, [r7, #12]
 80046fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004700:	4013      	ands	r3, r2
 8004702:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800470a:	69da      	ldr	r2, [r3, #28]
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	f003 030f 	and.w	r3, r3, #15
 8004714:	2101      	movs	r1, #1
 8004716:	fa01 f303 	lsl.w	r3, r1, r3
 800471a:	041b      	lsls	r3, r3, #16
 800471c:	43db      	mvns	r3, r3
 800471e:	68f9      	ldr	r1, [r7, #12]
 8004720:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004724:	4013      	ands	r3, r2
 8004726:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	015a      	lsls	r2, r3, #5
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	4413      	add	r3, r2
 8004730:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	0159      	lsls	r1, r3, #5
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	440b      	add	r3, r1
 800473e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004742:	4619      	mov	r1, r3
 8004744:	4b05      	ldr	r3, [pc, #20]	@ (800475c <USB_DeactivateEndpoint+0x1b4>)
 8004746:	4013      	ands	r3, r2
 8004748:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	4618      	mov	r0, r3
 800474e:	3714      	adds	r7, #20
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr
 8004758:	ec337800 	.word	0xec337800
 800475c:	eff37800 	.word	0xeff37800

08004760 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b08a      	sub	sp, #40	@ 0x28
 8004764:	af02      	add	r7, sp, #8
 8004766:	60f8      	str	r0, [r7, #12]
 8004768:	60b9      	str	r1, [r7, #8]
 800476a:	4613      	mov	r3, r2
 800476c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	781b      	ldrb	r3, [r3, #0]
 8004776:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	785b      	ldrb	r3, [r3, #1]
 800477c:	2b01      	cmp	r3, #1
 800477e:	f040 817f 	bne.w	8004a80 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d132      	bne.n	80047f0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	015a      	lsls	r2, r3, #5
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	4413      	add	r3, r2
 8004792:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004796:	691b      	ldr	r3, [r3, #16]
 8004798:	69ba      	ldr	r2, [r7, #24]
 800479a:	0151      	lsls	r1, r2, #5
 800479c:	69fa      	ldr	r2, [r7, #28]
 800479e:	440a      	add	r2, r1
 80047a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80047a4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80047a8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80047ac:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80047ae:	69bb      	ldr	r3, [r7, #24]
 80047b0:	015a      	lsls	r2, r3, #5
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	4413      	add	r3, r2
 80047b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047ba:	691b      	ldr	r3, [r3, #16]
 80047bc:	69ba      	ldr	r2, [r7, #24]
 80047be:	0151      	lsls	r1, r2, #5
 80047c0:	69fa      	ldr	r2, [r7, #28]
 80047c2:	440a      	add	r2, r1
 80047c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80047c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80047cc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80047ce:	69bb      	ldr	r3, [r7, #24]
 80047d0:	015a      	lsls	r2, r3, #5
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	4413      	add	r3, r2
 80047d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047da:	691b      	ldr	r3, [r3, #16]
 80047dc:	69ba      	ldr	r2, [r7, #24]
 80047de:	0151      	lsls	r1, r2, #5
 80047e0:	69fa      	ldr	r2, [r7, #28]
 80047e2:	440a      	add	r2, r1
 80047e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80047e8:	0cdb      	lsrs	r3, r3, #19
 80047ea:	04db      	lsls	r3, r3, #19
 80047ec:	6113      	str	r3, [r2, #16]
 80047ee:	e097      	b.n	8004920 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80047f0:	69bb      	ldr	r3, [r7, #24]
 80047f2:	015a      	lsls	r2, r3, #5
 80047f4:	69fb      	ldr	r3, [r7, #28]
 80047f6:	4413      	add	r3, r2
 80047f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80047fc:	691b      	ldr	r3, [r3, #16]
 80047fe:	69ba      	ldr	r2, [r7, #24]
 8004800:	0151      	lsls	r1, r2, #5
 8004802:	69fa      	ldr	r2, [r7, #28]
 8004804:	440a      	add	r2, r1
 8004806:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800480a:	0cdb      	lsrs	r3, r3, #19
 800480c:	04db      	lsls	r3, r3, #19
 800480e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004810:	69bb      	ldr	r3, [r7, #24]
 8004812:	015a      	lsls	r2, r3, #5
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	4413      	add	r3, r2
 8004818:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800481c:	691b      	ldr	r3, [r3, #16]
 800481e:	69ba      	ldr	r2, [r7, #24]
 8004820:	0151      	lsls	r1, r2, #5
 8004822:	69fa      	ldr	r2, [r7, #28]
 8004824:	440a      	add	r2, r1
 8004826:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800482a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800482e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004832:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8004834:	69bb      	ldr	r3, [r7, #24]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d11a      	bne.n	8004870 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	691a      	ldr	r2, [r3, #16]
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	429a      	cmp	r2, r3
 8004844:	d903      	bls.n	800484e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	689a      	ldr	r2, [r3, #8]
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800484e:	69bb      	ldr	r3, [r7, #24]
 8004850:	015a      	lsls	r2, r3, #5
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	4413      	add	r3, r2
 8004856:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	69ba      	ldr	r2, [r7, #24]
 800485e:	0151      	lsls	r1, r2, #5
 8004860:	69fa      	ldr	r2, [r7, #28]
 8004862:	440a      	add	r2, r1
 8004864:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004868:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800486c:	6113      	str	r3, [r2, #16]
 800486e:	e044      	b.n	80048fa <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	691a      	ldr	r2, [r3, #16]
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	4413      	add	r3, r2
 800487a:	1e5a      	subs	r2, r3, #1
 800487c:	68bb      	ldr	r3, [r7, #8]
 800487e:	689b      	ldr	r3, [r3, #8]
 8004880:	fbb2 f3f3 	udiv	r3, r2, r3
 8004884:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8004886:	69bb      	ldr	r3, [r7, #24]
 8004888:	015a      	lsls	r2, r3, #5
 800488a:	69fb      	ldr	r3, [r7, #28]
 800488c:	4413      	add	r3, r2
 800488e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004892:	691a      	ldr	r2, [r3, #16]
 8004894:	8afb      	ldrh	r3, [r7, #22]
 8004896:	04d9      	lsls	r1, r3, #19
 8004898:	4ba4      	ldr	r3, [pc, #656]	@ (8004b2c <USB_EPStartXfer+0x3cc>)
 800489a:	400b      	ands	r3, r1
 800489c:	69b9      	ldr	r1, [r7, #24]
 800489e:	0148      	lsls	r0, r1, #5
 80048a0:	69f9      	ldr	r1, [r7, #28]
 80048a2:	4401      	add	r1, r0
 80048a4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80048a8:	4313      	orrs	r3, r2
 80048aa:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	791b      	ldrb	r3, [r3, #4]
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d122      	bne.n	80048fa <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80048b4:	69bb      	ldr	r3, [r7, #24]
 80048b6:	015a      	lsls	r2, r3, #5
 80048b8:	69fb      	ldr	r3, [r7, #28]
 80048ba:	4413      	add	r3, r2
 80048bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048c0:	691b      	ldr	r3, [r3, #16]
 80048c2:	69ba      	ldr	r2, [r7, #24]
 80048c4:	0151      	lsls	r1, r2, #5
 80048c6:	69fa      	ldr	r2, [r7, #28]
 80048c8:	440a      	add	r2, r1
 80048ca:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80048ce:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80048d2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	015a      	lsls	r2, r3, #5
 80048d8:	69fb      	ldr	r3, [r7, #28]
 80048da:	4413      	add	r3, r2
 80048dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80048e0:	691a      	ldr	r2, [r3, #16]
 80048e2:	8afb      	ldrh	r3, [r7, #22]
 80048e4:	075b      	lsls	r3, r3, #29
 80048e6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80048ea:	69b9      	ldr	r1, [r7, #24]
 80048ec:	0148      	lsls	r0, r1, #5
 80048ee:	69f9      	ldr	r1, [r7, #28]
 80048f0:	4401      	add	r1, r0
 80048f2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80048f6:	4313      	orrs	r3, r2
 80048f8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	015a      	lsls	r2, r3, #5
 80048fe:	69fb      	ldr	r3, [r7, #28]
 8004900:	4413      	add	r3, r2
 8004902:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004906:	691a      	ldr	r2, [r3, #16]
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	691b      	ldr	r3, [r3, #16]
 800490c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004910:	69b9      	ldr	r1, [r7, #24]
 8004912:	0148      	lsls	r0, r1, #5
 8004914:	69f9      	ldr	r1, [r7, #28]
 8004916:	4401      	add	r1, r0
 8004918:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800491c:	4313      	orrs	r3, r2
 800491e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004920:	79fb      	ldrb	r3, [r7, #7]
 8004922:	2b01      	cmp	r3, #1
 8004924:	d14b      	bne.n	80049be <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	69db      	ldr	r3, [r3, #28]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d009      	beq.n	8004942 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	015a      	lsls	r2, r3, #5
 8004932:	69fb      	ldr	r3, [r7, #28]
 8004934:	4413      	add	r3, r2
 8004936:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800493a:	461a      	mov	r2, r3
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	69db      	ldr	r3, [r3, #28]
 8004940:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	791b      	ldrb	r3, [r3, #4]
 8004946:	2b01      	cmp	r3, #1
 8004948:	d128      	bne.n	800499c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800494a:	69fb      	ldr	r3, [r7, #28]
 800494c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004956:	2b00      	cmp	r3, #0
 8004958:	d110      	bne.n	800497c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	015a      	lsls	r2, r3, #5
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	4413      	add	r3, r2
 8004962:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	69ba      	ldr	r2, [r7, #24]
 800496a:	0151      	lsls	r1, r2, #5
 800496c:	69fa      	ldr	r2, [r7, #28]
 800496e:	440a      	add	r2, r1
 8004970:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004974:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004978:	6013      	str	r3, [r2, #0]
 800497a:	e00f      	b.n	800499c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	015a      	lsls	r2, r3, #5
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	4413      	add	r3, r2
 8004984:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	69ba      	ldr	r2, [r7, #24]
 800498c:	0151      	lsls	r1, r2, #5
 800498e:	69fa      	ldr	r2, [r7, #28]
 8004990:	440a      	add	r2, r1
 8004992:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004996:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800499a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	015a      	lsls	r2, r3, #5
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	4413      	add	r3, r2
 80049a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	69ba      	ldr	r2, [r7, #24]
 80049ac:	0151      	lsls	r1, r2, #5
 80049ae:	69fa      	ldr	r2, [r7, #28]
 80049b0:	440a      	add	r2, r1
 80049b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049b6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80049ba:	6013      	str	r3, [r2, #0]
 80049bc:	e166      	b.n	8004c8c <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80049be:	69bb      	ldr	r3, [r7, #24]
 80049c0:	015a      	lsls	r2, r3, #5
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	4413      	add	r3, r2
 80049c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	69ba      	ldr	r2, [r7, #24]
 80049ce:	0151      	lsls	r1, r2, #5
 80049d0:	69fa      	ldr	r2, [r7, #28]
 80049d2:	440a      	add	r2, r1
 80049d4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80049d8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80049dc:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	791b      	ldrb	r3, [r3, #4]
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d015      	beq.n	8004a12 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	691b      	ldr	r3, [r3, #16]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	f000 814e 	beq.w	8004c8c <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80049f0:	69fb      	ldr	r3, [r7, #28]
 80049f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	781b      	ldrb	r3, [r3, #0]
 80049fc:	f003 030f 	and.w	r3, r3, #15
 8004a00:	2101      	movs	r1, #1
 8004a02:	fa01 f303 	lsl.w	r3, r1, r3
 8004a06:	69f9      	ldr	r1, [r7, #28]
 8004a08:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004a0c:	4313      	orrs	r3, r2
 8004a0e:	634b      	str	r3, [r1, #52]	@ 0x34
 8004a10:	e13c      	b.n	8004c8c <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004a12:	69fb      	ldr	r3, [r7, #28]
 8004a14:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d110      	bne.n	8004a44 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004a22:	69bb      	ldr	r3, [r7, #24]
 8004a24:	015a      	lsls	r2, r3, #5
 8004a26:	69fb      	ldr	r3, [r7, #28]
 8004a28:	4413      	add	r3, r2
 8004a2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	69ba      	ldr	r2, [r7, #24]
 8004a32:	0151      	lsls	r1, r2, #5
 8004a34:	69fa      	ldr	r2, [r7, #28]
 8004a36:	440a      	add	r2, r1
 8004a38:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a3c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004a40:	6013      	str	r3, [r2, #0]
 8004a42:	e00f      	b.n	8004a64 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004a44:	69bb      	ldr	r3, [r7, #24]
 8004a46:	015a      	lsls	r2, r3, #5
 8004a48:	69fb      	ldr	r3, [r7, #28]
 8004a4a:	4413      	add	r3, r2
 8004a4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	69ba      	ldr	r2, [r7, #24]
 8004a54:	0151      	lsls	r1, r2, #5
 8004a56:	69fa      	ldr	r2, [r7, #28]
 8004a58:	440a      	add	r2, r1
 8004a5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a62:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	68d9      	ldr	r1, [r3, #12]
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	781a      	ldrb	r2, [r3, #0]
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	691b      	ldr	r3, [r3, #16]
 8004a70:	b298      	uxth	r0, r3
 8004a72:	79fb      	ldrb	r3, [r7, #7]
 8004a74:	9300      	str	r3, [sp, #0]
 8004a76:	4603      	mov	r3, r0
 8004a78:	68f8      	ldr	r0, [r7, #12]
 8004a7a:	f000 f9b9 	bl	8004df0 <USB_WritePacket>
 8004a7e:	e105      	b.n	8004c8c <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004a80:	69bb      	ldr	r3, [r7, #24]
 8004a82:	015a      	lsls	r2, r3, #5
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	4413      	add	r3, r2
 8004a88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	69ba      	ldr	r2, [r7, #24]
 8004a90:	0151      	lsls	r1, r2, #5
 8004a92:	69fa      	ldr	r2, [r7, #28]
 8004a94:	440a      	add	r2, r1
 8004a96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004a9a:	0cdb      	lsrs	r3, r3, #19
 8004a9c:	04db      	lsls	r3, r3, #19
 8004a9e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004aa0:	69bb      	ldr	r3, [r7, #24]
 8004aa2:	015a      	lsls	r2, r3, #5
 8004aa4:	69fb      	ldr	r3, [r7, #28]
 8004aa6:	4413      	add	r3, r2
 8004aa8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004aac:	691b      	ldr	r3, [r3, #16]
 8004aae:	69ba      	ldr	r2, [r7, #24]
 8004ab0:	0151      	lsls	r1, r2, #5
 8004ab2:	69fa      	ldr	r2, [r7, #28]
 8004ab4:	440a      	add	r2, r1
 8004ab6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004aba:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004abe:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004ac2:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8004ac4:	69bb      	ldr	r3, [r7, #24]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d132      	bne.n	8004b30 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	691b      	ldr	r3, [r3, #16]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d003      	beq.n	8004ada <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8004ad2:	68bb      	ldr	r3, [r7, #8]
 8004ad4:	689a      	ldr	r2, [r3, #8]
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	689a      	ldr	r2, [r3, #8]
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004ae2:	69bb      	ldr	r3, [r7, #24]
 8004ae4:	015a      	lsls	r2, r3, #5
 8004ae6:	69fb      	ldr	r3, [r7, #28]
 8004ae8:	4413      	add	r3, r2
 8004aea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004aee:	691a      	ldr	r2, [r3, #16]
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	6a1b      	ldr	r3, [r3, #32]
 8004af4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004af8:	69b9      	ldr	r1, [r7, #24]
 8004afa:	0148      	lsls	r0, r1, #5
 8004afc:	69f9      	ldr	r1, [r7, #28]
 8004afe:	4401      	add	r1, r0
 8004b00:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004b04:	4313      	orrs	r3, r2
 8004b06:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004b08:	69bb      	ldr	r3, [r7, #24]
 8004b0a:	015a      	lsls	r2, r3, #5
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	4413      	add	r3, r2
 8004b10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b14:	691b      	ldr	r3, [r3, #16]
 8004b16:	69ba      	ldr	r2, [r7, #24]
 8004b18:	0151      	lsls	r1, r2, #5
 8004b1a:	69fa      	ldr	r2, [r7, #28]
 8004b1c:	440a      	add	r2, r1
 8004b1e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004b22:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004b26:	6113      	str	r3, [r2, #16]
 8004b28:	e062      	b.n	8004bf0 <USB_EPStartXfer+0x490>
 8004b2a:	bf00      	nop
 8004b2c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	691b      	ldr	r3, [r3, #16]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d123      	bne.n	8004b80 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004b38:	69bb      	ldr	r3, [r7, #24]
 8004b3a:	015a      	lsls	r2, r3, #5
 8004b3c:	69fb      	ldr	r3, [r7, #28]
 8004b3e:	4413      	add	r3, r2
 8004b40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b44:	691a      	ldr	r2, [r3, #16]
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b4e:	69b9      	ldr	r1, [r7, #24]
 8004b50:	0148      	lsls	r0, r1, #5
 8004b52:	69f9      	ldr	r1, [r7, #28]
 8004b54:	4401      	add	r1, r0
 8004b56:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004b5e:	69bb      	ldr	r3, [r7, #24]
 8004b60:	015a      	lsls	r2, r3, #5
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	4413      	add	r3, r2
 8004b66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b6a:	691b      	ldr	r3, [r3, #16]
 8004b6c:	69ba      	ldr	r2, [r7, #24]
 8004b6e:	0151      	lsls	r1, r2, #5
 8004b70:	69fa      	ldr	r2, [r7, #28]
 8004b72:	440a      	add	r2, r1
 8004b74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004b78:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004b7c:	6113      	str	r3, [r2, #16]
 8004b7e:	e037      	b.n	8004bf0 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	691a      	ldr	r2, [r3, #16]
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	4413      	add	r3, r2
 8004b8a:	1e5a      	subs	r2, r3, #1
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b94:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	8afa      	ldrh	r2, [r7, #22]
 8004b9c:	fb03 f202 	mul.w	r2, r3, r2
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004ba4:	69bb      	ldr	r3, [r7, #24]
 8004ba6:	015a      	lsls	r2, r3, #5
 8004ba8:	69fb      	ldr	r3, [r7, #28]
 8004baa:	4413      	add	r3, r2
 8004bac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bb0:	691a      	ldr	r2, [r3, #16]
 8004bb2:	8afb      	ldrh	r3, [r7, #22]
 8004bb4:	04d9      	lsls	r1, r3, #19
 8004bb6:	4b38      	ldr	r3, [pc, #224]	@ (8004c98 <USB_EPStartXfer+0x538>)
 8004bb8:	400b      	ands	r3, r1
 8004bba:	69b9      	ldr	r1, [r7, #24]
 8004bbc:	0148      	lsls	r0, r1, #5
 8004bbe:	69f9      	ldr	r1, [r7, #28]
 8004bc0:	4401      	add	r1, r0
 8004bc2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004bca:	69bb      	ldr	r3, [r7, #24]
 8004bcc:	015a      	lsls	r2, r3, #5
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	4413      	add	r3, r2
 8004bd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bd6:	691a      	ldr	r2, [r3, #16]
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	6a1b      	ldr	r3, [r3, #32]
 8004bdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004be0:	69b9      	ldr	r1, [r7, #24]
 8004be2:	0148      	lsls	r0, r1, #5
 8004be4:	69f9      	ldr	r1, [r7, #28]
 8004be6:	4401      	add	r1, r0
 8004be8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8004bec:	4313      	orrs	r3, r2
 8004bee:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8004bf0:	79fb      	ldrb	r3, [r7, #7]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d10d      	bne.n	8004c12 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d009      	beq.n	8004c12 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	68d9      	ldr	r1, [r3, #12]
 8004c02:	69bb      	ldr	r3, [r7, #24]
 8004c04:	015a      	lsls	r2, r3, #5
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	4413      	add	r3, r2
 8004c0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c0e:	460a      	mov	r2, r1
 8004c10:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	791b      	ldrb	r3, [r3, #4]
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d128      	bne.n	8004c6c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004c1a:	69fb      	ldr	r3, [r7, #28]
 8004c1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d110      	bne.n	8004c4c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004c2a:	69bb      	ldr	r3, [r7, #24]
 8004c2c:	015a      	lsls	r2, r3, #5
 8004c2e:	69fb      	ldr	r3, [r7, #28]
 8004c30:	4413      	add	r3, r2
 8004c32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	69ba      	ldr	r2, [r7, #24]
 8004c3a:	0151      	lsls	r1, r2, #5
 8004c3c:	69fa      	ldr	r2, [r7, #28]
 8004c3e:	440a      	add	r2, r1
 8004c40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c44:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004c48:	6013      	str	r3, [r2, #0]
 8004c4a:	e00f      	b.n	8004c6c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004c4c:	69bb      	ldr	r3, [r7, #24]
 8004c4e:	015a      	lsls	r2, r3, #5
 8004c50:	69fb      	ldr	r3, [r7, #28]
 8004c52:	4413      	add	r3, r2
 8004c54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	69ba      	ldr	r2, [r7, #24]
 8004c5c:	0151      	lsls	r1, r2, #5
 8004c5e:	69fa      	ldr	r2, [r7, #28]
 8004c60:	440a      	add	r2, r1
 8004c62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c6a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004c6c:	69bb      	ldr	r3, [r7, #24]
 8004c6e:	015a      	lsls	r2, r3, #5
 8004c70:	69fb      	ldr	r3, [r7, #28]
 8004c72:	4413      	add	r3, r2
 8004c74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	69ba      	ldr	r2, [r7, #24]
 8004c7c:	0151      	lsls	r1, r2, #5
 8004c7e:	69fa      	ldr	r2, [r7, #28]
 8004c80:	440a      	add	r2, r1
 8004c82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c86:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004c8a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004c8c:	2300      	movs	r3, #0
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3720      	adds	r7, #32
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	1ff80000 	.word	0x1ff80000

08004c9c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b087      	sub	sp, #28
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8004caa:	2300      	movs	r3, #0
 8004cac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	785b      	ldrb	r3, [r3, #1]
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d14a      	bne.n	8004d50 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	015a      	lsls	r2, r3, #5
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	4413      	add	r3, r2
 8004cc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004cce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004cd2:	f040 8086 	bne.w	8004de2 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	781b      	ldrb	r3, [r3, #0]
 8004cda:	015a      	lsls	r2, r3, #5
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	4413      	add	r3, r2
 8004ce0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	683a      	ldr	r2, [r7, #0]
 8004ce8:	7812      	ldrb	r2, [r2, #0]
 8004cea:	0151      	lsls	r1, r2, #5
 8004cec:	693a      	ldr	r2, [r7, #16]
 8004cee:	440a      	add	r2, r1
 8004cf0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004cf4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004cf8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	781b      	ldrb	r3, [r3, #0]
 8004cfe:	015a      	lsls	r2, r3, #5
 8004d00:	693b      	ldr	r3, [r7, #16]
 8004d02:	4413      	add	r3, r2
 8004d04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	683a      	ldr	r2, [r7, #0]
 8004d0c:	7812      	ldrb	r2, [r2, #0]
 8004d0e:	0151      	lsls	r1, r2, #5
 8004d10:	693a      	ldr	r2, [r7, #16]
 8004d12:	440a      	add	r2, r1
 8004d14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d18:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004d1c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	3301      	adds	r3, #1
 8004d22:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d902      	bls.n	8004d34 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	75fb      	strb	r3, [r7, #23]
          break;
 8004d32:	e056      	b.n	8004de2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	781b      	ldrb	r3, [r3, #0]
 8004d38:	015a      	lsls	r2, r3, #5
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	4413      	add	r3, r2
 8004d3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d48:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d4c:	d0e7      	beq.n	8004d1e <USB_EPStopXfer+0x82>
 8004d4e:	e048      	b.n	8004de2 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	015a      	lsls	r2, r3, #5
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	4413      	add	r3, r2
 8004d5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d64:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004d68:	d13b      	bne.n	8004de2 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	781b      	ldrb	r3, [r3, #0]
 8004d6e:	015a      	lsls	r2, r3, #5
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	4413      	add	r3, r2
 8004d74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	683a      	ldr	r2, [r7, #0]
 8004d7c:	7812      	ldrb	r2, [r2, #0]
 8004d7e:	0151      	lsls	r1, r2, #5
 8004d80:	693a      	ldr	r2, [r7, #16]
 8004d82:	440a      	add	r2, r1
 8004d84:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004d88:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004d8c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	781b      	ldrb	r3, [r3, #0]
 8004d92:	015a      	lsls	r2, r3, #5
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	4413      	add	r3, r2
 8004d98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	683a      	ldr	r2, [r7, #0]
 8004da0:	7812      	ldrb	r2, [r2, #0]
 8004da2:	0151      	lsls	r1, r2, #5
 8004da4:	693a      	ldr	r2, [r7, #16]
 8004da6:	440a      	add	r2, r1
 8004da8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004dac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004db0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	3301      	adds	r3, #1
 8004db6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f242 7210 	movw	r2, #10000	@ 0x2710
 8004dbe:	4293      	cmp	r3, r2
 8004dc0:	d902      	bls.n	8004dc8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	75fb      	strb	r3, [r7, #23]
          break;
 8004dc6:	e00c      	b.n	8004de2 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	781b      	ldrb	r3, [r3, #0]
 8004dcc:	015a      	lsls	r2, r3, #5
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	4413      	add	r3, r2
 8004dd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004ddc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004de0:	d0e7      	beq.n	8004db2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8004de2:	7dfb      	ldrb	r3, [r7, #23]
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	371c      	adds	r7, #28
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr

08004df0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b089      	sub	sp, #36	@ 0x24
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	60f8      	str	r0, [r7, #12]
 8004df8:	60b9      	str	r1, [r7, #8]
 8004dfa:	4611      	mov	r1, r2
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	460b      	mov	r3, r1
 8004e00:	71fb      	strb	r3, [r7, #7]
 8004e02:	4613      	mov	r3, r2
 8004e04:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004e0e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d123      	bne.n	8004e5e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004e16:	88bb      	ldrh	r3, [r7, #4]
 8004e18:	3303      	adds	r3, #3
 8004e1a:	089b      	lsrs	r3, r3, #2
 8004e1c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004e1e:	2300      	movs	r3, #0
 8004e20:	61bb      	str	r3, [r7, #24]
 8004e22:	e018      	b.n	8004e56 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004e24:	79fb      	ldrb	r3, [r7, #7]
 8004e26:	031a      	lsls	r2, r3, #12
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	4413      	add	r3, r2
 8004e2c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e30:	461a      	mov	r2, r3
 8004e32:	69fb      	ldr	r3, [r7, #28]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004e38:	69fb      	ldr	r3, [r7, #28]
 8004e3a:	3301      	adds	r3, #1
 8004e3c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004e3e:	69fb      	ldr	r3, [r7, #28]
 8004e40:	3301      	adds	r3, #1
 8004e42:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004e44:	69fb      	ldr	r3, [r7, #28]
 8004e46:	3301      	adds	r3, #1
 8004e48:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004e4a:	69fb      	ldr	r3, [r7, #28]
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	3301      	adds	r3, #1
 8004e54:	61bb      	str	r3, [r7, #24]
 8004e56:	69ba      	ldr	r2, [r7, #24]
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	429a      	cmp	r2, r3
 8004e5c:	d3e2      	bcc.n	8004e24 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004e5e:	2300      	movs	r3, #0
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	3724      	adds	r7, #36	@ 0x24
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b08b      	sub	sp, #44	@ 0x2c
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	60f8      	str	r0, [r7, #12]
 8004e74:	60b9      	str	r1, [r7, #8]
 8004e76:	4613      	mov	r3, r2
 8004e78:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004e82:	88fb      	ldrh	r3, [r7, #6]
 8004e84:	089b      	lsrs	r3, r3, #2
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004e8a:	88fb      	ldrh	r3, [r7, #6]
 8004e8c:	f003 0303 	and.w	r3, r3, #3
 8004e90:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004e92:	2300      	movs	r3, #0
 8004e94:	623b      	str	r3, [r7, #32]
 8004e96:	e014      	b.n	8004ec2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004e98:	69bb      	ldr	r3, [r7, #24]
 8004e9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea2:	601a      	str	r2, [r3, #0]
    pDest++;
 8004ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea6:	3301      	adds	r3, #1
 8004ea8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eac:	3301      	adds	r3, #1
 8004eae:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8004eb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eb8:	3301      	adds	r3, #1
 8004eba:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8004ebc:	6a3b      	ldr	r3, [r7, #32]
 8004ebe:	3301      	adds	r3, #1
 8004ec0:	623b      	str	r3, [r7, #32]
 8004ec2:	6a3a      	ldr	r2, [r7, #32]
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	429a      	cmp	r2, r3
 8004ec8:	d3e6      	bcc.n	8004e98 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004eca:	8bfb      	ldrh	r3, [r7, #30]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d01e      	beq.n	8004f0e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004ed4:	69bb      	ldr	r3, [r7, #24]
 8004ed6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004eda:	461a      	mov	r2, r3
 8004edc:	f107 0310 	add.w	r3, r7, #16
 8004ee0:	6812      	ldr	r2, [r2, #0]
 8004ee2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004ee4:	693a      	ldr	r2, [r7, #16]
 8004ee6:	6a3b      	ldr	r3, [r7, #32]
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	00db      	lsls	r3, r3, #3
 8004eec:	fa22 f303 	lsr.w	r3, r2, r3
 8004ef0:	b2da      	uxtb	r2, r3
 8004ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ef4:	701a      	strb	r2, [r3, #0]
      i++;
 8004ef6:	6a3b      	ldr	r3, [r7, #32]
 8004ef8:	3301      	adds	r3, #1
 8004efa:	623b      	str	r3, [r7, #32]
      pDest++;
 8004efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004efe:	3301      	adds	r3, #1
 8004f00:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8004f02:	8bfb      	ldrh	r3, [r7, #30]
 8004f04:	3b01      	subs	r3, #1
 8004f06:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004f08:	8bfb      	ldrh	r3, [r7, #30]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d1ea      	bne.n	8004ee4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	372c      	adds	r7, #44	@ 0x2c
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr

08004f1c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b085      	sub	sp, #20
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	781b      	ldrb	r3, [r3, #0]
 8004f2e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	785b      	ldrb	r3, [r3, #1]
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d12c      	bne.n	8004f92 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	015a      	lsls	r2, r3, #5
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	4413      	add	r3, r2
 8004f40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	db12      	blt.n	8004f70 <USB_EPSetStall+0x54>
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d00f      	beq.n	8004f70 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	015a      	lsls	r2, r3, #5
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	4413      	add	r3, r2
 8004f58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	68ba      	ldr	r2, [r7, #8]
 8004f60:	0151      	lsls	r1, r2, #5
 8004f62:	68fa      	ldr	r2, [r7, #12]
 8004f64:	440a      	add	r2, r1
 8004f66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f6a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004f6e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	015a      	lsls	r2, r3, #5
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	4413      	add	r3, r2
 8004f78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	68ba      	ldr	r2, [r7, #8]
 8004f80:	0151      	lsls	r1, r2, #5
 8004f82:	68fa      	ldr	r2, [r7, #12]
 8004f84:	440a      	add	r2, r1
 8004f86:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f8a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004f8e:	6013      	str	r3, [r2, #0]
 8004f90:	e02b      	b.n	8004fea <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	015a      	lsls	r2, r3, #5
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	4413      	add	r3, r2
 8004f9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	db12      	blt.n	8004fca <USB_EPSetStall+0xae>
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d00f      	beq.n	8004fca <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8004faa:	68bb      	ldr	r3, [r7, #8]
 8004fac:	015a      	lsls	r2, r3, #5
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	4413      	add	r3, r2
 8004fb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	68ba      	ldr	r2, [r7, #8]
 8004fba:	0151      	lsls	r1, r2, #5
 8004fbc:	68fa      	ldr	r2, [r7, #12]
 8004fbe:	440a      	add	r2, r1
 8004fc0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004fc4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004fc8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	015a      	lsls	r2, r3, #5
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	4413      	add	r3, r2
 8004fd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	68ba      	ldr	r2, [r7, #8]
 8004fda:	0151      	lsls	r1, r2, #5
 8004fdc:	68fa      	ldr	r2, [r7, #12]
 8004fde:	440a      	add	r2, r1
 8004fe0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004fe4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004fe8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004fea:	2300      	movs	r3, #0
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3714      	adds	r7, #20
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b085      	sub	sp, #20
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	781b      	ldrb	r3, [r3, #0]
 800500a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	785b      	ldrb	r3, [r3, #1]
 8005010:	2b01      	cmp	r3, #1
 8005012:	d128      	bne.n	8005066 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	015a      	lsls	r2, r3, #5
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	4413      	add	r3, r2
 800501c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68ba      	ldr	r2, [r7, #8]
 8005024:	0151      	lsls	r1, r2, #5
 8005026:	68fa      	ldr	r2, [r7, #12]
 8005028:	440a      	add	r2, r1
 800502a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800502e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005032:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	791b      	ldrb	r3, [r3, #4]
 8005038:	2b03      	cmp	r3, #3
 800503a:	d003      	beq.n	8005044 <USB_EPClearStall+0x4c>
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	791b      	ldrb	r3, [r3, #4]
 8005040:	2b02      	cmp	r3, #2
 8005042:	d138      	bne.n	80050b6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	015a      	lsls	r2, r3, #5
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	4413      	add	r3, r2
 800504c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	68ba      	ldr	r2, [r7, #8]
 8005054:	0151      	lsls	r1, r2, #5
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	440a      	add	r2, r1
 800505a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800505e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005062:	6013      	str	r3, [r2, #0]
 8005064:	e027      	b.n	80050b6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	015a      	lsls	r2, r3, #5
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	4413      	add	r3, r2
 800506e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	68ba      	ldr	r2, [r7, #8]
 8005076:	0151      	lsls	r1, r2, #5
 8005078:	68fa      	ldr	r2, [r7, #12]
 800507a:	440a      	add	r2, r1
 800507c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005080:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005084:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	791b      	ldrb	r3, [r3, #4]
 800508a:	2b03      	cmp	r3, #3
 800508c:	d003      	beq.n	8005096 <USB_EPClearStall+0x9e>
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	791b      	ldrb	r3, [r3, #4]
 8005092:	2b02      	cmp	r3, #2
 8005094:	d10f      	bne.n	80050b6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	015a      	lsls	r2, r3, #5
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	4413      	add	r3, r2
 800509e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68ba      	ldr	r2, [r7, #8]
 80050a6:	0151      	lsls	r1, r2, #5
 80050a8:	68fa      	ldr	r2, [r7, #12]
 80050aa:	440a      	add	r2, r1
 80050ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80050b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80050b4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80050b6:	2300      	movs	r3, #0
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3714      	adds	r7, #20
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr

080050c4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b085      	sub	sp, #20
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
 80050cc:	460b      	mov	r3, r1
 80050ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	68fa      	ldr	r2, [r7, #12]
 80050de:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80050e2:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80050e6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80050ee:	681a      	ldr	r2, [r3, #0]
 80050f0:	78fb      	ldrb	r3, [r7, #3]
 80050f2:	011b      	lsls	r3, r3, #4
 80050f4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80050f8:	68f9      	ldr	r1, [r7, #12]
 80050fa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80050fe:	4313      	orrs	r3, r2
 8005100:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	3714      	adds	r7, #20
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr

08005110 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005110:	b480      	push	{r7}
 8005112:	b085      	sub	sp, #20
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	68fa      	ldr	r2, [r7, #12]
 8005126:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800512a:	f023 0303 	bic.w	r3, r3, #3
 800512e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	68fa      	ldr	r2, [r7, #12]
 800513a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800513e:	f023 0302 	bic.w	r3, r3, #2
 8005142:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3714      	adds	r7, #20
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr

08005152 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005152:	b480      	push	{r7}
 8005154:	b085      	sub	sp, #20
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68fa      	ldr	r2, [r7, #12]
 8005168:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800516c:	f023 0303 	bic.w	r3, r3, #3
 8005170:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	68fa      	ldr	r2, [r7, #12]
 800517c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005180:	f043 0302 	orr.w	r3, r3, #2
 8005184:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005186:	2300      	movs	r3, #0
}
 8005188:	4618      	mov	r0, r3
 800518a:	3714      	adds	r7, #20
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr

08005194 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8005194:	b480      	push	{r7}
 8005196:	b085      	sub	sp, #20
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	699b      	ldr	r3, [r3, #24]
 80051a6:	68fa      	ldr	r2, [r7, #12]
 80051a8:	4013      	ands	r3, r2
 80051aa:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80051ac:	68fb      	ldr	r3, [r7, #12]
}
 80051ae:	4618      	mov	r0, r3
 80051b0:	3714      	adds	r7, #20
 80051b2:	46bd      	mov	sp, r7
 80051b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b8:	4770      	bx	lr

080051ba <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80051ba:	b480      	push	{r7}
 80051bc:	b085      	sub	sp, #20
 80051be:	af00      	add	r7, sp, #0
 80051c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051d6:	69db      	ldr	r3, [r3, #28]
 80051d8:	68ba      	ldr	r2, [r7, #8]
 80051da:	4013      	ands	r3, r2
 80051dc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80051de:	68bb      	ldr	r3, [r7, #8]
 80051e0:	0c1b      	lsrs	r3, r3, #16
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3714      	adds	r7, #20
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr

080051ee <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80051ee:	b480      	push	{r7}
 80051f0:	b085      	sub	sp, #20
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005200:	699b      	ldr	r3, [r3, #24]
 8005202:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800520a:	69db      	ldr	r3, [r3, #28]
 800520c:	68ba      	ldr	r2, [r7, #8]
 800520e:	4013      	ands	r3, r2
 8005210:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	b29b      	uxth	r3, r3
}
 8005216:	4618      	mov	r0, r3
 8005218:	3714      	adds	r7, #20
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr

08005222 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005222:	b480      	push	{r7}
 8005224:	b085      	sub	sp, #20
 8005226:	af00      	add	r7, sp, #0
 8005228:	6078      	str	r0, [r7, #4]
 800522a:	460b      	mov	r3, r1
 800522c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005232:	78fb      	ldrb	r3, [r7, #3]
 8005234:	015a      	lsls	r2, r3, #5
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	4413      	add	r3, r2
 800523a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005248:	695b      	ldr	r3, [r3, #20]
 800524a:	68ba      	ldr	r2, [r7, #8]
 800524c:	4013      	ands	r3, r2
 800524e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005250:	68bb      	ldr	r3, [r7, #8]
}
 8005252:	4618      	mov	r0, r3
 8005254:	3714      	adds	r7, #20
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr

0800525e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800525e:	b480      	push	{r7}
 8005260:	b087      	sub	sp, #28
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
 8005266:	460b      	mov	r3, r1
 8005268:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005274:	691b      	ldr	r3, [r3, #16]
 8005276:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800527e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005280:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005282:	78fb      	ldrb	r3, [r7, #3]
 8005284:	f003 030f 	and.w	r3, r3, #15
 8005288:	68fa      	ldr	r2, [r7, #12]
 800528a:	fa22 f303 	lsr.w	r3, r2, r3
 800528e:	01db      	lsls	r3, r3, #7
 8005290:	b2db      	uxtb	r3, r3
 8005292:	693a      	ldr	r2, [r7, #16]
 8005294:	4313      	orrs	r3, r2
 8005296:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8005298:	78fb      	ldrb	r3, [r7, #3]
 800529a:	015a      	lsls	r2, r3, #5
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	4413      	add	r3, r2
 80052a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052a4:	689b      	ldr	r3, [r3, #8]
 80052a6:	693a      	ldr	r2, [r7, #16]
 80052a8:	4013      	ands	r3, r2
 80052aa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80052ac:	68bb      	ldr	r3, [r7, #8]
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	371c      	adds	r7, #28
 80052b2:	46bd      	mov	sp, r7
 80052b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b8:	4770      	bx	lr

080052ba <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80052ba:	b480      	push	{r7}
 80052bc:	b083      	sub	sp, #12
 80052be:	af00      	add	r7, sp, #0
 80052c0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	695b      	ldr	r3, [r3, #20]
 80052c6:	f003 0301 	and.w	r3, r3, #1
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	370c      	adds	r7, #12
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr

080052d6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80052d6:	b480      	push	{r7}
 80052d8:	b085      	sub	sp, #20
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	68fa      	ldr	r2, [r7, #12]
 80052ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80052f0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80052f4:	f023 0307 	bic.w	r3, r3, #7
 80052f8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	68fa      	ldr	r2, [r7, #12]
 8005304:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005308:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800530c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800530e:	2300      	movs	r3, #0
}
 8005310:	4618      	mov	r0, r3
 8005312:	3714      	adds	r7, #20
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800531c:	b480      	push	{r7}
 800531e:	b087      	sub	sp, #28
 8005320:	af00      	add	r7, sp, #0
 8005322:	60f8      	str	r0, [r7, #12]
 8005324:	460b      	mov	r3, r1
 8005326:	607a      	str	r2, [r7, #4]
 8005328:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	333c      	adds	r3, #60	@ 0x3c
 8005332:	3304      	adds	r3, #4
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8005338:	693b      	ldr	r3, [r7, #16]
 800533a:	4a26      	ldr	r2, [pc, #152]	@ (80053d4 <USB_EP0_OutStart+0xb8>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d90a      	bls.n	8005356 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800534c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005350:	d101      	bne.n	8005356 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005352:	2300      	movs	r3, #0
 8005354:	e037      	b.n	80053c6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800535c:	461a      	mov	r2, r3
 800535e:	2300      	movs	r3, #0
 8005360:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	697a      	ldr	r2, [r7, #20]
 800536c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005370:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005374:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800537c:	691b      	ldr	r3, [r3, #16]
 800537e:	697a      	ldr	r2, [r7, #20]
 8005380:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005384:	f043 0318 	orr.w	r3, r3, #24
 8005388:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005390:	691b      	ldr	r3, [r3, #16]
 8005392:	697a      	ldr	r2, [r7, #20]
 8005394:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005398:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800539c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800539e:	7afb      	ldrb	r3, [r7, #11]
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d10f      	bne.n	80053c4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053aa:	461a      	mov	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80053b0:	697b      	ldr	r3, [r7, #20]
 80053b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	697a      	ldr	r2, [r7, #20]
 80053ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80053be:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80053c2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80053c4:	2300      	movs	r3, #0
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	371c      	adds	r7, #28
 80053ca:	46bd      	mov	sp, r7
 80053cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d0:	4770      	bx	lr
 80053d2:	bf00      	nop
 80053d4:	4f54300a 	.word	0x4f54300a

080053d8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80053d8:	b480      	push	{r7}
 80053da:	b085      	sub	sp, #20
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80053e0:	2300      	movs	r3, #0
 80053e2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	3301      	adds	r3, #1
 80053e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053f0:	d901      	bls.n	80053f6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e022      	b.n	800543c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	691b      	ldr	r3, [r3, #16]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	daf2      	bge.n	80053e4 <USB_CoreReset+0xc>

  count = 10U;
 80053fe:	230a      	movs	r3, #10
 8005400:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005402:	e002      	b.n	800540a <USB_CoreReset+0x32>
  {
    count--;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	3b01      	subs	r3, #1
 8005408:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d1f9      	bne.n	8005404 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	691b      	ldr	r3, [r3, #16]
 8005414:	f043 0201 	orr.w	r2, r3, #1
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	3301      	adds	r3, #1
 8005420:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005428:	d901      	bls.n	800542e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	e006      	b.n	800543c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	691b      	ldr	r3, [r3, #16]
 8005432:	f003 0301 	and.w	r3, r3, #1
 8005436:	2b01      	cmp	r3, #1
 8005438:	d0f0      	beq.n	800541c <USB_CoreReset+0x44>

  return HAL_OK;
 800543a:	2300      	movs	r3, #0
}
 800543c:	4618      	mov	r0, r3
 800543e:	3714      	adds	r7, #20
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr

08005448 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	460b      	mov	r3, r1
 8005452:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 8005454:	f44f 7021 	mov.w	r0, #644	@ 0x284
 8005458:	f005 fab8 	bl	800a9cc <USBD_static_malloc>
 800545c:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d109      	bne.n	8005478 <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	32b0      	adds	r2, #176	@ 0xb0
 800546e:	2100      	movs	r1, #0
 8005470:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8005474:	2302      	movs	r3, #2
 8005476:	e06e      	b.n	8005556 <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	32b0      	adds	r2, #176	@ 0xb0
 8005482:	68f9      	ldr	r1, [r7, #12]
 8005484:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	32b0      	adds	r2, #176	@ 0xb0
 8005492:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	7c1b      	ldrb	r3, [r3, #16]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d12b      	bne.n	80054fc <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 80054a4:	4b2e      	ldr	r3, [pc, #184]	@ (8005560 <USBD_MSC_Init+0x118>)
 80054a6:	7819      	ldrb	r1, [r3, #0]
 80054a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80054ac:	2202      	movs	r2, #2
 80054ae:	6878      	ldr	r0, [r7, #4]
 80054b0:	f005 f949 	bl	800a746 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 80054b4:	4b2a      	ldr	r3, [pc, #168]	@ (8005560 <USBD_MSC_Init+0x118>)
 80054b6:	781b      	ldrb	r3, [r3, #0]
 80054b8:	f003 020f 	and.w	r2, r3, #15
 80054bc:	6879      	ldr	r1, [r7, #4]
 80054be:	4613      	mov	r3, r2
 80054c0:	009b      	lsls	r3, r3, #2
 80054c2:	4413      	add	r3, r2
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	440b      	add	r3, r1
 80054c8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80054cc:	2201      	movs	r2, #1
 80054ce:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 80054d0:	4b24      	ldr	r3, [pc, #144]	@ (8005564 <USBD_MSC_Init+0x11c>)
 80054d2:	7819      	ldrb	r1, [r3, #0]
 80054d4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80054d8:	2202      	movs	r2, #2
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f005 f933 	bl	800a746 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 80054e0:	4b20      	ldr	r3, [pc, #128]	@ (8005564 <USBD_MSC_Init+0x11c>)
 80054e2:	781b      	ldrb	r3, [r3, #0]
 80054e4:	f003 020f 	and.w	r2, r3, #15
 80054e8:	6879      	ldr	r1, [r7, #4]
 80054ea:	4613      	mov	r3, r2
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	4413      	add	r3, r2
 80054f0:	009b      	lsls	r3, r3, #2
 80054f2:	440b      	add	r3, r1
 80054f4:	3323      	adds	r3, #35	@ 0x23
 80054f6:	2201      	movs	r2, #1
 80054f8:	701a      	strb	r2, [r3, #0]
 80054fa:	e028      	b.n	800554e <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 80054fc:	4b18      	ldr	r3, [pc, #96]	@ (8005560 <USBD_MSC_Init+0x118>)
 80054fe:	7819      	ldrb	r1, [r3, #0]
 8005500:	2340      	movs	r3, #64	@ 0x40
 8005502:	2202      	movs	r2, #2
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f005 f91e 	bl	800a746 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 800550a:	4b15      	ldr	r3, [pc, #84]	@ (8005560 <USBD_MSC_Init+0x118>)
 800550c:	781b      	ldrb	r3, [r3, #0]
 800550e:	f003 020f 	and.w	r2, r3, #15
 8005512:	6879      	ldr	r1, [r7, #4]
 8005514:	4613      	mov	r3, r2
 8005516:	009b      	lsls	r3, r3, #2
 8005518:	4413      	add	r3, r2
 800551a:	009b      	lsls	r3, r3, #2
 800551c:	440b      	add	r3, r1
 800551e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8005522:	2201      	movs	r2, #1
 8005524:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 8005526:	4b0f      	ldr	r3, [pc, #60]	@ (8005564 <USBD_MSC_Init+0x11c>)
 8005528:	7819      	ldrb	r1, [r3, #0]
 800552a:	2340      	movs	r3, #64	@ 0x40
 800552c:	2202      	movs	r2, #2
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f005 f909 	bl	800a746 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 8005534:	4b0b      	ldr	r3, [pc, #44]	@ (8005564 <USBD_MSC_Init+0x11c>)
 8005536:	781b      	ldrb	r3, [r3, #0]
 8005538:	f003 020f 	and.w	r2, r3, #15
 800553c:	6879      	ldr	r1, [r7, #4]
 800553e:	4613      	mov	r3, r2
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	4413      	add	r3, r2
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	440b      	add	r3, r1
 8005548:	3323      	adds	r3, #35	@ 0x23
 800554a:	2201      	movs	r2, #1
 800554c:	701a      	strb	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f000 fa30 	bl	80059b4 <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 8005554:	2300      	movs	r3, #0
}
 8005556:	4618      	mov	r0, r3
 8005558:	3710      	adds	r7, #16
 800555a:	46bd      	mov	sp, r7
 800555c:	bd80      	pop	{r7, pc}
 800555e:	bf00      	nop
 8005560:	2000006f 	.word	0x2000006f
 8005564:	2000006e 	.word	0x2000006e

08005568 <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b082      	sub	sp, #8
 800556c:	af00      	add	r7, sp, #0
 800556e:	6078      	str	r0, [r7, #4]
 8005570:	460b      	mov	r3, r1
 8005572:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 8005574:	4b26      	ldr	r3, [pc, #152]	@ (8005610 <USBD_MSC_DeInit+0xa8>)
 8005576:	781b      	ldrb	r3, [r3, #0]
 8005578:	4619      	mov	r1, r3
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f005 f909 	bl	800a792 <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 8005580:	4b23      	ldr	r3, [pc, #140]	@ (8005610 <USBD_MSC_DeInit+0xa8>)
 8005582:	781b      	ldrb	r3, [r3, #0]
 8005584:	f003 020f 	and.w	r2, r3, #15
 8005588:	6879      	ldr	r1, [r7, #4]
 800558a:	4613      	mov	r3, r2
 800558c:	009b      	lsls	r3, r3, #2
 800558e:	4413      	add	r3, r2
 8005590:	009b      	lsls	r3, r3, #2
 8005592:	440b      	add	r3, r1
 8005594:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8005598:	2200      	movs	r2, #0
 800559a:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 800559c:	4b1d      	ldr	r3, [pc, #116]	@ (8005614 <USBD_MSC_DeInit+0xac>)
 800559e:	781b      	ldrb	r3, [r3, #0]
 80055a0:	4619      	mov	r1, r3
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f005 f8f5 	bl	800a792 <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 80055a8:	4b1a      	ldr	r3, [pc, #104]	@ (8005614 <USBD_MSC_DeInit+0xac>)
 80055aa:	781b      	ldrb	r3, [r3, #0]
 80055ac:	f003 020f 	and.w	r2, r3, #15
 80055b0:	6879      	ldr	r1, [r7, #4]
 80055b2:	4613      	mov	r3, r2
 80055b4:	009b      	lsls	r3, r3, #2
 80055b6:	4413      	add	r3, r2
 80055b8:	009b      	lsls	r3, r3, #2
 80055ba:	440b      	add	r3, r1
 80055bc:	3323      	adds	r3, #35	@ 0x23
 80055be:	2200      	movs	r2, #0
 80055c0:	701a      	strb	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	32b0      	adds	r2, #176	@ 0xb0
 80055cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d018      	beq.n	8005606 <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f000 fa6b 	bl	8005ab0 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	32b0      	adds	r2, #176	@ 0xb0
 80055e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80055e8:	4618      	mov	r0, r3
 80055ea:	f005 f9fd 	bl	800a9e8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	32b0      	adds	r2, #176	@ 0xb0
 80055f8:	2100      	movs	r1, #0
 80055fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2200      	movs	r2, #0
 8005602:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005606:	2300      	movs	r3, #0
}
 8005608:	4618      	mov	r0, r3
 800560a:	3708      	adds	r7, #8
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}
 8005610:	2000006f 	.word	0x2000006f
 8005614:	2000006e 	.word	0x2000006e

08005618 <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b086      	sub	sp, #24
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	32b0      	adds	r2, #176	@ 0xb0
 800562c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005630:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 8005632:	2300      	movs	r3, #0
 8005634:	75fb      	strb	r3, [r7, #23]
  uint32_t max_lun;
  uint16_t status_info = 0U;
 8005636:	2300      	movs	r3, #0
 8005638:	817b      	strh	r3, [r7, #10]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d101      	bne.n	8005644 <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8005640:	2303      	movs	r3, #3
 8005642:	e0e5      	b.n	8005810 <USBD_MSC_Setup+0x1f8>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	781b      	ldrb	r3, [r3, #0]
 8005648:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800564c:	2b00      	cmp	r3, #0
 800564e:	d058      	beq.n	8005702 <USBD_MSC_Setup+0xea>
 8005650:	2b20      	cmp	r3, #32
 8005652:	f040 80d5 	bne.w	8005800 <USBD_MSC_Setup+0x1e8>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	785b      	ldrb	r3, [r3, #1]
 800565a:	2bfe      	cmp	r3, #254	@ 0xfe
 800565c:	d002      	beq.n	8005664 <USBD_MSC_Setup+0x4c>
 800565e:	2bff      	cmp	r3, #255	@ 0xff
 8005660:	d02f      	beq.n	80056c2 <USBD_MSC_Setup+0xaa>
 8005662:	e046      	b.n	80056f2 <USBD_MSC_Setup+0xda>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	885b      	ldrh	r3, [r3, #2]
 8005668:	2b00      	cmp	r3, #0
 800566a:	d123      	bne.n	80056b4 <USBD_MSC_Setup+0x9c>
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	88db      	ldrh	r3, [r3, #6]
 8005670:	2b01      	cmp	r3, #1
 8005672:	d11f      	bne.n	80056b4 <USBD_MSC_Setup+0x9c>
              ((req->bmRequest & 0x80U) == 0x80U))
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	781b      	ldrb	r3, [r3, #0]
 8005678:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 800567a:	2b00      	cmp	r3, #0
 800567c:	da1a      	bge.n	80056b4 <USBD_MSC_Setup+0x9c>
          {
            max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005684:	687a      	ldr	r2, [r7, #4]
 8005686:	33b0      	adds	r3, #176	@ 0xb0
 8005688:	009b      	lsls	r3, r3, #2
 800568a:	4413      	add	r3, r2
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	699b      	ldr	r3, [r3, #24]
 8005690:	4798      	blx	r3
 8005692:	4603      	mov	r3, r0
 8005694:	60fb      	str	r3, [r7, #12]
            hmsc->max_lun = (max_lun > MSC_BOT_MAX_LUN) ? MSC_BOT_MAX_LUN : max_lun;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2b02      	cmp	r3, #2
 800569a:	bf28      	it	cs
 800569c:	2302      	movcs	r3, #2
 800569e:	461a      	mov	r2, r3
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	2201      	movs	r2, #1
 80056a8:	4619      	mov	r1, r3
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f003 fa0a 	bl	8008ac4 <USBD_CtlSendData>
 80056b0:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80056b2:	e025      	b.n	8005700 <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 80056b4:	6839      	ldr	r1, [r7, #0]
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f003 f987 	bl	80089ca <USBD_CtlError>
            ret = USBD_FAIL;
 80056bc:	2303      	movs	r3, #3
 80056be:	75fb      	strb	r3, [r7, #23]
          break;
 80056c0:	e01e      	b.n	8005700 <USBD_MSC_Setup+0xe8>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	885b      	ldrh	r3, [r3, #2]
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d10c      	bne.n	80056e4 <USBD_MSC_Setup+0xcc>
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	88db      	ldrh	r3, [r3, #6]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d108      	bne.n	80056e4 <USBD_MSC_Setup+0xcc>
              ((req->bmRequest & 0x80U) != 0x80U))
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	781b      	ldrb	r3, [r3, #0]
 80056d6:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 80056d8:	2b00      	cmp	r3, #0
 80056da:	db03      	blt.n	80056e4 <USBD_MSC_Setup+0xcc>
          {
            MSC_BOT_Reset(pdev);
 80056dc:	6878      	ldr	r0, [r7, #4]
 80056de:	f000 f9b3 	bl	8005a48 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80056e2:	e00d      	b.n	8005700 <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 80056e4:	6839      	ldr	r1, [r7, #0]
 80056e6:	6878      	ldr	r0, [r7, #4]
 80056e8:	f003 f96f 	bl	80089ca <USBD_CtlError>
            ret = USBD_FAIL;
 80056ec:	2303      	movs	r3, #3
 80056ee:	75fb      	strb	r3, [r7, #23]
          break;
 80056f0:	e006      	b.n	8005700 <USBD_MSC_Setup+0xe8>

        default:
          USBD_CtlError(pdev, req);
 80056f2:	6839      	ldr	r1, [r7, #0]
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	f003 f968 	bl	80089ca <USBD_CtlError>
          ret = USBD_FAIL;
 80056fa:	2303      	movs	r3, #3
 80056fc:	75fb      	strb	r3, [r7, #23]
          break;
 80056fe:	bf00      	nop
      }
      break;
 8005700:	e085      	b.n	800580e <USBD_MSC_Setup+0x1f6>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	785b      	ldrb	r3, [r3, #1]
 8005706:	2b0b      	cmp	r3, #11
 8005708:	d871      	bhi.n	80057ee <USBD_MSC_Setup+0x1d6>
 800570a:	a201      	add	r2, pc, #4	@ (adr r2, 8005710 <USBD_MSC_Setup+0xf8>)
 800570c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005710:	08005741 	.word	0x08005741
 8005714:	080057bd 	.word	0x080057bd
 8005718:	080057ef 	.word	0x080057ef
 800571c:	080057ef 	.word	0x080057ef
 8005720:	080057ef 	.word	0x080057ef
 8005724:	080057ef 	.word	0x080057ef
 8005728:	080057ef 	.word	0x080057ef
 800572c:	080057ef 	.word	0x080057ef
 8005730:	080057ef 	.word	0x080057ef
 8005734:	080057ef 	.word	0x080057ef
 8005738:	0800576b 	.word	0x0800576b
 800573c:	08005795 	.word	0x08005795
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005746:	b2db      	uxtb	r3, r3
 8005748:	2b03      	cmp	r3, #3
 800574a:	d107      	bne.n	800575c <USBD_MSC_Setup+0x144>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800574c:	f107 030a 	add.w	r3, r7, #10
 8005750:	2202      	movs	r2, #2
 8005752:	4619      	mov	r1, r3
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	f003 f9b5 	bl	8008ac4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800575a:	e050      	b.n	80057fe <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 800575c:	6839      	ldr	r1, [r7, #0]
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f003 f933 	bl	80089ca <USBD_CtlError>
            ret = USBD_FAIL;
 8005764:	2303      	movs	r3, #3
 8005766:	75fb      	strb	r3, [r7, #23]
          break;
 8005768:	e049      	b.n	80057fe <USBD_MSC_Setup+0x1e6>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005770:	b2db      	uxtb	r3, r3
 8005772:	2b03      	cmp	r3, #3
 8005774:	d107      	bne.n	8005786 <USBD_MSC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	3304      	adds	r3, #4
 800577a:	2201      	movs	r2, #1
 800577c:	4619      	mov	r1, r3
 800577e:	6878      	ldr	r0, [r7, #4]
 8005780:	f003 f9a0 	bl	8008ac4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005784:	e03b      	b.n	80057fe <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 8005786:	6839      	ldr	r1, [r7, #0]
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f003 f91e 	bl	80089ca <USBD_CtlError>
            ret = USBD_FAIL;
 800578e:	2303      	movs	r3, #3
 8005790:	75fb      	strb	r3, [r7, #23]
          break;
 8005792:	e034      	b.n	80057fe <USBD_MSC_Setup+0x1e6>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800579a:	b2db      	uxtb	r3, r3
 800579c:	2b03      	cmp	r3, #3
 800579e:	d106      	bne.n	80057ae <USBD_MSC_Setup+0x196>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	885b      	ldrh	r3, [r3, #2]
 80057a4:	b2db      	uxtb	r3, r3
 80057a6:	461a      	mov	r2, r3
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80057ac:	e027      	b.n	80057fe <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 80057ae:	6839      	ldr	r1, [r7, #0]
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f003 f90a 	bl	80089ca <USBD_CtlError>
            ret = USBD_FAIL;
 80057b6:	2303      	movs	r3, #3
 80057b8:	75fb      	strb	r3, [r7, #23]
          break;
 80057ba:	e020      	b.n	80057fe <USBD_MSC_Setup+0x1e6>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	2b03      	cmp	r3, #3
 80057c6:	d119      	bne.n	80057fc <USBD_MSC_Setup+0x1e4>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	885b      	ldrh	r3, [r3, #2]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d115      	bne.n	80057fc <USBD_MSC_Setup+0x1e4>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	889b      	ldrh	r3, [r3, #4]
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	4619      	mov	r1, r3
 80057d8:	6878      	ldr	r0, [r7, #4]
 80057da:	f004 fff9 	bl	800a7d0 <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	889b      	ldrh	r3, [r3, #4]
 80057e2:	b2db      	uxtb	r3, r3
 80057e4:	4619      	mov	r1, r3
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f000 fb30 	bl	8005e4c <MSC_BOT_CplClrFeature>
            }
          }
          break;
 80057ec:	e006      	b.n	80057fc <USBD_MSC_Setup+0x1e4>

        default:
          USBD_CtlError(pdev, req);
 80057ee:	6839      	ldr	r1, [r7, #0]
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f003 f8ea 	bl	80089ca <USBD_CtlError>
          ret = USBD_FAIL;
 80057f6:	2303      	movs	r3, #3
 80057f8:	75fb      	strb	r3, [r7, #23]
          break;
 80057fa:	e000      	b.n	80057fe <USBD_MSC_Setup+0x1e6>
          break;
 80057fc:	bf00      	nop
      }
      break;
 80057fe:	e006      	b.n	800580e <USBD_MSC_Setup+0x1f6>

    default:
      USBD_CtlError(pdev, req);
 8005800:	6839      	ldr	r1, [r7, #0]
 8005802:	6878      	ldr	r0, [r7, #4]
 8005804:	f003 f8e1 	bl	80089ca <USBD_CtlError>
      ret = USBD_FAIL;
 8005808:	2303      	movs	r3, #3
 800580a:	75fb      	strb	r3, [r7, #23]
      break;
 800580c:	bf00      	nop
  }

  return (uint8_t)ret;
 800580e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005810:	4618      	mov	r0, r3
 8005812:	3718      	adds	r7, #24
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b082      	sub	sp, #8
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	460b      	mov	r3, r1
 8005822:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 8005824:	78fb      	ldrb	r3, [r7, #3]
 8005826:	4619      	mov	r1, r3
 8005828:	6878      	ldr	r0, [r7, #4]
 800582a:	f000 f959 	bl	8005ae0 <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 800582e:	2300      	movs	r3, #0
}
 8005830:	4618      	mov	r0, r3
 8005832:	3708      	adds	r7, #8
 8005834:	46bd      	mov	sp, r7
 8005836:	bd80      	pop	{r7, pc}

08005838 <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b082      	sub	sp, #8
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]
 8005840:	460b      	mov	r3, r1
 8005842:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 8005844:	78fb      	ldrb	r3, [r7, #3]
 8005846:	4619      	mov	r1, r3
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f000 f983 	bl	8005b54 <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 800584e:	2300      	movs	r3, #0
}
 8005850:	4618      	mov	r0, r3
 8005852:	3708      	adds	r7, #8
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}

08005858 <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b084      	sub	sp, #16
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8005860:	2181      	movs	r1, #129	@ 0x81
 8005862:	4812      	ldr	r0, [pc, #72]	@ (80058ac <USBD_MSC_GetHSCfgDesc+0x54>)
 8005864:	f002 fa79 	bl	8007d5a <USBD_GetEpDesc>
 8005868:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800586a:	2101      	movs	r1, #1
 800586c:	480f      	ldr	r0, [pc, #60]	@ (80058ac <USBD_MSC_GetHSCfgDesc+0x54>)
 800586e:	f002 fa74 	bl	8007d5a <USBD_GetEpDesc>
 8005872:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d006      	beq.n	8005888 <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2200      	movs	r2, #0
 800587e:	711a      	strb	r2, [r3, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	f042 0202 	orr.w	r2, r2, #2
 8005886:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d006      	beq.n	800589c <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	2200      	movs	r2, #0
 8005892:	711a      	strb	r2, [r3, #4]
 8005894:	2200      	movs	r2, #0
 8005896:	f042 0202 	orr.w	r2, r2, #2
 800589a:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2220      	movs	r2, #32
 80058a0:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 80058a2:	4b02      	ldr	r3, [pc, #8]	@ (80058ac <USBD_MSC_GetHSCfgDesc+0x54>)
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3710      	adds	r7, #16
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}
 80058ac:	20000044 	.word	0x20000044

080058b0 <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b084      	sub	sp, #16
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 80058b8:	2181      	movs	r1, #129	@ 0x81
 80058ba:	4812      	ldr	r0, [pc, #72]	@ (8005904 <USBD_MSC_GetFSCfgDesc+0x54>)
 80058bc:	f002 fa4d 	bl	8007d5a <USBD_GetEpDesc>
 80058c0:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 80058c2:	2101      	movs	r1, #1
 80058c4:	480f      	ldr	r0, [pc, #60]	@ (8005904 <USBD_MSC_GetFSCfgDesc+0x54>)
 80058c6:	f002 fa48 	bl	8007d5a <USBD_GetEpDesc>
 80058ca:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d006      	beq.n	80058e0 <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058da:	711a      	strb	r2, [r3, #4]
 80058dc:	2200      	movs	r2, #0
 80058de:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d006      	beq.n	80058f4 <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 80058e6:	68bb      	ldr	r3, [r7, #8]
 80058e8:	2200      	movs	r2, #0
 80058ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058ee:	711a      	strb	r2, [r3, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	2220      	movs	r2, #32
 80058f8:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 80058fa:	4b02      	ldr	r3, [pc, #8]	@ (8005904 <USBD_MSC_GetFSCfgDesc+0x54>)
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3710      	adds	r7, #16
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}
 8005904:	20000044 	.word	0x20000044

08005908 <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8005910:	2181      	movs	r1, #129	@ 0x81
 8005912:	4812      	ldr	r0, [pc, #72]	@ (800595c <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 8005914:	f002 fa21 	bl	8007d5a <USBD_GetEpDesc>
 8005918:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 800591a:	2101      	movs	r1, #1
 800591c:	480f      	ldr	r0, [pc, #60]	@ (800595c <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 800591e:	f002 fa1c 	bl	8007d5a <USBD_GetEpDesc>
 8005922:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d006      	beq.n	8005938 <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2200      	movs	r2, #0
 800592e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005932:	711a      	strb	r2, [r3, #4]
 8005934:	2200      	movs	r2, #0
 8005936:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d006      	beq.n	800594c <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	2200      	movs	r2, #0
 8005942:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005946:	711a      	strb	r2, [r3, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2220      	movs	r2, #32
 8005950:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 8005952:	4b02      	ldr	r3, [pc, #8]	@ (800595c <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 8005954:	4618      	mov	r0, r3
 8005956:	3710      	adds	r7, #16
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}
 800595c:	20000044 	.word	0x20000044

08005960 <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005960:	b480      	push	{r7}
 8005962:	b083      	sub	sp, #12
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	220a      	movs	r2, #10
 800596c:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 800596e:	4b03      	ldr	r3, [pc, #12]	@ (800597c <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005970:	4618      	mov	r0, r3
 8005972:	370c      	adds	r7, #12
 8005974:	46bd      	mov	sp, r7
 8005976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597a:	4770      	bx	lr
 800597c:	20000064 	.word	0x20000064

08005980 <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d101      	bne.n	8005994 <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8005990:	2303      	movs	r3, #3
 8005992:	e009      	b.n	80059a8 <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800599a:	687a      	ldr	r2, [r7, #4]
 800599c:	33b0      	adds	r3, #176	@ 0xb0
 800599e:	009b      	lsls	r3, r3, #2
 80059a0:	4413      	add	r3, r2
 80059a2:	683a      	ldr	r2, [r7, #0]
 80059a4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80059a6:	2300      	movs	r3, #0
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	370c      	adds	r7, #12
 80059ac:	46bd      	mov	sp, r7
 80059ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b2:	4770      	bx	lr

080059b4 <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b084      	sub	sp, #16
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	32b0      	adds	r2, #176	@ 0xb0
 80059c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80059ca:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d032      	beq.n	8005a38 <MSC_BOT_Init+0x84>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	2200      	movs	r2, #0
 80059d6:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2200      	movs	r2, #0
 80059dc:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2200      	movs	r2, #0
 80059e2:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80059fc:	687a      	ldr	r2, [r7, #4]
 80059fe:	33b0      	adds	r3, #176	@ 0xb0
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	4413      	add	r3, r2
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	2000      	movs	r0, #0
 8005a0a:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 8005a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8005a40 <MSC_BOT_Init+0x8c>)
 8005a0e:	781b      	ldrb	r3, [r3, #0]
 8005a10:	4619      	mov	r1, r3
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f004 fedc 	bl	800a7d0 <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 8005a18:	4b0a      	ldr	r3, [pc, #40]	@ (8005a44 <MSC_BOT_Init+0x90>)
 8005a1a:	781b      	ldrb	r3, [r3, #0]
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f004 fed6 	bl	800a7d0 <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8005a24:	4b06      	ldr	r3, [pc, #24]	@ (8005a40 <MSC_BOT_Init+0x8c>)
 8005a26:	7819      	ldrb	r1, [r3, #0]
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8005a2e:	231f      	movs	r3, #31
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f004 ff96 	bl	800a962 <USBD_LL_PrepareReceive>
 8005a36:	e000      	b.n	8005a3a <MSC_BOT_Init+0x86>
    return;
 8005a38:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8005a3a:	3710      	adds	r7, #16
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}
 8005a40:	2000006f 	.word	0x2000006f
 8005a44:	2000006e 	.word	0x2000006e

08005a48 <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b084      	sub	sp, #16
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	32b0      	adds	r2, #176	@ 0xb0
 8005a5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a5e:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d01b      	beq.n	8005a9e <MSC_BOT_Reset+0x56>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 8005a72:	4b0d      	ldr	r3, [pc, #52]	@ (8005aa8 <MSC_BOT_Reset+0x60>)
 8005a74:	781b      	ldrb	r3, [r3, #0]
 8005a76:	4619      	mov	r1, r3
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f004 fee7 	bl	800a84c <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 8005a7e:	4b0b      	ldr	r3, [pc, #44]	@ (8005aac <MSC_BOT_Reset+0x64>)
 8005a80:	781b      	ldrb	r3, [r3, #0]
 8005a82:	4619      	mov	r1, r3
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f004 fee1 	bl	800a84c <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8005a8a:	4b08      	ldr	r3, [pc, #32]	@ (8005aac <MSC_BOT_Reset+0x64>)
 8005a8c:	7819      	ldrb	r1, [r3, #0]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8005a94:	231f      	movs	r3, #31
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f004 ff63 	bl	800a962 <USBD_LL_PrepareReceive>
 8005a9c:	e000      	b.n	8005aa0 <MSC_BOT_Reset+0x58>
    return;
 8005a9e:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8005aa0:	3710      	adds	r7, #16
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
 8005aa6:	bf00      	nop
 8005aa8:	2000006e 	.word	0x2000006e
 8005aac:	2000006f 	.word	0x2000006f

08005ab0 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	b085      	sub	sp, #20
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	32b0      	adds	r2, #176	@ 0xb0
 8005ac2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ac6:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d002      	beq.n	8005ad4 <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	721a      	strb	r2, [r3, #8]
  }
}
 8005ad4:	bf00      	nop
 8005ad6:	3714      	adds	r7, #20
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ade:	4770      	bx	lr

08005ae0 <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
 8005ae8:	460b      	mov	r3, r1
 8005aea:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	32b0      	adds	r2, #176	@ 0xb0
 8005af6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005afa:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d020      	beq.n	8005b44 <MSC_BOT_DataIn+0x64>
  {
    return;
  }

  switch (hmsc->bot_state)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	7a1b      	ldrb	r3, [r3, #8]
 8005b06:	2b02      	cmp	r3, #2
 8005b08:	d005      	beq.n	8005b16 <MSC_BOT_DataIn+0x36>
 8005b0a:	2b02      	cmp	r3, #2
 8005b0c:	db1c      	blt.n	8005b48 <MSC_BOT_DataIn+0x68>
 8005b0e:	3b03      	subs	r3, #3
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d819      	bhi.n	8005b48 <MSC_BOT_DataIn+0x68>
 8005b14:	e011      	b.n	8005b3a <MSC_BOT_DataIn+0x5a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8005b22:	461a      	mov	r2, r3
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f000 f9cb 	bl	8005ec0 <SCSI_ProcessCmd>
 8005b2a:	4603      	mov	r3, r0
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	da0d      	bge.n	8005b4c <MSC_BOT_DataIn+0x6c>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8005b30:	2101      	movs	r1, #1
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f000 f90e 	bl	8005d54 <MSC_BOT_SendCSW>
      }
      break;
 8005b38:	e008      	b.n	8005b4c <MSC_BOT_DataIn+0x6c>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8005b3a:	2100      	movs	r1, #0
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	f000 f909 	bl	8005d54 <MSC_BOT_SendCSW>
      break;
 8005b42:	e004      	b.n	8005b4e <MSC_BOT_DataIn+0x6e>
    return;
 8005b44:	bf00      	nop
 8005b46:	e002      	b.n	8005b4e <MSC_BOT_DataIn+0x6e>

    default:
      break;
 8005b48:	bf00      	nop
 8005b4a:	e000      	b.n	8005b4e <MSC_BOT_DataIn+0x6e>
      break;
 8005b4c:	bf00      	nop
  }
}
 8005b4e:	3710      	adds	r7, #16
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}

08005b54 <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b084      	sub	sp, #16
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
 8005b5c:	460b      	mov	r3, r1
 8005b5e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	32b0      	adds	r2, #176	@ 0xb0
 8005b6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b6e:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d01c      	beq.n	8005bb0 <MSC_BOT_DataOut+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	7a1b      	ldrb	r3, [r3, #8]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d002      	beq.n	8005b84 <MSC_BOT_DataOut+0x30>
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d004      	beq.n	8005b8c <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 8005b82:	e018      	b.n	8005bb6 <MSC_BOT_DataOut+0x62>
      MSC_BOT_CBW_Decode(pdev);
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f000 f819 	bl	8005bbc <MSC_BOT_CBW_Decode>
      break;
 8005b8a:	e014      	b.n	8005bb6 <MSC_BOT_DataOut+0x62>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8005b98:	461a      	mov	r2, r3
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 f990 	bl	8005ec0 <SCSI_ProcessCmd>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	da06      	bge.n	8005bb4 <MSC_BOT_DataOut+0x60>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8005ba6:	2101      	movs	r1, #1
 8005ba8:	6878      	ldr	r0, [r7, #4]
 8005baa:	f000 f8d3 	bl	8005d54 <MSC_BOT_SendCSW>
      break;
 8005bae:	e001      	b.n	8005bb4 <MSC_BOT_DataOut+0x60>
    return;
 8005bb0:	bf00      	nop
 8005bb2:	e000      	b.n	8005bb6 <MSC_BOT_DataOut+0x62>
      break;
 8005bb4:	bf00      	nop
  }
}
 8005bb6:	3710      	adds	r7, #16
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bd80      	pop	{r7, pc}

08005bbc <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 8005bbc:	b580      	push	{r7, lr}
 8005bbe:	b084      	sub	sp, #16
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	32b0      	adds	r2, #176	@ 0xb0
 8005bce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bd2:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d07c      	beq.n	8005cd4 <MSC_BOT_CBW_Decode+0x118>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8005bf2:	4b3b      	ldr	r3, [pc, #236]	@ (8005ce0 <MSC_BOT_CBW_Decode+0x124>)
 8005bf4:	781b      	ldrb	r3, [r3, #0]
 8005bf6:	4619      	mov	r1, r3
 8005bf8:	6878      	ldr	r0, [r7, #4]
 8005bfa:	f004 fed3 	bl	800a9a4 <USBD_LL_GetRxDataSize>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	2b1f      	cmp	r3, #31
 8005c02:	d117      	bne.n	8005c34 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8005c0a:	4a36      	ldr	r2, [pc, #216]	@ (8005ce4 <MSC_BOT_CBW_Decode+0x128>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d111      	bne.n	8005c34 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	f893 321d 	ldrb.w	r3, [r3, #541]	@ 0x21d
 8005c16:	461a      	mov	r2, r3
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	d809      	bhi.n	8005c34 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d004      	beq.n	8005c34 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bCBLength > 16U))
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 8005c30:	2b10      	cmp	r3, #16
 8005c32:	d90e      	bls.n	8005c52 <MSC_BOT_CBW_Decode+0x96>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8005c3a:	2320      	movs	r3, #32
 8005c3c:	2205      	movs	r2, #5
 8005c3e:	6878      	ldr	r0, [r7, #4]
 8005c40:	f000 fe85 	bl	800694e <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	2202      	movs	r2, #2
 8005c48:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 f8bc 	bl	8005dc8 <MSC_BOT_Abort>
 8005c50:	e043      	b.n	8005cda <MSC_BOT_CBW_Decode+0x11e>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8005c5e:	461a      	mov	r2, r3
 8005c60:	6878      	ldr	r0, [r7, #4]
 8005c62:	f000 f92d 	bl	8005ec0 <SCSI_ProcessCmd>
 8005c66:	4603      	mov	r3, r0
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	da0c      	bge.n	8005c86 <MSC_BOT_CBW_Decode+0xca>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	7a1b      	ldrb	r3, [r3, #8]
 8005c70:	2b05      	cmp	r3, #5
 8005c72:	d104      	bne.n	8005c7e <MSC_BOT_CBW_Decode+0xc2>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8005c74:	2101      	movs	r1, #1
 8005c76:	6878      	ldr	r0, [r7, #4]
 8005c78:	f000 f86c 	bl	8005d54 <MSC_BOT_SendCSW>
 8005c7c:	e02d      	b.n	8005cda <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f000 f8a2 	bl	8005dc8 <MSC_BOT_Abort>
 8005c84:	e029      	b.n	8005cda <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	7a1b      	ldrb	r3, [r3, #8]
 8005c8a:	2b02      	cmp	r3, #2
 8005c8c:	d024      	beq.n	8005cd8 <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8005c92:	2b01      	cmp	r3, #1
 8005c94:	d020      	beq.n	8005cd8 <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8005c9a:	2b03      	cmp	r3, #3
 8005c9c:	d01c      	beq.n	8005cd8 <MSC_BOT_CBW_Decode+0x11c>
    {
      if (hmsc->bot_data_length > 0U)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d009      	beq.n	8005cba <MSC_BOT_CBW_Decode+0xfe>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	f103 0110 	add.w	r1, r3, #16
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	68db      	ldr	r3, [r3, #12]
 8005cb0:	461a      	mov	r2, r3
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f000 f818 	bl	8005ce8 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 8005cb8:	e00f      	b.n	8005cda <MSC_BOT_CBW_Decode+0x11e>
      }
      else if (hmsc->bot_data_length == 0U)
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d104      	bne.n	8005ccc <MSC_BOT_CBW_Decode+0x110>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8005cc2:	2100      	movs	r1, #0
 8005cc4:	6878      	ldr	r0, [r7, #4]
 8005cc6:	f000 f845 	bl	8005d54 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 8005cca:	e006      	b.n	8005cda <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f000 f87b 	bl	8005dc8 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 8005cd2:	e002      	b.n	8005cda <MSC_BOT_CBW_Decode+0x11e>
    return;
 8005cd4:	bf00      	nop
 8005cd6:	e000      	b.n	8005cda <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    else
    {
      return;
 8005cd8:	bf00      	nop
    }
  }
}
 8005cda:	3710      	adds	r7, #16
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}
 8005ce0:	2000006f 	.word	0x2000006f
 8005ce4:	43425355 	.word	0x43425355

08005ce8 <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b086      	sub	sp, #24
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	60f8      	str	r0, [r7, #12]
 8005cf0:	60b9      	str	r1, [r7, #8]
 8005cf2:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	32b0      	adds	r2, #176	@ 0xb0
 8005cfe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d02:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8005d04:	697b      	ldr	r3, [r7, #20]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d01e      	beq.n	8005d48 <MSC_BOT_SendData+0x60>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 8005d0a:	697b      	ldr	r3, [r7, #20]
 8005d0c:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8005d10:	687a      	ldr	r2, [r7, #4]
 8005d12:	4293      	cmp	r3, r2
 8005d14:	bf28      	it	cs
 8005d16:	4613      	movcs	r3, r2
 8005d18:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	1ad2      	subs	r2, r2, r3
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 8005d32:	697b      	ldr	r3, [r7, #20]
 8005d34:	2204      	movs	r2, #4
 8005d36:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 8005d38:	4b05      	ldr	r3, [pc, #20]	@ (8005d50 <MSC_BOT_SendData+0x68>)
 8005d3a:	7819      	ldrb	r1, [r3, #0]
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	68ba      	ldr	r2, [r7, #8]
 8005d40:	68f8      	ldr	r0, [r7, #12]
 8005d42:	f004 fded 	bl	800a920 <USBD_LL_Transmit>
 8005d46:	e000      	b.n	8005d4a <MSC_BOT_SendData+0x62>
    return;
 8005d48:	bf00      	nop
}
 8005d4a:	3718      	adds	r7, #24
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}
 8005d50:	2000006e 	.word	0x2000006e

08005d54 <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b084      	sub	sp, #16
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	32b0      	adds	r2, #176	@ 0xb0
 8005d6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d6e:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d01d      	beq.n	8005db2 <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	4a10      	ldr	r2, [pc, #64]	@ (8005dbc <MSC_BOT_SendCSW+0x68>)
 8005d7a:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	78fa      	ldrb	r2, [r7, #3]
 8005d82:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2200      	movs	r2, #0
 8005d8a:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 8005d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8005dc0 <MSC_BOT_SendCSW+0x6c>)
 8005d8e:	7819      	ldrb	r1, [r3, #0]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	f503 720c 	add.w	r2, r3, #560	@ 0x230
 8005d96:	230d      	movs	r3, #13
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f004 fdc1 	bl	800a920 <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8005d9e:	4b09      	ldr	r3, [pc, #36]	@ (8005dc4 <MSC_BOT_SendCSW+0x70>)
 8005da0:	7819      	ldrb	r1, [r3, #0]
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8005da8:	231f      	movs	r3, #31
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f004 fdd9 	bl	800a962 <USBD_LL_PrepareReceive>
 8005db0:	e000      	b.n	8005db4 <MSC_BOT_SendCSW+0x60>
    return;
 8005db2:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8005db4:	3710      	adds	r7, #16
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	bf00      	nop
 8005dbc:	53425355 	.word	0x53425355
 8005dc0:	2000006e 	.word	0x2000006e
 8005dc4:	2000006f 	.word	0x2000006f

08005dc8 <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 8005dc8:	b580      	push	{r7, lr}
 8005dca:	b084      	sub	sp, #16
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	32b0      	adds	r2, #176	@ 0xb0
 8005dda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005dde:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d02a      	beq.n	8005e3c <MSC_BOT_Abort+0x74>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d10e      	bne.n	8005e0e <MSC_BOT_Abort+0x46>
      (hmsc->cbw.dDataLength != 0U) &&
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d009      	beq.n	8005e0e <MSC_BOT_Abort+0x46>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d105      	bne.n	8005e0e <MSC_BOT_Abort+0x46>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8005e02:	4b10      	ldr	r3, [pc, #64]	@ (8005e44 <MSC_BOT_Abort+0x7c>)
 8005e04:	781b      	ldrb	r3, [r3, #0]
 8005e06:	4619      	mov	r1, r3
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f004 fd00 	bl	800a80e <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8005e0e:	4b0e      	ldr	r3, [pc, #56]	@ (8005e48 <MSC_BOT_Abort+0x80>)
 8005e10:	781b      	ldrb	r3, [r3, #0]
 8005e12:	4619      	mov	r1, r3
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f004 fcfa 	bl	800a80e <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	7a5b      	ldrb	r3, [r3, #9]
 8005e1e:	2b02      	cmp	r3, #2
 8005e20:	d10d      	bne.n	8005e3e <MSC_BOT_Abort+0x76>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8005e22:	4b09      	ldr	r3, [pc, #36]	@ (8005e48 <MSC_BOT_Abort+0x80>)
 8005e24:	781b      	ldrb	r3, [r3, #0]
 8005e26:	4619      	mov	r1, r3
 8005e28:	6878      	ldr	r0, [r7, #4]
 8005e2a:	f004 fcf0 	bl	800a80e <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8005e2e:	4b05      	ldr	r3, [pc, #20]	@ (8005e44 <MSC_BOT_Abort+0x7c>)
 8005e30:	781b      	ldrb	r3, [r3, #0]
 8005e32:	4619      	mov	r1, r3
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f004 fcea 	bl	800a80e <USBD_LL_StallEP>
 8005e3a:	e000      	b.n	8005e3e <MSC_BOT_Abort+0x76>
    return;
 8005e3c:	bf00      	nop
  }
}
 8005e3e:	3710      	adds	r7, #16
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}
 8005e44:	2000006f 	.word	0x2000006f
 8005e48:	2000006e 	.word	0x2000006e

08005e4c <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	460b      	mov	r3, r1
 8005e56:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	32b0      	adds	r2, #176	@ 0xb0
 8005e62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e66:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d01d      	beq.n	8005eaa <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	7a5b      	ldrb	r3, [r3, #9]
 8005e72:	2b02      	cmp	r3, #2
 8005e74:	d10c      	bne.n	8005e90 <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8005e76:	4b10      	ldr	r3, [pc, #64]	@ (8005eb8 <MSC_BOT_CplClrFeature+0x6c>)
 8005e78:	781b      	ldrb	r3, [r3, #0]
 8005e7a:	4619      	mov	r1, r3
 8005e7c:	6878      	ldr	r0, [r7, #4]
 8005e7e:	f004 fcc6 	bl	800a80e <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8005e82:	4b0e      	ldr	r3, [pc, #56]	@ (8005ebc <MSC_BOT_CplClrFeature+0x70>)
 8005e84:	781b      	ldrb	r3, [r3, #0]
 8005e86:	4619      	mov	r1, r3
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	f004 fcc0 	bl	800a80e <USBD_LL_StallEP>
 8005e8e:	e00f      	b.n	8005eb0 <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 8005e90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	da0a      	bge.n	8005eae <MSC_BOT_CplClrFeature+0x62>
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	7a5b      	ldrb	r3, [r3, #9]
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d006      	beq.n	8005eae <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8005ea0:	2101      	movs	r1, #1
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f7ff ff56 	bl	8005d54 <MSC_BOT_SendCSW>
 8005ea8:	e002      	b.n	8005eb0 <MSC_BOT_CplClrFeature+0x64>
    return;
 8005eaa:	bf00      	nop
 8005eac:	e000      	b.n	8005eb0 <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 8005eae:	bf00      	nop
  }
}
 8005eb0:	3710      	adds	r7, #16
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}
 8005eb6:	bf00      	nop
 8005eb8:	2000006e 	.word	0x2000006e
 8005ebc:	2000006f 	.word	0x2000006f

08005ec0 <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b086      	sub	sp, #24
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	460b      	mov	r3, r1
 8005eca:	607a      	str	r2, [r7, #4]
 8005ecc:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	32b0      	adds	r2, #176	@ 0xb0
 8005ed8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005edc:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d102      	bne.n	8005eea <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 8005ee4:	f04f 33ff 	mov.w	r3, #4294967295
 8005ee8:	e18f      	b.n	800620a <SCSI_ProcessCmd+0x34a>
  }

  switch (cmd[0])
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	781b      	ldrb	r3, [r3, #0]
 8005eee:	2b5a      	cmp	r3, #90	@ 0x5a
 8005ef0:	f300 80e0 	bgt.w	80060b4 <SCSI_ProcessCmd+0x1f4>
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	da21      	bge.n	8005f3c <SCSI_ProcessCmd+0x7c>
 8005ef8:	e17c      	b.n	80061f4 <SCSI_ProcessCmd+0x334>
 8005efa:	3b9e      	subs	r3, #158	@ 0x9e
 8005efc:	2b0c      	cmp	r3, #12
 8005efe:	f200 8179 	bhi.w	80061f4 <SCSI_ProcessCmd+0x334>
 8005f02:	a201      	add	r2, pc, #4	@ (adr r2, 8005f08 <SCSI_ProcessCmd+0x48>)
 8005f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f08:	08006165 	.word	0x08006165
 8005f0c:	080061f5 	.word	0x080061f5
 8005f10:	080061d1 	.word	0x080061d1
 8005f14:	080061f5 	.word	0x080061f5
 8005f18:	080061f5 	.word	0x080061f5
 8005f1c:	080061f5 	.word	0x080061f5
 8005f20:	080061f5 	.word	0x080061f5
 8005f24:	080061f5 	.word	0x080061f5
 8005f28:	080061f5 	.word	0x080061f5
 8005f2c:	080061f5 	.word	0x080061f5
 8005f30:	08006189 	.word	0x08006189
 8005f34:	080061f5 	.word	0x080061f5
 8005f38:	080061ad 	.word	0x080061ad
 8005f3c:	2b5a      	cmp	r3, #90	@ 0x5a
 8005f3e:	f200 8159 	bhi.w	80061f4 <SCSI_ProcessCmd+0x334>
 8005f42:	a201      	add	r2, pc, #4	@ (adr r2, 8005f48 <SCSI_ProcessCmd+0x88>)
 8005f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f48:	080060c3 	.word	0x080060c3
 8005f4c:	080061f5 	.word	0x080061f5
 8005f50:	080061f5 	.word	0x080061f5
 8005f54:	080060d5 	.word	0x080060d5
 8005f58:	080061f5 	.word	0x080061f5
 8005f5c:	080061f5 	.word	0x080061f5
 8005f60:	080061f5 	.word	0x080061f5
 8005f64:	080061f5 	.word	0x080061f5
 8005f68:	080061f5 	.word	0x080061f5
 8005f6c:	080061f5 	.word	0x080061f5
 8005f70:	080061f5 	.word	0x080061f5
 8005f74:	080061f5 	.word	0x080061f5
 8005f78:	080061f5 	.word	0x080061f5
 8005f7c:	080061f5 	.word	0x080061f5
 8005f80:	080061f5 	.word	0x080061f5
 8005f84:	080061f5 	.word	0x080061f5
 8005f88:	080061f5 	.word	0x080061f5
 8005f8c:	080061f5 	.word	0x080061f5
 8005f90:	080060e7 	.word	0x080060e7
 8005f94:	080061f5 	.word	0x080061f5
 8005f98:	080061f5 	.word	0x080061f5
 8005f9c:	080061f5 	.word	0x080061f5
 8005fa0:	080061f5 	.word	0x080061f5
 8005fa4:	080061f5 	.word	0x080061f5
 8005fa8:	080061f5 	.word	0x080061f5
 8005fac:	080061f5 	.word	0x080061f5
 8005fb0:	0800611d 	.word	0x0800611d
 8005fb4:	080060f9 	.word	0x080060f9
 8005fb8:	080061e3 	.word	0x080061e3
 8005fbc:	080061f5 	.word	0x080061f5
 8005fc0:	0800610b 	.word	0x0800610b
 8005fc4:	080061f5 	.word	0x080061f5
 8005fc8:	080061f5 	.word	0x080061f5
 8005fcc:	080061f5 	.word	0x080061f5
 8005fd0:	080061f5 	.word	0x080061f5
 8005fd4:	08006141 	.word	0x08006141
 8005fd8:	080061f5 	.word	0x080061f5
 8005fdc:	08006153 	.word	0x08006153
 8005fe0:	080061f5 	.word	0x080061f5
 8005fe4:	080061f5 	.word	0x080061f5
 8005fe8:	08006177 	.word	0x08006177
 8005fec:	080061f5 	.word	0x080061f5
 8005ff0:	0800619b 	.word	0x0800619b
 8005ff4:	080061f5 	.word	0x080061f5
 8005ff8:	080061f5 	.word	0x080061f5
 8005ffc:	080061f5 	.word	0x080061f5
 8006000:	080061f5 	.word	0x080061f5
 8006004:	080061bf 	.word	0x080061bf
 8006008:	080061f5 	.word	0x080061f5
 800600c:	080061f5 	.word	0x080061f5
 8006010:	080061f5 	.word	0x080061f5
 8006014:	080061f5 	.word	0x080061f5
 8006018:	080061f5 	.word	0x080061f5
 800601c:	080061f5 	.word	0x080061f5
 8006020:	080061f5 	.word	0x080061f5
 8006024:	080061f5 	.word	0x080061f5
 8006028:	080061f5 	.word	0x080061f5
 800602c:	080061f5 	.word	0x080061f5
 8006030:	080061f5 	.word	0x080061f5
 8006034:	080061f5 	.word	0x080061f5
 8006038:	080061f5 	.word	0x080061f5
 800603c:	080061f5 	.word	0x080061f5
 8006040:	080061f5 	.word	0x080061f5
 8006044:	080061f5 	.word	0x080061f5
 8006048:	080061f5 	.word	0x080061f5
 800604c:	080061f5 	.word	0x080061f5
 8006050:	080061f5 	.word	0x080061f5
 8006054:	080061f5 	.word	0x080061f5
 8006058:	080061f5 	.word	0x080061f5
 800605c:	080061f5 	.word	0x080061f5
 8006060:	080061f5 	.word	0x080061f5
 8006064:	080061f5 	.word	0x080061f5
 8006068:	080061f5 	.word	0x080061f5
 800606c:	080061f5 	.word	0x080061f5
 8006070:	080061f5 	.word	0x080061f5
 8006074:	080061f5 	.word	0x080061f5
 8006078:	080061f5 	.word	0x080061f5
 800607c:	080061f5 	.word	0x080061f5
 8006080:	080061f5 	.word	0x080061f5
 8006084:	080061f5 	.word	0x080061f5
 8006088:	080061f5 	.word	0x080061f5
 800608c:	080061f5 	.word	0x080061f5
 8006090:	080061f5 	.word	0x080061f5
 8006094:	080061f5 	.word	0x080061f5
 8006098:	080061f5 	.word	0x080061f5
 800609c:	080061f5 	.word	0x080061f5
 80060a0:	080061f5 	.word	0x080061f5
 80060a4:	080061f5 	.word	0x080061f5
 80060a8:	080061f5 	.word	0x080061f5
 80060ac:	080061f5 	.word	0x080061f5
 80060b0:	0800612f 	.word	0x0800612f
 80060b4:	2baa      	cmp	r3, #170	@ 0xaa
 80060b6:	f300 809d 	bgt.w	80061f4 <SCSI_ProcessCmd+0x334>
 80060ba:	2b9e      	cmp	r3, #158	@ 0x9e
 80060bc:	f6bf af1d 	bge.w	8005efa <SCSI_ProcessCmd+0x3a>
 80060c0:	e098      	b.n	80061f4 <SCSI_ProcessCmd+0x334>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 80060c2:	7afb      	ldrb	r3, [r7, #11]
 80060c4:	687a      	ldr	r2, [r7, #4]
 80060c6:	4619      	mov	r1, r3
 80060c8:	68f8      	ldr	r0, [r7, #12]
 80060ca:	f000 f8a3 	bl	8006214 <SCSI_TestUnitReady>
 80060ce:	4603      	mov	r3, r0
 80060d0:	75fb      	strb	r3, [r7, #23]
      break;
 80060d2:	e098      	b.n	8006206 <SCSI_ProcessCmd+0x346>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 80060d4:	7afb      	ldrb	r3, [r7, #11]
 80060d6:	687a      	ldr	r2, [r7, #4]
 80060d8:	4619      	mov	r1, r3
 80060da:	68f8      	ldr	r0, [r7, #12]
 80060dc:	f000 fbb4 	bl	8006848 <SCSI_RequestSense>
 80060e0:	4603      	mov	r3, r0
 80060e2:	75fb      	strb	r3, [r7, #23]
      break;
 80060e4:	e08f      	b.n	8006206 <SCSI_ProcessCmd+0x346>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 80060e6:	7afb      	ldrb	r3, [r7, #11]
 80060e8:	687a      	ldr	r2, [r7, #4]
 80060ea:	4619      	mov	r1, r3
 80060ec:	68f8      	ldr	r0, [r7, #12]
 80060ee:	f000 f8eb 	bl	80062c8 <SCSI_Inquiry>
 80060f2:	4603      	mov	r3, r0
 80060f4:	75fb      	strb	r3, [r7, #23]
      break;
 80060f6:	e086      	b.n	8006206 <SCSI_ProcessCmd+0x346>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 80060f8:	7afb      	ldrb	r3, [r7, #11]
 80060fa:	687a      	ldr	r2, [r7, #4]
 80060fc:	4619      	mov	r1, r3
 80060fe:	68f8      	ldr	r0, [r7, #12]
 8006100:	f000 fc70 	bl	80069e4 <SCSI_StartStopUnit>
 8006104:	4603      	mov	r3, r0
 8006106:	75fb      	strb	r3, [r7, #23]
      break;
 8006108:	e07d      	b.n	8006206 <SCSI_ProcessCmd+0x346>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 800610a:	7afb      	ldrb	r3, [r7, #11]
 800610c:	687a      	ldr	r2, [r7, #4]
 800610e:	4619      	mov	r1, r3
 8006110:	68f8      	ldr	r0, [r7, #12]
 8006112:	f000 fcbc 	bl	8006a8e <SCSI_AllowPreventRemovable>
 8006116:	4603      	mov	r3, r0
 8006118:	75fb      	strb	r3, [r7, #23]
      break;
 800611a:	e074      	b.n	8006206 <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 800611c:	7afb      	ldrb	r3, [r7, #11]
 800611e:	687a      	ldr	r2, [r7, #4]
 8006120:	4619      	mov	r1, r3
 8006122:	68f8      	ldr	r0, [r7, #12]
 8006124:	f000 faf2 	bl	800670c <SCSI_ModeSense6>
 8006128:	4603      	mov	r3, r0
 800612a:	75fb      	strb	r3, [r7, #23]
      break;
 800612c:	e06b      	b.n	8006206 <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 800612e:	7afb      	ldrb	r3, [r7, #11]
 8006130:	687a      	ldr	r2, [r7, #4]
 8006132:	4619      	mov	r1, r3
 8006134:	68f8      	ldr	r0, [r7, #12]
 8006136:	f000 fb39 	bl	80067ac <SCSI_ModeSense10>
 800613a:	4603      	mov	r3, r0
 800613c:	75fb      	strb	r3, [r7, #23]
      break;
 800613e:	e062      	b.n	8006206 <SCSI_ProcessCmd+0x346>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 8006140:	7afb      	ldrb	r3, [r7, #11]
 8006142:	687a      	ldr	r2, [r7, #4]
 8006144:	4619      	mov	r1, r3
 8006146:	68f8      	ldr	r0, [r7, #12]
 8006148:	f000 fa64 	bl	8006614 <SCSI_ReadFormatCapacity>
 800614c:	4603      	mov	r3, r0
 800614e:	75fb      	strb	r3, [r7, #23]
      break;
 8006150:	e059      	b.n	8006206 <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 8006152:	7afb      	ldrb	r3, [r7, #11]
 8006154:	687a      	ldr	r2, [r7, #4]
 8006156:	4619      	mov	r1, r3
 8006158:	68f8      	ldr	r0, [r7, #12]
 800615a:	f000 f931 	bl	80063c0 <SCSI_ReadCapacity10>
 800615e:	4603      	mov	r3, r0
 8006160:	75fb      	strb	r3, [r7, #23]
      break;
 8006162:	e050      	b.n	8006206 <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 8006164:	7afb      	ldrb	r3, [r7, #11]
 8006166:	687a      	ldr	r2, [r7, #4]
 8006168:	4619      	mov	r1, r3
 800616a:	68f8      	ldr	r0, [r7, #12]
 800616c:	f000 f9a2 	bl	80064b4 <SCSI_ReadCapacity16>
 8006170:	4603      	mov	r3, r0
 8006172:	75fb      	strb	r3, [r7, #23]
      break;
 8006174:	e047      	b.n	8006206 <SCSI_ProcessCmd+0x346>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 8006176:	7afb      	ldrb	r3, [r7, #11]
 8006178:	687a      	ldr	r2, [r7, #4]
 800617a:	4619      	mov	r1, r3
 800617c:	68f8      	ldr	r0, [r7, #12]
 800617e:	f000 fcb3 	bl	8006ae8 <SCSI_Read10>
 8006182:	4603      	mov	r3, r0
 8006184:	75fb      	strb	r3, [r7, #23]
      break;
 8006186:	e03e      	b.n	8006206 <SCSI_ProcessCmd+0x346>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 8006188:	7afb      	ldrb	r3, [r7, #11]
 800618a:	687a      	ldr	r2, [r7, #4]
 800618c:	4619      	mov	r1, r3
 800618e:	68f8      	ldr	r0, [r7, #12]
 8006190:	f000 fd54 	bl	8006c3c <SCSI_Read12>
 8006194:	4603      	mov	r3, r0
 8006196:	75fb      	strb	r3, [r7, #23]
      break;
 8006198:	e035      	b.n	8006206 <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 800619a:	7afb      	ldrb	r3, [r7, #11]
 800619c:	687a      	ldr	r2, [r7, #4]
 800619e:	4619      	mov	r1, r3
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	f000 fe01 	bl	8006da8 <SCSI_Write10>
 80061a6:	4603      	mov	r3, r0
 80061a8:	75fb      	strb	r3, [r7, #23]
      break;
 80061aa:	e02c      	b.n	8006206 <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 80061ac:	7afb      	ldrb	r3, [r7, #11]
 80061ae:	687a      	ldr	r2, [r7, #4]
 80061b0:	4619      	mov	r1, r3
 80061b2:	68f8      	ldr	r0, [r7, #12]
 80061b4:	f000 fed0 	bl	8006f58 <SCSI_Write12>
 80061b8:	4603      	mov	r3, r0
 80061ba:	75fb      	strb	r3, [r7, #23]
      break;
 80061bc:	e023      	b.n	8006206 <SCSI_ProcessCmd+0x346>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 80061be:	7afb      	ldrb	r3, [r7, #11]
 80061c0:	687a      	ldr	r2, [r7, #4]
 80061c2:	4619      	mov	r1, r3
 80061c4:	68f8      	ldr	r0, [r7, #12]
 80061c6:	f000 ffaf 	bl	8007128 <SCSI_Verify10>
 80061ca:	4603      	mov	r3, r0
 80061cc:	75fb      	strb	r3, [r7, #23]
      break;
 80061ce:	e01a      	b.n	8006206 <SCSI_ProcessCmd+0x346>

    case SCSI_REPORT_LUNS:
      ret = SCSI_ReportLuns(pdev, lun, cmd);
 80061d0:	7afb      	ldrb	r3, [r7, #11]
 80061d2:	687a      	ldr	r2, [r7, #4]
 80061d4:	4619      	mov	r1, r3
 80061d6:	68f8      	ldr	r0, [r7, #12]
 80061d8:	f000 ffe8 	bl	80071ac <SCSI_ReportLuns>
 80061dc:	4603      	mov	r3, r0
 80061de:	75fb      	strb	r3, [r7, #23]
      break;
 80061e0:	e011      	b.n	8006206 <SCSI_ProcessCmd+0x346>

    case SCSI_RECEIVE_DIAGNOSTIC_RESULTS:
      ret = SCSI_ReceiveDiagnosticResults(pdev, lun, cmd);
 80061e2:	7afb      	ldrb	r3, [r7, #11]
 80061e4:	687a      	ldr	r2, [r7, #4]
 80061e6:	4619      	mov	r1, r3
 80061e8:	68f8      	ldr	r0, [r7, #12]
 80061ea:	f001 f835 	bl	8007258 <SCSI_ReceiveDiagnosticResults>
 80061ee:	4603      	mov	r3, r0
 80061f0:	75fb      	strb	r3, [r7, #23]
      break;
 80061f2:	e008      	b.n	8006206 <SCSI_ProcessCmd+0x346>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 80061f4:	7af9      	ldrb	r1, [r7, #11]
 80061f6:	2320      	movs	r3, #32
 80061f8:	2205      	movs	r2, #5
 80061fa:	68f8      	ldr	r0, [r7, #12]
 80061fc:	f000 fba7 	bl	800694e <SCSI_SenseCode>
      ret = -1;
 8006200:	23ff      	movs	r3, #255	@ 0xff
 8006202:	75fb      	strb	r3, [r7, #23]
      break;
 8006204:	bf00      	nop
  }

  return ret;
 8006206:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800620a:	4618      	mov	r0, r3
 800620c:	3718      	adds	r7, #24
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
 8006212:	bf00      	nop

08006214 <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b086      	sub	sp, #24
 8006218:	af00      	add	r7, sp, #0
 800621a:	60f8      	str	r0, [r7, #12]
 800621c:	460b      	mov	r3, r1
 800621e:	607a      	str	r2, [r7, #4]
 8006220:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	32b0      	adds	r2, #176	@ 0xb0
 800622c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006230:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d102      	bne.n	800623e <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 8006238:	f04f 33ff 	mov.w	r3, #4294967295
 800623c:	e03f      	b.n	80062be <SCSI_TestUnitReady+0xaa>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 800623e:	697b      	ldr	r3, [r7, #20]
 8006240:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8006244:	2b00      	cmp	r3, #0
 8006246:	d00a      	beq.n	800625e <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 800624e:	2320      	movs	r3, #32
 8006250:	2205      	movs	r2, #5
 8006252:	68f8      	ldr	r0, [r7, #12]
 8006254:	f000 fb7b 	bl	800694e <SCSI_SenseCode>

    return -1;
 8006258:	f04f 33ff 	mov.w	r3, #4294967295
 800625c:	e02f      	b.n	80062be <SCSI_TestUnitReady+0xaa>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8006264:	2b02      	cmp	r3, #2
 8006266:	d10b      	bne.n	8006280 <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006268:	7af9      	ldrb	r1, [r7, #11]
 800626a:	233a      	movs	r3, #58	@ 0x3a
 800626c:	2202      	movs	r2, #2
 800626e:	68f8      	ldr	r0, [r7, #12]
 8006270:	f000 fb6d 	bl	800694e <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8006274:	697b      	ldr	r3, [r7, #20]
 8006276:	2205      	movs	r2, #5
 8006278:	721a      	strb	r2, [r3, #8]
    return -1;
 800627a:	f04f 33ff 	mov.w	r3, #4294967295
 800627e:	e01e      	b.n	80062be <SCSI_TestUnitReady+0xaa>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006286:	68fa      	ldr	r2, [r7, #12]
 8006288:	33b0      	adds	r3, #176	@ 0xb0
 800628a:	009b      	lsls	r3, r3, #2
 800628c:	4413      	add	r3, r2
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	7afa      	ldrb	r2, [r7, #11]
 8006294:	4610      	mov	r0, r2
 8006296:	4798      	blx	r3
 8006298:	4603      	mov	r3, r0
 800629a:	2b00      	cmp	r3, #0
 800629c:	d00b      	beq.n	80062b6 <SCSI_TestUnitReady+0xa2>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800629e:	7af9      	ldrb	r1, [r7, #11]
 80062a0:	233a      	movs	r3, #58	@ 0x3a
 80062a2:	2202      	movs	r2, #2
 80062a4:	68f8      	ldr	r0, [r7, #12]
 80062a6:	f000 fb52 	bl	800694e <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	2205      	movs	r2, #5
 80062ae:	721a      	strb	r2, [r3, #8]

    return -1;
 80062b0:	f04f 33ff 	mov.w	r3, #4294967295
 80062b4:	e003      	b.n	80062be <SCSI_TestUnitReady+0xaa>
  }
  hmsc->bot_data_length = 0U;
 80062b6:	697b      	ldr	r3, [r7, #20]
 80062b8:	2200      	movs	r2, #0
 80062ba:	60da      	str	r2, [r3, #12]

  return 0;
 80062bc:	2300      	movs	r3, #0
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3718      	adds	r7, #24
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
	...

080062c8 <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b088      	sub	sp, #32
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	60f8      	str	r0, [r7, #12]
 80062d0:	460b      	mov	r3, r1
 80062d2:	607a      	str	r2, [r7, #4]
 80062d4:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	32b0      	adds	r2, #176	@ 0xb0
 80062e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062e4:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 80062e6:	69bb      	ldr	r3, [r7, #24]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d102      	bne.n	80062f2 <SCSI_Inquiry+0x2a>
  {
    return -1;
 80062ec:	f04f 33ff 	mov.w	r3, #4294967295
 80062f0:	e05e      	b.n	80063b0 <SCSI_Inquiry+0xe8>
  }

  if (hmsc->cbw.dDataLength == 0U)
 80062f2:	69bb      	ldr	r3, [r7, #24]
 80062f4:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d10a      	bne.n	8006312 <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80062fc:	69bb      	ldr	r3, [r7, #24]
 80062fe:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006302:	2320      	movs	r3, #32
 8006304:	2205      	movs	r2, #5
 8006306:	68f8      	ldr	r0, [r7, #12]
 8006308:	f000 fb21 	bl	800694e <SCSI_SenseCode>
    return -1;
 800630c:	f04f 33ff 	mov.w	r3, #4294967295
 8006310:	e04e      	b.n	80063b0 <SCSI_Inquiry+0xe8>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	3301      	adds	r3, #1
 8006316:	781b      	ldrb	r3, [r3, #0]
 8006318:	f003 0301 	and.w	r3, r3, #1
 800631c:	2b00      	cmp	r3, #0
 800631e:	d020      	beq.n	8006362 <SCSI_Inquiry+0x9a>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	3302      	adds	r3, #2
 8006324:	781b      	ldrb	r3, [r3, #0]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d105      	bne.n	8006336 <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 800632a:	2206      	movs	r2, #6
 800632c:	4922      	ldr	r1, [pc, #136]	@ (80063b8 <SCSI_Inquiry+0xf0>)
 800632e:	69b8      	ldr	r0, [r7, #24]
 8006330:	f001 f908 	bl	8007544 <SCSI_UpdateBotData>
 8006334:	e03b      	b.n	80063ae <SCSI_Inquiry+0xe6>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	3302      	adds	r3, #2
 800633a:	781b      	ldrb	r3, [r3, #0]
 800633c:	2b80      	cmp	r3, #128	@ 0x80
 800633e:	d105      	bne.n	800634c <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 8006340:	2208      	movs	r2, #8
 8006342:	491e      	ldr	r1, [pc, #120]	@ (80063bc <SCSI_Inquiry+0xf4>)
 8006344:	69b8      	ldr	r0, [r7, #24]
 8006346:	f001 f8fd 	bl	8007544 <SCSI_UpdateBotData>
 800634a:	e030      	b.n	80063ae <SCSI_Inquiry+0xe6>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 800634c:	69bb      	ldr	r3, [r7, #24]
 800634e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006352:	2324      	movs	r3, #36	@ 0x24
 8006354:	2205      	movs	r2, #5
 8006356:	68f8      	ldr	r0, [r7, #12]
 8006358:	f000 faf9 	bl	800694e <SCSI_SenseCode>
                     INVALID_FIELD_IN_COMMAND);

      return -1;
 800635c:	f04f 33ff 	mov.w	r3, #4294967295
 8006360:	e026      	b.n	80063b0 <SCSI_Inquiry+0xe8>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006368:	68fa      	ldr	r2, [r7, #12]
 800636a:	33b0      	adds	r3, #176	@ 0xb0
 800636c:	009b      	lsls	r3, r3, #2
 800636e:	4413      	add	r3, r2
 8006370:	685b      	ldr	r3, [r3, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 8006372:	69d9      	ldr	r1, [r3, #28]
 8006374:	7afa      	ldrb	r2, [r7, #11]
 8006376:	4613      	mov	r3, r2
 8006378:	00db      	lsls	r3, r3, #3
 800637a:	4413      	add	r3, r2
 800637c:	009b      	lsls	r3, r3, #2
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 800637e:	440b      	add	r3, r1
 8006380:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 8006382:	697b      	ldr	r3, [r7, #20]
 8006384:	3304      	adds	r3, #4
 8006386:	781b      	ldrb	r3, [r3, #0]
 8006388:	3305      	adds	r3, #5
 800638a:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	3304      	adds	r3, #4
 8006390:	781b      	ldrb	r3, [r3, #0]
 8006392:	461a      	mov	r2, r3
 8006394:	8bfb      	ldrh	r3, [r7, #30]
 8006396:	4293      	cmp	r3, r2
 8006398:	d303      	bcc.n	80063a2 <SCSI_Inquiry+0xda>
    {
      len = params[4];
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	3304      	adds	r3, #4
 800639e:	781b      	ldrb	r3, [r3, #0]
 80063a0:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 80063a2:	8bfb      	ldrh	r3, [r7, #30]
 80063a4:	461a      	mov	r2, r3
 80063a6:	6979      	ldr	r1, [r7, #20]
 80063a8:	69b8      	ldr	r0, [r7, #24]
 80063aa:	f001 f8cb 	bl	8007544 <SCSI_UpdateBotData>
  }

  return 0;
 80063ae:	2300      	movs	r3, #0
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	3720      	adds	r7, #32
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}
 80063b8:	20000070 	.word	0x20000070
 80063bc:	20000078 	.word	0x20000078

080063c0 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b088      	sub	sp, #32
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	60f8      	str	r0, [r7, #12]
 80063c8:	460b      	mov	r3, r1
 80063ca:	607a      	str	r2, [r7, #4]
 80063cc:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	32b0      	adds	r2, #176	@ 0xb0
 80063d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80063dc:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80063de:	7afb      	ldrb	r3, [r7, #11]
 80063e0:	3326      	adds	r3, #38	@ 0x26
 80063e2:	011b      	lsls	r3, r3, #4
 80063e4:	69fa      	ldr	r2, [r7, #28]
 80063e6:	4413      	add	r3, r2
 80063e8:	3304      	adds	r3, #4
 80063ea:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 80063ec:	69fb      	ldr	r3, [r7, #28]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d102      	bne.n	80063f8 <SCSI_ReadCapacity10+0x38>
  {
    return -1;
 80063f2:	f04f 33ff 	mov.w	r3, #4294967295
 80063f6:	e059      	b.n	80064ac <SCSI_ReadCapacity10+0xec>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80063fe:	68fa      	ldr	r2, [r7, #12]
 8006400:	33b0      	adds	r3, #176	@ 0xb0
 8006402:	009b      	lsls	r3, r3, #2
 8006404:	4413      	add	r3, r2
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	69ba      	ldr	r2, [r7, #24]
 800640c:	1d11      	adds	r1, r2, #4
 800640e:	69ba      	ldr	r2, [r7, #24]
 8006410:	7af8      	ldrb	r0, [r7, #11]
 8006412:	4798      	blx	r3
 8006414:	4603      	mov	r3, r0
 8006416:	75fb      	strb	r3, [r7, #23]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8006418:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d104      	bne.n	800642a <SCSI_ReadCapacity10+0x6a>
 8006420:	69fb      	ldr	r3, [r7, #28]
 8006422:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8006426:	2b02      	cmp	r3, #2
 8006428:	d108      	bne.n	800643c <SCSI_ReadCapacity10+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800642a:	7af9      	ldrb	r1, [r7, #11]
 800642c:	233a      	movs	r3, #58	@ 0x3a
 800642e:	2202      	movs	r2, #2
 8006430:	68f8      	ldr	r0, [r7, #12]
 8006432:	f000 fa8c 	bl	800694e <SCSI_SenseCode>
    return -1;
 8006436:	f04f 33ff 	mov.w	r3, #4294967295
 800643a:	e037      	b.n	80064ac <SCSI_ReadCapacity10+0xec>
  }

  hmsc->bot_data[0] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 800643c:	69bb      	ldr	r3, [r7, #24]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	3b01      	subs	r3, #1
 8006442:	0e1b      	lsrs	r3, r3, #24
 8006444:	b2da      	uxtb	r2, r3
 8006446:	69fb      	ldr	r3, [r7, #28]
 8006448:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 800644a:	69bb      	ldr	r3, [r7, #24]
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	3b01      	subs	r3, #1
 8006450:	0c1b      	lsrs	r3, r3, #16
 8006452:	b2da      	uxtb	r2, r3
 8006454:	69fb      	ldr	r3, [r7, #28]
 8006456:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 8006458:	69bb      	ldr	r3, [r7, #24]
 800645a:	685b      	ldr	r3, [r3, #4]
 800645c:	3b01      	subs	r3, #1
 800645e:	0a1b      	lsrs	r3, r3, #8
 8006460:	b2da      	uxtb	r2, r3
 8006462:	69fb      	ldr	r3, [r7, #28]
 8006464:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(p_scsi_blk->nbr - 1U);
 8006466:	69bb      	ldr	r3, [r7, #24]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	b2db      	uxtb	r3, r3
 800646c:	3b01      	subs	r3, #1
 800646e:	b2da      	uxtb	r2, r3
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(p_scsi_blk->size >> 24);
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	881b      	ldrh	r3, [r3, #0]
 8006478:	161b      	asrs	r3, r3, #24
 800647a:	b2da      	uxtb	r2, r3
 800647c:	69fb      	ldr	r3, [r7, #28]
 800647e:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(p_scsi_blk->size >> 16);
 8006480:	69bb      	ldr	r3, [r7, #24]
 8006482:	881b      	ldrh	r3, [r3, #0]
 8006484:	141b      	asrs	r3, r3, #16
 8006486:	b2da      	uxtb	r2, r3
 8006488:	69fb      	ldr	r3, [r7, #28]
 800648a:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(p_scsi_blk->size >> 8);
 800648c:	69bb      	ldr	r3, [r7, #24]
 800648e:	881b      	ldrh	r3, [r3, #0]
 8006490:	0a1b      	lsrs	r3, r3, #8
 8006492:	b29b      	uxth	r3, r3
 8006494:	b2da      	uxtb	r2, r3
 8006496:	69fb      	ldr	r3, [r7, #28]
 8006498:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->size);
 800649a:	69bb      	ldr	r3, [r7, #24]
 800649c:	881b      	ldrh	r3, [r3, #0]
 800649e:	b2da      	uxtb	r2, r3
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 80064a4:	69fb      	ldr	r3, [r7, #28]
 80064a6:	2208      	movs	r2, #8
 80064a8:	60da      	str	r2, [r3, #12]

  return 0;
 80064aa:	2300      	movs	r3, #0
}
 80064ac:	4618      	mov	r0, r3
 80064ae:	3720      	adds	r7, #32
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}

080064b4 <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b088      	sub	sp, #32
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	60f8      	str	r0, [r7, #12]
 80064bc:	460b      	mov	r3, r1
 80064be:	607a      	str	r2, [r7, #4]
 80064c0:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint32_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	32b0      	adds	r2, #176	@ 0xb0
 80064cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064d0:	61bb      	str	r3, [r7, #24]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80064d2:	7afb      	ldrb	r3, [r7, #11]
 80064d4:	3326      	adds	r3, #38	@ 0x26
 80064d6:	011b      	lsls	r3, r3, #4
 80064d8:	69ba      	ldr	r2, [r7, #24]
 80064da:	4413      	add	r3, r2
 80064dc:	3304      	adds	r3, #4
 80064de:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 80064e0:	69bb      	ldr	r3, [r7, #24]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d102      	bne.n	80064ec <SCSI_ReadCapacity16+0x38>
  {
    return -1;
 80064e6:	f04f 33ff 	mov.w	r3, #4294967295
 80064ea:	e08f      	b.n	800660c <SCSI_ReadCapacity16+0x158>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80064f2:	68fa      	ldr	r2, [r7, #12]
 80064f4:	33b0      	adds	r3, #176	@ 0xb0
 80064f6:	009b      	lsls	r3, r3, #2
 80064f8:	4413      	add	r3, r2
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	685b      	ldr	r3, [r3, #4]
 80064fe:	697a      	ldr	r2, [r7, #20]
 8006500:	1d11      	adds	r1, r2, #4
 8006502:	697a      	ldr	r2, [r7, #20]
 8006504:	7af8      	ldrb	r0, [r7, #11]
 8006506:	4798      	blx	r3
 8006508:	4603      	mov	r3, r0
 800650a:	74fb      	strb	r3, [r7, #19]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 800650c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d104      	bne.n	800651e <SCSI_ReadCapacity16+0x6a>
 8006514:	69bb      	ldr	r3, [r7, #24]
 8006516:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800651a:	2b02      	cmp	r3, #2
 800651c:	d108      	bne.n	8006530 <SCSI_ReadCapacity16+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 800651e:	7af9      	ldrb	r1, [r7, #11]
 8006520:	233a      	movs	r3, #58	@ 0x3a
 8006522:	2202      	movs	r2, #2
 8006524:	68f8      	ldr	r0, [r7, #12]
 8006526:	f000 fa12 	bl	800694e <SCSI_SenseCode>
    return -1;
 800652a:	f04f 33ff 	mov.w	r3, #4294967295
 800652e:	e06d      	b.n	800660c <SCSI_ReadCapacity16+0x158>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	330a      	adds	r3, #10
 8006534:	781b      	ldrb	r3, [r3, #0]
 8006536:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	330b      	adds	r3, #11
 800653c:	781b      	ldrb	r3, [r3, #0]
 800653e:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8006540:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	330c      	adds	r3, #12
 8006546:	781b      	ldrb	r3, [r3, #0]
 8006548:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 800654a:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 800654c:	687a      	ldr	r2, [r7, #4]
 800654e:	320d      	adds	r2, #13
 8006550:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 8006552:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8006554:	69bb      	ldr	r3, [r7, #24]
 8006556:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 8006558:	2300      	movs	r3, #0
 800655a:	61fb      	str	r3, [r7, #28]
 800655c:	e008      	b.n	8006570 <SCSI_ReadCapacity16+0xbc>
  {
    hmsc->bot_data[idx] = 0U;
 800655e:	69ba      	ldr	r2, [r7, #24]
 8006560:	69fb      	ldr	r3, [r7, #28]
 8006562:	4413      	add	r3, r2
 8006564:	3310      	adds	r3, #16
 8006566:	2200      	movs	r2, #0
 8006568:	701a      	strb	r2, [r3, #0]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 800656a:	69fb      	ldr	r3, [r7, #28]
 800656c:	3301      	adds	r3, #1
 800656e:	61fb      	str	r3, [r7, #28]
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	69fa      	ldr	r2, [r7, #28]
 8006576:	429a      	cmp	r2, r3
 8006578:	d3f1      	bcc.n	800655e <SCSI_ReadCapacity16+0xaa>
  }

  hmsc->bot_data[4] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 800657a:	697b      	ldr	r3, [r7, #20]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	3b01      	subs	r3, #1
 8006580:	0e1b      	lsrs	r3, r3, #24
 8006582:	b2da      	uxtb	r2, r3
 8006584:	69bb      	ldr	r3, [r7, #24]
 8006586:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 8006588:	697b      	ldr	r3, [r7, #20]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	3b01      	subs	r3, #1
 800658e:	0c1b      	lsrs	r3, r3, #16
 8006590:	b2da      	uxtb	r2, r3
 8006592:	69bb      	ldr	r3, [r7, #24]
 8006594:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 8006596:	697b      	ldr	r3, [r7, #20]
 8006598:	685b      	ldr	r3, [r3, #4]
 800659a:	3b01      	subs	r3, #1
 800659c:	0a1b      	lsrs	r3, r3, #8
 800659e:	b2da      	uxtb	r2, r3
 80065a0:	69bb      	ldr	r3, [r7, #24]
 80065a2:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->nbr - 1U);
 80065a4:	697b      	ldr	r3, [r7, #20]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	b2db      	uxtb	r3, r3
 80065aa:	3b01      	subs	r3, #1
 80065ac:	b2da      	uxtb	r2, r3
 80065ae:	69bb      	ldr	r3, [r7, #24]
 80065b0:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(p_scsi_blk->size >>  24);
 80065b2:	697b      	ldr	r3, [r7, #20]
 80065b4:	881b      	ldrh	r3, [r3, #0]
 80065b6:	161b      	asrs	r3, r3, #24
 80065b8:	b2da      	uxtb	r2, r3
 80065ba:	69bb      	ldr	r3, [r7, #24]
 80065bc:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(p_scsi_blk->size >>  16);
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	881b      	ldrh	r3, [r3, #0]
 80065c2:	141b      	asrs	r3, r3, #16
 80065c4:	b2da      	uxtb	r2, r3
 80065c6:	69bb      	ldr	r3, [r7, #24]
 80065c8:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(p_scsi_blk->size >>  8);
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	881b      	ldrh	r3, [r3, #0]
 80065ce:	0a1b      	lsrs	r3, r3, #8
 80065d0:	b29b      	uxth	r3, r3
 80065d2:	b2da      	uxtb	r2, r3
 80065d4:	69bb      	ldr	r3, [r7, #24]
 80065d6:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(p_scsi_blk->size);
 80065d8:	697b      	ldr	r3, [r7, #20]
 80065da:	881b      	ldrh	r3, [r3, #0]
 80065dc:	b2da      	uxtb	r2, r3
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	330a      	adds	r3, #10
 80065e6:	781b      	ldrb	r3, [r3, #0]
 80065e8:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	330b      	adds	r3, #11
 80065ee:	781b      	ldrb	r3, [r3, #0]
 80065f0:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80065f2:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	330c      	adds	r3, #12
 80065f8:	781b      	ldrb	r3, [r3, #0]
 80065fa:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 80065fc:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 80065fe:	687a      	ldr	r2, [r7, #4]
 8006600:	320d      	adds	r2, #13
 8006602:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 8006604:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	60da      	str	r2, [r3, #12]

  return 0;
 800660a:	2300      	movs	r3, #0
}
 800660c:	4618      	mov	r0, r3
 800660e:	3720      	adds	r7, #32
 8006610:	46bd      	mov	sp, r7
 8006612:	bd80      	pop	{r7, pc}

08006614 <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b088      	sub	sp, #32
 8006618:	af00      	add	r7, sp, #0
 800661a:	60f8      	str	r0, [r7, #12]
 800661c:	460b      	mov	r3, r1
 800661e:	607a      	str	r2, [r7, #4]
 8006620:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	32b0      	adds	r2, #176	@ 0xb0
 800662c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006630:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 8006632:	69bb      	ldr	r3, [r7, #24]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d102      	bne.n	800663e <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 8006638:	f04f 33ff 	mov.w	r3, #4294967295
 800663c:	e061      	b.n	8006702 <SCSI_ReadFormatCapacity+0xee>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006644:	68fa      	ldr	r2, [r7, #12]
 8006646:	33b0      	adds	r3, #176	@ 0xb0
 8006648:	009b      	lsls	r3, r3, #2
 800664a:	4413      	add	r3, r2
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	f107 0214 	add.w	r2, r7, #20
 8006654:	f107 0110 	add.w	r1, r7, #16
 8006658:	7af8      	ldrb	r0, [r7, #11]
 800665a:	4798      	blx	r3
 800665c:	4603      	mov	r3, r0
 800665e:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8006660:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d104      	bne.n	8006672 <SCSI_ReadFormatCapacity+0x5e>
 8006668:	69bb      	ldr	r3, [r7, #24]
 800666a:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 800666e:	2b02      	cmp	r3, #2
 8006670:	d108      	bne.n	8006684 <SCSI_ReadFormatCapacity+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006672:	7af9      	ldrb	r1, [r7, #11]
 8006674:	233a      	movs	r3, #58	@ 0x3a
 8006676:	2202      	movs	r2, #2
 8006678:	68f8      	ldr	r0, [r7, #12]
 800667a:	f000 f968 	bl	800694e <SCSI_SenseCode>
    return -1;
 800667e:	f04f 33ff 	mov.w	r3, #4294967295
 8006682:	e03e      	b.n	8006702 <SCSI_ReadFormatCapacity+0xee>
  }

  for (i = 0U; i < 12U ; i++)
 8006684:	2300      	movs	r3, #0
 8006686:	83fb      	strh	r3, [r7, #30]
 8006688:	e007      	b.n	800669a <SCSI_ReadFormatCapacity+0x86>
  {
    hmsc->bot_data[i] = 0U;
 800668a:	8bfb      	ldrh	r3, [r7, #30]
 800668c:	69ba      	ldr	r2, [r7, #24]
 800668e:	4413      	add	r3, r2
 8006690:	2200      	movs	r2, #0
 8006692:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 8006694:	8bfb      	ldrh	r3, [r7, #30]
 8006696:	3301      	adds	r3, #1
 8006698:	83fb      	strh	r3, [r7, #30]
 800669a:	8bfb      	ldrh	r3, [r7, #30]
 800669c:	2b0b      	cmp	r3, #11
 800669e:	d9f4      	bls.n	800668a <SCSI_ReadFormatCapacity+0x76>
  }

  hmsc->bot_data[3] = 0x08U;
 80066a0:	69bb      	ldr	r3, [r7, #24]
 80066a2:	2208      	movs	r2, #8
 80066a4:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	3b01      	subs	r3, #1
 80066aa:	0e1b      	lsrs	r3, r3, #24
 80066ac:	b2da      	uxtb	r2, r3
 80066ae:	69bb      	ldr	r3, [r7, #24]
 80066b0:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 80066b2:	693b      	ldr	r3, [r7, #16]
 80066b4:	3b01      	subs	r3, #1
 80066b6:	0c1b      	lsrs	r3, r3, #16
 80066b8:	b2da      	uxtb	r2, r3
 80066ba:	69bb      	ldr	r3, [r7, #24]
 80066bc:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	3b01      	subs	r3, #1
 80066c2:	0a1b      	lsrs	r3, r3, #8
 80066c4:	b2da      	uxtb	r2, r3
 80066c6:	69bb      	ldr	r3, [r7, #24]
 80066c8:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	3b01      	subs	r3, #1
 80066d0:	b2da      	uxtb	r2, r3
 80066d2:	69bb      	ldr	r3, [r7, #24]
 80066d4:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 80066d6:	69bb      	ldr	r3, [r7, #24]
 80066d8:	2202      	movs	r2, #2
 80066da:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 80066dc:	8abb      	ldrh	r3, [r7, #20]
 80066de:	141b      	asrs	r3, r3, #16
 80066e0:	b2da      	uxtb	r2, r3
 80066e2:	69bb      	ldr	r3, [r7, #24]
 80066e4:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 80066e6:	8abb      	ldrh	r3, [r7, #20]
 80066e8:	0a1b      	lsrs	r3, r3, #8
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	b2da      	uxtb	r2, r3
 80066ee:	69bb      	ldr	r3, [r7, #24]
 80066f0:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 80066f2:	8abb      	ldrh	r3, [r7, #20]
 80066f4:	b2da      	uxtb	r2, r3
 80066f6:	69bb      	ldr	r3, [r7, #24]
 80066f8:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	220c      	movs	r2, #12
 80066fe:	60da      	str	r2, [r3, #12]

  return 0;
 8006700:	2300      	movs	r3, #0
}
 8006702:	4618      	mov	r0, r3
 8006704:	3720      	adds	r7, #32
 8006706:	46bd      	mov	sp, r7
 8006708:	bd80      	pop	{r7, pc}
	...

0800670c <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b086      	sub	sp, #24
 8006710:	af00      	add	r7, sp, #0
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	460b      	mov	r3, r1
 8006716:	607a      	str	r2, [r7, #4]
 8006718:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	32b0      	adds	r2, #176	@ 0xb0
 8006724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006728:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 800672a:	2304      	movs	r3, #4
 800672c:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d102      	bne.n	800673a <SCSI_ModeSense6+0x2e>
  {
    return -1;
 8006734:	f04f 33ff 	mov.w	r3, #4294967295
 8006738:	e02f      	b.n	800679a <SCSI_ModeSense6+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006740:	68fa      	ldr	r2, [r7, #12]
 8006742:	33b0      	adds	r3, #176	@ 0xb0
 8006744:	009b      	lsls	r3, r3, #2
 8006746:	4413      	add	r3, r2
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	68db      	ldr	r3, [r3, #12]
 800674c:	7afa      	ldrb	r2, [r7, #11]
 800674e:	4610      	mov	r0, r2
 8006750:	4798      	blx	r3
 8006752:	4603      	mov	r3, r0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d007      	beq.n	8006768 <SCSI_ModeSense6+0x5c>
  {
    MSC_Mode_Sense6_data[2] |= (0x1U << 7); /* Set the WP (write protection) bit */
 8006758:	4b12      	ldr	r3, [pc, #72]	@ (80067a4 <SCSI_ModeSense6+0x98>)
 800675a:	789b      	ldrb	r3, [r3, #2]
 800675c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006760:	b2da      	uxtb	r2, r3
 8006762:	4b10      	ldr	r3, [pc, #64]	@ (80067a4 <SCSI_ModeSense6+0x98>)
 8006764:	709a      	strb	r2, [r3, #2]
 8006766:	e006      	b.n	8006776 <SCSI_ModeSense6+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[2] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 8006768:	4b0f      	ldr	r3, [pc, #60]	@ (80067a8 <SCSI_ModeSense6+0x9c>)
 800676a:	789b      	ldrb	r3, [r3, #2]
 800676c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006770:	b2da      	uxtb	r2, r3
 8006772:	4b0d      	ldr	r3, [pc, #52]	@ (80067a8 <SCSI_ModeSense6+0x9c>)
 8006774:	709a      	strb	r2, [r3, #2]
  }

  if (params[4] <= len)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	3304      	adds	r3, #4
 800677a:	781b      	ldrb	r3, [r3, #0]
 800677c:	461a      	mov	r2, r3
 800677e:	8afb      	ldrh	r3, [r7, #22]
 8006780:	4293      	cmp	r3, r2
 8006782:	d303      	bcc.n	800678c <SCSI_ModeSense6+0x80>
  {
    len = params[4];
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	3304      	adds	r3, #4
 8006788:	781b      	ldrb	r3, [r3, #0]
 800678a:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 800678c:	8afb      	ldrh	r3, [r7, #22]
 800678e:	461a      	mov	r2, r3
 8006790:	4904      	ldr	r1, [pc, #16]	@ (80067a4 <SCSI_ModeSense6+0x98>)
 8006792:	6938      	ldr	r0, [r7, #16]
 8006794:	f000 fed6 	bl	8007544 <SCSI_UpdateBotData>

  return 0;
 8006798:	2300      	movs	r3, #0
}
 800679a:	4618      	mov	r0, r3
 800679c:	3718      	adds	r7, #24
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}
 80067a2:	bf00      	nop
 80067a4:	20000080 	.word	0x20000080
 80067a8:	20000084 	.word	0x20000084

080067ac <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b086      	sub	sp, #24
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	60f8      	str	r0, [r7, #12]
 80067b4:	460b      	mov	r3, r1
 80067b6:	607a      	str	r2, [r7, #4]
 80067b8:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	32b0      	adds	r2, #176	@ 0xb0
 80067c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067c8:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 80067ca:	2308      	movs	r3, #8
 80067cc:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 80067ce:	693b      	ldr	r3, [r7, #16]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d102      	bne.n	80067da <SCSI_ModeSense10+0x2e>
  {
    return -1;
 80067d4:	f04f 33ff 	mov.w	r3, #4294967295
 80067d8:	e02f      	b.n	800683a <SCSI_ModeSense10+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80067e0:	68fa      	ldr	r2, [r7, #12]
 80067e2:	33b0      	adds	r3, #176	@ 0xb0
 80067e4:	009b      	lsls	r3, r3, #2
 80067e6:	4413      	add	r3, r2
 80067e8:	685b      	ldr	r3, [r3, #4]
 80067ea:	68db      	ldr	r3, [r3, #12]
 80067ec:	7afa      	ldrb	r2, [r7, #11]
 80067ee:	4610      	mov	r0, r2
 80067f0:	4798      	blx	r3
 80067f2:	4603      	mov	r3, r0
 80067f4:	2b00      	cmp	r3, #0
 80067f6:	d007      	beq.n	8006808 <SCSI_ModeSense10+0x5c>
  {
    MSC_Mode_Sense10_data[3] |= (0x1U << 7); /* Set the WP (write protection) bit */
 80067f8:	4b12      	ldr	r3, [pc, #72]	@ (8006844 <SCSI_ModeSense10+0x98>)
 80067fa:	78db      	ldrb	r3, [r3, #3]
 80067fc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006800:	b2da      	uxtb	r2, r3
 8006802:	4b10      	ldr	r3, [pc, #64]	@ (8006844 <SCSI_ModeSense10+0x98>)
 8006804:	70da      	strb	r2, [r3, #3]
 8006806:	e006      	b.n	8006816 <SCSI_ModeSense10+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[3] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 8006808:	4b0e      	ldr	r3, [pc, #56]	@ (8006844 <SCSI_ModeSense10+0x98>)
 800680a:	78db      	ldrb	r3, [r3, #3]
 800680c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006810:	b2da      	uxtb	r2, r3
 8006812:	4b0c      	ldr	r3, [pc, #48]	@ (8006844 <SCSI_ModeSense10+0x98>)
 8006814:	70da      	strb	r2, [r3, #3]
  }

  if (params[8] <= len)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	3308      	adds	r3, #8
 800681a:	781b      	ldrb	r3, [r3, #0]
 800681c:	461a      	mov	r2, r3
 800681e:	8afb      	ldrh	r3, [r7, #22]
 8006820:	4293      	cmp	r3, r2
 8006822:	d303      	bcc.n	800682c <SCSI_ModeSense10+0x80>
  {
    len = params[8];
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	3308      	adds	r3, #8
 8006828:	781b      	ldrb	r3, [r3, #0]
 800682a:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 800682c:	8afb      	ldrh	r3, [r7, #22]
 800682e:	461a      	mov	r2, r3
 8006830:	4904      	ldr	r1, [pc, #16]	@ (8006844 <SCSI_ModeSense10+0x98>)
 8006832:	6938      	ldr	r0, [r7, #16]
 8006834:	f000 fe86 	bl	8007544 <SCSI_UpdateBotData>

  return 0;
 8006838:	2300      	movs	r3, #0
}
 800683a:	4618      	mov	r0, r3
 800683c:	3718      	adds	r7, #24
 800683e:	46bd      	mov	sp, r7
 8006840:	bd80      	pop	{r7, pc}
 8006842:	bf00      	nop
 8006844:	20000084 	.word	0x20000084

08006848 <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b086      	sub	sp, #24
 800684c:	af00      	add	r7, sp, #0
 800684e:	60f8      	str	r0, [r7, #12]
 8006850:	460b      	mov	r3, r1
 8006852:	607a      	str	r2, [r7, #4]
 8006854:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	32b0      	adds	r2, #176	@ 0xb0
 8006860:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006864:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8006866:	693b      	ldr	r3, [r7, #16]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d102      	bne.n	8006872 <SCSI_RequestSense+0x2a>
  {
    return -1;
 800686c:	f04f 33ff 	mov.w	r3, #4294967295
 8006870:	e069      	b.n	8006946 <SCSI_RequestSense+0xfe>
  }

  if (hmsc->cbw.dDataLength == 0U)
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8006878:	2b00      	cmp	r3, #0
 800687a:	d10a      	bne.n	8006892 <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 800687c:	693b      	ldr	r3, [r7, #16]
 800687e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006882:	2320      	movs	r3, #32
 8006884:	2205      	movs	r2, #5
 8006886:	68f8      	ldr	r0, [r7, #12]
 8006888:	f000 f861 	bl	800694e <SCSI_SenseCode>
    return -1;
 800688c:	f04f 33ff 	mov.w	r3, #4294967295
 8006890:	e059      	b.n	8006946 <SCSI_RequestSense+0xfe>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8006892:	2300      	movs	r3, #0
 8006894:	75fb      	strb	r3, [r7, #23]
 8006896:	e007      	b.n	80068a8 <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 8006898:	7dfb      	ldrb	r3, [r7, #23]
 800689a:	693a      	ldr	r2, [r7, #16]
 800689c:	4413      	add	r3, r2
 800689e:	2200      	movs	r2, #0
 80068a0:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 80068a2:	7dfb      	ldrb	r3, [r7, #23]
 80068a4:	3301      	adds	r3, #1
 80068a6:	75fb      	strb	r3, [r7, #23]
 80068a8:	7dfb      	ldrb	r3, [r7, #23]
 80068aa:	2b11      	cmp	r3, #17
 80068ac:	d9f4      	bls.n	8006898 <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	2270      	movs	r2, #112	@ 0x70
 80068b2:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	220c      	movs	r2, #12
 80068b8:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	f893 2260 	ldrb.w	r2, [r3, #608]	@ 0x260
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80068c6:	429a      	cmp	r2, r3
 80068c8:	d02e      	beq.n	8006928 <SCSI_RequestSense+0xe0>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 80068ca:	693b      	ldr	r3, [r7, #16]
 80068cc:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 80068d0:	461a      	mov	r2, r3
 80068d2:	693b      	ldr	r3, [r7, #16]
 80068d4:	3248      	adds	r2, #72	@ 0x48
 80068d6:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 80068e4:	693a      	ldr	r2, [r7, #16]
 80068e6:	3348      	adds	r3, #72	@ 0x48
 80068e8:	00db      	lsls	r3, r3, #3
 80068ea:	4413      	add	r3, r2
 80068ec:	791a      	ldrb	r2, [r3, #4]
 80068ee:	693b      	ldr	r3, [r7, #16]
 80068f0:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 80068f8:	693a      	ldr	r2, [r7, #16]
 80068fa:	3348      	adds	r3, #72	@ 0x48
 80068fc:	00db      	lsls	r3, r3, #3
 80068fe:	4413      	add	r3, r2
 8006900:	795a      	ldrb	r2, [r3, #5]
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800690c:	3301      	adds	r3, #1
 800690e:	b2da      	uxtb	r2, r3
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 800691c:	2b04      	cmp	r3, #4
 800691e:	d103      	bne.n	8006928 <SCSI_RequestSense+0xe0>
    {
      hmsc->scsi_sense_head = 0U;
 8006920:	693b      	ldr	r3, [r7, #16]
 8006922:	2200      	movs	r2, #0
 8006924:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	2212      	movs	r2, #18
 800692c:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	3304      	adds	r3, #4
 8006932:	781b      	ldrb	r3, [r3, #0]
 8006934:	2b12      	cmp	r3, #18
 8006936:	d805      	bhi.n	8006944 <SCSI_RequestSense+0xfc>
  {
    hmsc->bot_data_length = params[4];
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	3304      	adds	r3, #4
 800693c:	781b      	ldrb	r3, [r3, #0]
 800693e:	461a      	mov	r2, r3
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	60da      	str	r2, [r3, #12]
  }

  return 0;
 8006944:	2300      	movs	r3, #0
}
 8006946:	4618      	mov	r0, r3
 8006948:	3718      	adds	r7, #24
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}

0800694e <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 800694e:	b480      	push	{r7}
 8006950:	b085      	sub	sp, #20
 8006952:	af00      	add	r7, sp, #0
 8006954:	6078      	str	r0, [r7, #4]
 8006956:	4608      	mov	r0, r1
 8006958:	4611      	mov	r1, r2
 800695a:	461a      	mov	r2, r3
 800695c:	4603      	mov	r3, r0
 800695e:	70fb      	strb	r3, [r7, #3]
 8006960:	460b      	mov	r3, r1
 8006962:	70bb      	strb	r3, [r7, #2]
 8006964:	4613      	mov	r3, r2
 8006966:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	32b0      	adds	r2, #176	@ 0xb0
 8006972:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006976:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2b00      	cmp	r3, #0
 800697c:	d02c      	beq.n	80069d8 <SCSI_SenseCode+0x8a>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8006984:	461a      	mov	r2, r3
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	3248      	adds	r2, #72	@ 0x48
 800698a:	78b9      	ldrb	r1, [r7, #2]
 800698c:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8006996:	68fa      	ldr	r2, [r7, #12]
 8006998:	3348      	adds	r3, #72	@ 0x48
 800699a:	00db      	lsls	r3, r3, #3
 800699c:	4413      	add	r3, r2
 800699e:	787a      	ldrb	r2, [r7, #1]
 80069a0:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80069a8:	68fa      	ldr	r2, [r7, #12]
 80069aa:	3348      	adds	r3, #72	@ 0x48
 80069ac:	00db      	lsls	r3, r3, #3
 80069ae:	4413      	add	r3, r2
 80069b0:	2200      	movs	r2, #0
 80069b2:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80069ba:	3301      	adds	r3, #1
 80069bc:	b2da      	uxtb	r2, r3
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 80069ca:	2b04      	cmp	r3, #4
 80069cc:	d105      	bne.n	80069da <SCSI_SenseCode+0x8c>
  {
    hmsc->scsi_sense_tail = 0U;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2200      	movs	r2, #0
 80069d2:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 80069d6:	e000      	b.n	80069da <SCSI_SenseCode+0x8c>
    return;
 80069d8:	bf00      	nop
  }
}
 80069da:	3714      	adds	r7, #20
 80069dc:	46bd      	mov	sp, r7
 80069de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e2:	4770      	bx	lr

080069e4 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b086      	sub	sp, #24
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	60f8      	str	r0, [r7, #12]
 80069ec:	460b      	mov	r3, r1
 80069ee:	607a      	str	r2, [r7, #4]
 80069f0:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	32b0      	adds	r2, #176	@ 0xb0
 80069fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a00:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d102      	bne.n	8006a0e <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 8006a08:	f04f 33ff 	mov.w	r3, #4294967295
 8006a0c:	e03b      	b.n	8006a86 <SCSI_StartStopUnit+0xa2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8006a14:	2b01      	cmp	r3, #1
 8006a16:	d10f      	bne.n	8006a38 <SCSI_StartStopUnit+0x54>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	3304      	adds	r3, #4
 8006a1c:	781b      	ldrb	r3, [r3, #0]
 8006a1e:	f003 0303 	and.w	r3, r3, #3
 8006a22:	2b02      	cmp	r3, #2
 8006a24:	d108      	bne.n	8006a38 <SCSI_StartStopUnit+0x54>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 8006a26:	7af9      	ldrb	r1, [r7, #11]
 8006a28:	2324      	movs	r3, #36	@ 0x24
 8006a2a:	2205      	movs	r2, #5
 8006a2c:	68f8      	ldr	r0, [r7, #12]
 8006a2e:	f7ff ff8e 	bl	800694e <SCSI_SenseCode>

    return -1;
 8006a32:	f04f 33ff 	mov.w	r3, #4294967295
 8006a36:	e026      	b.n	8006a86 <SCSI_StartStopUnit+0xa2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	3304      	adds	r3, #4
 8006a3c:	781b      	ldrb	r3, [r3, #0]
 8006a3e:	f003 0303 	and.w	r3, r3, #3
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d104      	bne.n	8006a50 <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8006a4e:	e016      	b.n	8006a7e <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	3304      	adds	r3, #4
 8006a54:	781b      	ldrb	r3, [r3, #0]
 8006a56:	f003 0303 	and.w	r3, r3, #3
 8006a5a:	2b02      	cmp	r3, #2
 8006a5c:	d104      	bne.n	8006a68 <SCSI_StartStopUnit+0x84>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	2202      	movs	r2, #2
 8006a62:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8006a66:	e00a      	b.n	8006a7e <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	3304      	adds	r3, #4
 8006a6c:	781b      	ldrb	r3, [r3, #0]
 8006a6e:	f003 0303 	and.w	r3, r3, #3
 8006a72:	2b03      	cmp	r3, #3
 8006a74:	d103      	bne.n	8006a7e <SCSI_StartStopUnit+0x9a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8006a76:	697b      	ldr	r3, [r7, #20]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	2200      	movs	r2, #0
 8006a82:	60da      	str	r2, [r3, #12]

  return 0;
 8006a84:	2300      	movs	r3, #0
}
 8006a86:	4618      	mov	r0, r3
 8006a88:	3718      	adds	r7, #24
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}

08006a8e <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8006a8e:	b480      	push	{r7}
 8006a90:	b087      	sub	sp, #28
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	60f8      	str	r0, [r7, #12]
 8006a96:	460b      	mov	r3, r1
 8006a98:	607a      	str	r2, [r7, #4]
 8006a9a:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	32b0      	adds	r2, #176	@ 0xb0
 8006aa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006aaa:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8006aac:	697b      	ldr	r3, [r7, #20]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d102      	bne.n	8006ab8 <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 8006ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8006ab6:	e011      	b.n	8006adc <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	3304      	adds	r3, #4
 8006abc:	781b      	ldrb	r3, [r3, #0]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d104      	bne.n	8006acc <SCSI_AllowPreventRemovable+0x3e>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8006aca:	e003      	b.n	8006ad4 <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 8006acc:	697b      	ldr	r3, [r7, #20]
 8006ace:	2201      	movs	r2, #1
 8006ad0:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }

  hmsc->bot_data_length = 0U;
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	60da      	str	r2, [r3, #12]

  return 0;
 8006ada:	2300      	movs	r3, #0
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	371c      	adds	r7, #28
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	4770      	bx	lr

08006ae8 <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b086      	sub	sp, #24
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	60f8      	str	r0, [r7, #12]
 8006af0:	460b      	mov	r3, r1
 8006af2:	607a      	str	r2, [r7, #4]
 8006af4:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	32b0      	adds	r2, #176	@ 0xb0
 8006b00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b04:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8006b06:	7afb      	ldrb	r3, [r7, #11]
 8006b08:	3326      	adds	r3, #38	@ 0x26
 8006b0a:	011b      	lsls	r3, r3, #4
 8006b0c:	697a      	ldr	r2, [r7, #20]
 8006b0e:	4413      	add	r3, r2
 8006b10:	3304      	adds	r3, #4
 8006b12:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d102      	bne.n	8006b20 <SCSI_Read10+0x38>
  {
    return -1;
 8006b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8006b1e:	e089      	b.n	8006c34 <SCSI_Read10+0x14c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	7a1b      	ldrb	r3, [r3, #8]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d17b      	bne.n	8006c20 <SCSI_Read10+0x138>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8006b28:	697b      	ldr	r3, [r7, #20]
 8006b2a:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8006b2e:	b25b      	sxtb	r3, r3
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	db0a      	blt.n	8006b4a <SCSI_Read10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006b3a:	2320      	movs	r3, #32
 8006b3c:	2205      	movs	r2, #5
 8006b3e:	68f8      	ldr	r0, [r7, #12]
 8006b40:	f7ff ff05 	bl	800694e <SCSI_SenseCode>
      return -1;
 8006b44:	f04f 33ff 	mov.w	r3, #4294967295
 8006b48:	e074      	b.n	8006c34 <SCSI_Read10+0x14c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8006b50:	2b02      	cmp	r3, #2
 8006b52:	d108      	bne.n	8006b66 <SCSI_Read10+0x7e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006b54:	7af9      	ldrb	r1, [r7, #11]
 8006b56:	233a      	movs	r3, #58	@ 0x3a
 8006b58:	2202      	movs	r2, #2
 8006b5a:	68f8      	ldr	r0, [r7, #12]
 8006b5c:	f7ff fef7 	bl	800694e <SCSI_SenseCode>

      return -1;
 8006b60:	f04f 33ff 	mov.w	r3, #4294967295
 8006b64:	e066      	b.n	8006c34 <SCSI_Read10+0x14c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006b6c:	68fa      	ldr	r2, [r7, #12]
 8006b6e:	33b0      	adds	r3, #176	@ 0xb0
 8006b70:	009b      	lsls	r3, r3, #2
 8006b72:	4413      	add	r3, r2
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	7afa      	ldrb	r2, [r7, #11]
 8006b7a:	4610      	mov	r0, r2
 8006b7c:	4798      	blx	r3
 8006b7e:	4603      	mov	r3, r0
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d008      	beq.n	8006b96 <SCSI_Read10+0xae>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006b84:	7af9      	ldrb	r1, [r7, #11]
 8006b86:	233a      	movs	r3, #58	@ 0x3a
 8006b88:	2202      	movs	r2, #2
 8006b8a:	68f8      	ldr	r0, [r7, #12]
 8006b8c:	f7ff fedf 	bl	800694e <SCSI_SenseCode>
      return -1;
 8006b90:	f04f 33ff 	mov.w	r3, #4294967295
 8006b94:	e04e      	b.n	8006c34 <SCSI_Read10+0x14c>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	3302      	adds	r3, #2
 8006b9a:	781b      	ldrb	r3, [r3, #0]
 8006b9c:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	3303      	adds	r3, #3
 8006ba2:	781b      	ldrb	r3, [r3, #0]
 8006ba4:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006ba6:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	3304      	adds	r3, #4
 8006bac:	781b      	ldrb	r3, [r3, #0]
 8006bae:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8006bb0:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8006bb2:	687a      	ldr	r2, [r7, #4]
 8006bb4:	3205      	adds	r2, #5
 8006bb6:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 8006bb8:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006bba:	693b      	ldr	r3, [r7, #16]
 8006bbc:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	3307      	adds	r3, #7
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	021b      	lsls	r3, r3, #8
 8006bc6:	687a      	ldr	r2, [r7, #4]
 8006bc8:	3208      	adds	r2, #8
 8006bca:	7812      	ldrb	r2, [r2, #0]
 8006bcc:	431a      	orrs	r2, r3
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	689a      	ldr	r2, [r3, #8]
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	68db      	ldr	r3, [r3, #12]
 8006bda:	7af9      	ldrb	r1, [r7, #11]
 8006bdc:	68f8      	ldr	r0, [r7, #12]
 8006bde:	f000 fb6d 	bl	80072bc <SCSI_CheckAddressRange>
 8006be2:	4603      	mov	r3, r0
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	da02      	bge.n	8006bee <SCSI_Read10+0x106>
    {
      return -1; /* error */
 8006be8:	f04f 33ff 	mov.w	r3, #4294967295
 8006bec:	e022      	b.n	8006c34 <SCSI_Read10+0x14c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8006bf4:	693b      	ldr	r3, [r7, #16]
 8006bf6:	68db      	ldr	r3, [r3, #12]
 8006bf8:	6939      	ldr	r1, [r7, #16]
 8006bfa:	8809      	ldrh	r1, [r1, #0]
 8006bfc:	fb01 f303 	mul.w	r3, r1, r3
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d00a      	beq.n	8006c1a <SCSI_Read10+0x132>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006c0a:	2320      	movs	r3, #32
 8006c0c:	2205      	movs	r2, #5
 8006c0e:	68f8      	ldr	r0, [r7, #12]
 8006c10:	f7ff fe9d 	bl	800694e <SCSI_SenseCode>
      return -1;
 8006c14:	f04f 33ff 	mov.w	r3, #4294967295
 8006c18:	e00c      	b.n	8006c34 <SCSI_Read10+0x14c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	2202      	movs	r2, #2
 8006c1e:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8006c20:	697b      	ldr	r3, [r7, #20]
 8006c22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006c26:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8006c28:	7afb      	ldrb	r3, [r7, #11]
 8006c2a:	4619      	mov	r1, r3
 8006c2c:	68f8      	ldr	r0, [r7, #12]
 8006c2e:	f000 fb77 	bl	8007320 <SCSI_ProcessRead>
 8006c32:	4603      	mov	r3, r0
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3718      	adds	r7, #24
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bd80      	pop	{r7, pc}

08006c3c <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b086      	sub	sp, #24
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	460b      	mov	r3, r1
 8006c46:	607a      	str	r2, [r7, #4]
 8006c48:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	32b0      	adds	r2, #176	@ 0xb0
 8006c54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c58:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8006c5a:	7afb      	ldrb	r3, [r7, #11]
 8006c5c:	3326      	adds	r3, #38	@ 0x26
 8006c5e:	011b      	lsls	r3, r3, #4
 8006c60:	697a      	ldr	r2, [r7, #20]
 8006c62:	4413      	add	r3, r2
 8006c64:	3304      	adds	r3, #4
 8006c66:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8006c68:	697b      	ldr	r3, [r7, #20]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d102      	bne.n	8006c74 <SCSI_Read12+0x38>
  {
    return -1;
 8006c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8006c72:	e094      	b.n	8006d9e <SCSI_Read12+0x162>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	7a1b      	ldrb	r3, [r3, #8]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	f040 8086 	bne.w	8006d8a <SCSI_Read12+0x14e>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8006c7e:	697b      	ldr	r3, [r7, #20]
 8006c80:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8006c84:	b25b      	sxtb	r3, r3
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	db0a      	blt.n	8006ca0 <SCSI_Read12+0x64>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006c8a:	697b      	ldr	r3, [r7, #20]
 8006c8c:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006c90:	2320      	movs	r3, #32
 8006c92:	2205      	movs	r2, #5
 8006c94:	68f8      	ldr	r0, [r7, #12]
 8006c96:	f7ff fe5a 	bl	800694e <SCSI_SenseCode>
      return -1;
 8006c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8006c9e:	e07e      	b.n	8006d9e <SCSI_Read12+0x162>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8006ca6:	2b02      	cmp	r3, #2
 8006ca8:	d108      	bne.n	8006cbc <SCSI_Read12+0x80>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006caa:	7af9      	ldrb	r1, [r7, #11]
 8006cac:	233a      	movs	r3, #58	@ 0x3a
 8006cae:	2202      	movs	r2, #2
 8006cb0:	68f8      	ldr	r0, [r7, #12]
 8006cb2:	f7ff fe4c 	bl	800694e <SCSI_SenseCode>
      return -1;
 8006cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8006cba:	e070      	b.n	8006d9e <SCSI_Read12+0x162>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006cc2:	68fa      	ldr	r2, [r7, #12]
 8006cc4:	33b0      	adds	r3, #176	@ 0xb0
 8006cc6:	009b      	lsls	r3, r3, #2
 8006cc8:	4413      	add	r3, r2
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	7afa      	ldrb	r2, [r7, #11]
 8006cd0:	4610      	mov	r0, r2
 8006cd2:	4798      	blx	r3
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d008      	beq.n	8006cec <SCSI_Read12+0xb0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006cda:	7af9      	ldrb	r1, [r7, #11]
 8006cdc:	233a      	movs	r3, #58	@ 0x3a
 8006cde:	2202      	movs	r2, #2
 8006ce0:	68f8      	ldr	r0, [r7, #12]
 8006ce2:	f7ff fe34 	bl	800694e <SCSI_SenseCode>
      return -1;
 8006ce6:	f04f 33ff 	mov.w	r3, #4294967295
 8006cea:	e058      	b.n	8006d9e <SCSI_Read12+0x162>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	3302      	adds	r3, #2
 8006cf0:	781b      	ldrb	r3, [r3, #0]
 8006cf2:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	3303      	adds	r3, #3
 8006cf8:	781b      	ldrb	r3, [r3, #0]
 8006cfa:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006cfc:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	3304      	adds	r3, #4
 8006d02:	781b      	ldrb	r3, [r3, #0]
 8006d04:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8006d06:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8006d08:	687a      	ldr	r2, [r7, #4]
 8006d0a:	3205      	adds	r2, #5
 8006d0c:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 8006d0e:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006d10:	693b      	ldr	r3, [r7, #16]
 8006d12:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	3306      	adds	r3, #6
 8006d18:	781b      	ldrb	r3, [r3, #0]
 8006d1a:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	3307      	adds	r3, #7
 8006d20:	781b      	ldrb	r3, [r3, #0]
 8006d22:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8006d24:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	3308      	adds	r3, #8
 8006d2a:	781b      	ldrb	r3, [r3, #0]
 8006d2c:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 8006d2e:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 8006d30:	687a      	ldr	r2, [r7, #4]
 8006d32:	3209      	adds	r2, #9
 8006d34:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 8006d36:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8006d38:	693b      	ldr	r3, [r7, #16]
 8006d3a:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	689a      	ldr	r2, [r3, #8]
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	68db      	ldr	r3, [r3, #12]
 8006d44:	7af9      	ldrb	r1, [r7, #11]
 8006d46:	68f8      	ldr	r0, [r7, #12]
 8006d48:	f000 fab8 	bl	80072bc <SCSI_CheckAddressRange>
 8006d4c:	4603      	mov	r3, r0
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	da02      	bge.n	8006d58 <SCSI_Read12+0x11c>
    {
      return -1; /* error */
 8006d52:	f04f 33ff 	mov.w	r3, #4294967295
 8006d56:	e022      	b.n	8006d9e <SCSI_Read12+0x162>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8006d5e:	693b      	ldr	r3, [r7, #16]
 8006d60:	68db      	ldr	r3, [r3, #12]
 8006d62:	6939      	ldr	r1, [r7, #16]
 8006d64:	8809      	ldrh	r1, [r1, #0]
 8006d66:	fb01 f303 	mul.w	r3, r1, r3
 8006d6a:	429a      	cmp	r2, r3
 8006d6c:	d00a      	beq.n	8006d84 <SCSI_Read12+0x148>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006d6e:	697b      	ldr	r3, [r7, #20]
 8006d70:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006d74:	2320      	movs	r3, #32
 8006d76:	2205      	movs	r2, #5
 8006d78:	68f8      	ldr	r0, [r7, #12]
 8006d7a:	f7ff fde8 	bl	800694e <SCSI_SenseCode>
      return -1;
 8006d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8006d82:	e00c      	b.n	8006d9e <SCSI_Read12+0x162>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8006d84:	697b      	ldr	r3, [r7, #20]
 8006d86:	2202      	movs	r2, #2
 8006d88:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8006d8a:	697b      	ldr	r3, [r7, #20]
 8006d8c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d90:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8006d92:	7afb      	ldrb	r3, [r7, #11]
 8006d94:	4619      	mov	r1, r3
 8006d96:	68f8      	ldr	r0, [r7, #12]
 8006d98:	f000 fac2 	bl	8007320 <SCSI_ProcessRead>
 8006d9c:	4603      	mov	r3, r0
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3718      	adds	r7, #24
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}
	...

08006da8 <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b088      	sub	sp, #32
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	60f8      	str	r0, [r7, #12]
 8006db0:	460b      	mov	r3, r1
 8006db2:	607a      	str	r2, [r7, #4]
 8006db4:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	32b0      	adds	r2, #176	@ 0xb0
 8006dc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006dc4:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8006dc6:	7afb      	ldrb	r3, [r7, #11]
 8006dc8:	3326      	adds	r3, #38	@ 0x26
 8006dca:	011b      	lsls	r3, r3, #4
 8006dcc:	69fa      	ldr	r2, [r7, #28]
 8006dce:	4413      	add	r3, r2
 8006dd0:	3304      	adds	r3, #4
 8006dd2:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 8006dd4:	69fb      	ldr	r3, [r7, #28]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d102      	bne.n	8006de0 <SCSI_Write10+0x38>
  {
    return -1;
 8006dda:	f04f 33ff 	mov.w	r3, #4294967295
 8006dde:	e0b4      	b.n	8006f4a <SCSI_Write10+0x1a2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8006de0:	69fb      	ldr	r3, [r7, #28]
 8006de2:	7a1b      	ldrb	r3, [r3, #8]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	f040 80aa 	bne.w	8006f3e <SCSI_Write10+0x196>
  {
    if (hmsc->cbw.dDataLength == 0U)
 8006dea:	69fb      	ldr	r3, [r7, #28]
 8006dec:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d10a      	bne.n	8006e0a <SCSI_Write10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006df4:	69fb      	ldr	r3, [r7, #28]
 8006df6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006dfa:	2320      	movs	r3, #32
 8006dfc:	2205      	movs	r2, #5
 8006dfe:	68f8      	ldr	r0, [r7, #12]
 8006e00:	f7ff fda5 	bl	800694e <SCSI_SenseCode>
      return -1;
 8006e04:	f04f 33ff 	mov.w	r3, #4294967295
 8006e08:	e09f      	b.n	8006f4a <SCSI_Write10+0x1a2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8006e0a:	69fb      	ldr	r3, [r7, #28]
 8006e0c:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8006e10:	b25b      	sxtb	r3, r3
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	da0a      	bge.n	8006e2c <SCSI_Write10+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006e16:	69fb      	ldr	r3, [r7, #28]
 8006e18:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006e1c:	2320      	movs	r3, #32
 8006e1e:	2205      	movs	r2, #5
 8006e20:	68f8      	ldr	r0, [r7, #12]
 8006e22:	f7ff fd94 	bl	800694e <SCSI_SenseCode>
      return -1;
 8006e26:	f04f 33ff 	mov.w	r3, #4294967295
 8006e2a:	e08e      	b.n	8006f4a <SCSI_Write10+0x1a2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e32:	68fa      	ldr	r2, [r7, #12]
 8006e34:	33b0      	adds	r3, #176	@ 0xb0
 8006e36:	009b      	lsls	r3, r3, #2
 8006e38:	4413      	add	r3, r2
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	7afa      	ldrb	r2, [r7, #11]
 8006e40:	4610      	mov	r0, r2
 8006e42:	4798      	blx	r3
 8006e44:	4603      	mov	r3, r0
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d008      	beq.n	8006e5c <SCSI_Write10+0xb4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006e4a:	7af9      	ldrb	r1, [r7, #11]
 8006e4c:	233a      	movs	r3, #58	@ 0x3a
 8006e4e:	2202      	movs	r2, #2
 8006e50:	68f8      	ldr	r0, [r7, #12]
 8006e52:	f7ff fd7c 	bl	800694e <SCSI_SenseCode>
      return -1;
 8006e56:	f04f 33ff 	mov.w	r3, #4294967295
 8006e5a:	e076      	b.n	8006f4a <SCSI_Write10+0x1a2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e62:	68fa      	ldr	r2, [r7, #12]
 8006e64:	33b0      	adds	r3, #176	@ 0xb0
 8006e66:	009b      	lsls	r3, r3, #2
 8006e68:	4413      	add	r3, r2
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	68db      	ldr	r3, [r3, #12]
 8006e6e:	7afa      	ldrb	r2, [r7, #11]
 8006e70:	4610      	mov	r0, r2
 8006e72:	4798      	blx	r3
 8006e74:	4603      	mov	r3, r0
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d008      	beq.n	8006e8c <SCSI_Write10+0xe4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 8006e7a:	7af9      	ldrb	r1, [r7, #11]
 8006e7c:	2327      	movs	r3, #39	@ 0x27
 8006e7e:	2202      	movs	r2, #2
 8006e80:	68f8      	ldr	r0, [r7, #12]
 8006e82:	f7ff fd64 	bl	800694e <SCSI_SenseCode>
      return -1;
 8006e86:	f04f 33ff 	mov.w	r3, #4294967295
 8006e8a:	e05e      	b.n	8006f4a <SCSI_Write10+0x1a2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	3302      	adds	r3, #2
 8006e90:	781b      	ldrb	r3, [r3, #0]
 8006e92:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	3303      	adds	r3, #3
 8006e98:	781b      	ldrb	r3, [r3, #0]
 8006e9a:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006e9c:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	3304      	adds	r3, #4
 8006ea2:	781b      	ldrb	r3, [r3, #0]
 8006ea4:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8006ea6:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8006ea8:	687a      	ldr	r2, [r7, #4]
 8006eaa:	3205      	adds	r2, #5
 8006eac:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 8006eae:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8006eb0:	69bb      	ldr	r3, [r7, #24]
 8006eb2:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	3307      	adds	r3, #7
 8006eb8:	781b      	ldrb	r3, [r3, #0]
 8006eba:	021b      	lsls	r3, r3, #8
                      (uint32_t)params[8];
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	3208      	adds	r2, #8
 8006ec0:	7812      	ldrb	r2, [r2, #0]
    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 8006ec2:	431a      	orrs	r2, r3
 8006ec4:	69bb      	ldr	r3, [r7, #24]
 8006ec6:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8006ec8:	69bb      	ldr	r3, [r7, #24]
 8006eca:	689a      	ldr	r2, [r3, #8]
 8006ecc:	69bb      	ldr	r3, [r7, #24]
 8006ece:	68db      	ldr	r3, [r3, #12]
 8006ed0:	7af9      	ldrb	r1, [r7, #11]
 8006ed2:	68f8      	ldr	r0, [r7, #12]
 8006ed4:	f000 f9f2 	bl	80072bc <SCSI_CheckAddressRange>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	da02      	bge.n	8006ee4 <SCSI_Write10+0x13c>
    {
      return -1; /* error */
 8006ede:	f04f 33ff 	mov.w	r3, #4294967295
 8006ee2:	e032      	b.n	8006f4a <SCSI_Write10+0x1a2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 8006ee4:	69bb      	ldr	r3, [r7, #24]
 8006ee6:	68db      	ldr	r3, [r3, #12]
 8006ee8:	69ba      	ldr	r2, [r7, #24]
 8006eea:	8812      	ldrh	r2, [r2, #0]
 8006eec:	fb02 f303 	mul.w	r3, r2, r3
 8006ef0:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 8006ef2:	69fb      	ldr	r3, [r7, #28]
 8006ef4:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8006ef8:	697a      	ldr	r2, [r7, #20]
 8006efa:	429a      	cmp	r2, r3
 8006efc:	d00a      	beq.n	8006f14 <SCSI_Write10+0x16c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006efe:	69fb      	ldr	r3, [r7, #28]
 8006f00:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006f04:	2320      	movs	r3, #32
 8006f06:	2205      	movs	r2, #5
 8006f08:	68f8      	ldr	r0, [r7, #12]
 8006f0a:	f7ff fd20 	bl	800694e <SCSI_SenseCode>
      return -1;
 8006f0e:	f04f 33ff 	mov.w	r3, #4294967295
 8006f12:	e01a      	b.n	8006f4a <SCSI_Write10+0x1a2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 8006f14:	697b      	ldr	r3, [r7, #20]
 8006f16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f1a:	bf28      	it	cs
 8006f1c:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8006f20:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 8006f22:	69fb      	ldr	r3, [r7, #28]
 8006f24:	2201      	movs	r2, #1
 8006f26:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 8006f28:	4b0a      	ldr	r3, [pc, #40]	@ (8006f54 <SCSI_Write10+0x1ac>)
 8006f2a:	7819      	ldrb	r1, [r3, #0]
 8006f2c:	69fb      	ldr	r3, [r7, #28]
 8006f2e:	f103 0210 	add.w	r2, r3, #16
 8006f32:	697b      	ldr	r3, [r7, #20]
 8006f34:	68f8      	ldr	r0, [r7, #12]
 8006f36:	f003 fd14 	bl	800a962 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	e005      	b.n	8006f4a <SCSI_Write10+0x1a2>
    return SCSI_ProcessWrite(pdev, lun);
 8006f3e:	7afb      	ldrb	r3, [r7, #11]
 8006f40:	4619      	mov	r1, r3
 8006f42:	68f8      	ldr	r0, [r7, #12]
 8006f44:	f000 fa6e 	bl	8007424 <SCSI_ProcessWrite>
 8006f48:	4603      	mov	r3, r0
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	3720      	adds	r7, #32
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bd80      	pop	{r7, pc}
 8006f52:	bf00      	nop
 8006f54:	2000006f 	.word	0x2000006f

08006f58 <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b088      	sub	sp, #32
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	60f8      	str	r0, [r7, #12]
 8006f60:	460b      	mov	r3, r1
 8006f62:	607a      	str	r2, [r7, #4]
 8006f64:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	32b0      	adds	r2, #176	@ 0xb0
 8006f70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f74:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8006f76:	7afb      	ldrb	r3, [r7, #11]
 8006f78:	3326      	adds	r3, #38	@ 0x26
 8006f7a:	011b      	lsls	r3, r3, #4
 8006f7c:	69fa      	ldr	r2, [r7, #28]
 8006f7e:	4413      	add	r3, r2
 8006f80:	3304      	adds	r3, #4
 8006f82:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 8006f84:	69fb      	ldr	r3, [r7, #28]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d102      	bne.n	8006f90 <SCSI_Write12+0x38>
  {
    return -1;
 8006f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8006f8e:	e0c4      	b.n	800711a <SCSI_Write12+0x1c2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8006f90:	69fb      	ldr	r3, [r7, #28]
 8006f92:	7a1b      	ldrb	r3, [r3, #8]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	f040 80ba 	bne.w	800710e <SCSI_Write12+0x1b6>
  {
    if (hmsc->cbw.dDataLength == 0U)
 8006f9a:	69fb      	ldr	r3, [r7, #28]
 8006f9c:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d10a      	bne.n	8006fba <SCSI_Write12+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006fa4:	69fb      	ldr	r3, [r7, #28]
 8006fa6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006faa:	2320      	movs	r3, #32
 8006fac:	2205      	movs	r2, #5
 8006fae:	68f8      	ldr	r0, [r7, #12]
 8006fb0:	f7ff fccd 	bl	800694e <SCSI_SenseCode>
      return -1;
 8006fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8006fb8:	e0af      	b.n	800711a <SCSI_Write12+0x1c2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8006fba:	69fb      	ldr	r3, [r7, #28]
 8006fbc:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8006fc0:	b25b      	sxtb	r3, r3
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	da0a      	bge.n	8006fdc <SCSI_Write12+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8006fc6:	69fb      	ldr	r3, [r7, #28]
 8006fc8:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8006fcc:	2320      	movs	r3, #32
 8006fce:	2205      	movs	r2, #5
 8006fd0:	68f8      	ldr	r0, [r7, #12]
 8006fd2:	f7ff fcbc 	bl	800694e <SCSI_SenseCode>
      return -1;
 8006fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8006fda:	e09e      	b.n	800711a <SCSI_Write12+0x1c2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006fe2:	68fa      	ldr	r2, [r7, #12]
 8006fe4:	33b0      	adds	r3, #176	@ 0xb0
 8006fe6:	009b      	lsls	r3, r3, #2
 8006fe8:	4413      	add	r3, r2
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	7afa      	ldrb	r2, [r7, #11]
 8006ff0:	4610      	mov	r0, r2
 8006ff2:	4798      	blx	r3
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d00b      	beq.n	8007012 <SCSI_Write12+0xba>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8006ffa:	7af9      	ldrb	r1, [r7, #11]
 8006ffc:	233a      	movs	r3, #58	@ 0x3a
 8006ffe:	2202      	movs	r2, #2
 8007000:	68f8      	ldr	r0, [r7, #12]
 8007002:	f7ff fca4 	bl	800694e <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 8007006:	69fb      	ldr	r3, [r7, #28]
 8007008:	2205      	movs	r2, #5
 800700a:	721a      	strb	r2, [r3, #8]
      return -1;
 800700c:	f04f 33ff 	mov.w	r3, #4294967295
 8007010:	e083      	b.n	800711a <SCSI_Write12+0x1c2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007018:	68fa      	ldr	r2, [r7, #12]
 800701a:	33b0      	adds	r3, #176	@ 0xb0
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	4413      	add	r3, r2
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	68db      	ldr	r3, [r3, #12]
 8007024:	7afa      	ldrb	r2, [r7, #11]
 8007026:	4610      	mov	r0, r2
 8007028:	4798      	blx	r3
 800702a:	4603      	mov	r3, r0
 800702c:	2b00      	cmp	r3, #0
 800702e:	d00b      	beq.n	8007048 <SCSI_Write12+0xf0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 8007030:	7af9      	ldrb	r1, [r7, #11]
 8007032:	2327      	movs	r3, #39	@ 0x27
 8007034:	2202      	movs	r2, #2
 8007036:	68f8      	ldr	r0, [r7, #12]
 8007038:	f7ff fc89 	bl	800694e <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 800703c:	69fb      	ldr	r3, [r7, #28]
 800703e:	2205      	movs	r2, #5
 8007040:	721a      	strb	r2, [r3, #8]
      return -1;
 8007042:	f04f 33ff 	mov.w	r3, #4294967295
 8007046:	e068      	b.n	800711a <SCSI_Write12+0x1c2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	3302      	adds	r3, #2
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	3303      	adds	r3, #3
 8007054:	781b      	ldrb	r3, [r3, #0]
 8007056:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8007058:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	3304      	adds	r3, #4
 800705e:	781b      	ldrb	r3, [r3, #0]
 8007060:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8007062:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8007064:	687a      	ldr	r2, [r7, #4]
 8007066:	3205      	adds	r2, #5
 8007068:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 800706a:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 800706c:	69bb      	ldr	r3, [r7, #24]
 800706e:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	3306      	adds	r3, #6
 8007074:	781b      	ldrb	r3, [r3, #0]
 8007076:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	3307      	adds	r3, #7
 800707c:	781b      	ldrb	r3, [r3, #0]
 800707e:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8007080:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	3308      	adds	r3, #8
 8007086:	781b      	ldrb	r3, [r3, #0]
 8007088:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 800708a:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 800708c:	687a      	ldr	r2, [r7, #4]
 800708e:	3209      	adds	r2, #9
 8007090:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 8007092:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8007094:	69bb      	ldr	r3, [r7, #24]
 8007096:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8007098:	69bb      	ldr	r3, [r7, #24]
 800709a:	689a      	ldr	r2, [r3, #8]
 800709c:	69bb      	ldr	r3, [r7, #24]
 800709e:	68db      	ldr	r3, [r3, #12]
 80070a0:	7af9      	ldrb	r1, [r7, #11]
 80070a2:	68f8      	ldr	r0, [r7, #12]
 80070a4:	f000 f90a 	bl	80072bc <SCSI_CheckAddressRange>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	da02      	bge.n	80070b4 <SCSI_Write12+0x15c>
    {
      return -1; /* error */
 80070ae:	f04f 33ff 	mov.w	r3, #4294967295
 80070b2:	e032      	b.n	800711a <SCSI_Write12+0x1c2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 80070b4:	69bb      	ldr	r3, [r7, #24]
 80070b6:	68db      	ldr	r3, [r3, #12]
 80070b8:	69ba      	ldr	r2, [r7, #24]
 80070ba:	8812      	ldrh	r2, [r2, #0]
 80070bc:	fb02 f303 	mul.w	r3, r2, r3
 80070c0:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 80070c2:	69fb      	ldr	r3, [r7, #28]
 80070c4:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80070c8:	697a      	ldr	r2, [r7, #20]
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d00a      	beq.n	80070e4 <SCSI_Write12+0x18c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80070ce:	69fb      	ldr	r3, [r7, #28]
 80070d0:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80070d4:	2320      	movs	r3, #32
 80070d6:	2205      	movs	r2, #5
 80070d8:	68f8      	ldr	r0, [r7, #12]
 80070da:	f7ff fc38 	bl	800694e <SCSI_SenseCode>
      return -1;
 80070de:	f04f 33ff 	mov.w	r3, #4294967295
 80070e2:	e01a      	b.n	800711a <SCSI_Write12+0x1c2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070ea:	bf28      	it	cs
 80070ec:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80070f0:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	2201      	movs	r2, #1
 80070f6:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 80070f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007124 <SCSI_Write12+0x1cc>)
 80070fa:	7819      	ldrb	r1, [r3, #0]
 80070fc:	69fb      	ldr	r3, [r7, #28]
 80070fe:	f103 0210 	add.w	r2, r3, #16
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	68f8      	ldr	r0, [r7, #12]
 8007106:	f003 fc2c 	bl	800a962 <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 800710a:	2300      	movs	r3, #0
 800710c:	e005      	b.n	800711a <SCSI_Write12+0x1c2>
    return SCSI_ProcessWrite(pdev, lun);
 800710e:	7afb      	ldrb	r3, [r7, #11]
 8007110:	4619      	mov	r1, r3
 8007112:	68f8      	ldr	r0, [r7, #12]
 8007114:	f000 f986 	bl	8007424 <SCSI_ProcessWrite>
 8007118:	4603      	mov	r3, r0
}
 800711a:	4618      	mov	r0, r3
 800711c:	3720      	adds	r7, #32
 800711e:	46bd      	mov	sp, r7
 8007120:	bd80      	pop	{r7, pc}
 8007122:	bf00      	nop
 8007124:	2000006f 	.word	0x2000006f

08007128 <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b086      	sub	sp, #24
 800712c:	af00      	add	r7, sp, #0
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	460b      	mov	r3, r1
 8007132:	607a      	str	r2, [r7, #4]
 8007134:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	32b0      	adds	r2, #176	@ 0xb0
 8007140:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007144:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8007146:	7afb      	ldrb	r3, [r7, #11]
 8007148:	3326      	adds	r3, #38	@ 0x26
 800714a:	011b      	lsls	r3, r3, #4
 800714c:	697a      	ldr	r2, [r7, #20]
 800714e:	4413      	add	r3, r2
 8007150:	3304      	adds	r3, #4
 8007152:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d102      	bne.n	8007160 <SCSI_Verify10+0x38>
  {
    return -1;
 800715a:	f04f 33ff 	mov.w	r3, #4294967295
 800715e:	e021      	b.n	80071a4 <SCSI_Verify10+0x7c>
  }

  if ((params[1] & 0x02U) == 0x02U)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	3301      	adds	r3, #1
 8007164:	781b      	ldrb	r3, [r3, #0]
 8007166:	f003 0302 	and.w	r3, r3, #2
 800716a:	2b00      	cmp	r3, #0
 800716c:	d008      	beq.n	8007180 <SCSI_Verify10+0x58>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 800716e:	7af9      	ldrb	r1, [r7, #11]
 8007170:	2324      	movs	r3, #36	@ 0x24
 8007172:	2205      	movs	r2, #5
 8007174:	68f8      	ldr	r0, [r7, #12]
 8007176:	f7ff fbea 	bl	800694e <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 800717a:	f04f 33ff 	mov.w	r3, #4294967295
 800717e:	e011      	b.n	80071a4 <SCSI_Verify10+0x7c>
  }

  if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8007180:	693b      	ldr	r3, [r7, #16]
 8007182:	689a      	ldr	r2, [r3, #8]
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	7af9      	ldrb	r1, [r7, #11]
 800718a:	68f8      	ldr	r0, [r7, #12]
 800718c:	f000 f896 	bl	80072bc <SCSI_CheckAddressRange>
 8007190:	4603      	mov	r3, r0
 8007192:	2b00      	cmp	r3, #0
 8007194:	da02      	bge.n	800719c <SCSI_Verify10+0x74>
  {
    return -1; /* error */
 8007196:	f04f 33ff 	mov.w	r3, #4294967295
 800719a:	e003      	b.n	80071a4 <SCSI_Verify10+0x7c>
  }

  hmsc->bot_data_length = 0U;
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	2200      	movs	r2, #0
 80071a0:	60da      	str	r2, [r3, #12]

  return 0;
 80071a2:	2300      	movs	r3, #0
}
 80071a4:	4618      	mov	r0, r3
 80071a6:	3718      	adds	r7, #24
 80071a8:	46bd      	mov	sp, r7
 80071aa:	bd80      	pop	{r7, pc}

080071ac <SCSI_ReportLuns>:
  * @brief  SCSI_ReportLuns12
  *         Process ReportLuns command
  * @retval status
  */
static int8_t SCSI_ReportLuns(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b088      	sub	sp, #32
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	60f8      	str	r0, [r7, #12]
 80071b4:	460b      	mov	r3, r1
 80071b6:	607a      	str	r2, [r7, #4]
 80071b8:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);

  /* Define the report LUNs buffer Each LUN entry is 8 bytes */
  static uint8_t lun_report[8U * (MSC_BOT_MAX_LUN + 1U)];

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	32b0      	adds	r2, #176	@ 0xb0
 80071c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071c8:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 80071ca:	69bb      	ldr	r3, [r7, #24]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d102      	bne.n	80071d6 <SCSI_ReportLuns+0x2a>
  {
    return -1;
 80071d0:	f04f 33ff 	mov.w	r3, #4294967295
 80071d4:	e039      	b.n	800724a <SCSI_ReportLuns+0x9e>
  }

  /* Initialize the report LUNs buffer */
  (void)USBD_memset(lun_report, 0, sizeof(lun_report));
 80071d6:	2218      	movs	r2, #24
 80071d8:	2100      	movs	r1, #0
 80071da:	481e      	ldr	r0, [pc, #120]	@ (8007254 <SCSI_ReportLuns+0xa8>)
 80071dc:	f003 fc3a 	bl	800aa54 <memset>

  /* Set the LUN list length in the first 4 bytes */
  lun_list_length = 8U * (hmsc->max_lun + 1U);
 80071e0:	69bb      	ldr	r3, [r7, #24]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	3301      	adds	r3, #1
 80071e6:	00db      	lsls	r3, r3, #3
 80071e8:	617b      	str	r3, [r7, #20]
  lun_report[0] = (uint8_t)(lun_list_length >> 24);
 80071ea:	697b      	ldr	r3, [r7, #20]
 80071ec:	0e1b      	lsrs	r3, r3, #24
 80071ee:	b2da      	uxtb	r2, r3
 80071f0:	4b18      	ldr	r3, [pc, #96]	@ (8007254 <SCSI_ReportLuns+0xa8>)
 80071f2:	701a      	strb	r2, [r3, #0]
  lun_report[1] = (uint8_t)(lun_list_length >> 16);
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	0c1b      	lsrs	r3, r3, #16
 80071f8:	b2da      	uxtb	r2, r3
 80071fa:	4b16      	ldr	r3, [pc, #88]	@ (8007254 <SCSI_ReportLuns+0xa8>)
 80071fc:	705a      	strb	r2, [r3, #1]
  lun_report[2] = (uint8_t)(lun_list_length >> 8);
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	0a1b      	lsrs	r3, r3, #8
 8007202:	b2da      	uxtb	r2, r3
 8007204:	4b13      	ldr	r3, [pc, #76]	@ (8007254 <SCSI_ReportLuns+0xa8>)
 8007206:	709a      	strb	r2, [r3, #2]
  lun_report[3] = (uint8_t)(lun_list_length & 0xFFU);
 8007208:	697b      	ldr	r3, [r7, #20]
 800720a:	b2da      	uxtb	r2, r3
 800720c:	4b11      	ldr	r3, [pc, #68]	@ (8007254 <SCSI_ReportLuns+0xa8>)
 800720e:	70da      	strb	r2, [r3, #3]

  /* Update the LUN list */
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 8007210:	2300      	movs	r3, #0
 8007212:	77fb      	strb	r3, [r7, #31]
 8007214:	e009      	b.n	800722a <SCSI_ReportLuns+0x7e>
  {
    /* LUN identifier is placed at the second byte of each 8-byte entry */
    lun_report[(8U * (lun_idx + 1U)) + 1U] = lun_idx;
 8007216:	7ffb      	ldrb	r3, [r7, #31]
 8007218:	3301      	adds	r3, #1
 800721a:	00db      	lsls	r3, r3, #3
 800721c:	3301      	adds	r3, #1
 800721e:	490d      	ldr	r1, [pc, #52]	@ (8007254 <SCSI_ReportLuns+0xa8>)
 8007220:	7ffa      	ldrb	r2, [r7, #31]
 8007222:	54ca      	strb	r2, [r1, r3]
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 8007224:	7ffb      	ldrb	r3, [r7, #31]
 8007226:	3301      	adds	r3, #1
 8007228:	77fb      	strb	r3, [r7, #31]
 800722a:	7ffa      	ldrb	r2, [r7, #31]
 800722c:	69bb      	ldr	r3, [r7, #24]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	429a      	cmp	r2, r3
 8007232:	d9f0      	bls.n	8007216 <SCSI_ReportLuns+0x6a>
  }

  /* Calculate the total length of the report LUNs buffer */
  total_length = lun_list_length + 8U;
 8007234:	697b      	ldr	r3, [r7, #20]
 8007236:	3308      	adds	r3, #8
 8007238:	613b      	str	r3, [r7, #16]

  /* Update the BOT data with the report LUNs buffer */
  (void)SCSI_UpdateBotData(hmsc, lun_report, (uint16_t)total_length);
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	b29b      	uxth	r3, r3
 800723e:	461a      	mov	r2, r3
 8007240:	4904      	ldr	r1, [pc, #16]	@ (8007254 <SCSI_ReportLuns+0xa8>)
 8007242:	69b8      	ldr	r0, [r7, #24]
 8007244:	f000 f97e 	bl	8007544 <SCSI_UpdateBotData>

  return 0;
 8007248:	2300      	movs	r3, #0
}
 800724a:	4618      	mov	r0, r3
 800724c:	3720      	adds	r7, #32
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}
 8007252:	bf00      	nop
 8007254:	200004fc 	.word	0x200004fc

08007258 <SCSI_ReceiveDiagnosticResults>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReceiveDiagnosticResults(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8007258:	b580      	push	{r7, lr}
 800725a:	b086      	sub	sp, #24
 800725c:	af00      	add	r7, sp, #0
 800725e:	60f8      	str	r0, [r7, #12]
 8007260:	460b      	mov	r3, r1
 8007262:	607a      	str	r2, [r7, #4]
 8007264:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	32b0      	adds	r2, #176	@ 0xb0
 8007270:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007274:	613b      	str	r3, [r7, #16]
  uint16_t allocation_length;

  /* Extract the allocation length from the CDB */
  allocation_length = (((uint16_t)params[3] << 8) | (uint16_t)params[4]);
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	3303      	adds	r3, #3
 800727a:	781b      	ldrb	r3, [r3, #0]
 800727c:	021b      	lsls	r3, r3, #8
 800727e:	b21a      	sxth	r2, r3
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	3304      	adds	r3, #4
 8007284:	781b      	ldrb	r3, [r3, #0]
 8007286:	b21b      	sxth	r3, r3
 8007288:	4313      	orrs	r3, r2
 800728a:	b21b      	sxth	r3, r3
 800728c:	82fb      	strh	r3, [r7, #22]

  if (allocation_length == 0U)
 800728e:	8afb      	ldrh	r3, [r7, #22]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d101      	bne.n	8007298 <SCSI_ReceiveDiagnosticResults+0x40>
  {
    return 0;
 8007294:	2300      	movs	r3, #0
 8007296:	e00b      	b.n	80072b0 <SCSI_ReceiveDiagnosticResults+0x58>
  }

  /* Ensure the allocation length does not exceed the diagnostic data length */
  if (allocation_length > DIAGNOSTIC_DATA_LEN)
 8007298:	8afb      	ldrh	r3, [r7, #22]
 800729a:	2b08      	cmp	r3, #8
 800729c:	d901      	bls.n	80072a2 <SCSI_ReceiveDiagnosticResults+0x4a>
  {
    allocation_length = DIAGNOSTIC_DATA_LEN;
 800729e:	2308      	movs	r3, #8
 80072a0:	82fb      	strh	r3, [r7, #22]
  }

  /* Send the diagnostic data to the host */
  (void)SCSI_UpdateBotData(hmsc, MSC_Diagnostic_Data, allocation_length);
 80072a2:	8afb      	ldrh	r3, [r7, #22]
 80072a4:	461a      	mov	r2, r3
 80072a6:	4904      	ldr	r1, [pc, #16]	@ (80072b8 <SCSI_ReceiveDiagnosticResults+0x60>)
 80072a8:	6938      	ldr	r0, [r7, #16]
 80072aa:	f000 f94b 	bl	8007544 <SCSI_UpdateBotData>

  return 0;
 80072ae:	2300      	movs	r3, #0
}
 80072b0:	4618      	mov	r0, r3
 80072b2:	3718      	adds	r7, #24
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}
 80072b8:	200004f4 	.word	0x200004f4

080072bc <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b086      	sub	sp, #24
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	60f8      	str	r0, [r7, #12]
 80072c4:	607a      	str	r2, [r7, #4]
 80072c6:	603b      	str	r3, [r7, #0]
 80072c8:	460b      	mov	r3, r1
 80072ca:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	32b0      	adds	r2, #176	@ 0xb0
 80072d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072da:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80072dc:	7afb      	ldrb	r3, [r7, #11]
 80072de:	3326      	adds	r3, #38	@ 0x26
 80072e0:	011b      	lsls	r3, r3, #4
 80072e2:	697a      	ldr	r2, [r7, #20]
 80072e4:	4413      	add	r3, r2
 80072e6:	3304      	adds	r3, #4
 80072e8:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d102      	bne.n	80072f6 <SCSI_CheckAddressRange+0x3a>
  {
    return -1;
 80072f0:	f04f 33ff 	mov.w	r3, #4294967295
 80072f4:	e010      	b.n	8007318 <SCSI_CheckAddressRange+0x5c>
  }

  if ((blk_offset + blk_nbr) > p_scsi_blk->nbr)
 80072f6:	687a      	ldr	r2, [r7, #4]
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	441a      	add	r2, r3
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	429a      	cmp	r2, r3
 8007302:	d908      	bls.n	8007316 <SCSI_CheckAddressRange+0x5a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 8007304:	7af9      	ldrb	r1, [r7, #11]
 8007306:	2321      	movs	r3, #33	@ 0x21
 8007308:	2205      	movs	r2, #5
 800730a:	68f8      	ldr	r0, [r7, #12]
 800730c:	f7ff fb1f 	bl	800694e <SCSI_SenseCode>
    return -1;
 8007310:	f04f 33ff 	mov.w	r3, #4294967295
 8007314:	e000      	b.n	8007318 <SCSI_CheckAddressRange+0x5c>
  }

  return 0;
 8007316:	2300      	movs	r3, #0
}
 8007318:	4618      	mov	r0, r3
 800731a:	3718      	adds	r7, #24
 800731c:	46bd      	mov	sp, r7
 800731e:	bd80      	pop	{r7, pc}

08007320 <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 8007320:	b590      	push	{r4, r7, lr}
 8007322:	b087      	sub	sp, #28
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
 8007328:	460b      	mov	r3, r1
 800732a:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	32b0      	adds	r2, #176	@ 0xb0
 8007336:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800733a:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 800733c:	78fb      	ldrb	r3, [r7, #3]
 800733e:	3326      	adds	r3, #38	@ 0x26
 8007340:	011b      	lsls	r3, r3, #4
 8007342:	697a      	ldr	r2, [r7, #20]
 8007344:	4413      	add	r3, r2
 8007346:	3304      	adds	r3, #4
 8007348:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d102      	bne.n	8007356 <SCSI_ProcessRead+0x36>
  {
    return -1;
 8007350:	f04f 33ff 	mov.w	r3, #4294967295
 8007354:	e05f      	b.n	8007416 <SCSI_ProcessRead+0xf6>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 8007356:	693b      	ldr	r3, [r7, #16]
 8007358:	68db      	ldr	r3, [r3, #12]
 800735a:	693a      	ldr	r2, [r7, #16]
 800735c:	8812      	ldrh	r2, [r2, #0]
 800735e:	fb02 f303 	mul.w	r3, r2, r3
 8007362:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800736a:	bf28      	it	cs
 800736c:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8007370:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007378:	687a      	ldr	r2, [r7, #4]
 800737a:	33b0      	adds	r3, #176	@ 0xb0
 800737c:	009b      	lsls	r3, r3, #2
 800737e:	4413      	add	r3, r2
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	691c      	ldr	r4, [r3, #16]
 8007384:	697b      	ldr	r3, [r7, #20]
 8007386:	f103 0110 	add.w	r1, r3, #16
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	689a      	ldr	r2, [r3, #8]
                                                                    p_scsi_blk->addr,
                                                                    (len / p_scsi_blk->size)) < 0)
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	881b      	ldrh	r3, [r3, #0]
 8007392:	4618      	mov	r0, r3
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 800739a:	b29b      	uxth	r3, r3
 800739c:	78f8      	ldrb	r0, [r7, #3]
 800739e:	47a0      	blx	r4
 80073a0:	4603      	mov	r3, r0
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	da08      	bge.n	80073b8 <SCSI_ProcessRead+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 80073a6:	78f9      	ldrb	r1, [r7, #3]
 80073a8:	2311      	movs	r3, #17
 80073aa:	2204      	movs	r2, #4
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	f7ff face 	bl	800694e <SCSI_SenseCode>
    return -1;
 80073b2:	f04f 33ff 	mov.w	r3, #4294967295
 80073b6:	e02e      	b.n	8007416 <SCSI_ProcessRead+0xf6>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 80073b8:	4b19      	ldr	r3, [pc, #100]	@ (8007420 <SCSI_ProcessRead+0x100>)
 80073ba:	7819      	ldrb	r1, [r3, #0]
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	f103 0210 	add.w	r2, r3, #16
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f003 faab 	bl	800a920 <USBD_LL_Transmit>

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 80073ca:	693b      	ldr	r3, [r7, #16]
 80073cc:	689a      	ldr	r2, [r3, #8]
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	881b      	ldrh	r3, [r3, #0]
 80073d2:	4619      	mov	r1, r3
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80073da:	441a      	add	r2, r3
 80073dc:	693b      	ldr	r3, [r7, #16]
 80073de:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 80073e0:	693b      	ldr	r3, [r7, #16]
 80073e2:	68da      	ldr	r2, [r3, #12]
 80073e4:	693b      	ldr	r3, [r7, #16]
 80073e6:	881b      	ldrh	r3, [r3, #0]
 80073e8:	4619      	mov	r1, r3
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	fbb3 f3f1 	udiv	r3, r3, r1
 80073f0:	1ad2      	subs	r2, r2, r3
 80073f2:	693b      	ldr	r3, [r7, #16]
 80073f4:	60da      	str	r2, [r3, #12]

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	1ad2      	subs	r2, r2, r3
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 8007406:	693b      	ldr	r3, [r7, #16]
 8007408:	68db      	ldr	r3, [r3, #12]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d102      	bne.n	8007414 <SCSI_ProcessRead+0xf4>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	2203      	movs	r2, #3
 8007412:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 8007414:	2300      	movs	r3, #0
}
 8007416:	4618      	mov	r0, r3
 8007418:	371c      	adds	r7, #28
 800741a:	46bd      	mov	sp, r7
 800741c:	bd90      	pop	{r4, r7, pc}
 800741e:	bf00      	nop
 8007420:	2000006e 	.word	0x2000006e

08007424 <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 8007424:	b590      	push	{r4, r7, lr}
 8007426:	b087      	sub	sp, #28
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
 800742c:	460b      	mov	r3, r1
 800742e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	32b0      	adds	r2, #176	@ 0xb0
 800743a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800743e:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8007440:	78fb      	ldrb	r3, [r7, #3]
 8007442:	3326      	adds	r3, #38	@ 0x26
 8007444:	011b      	lsls	r3, r3, #4
 8007446:	697a      	ldr	r2, [r7, #20]
 8007448:	4413      	add	r3, r2
 800744a:	3304      	adds	r3, #4
 800744c:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 800744e:	697b      	ldr	r3, [r7, #20]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d102      	bne.n	800745a <SCSI_ProcessWrite+0x36>
  {
    return -1;
 8007454:	f04f 33ff 	mov.w	r3, #4294967295
 8007458:	e06d      	b.n	8007536 <SCSI_ProcessWrite+0x112>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 800745a:	693b      	ldr	r3, [r7, #16]
 800745c:	68db      	ldr	r3, [r3, #12]
 800745e:	693a      	ldr	r2, [r7, #16]
 8007460:	8812      	ldrh	r2, [r2, #0]
 8007462:	fb02 f303 	mul.w	r3, r2, r3
 8007466:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800746e:	bf28      	it	cs
 8007470:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8007474:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800747c:	687a      	ldr	r2, [r7, #4]
 800747e:	33b0      	adds	r3, #176	@ 0xb0
 8007480:	009b      	lsls	r3, r3, #2
 8007482:	4413      	add	r3, r2
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	695c      	ldr	r4, [r3, #20]
 8007488:	697b      	ldr	r3, [r7, #20]
 800748a:	f103 0110 	add.w	r1, r3, #16
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	689a      	ldr	r2, [r3, #8]
                                                                     (len / p_scsi_blk->size)) < 0)
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	881b      	ldrh	r3, [r3, #0]
 8007496:	4618      	mov	r0, r3
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 800749e:	b29b      	uxth	r3, r3
 80074a0:	78f8      	ldrb	r0, [r7, #3]
 80074a2:	47a0      	blx	r4
 80074a4:	4603      	mov	r3, r0
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	da08      	bge.n	80074bc <SCSI_ProcessWrite+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 80074aa:	78f9      	ldrb	r1, [r7, #3]
 80074ac:	2303      	movs	r3, #3
 80074ae:	2204      	movs	r2, #4
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f7ff fa4c 	bl	800694e <SCSI_SenseCode>
    return -1;
 80074b6:	f04f 33ff 	mov.w	r3, #4294967295
 80074ba:	e03c      	b.n	8007536 <SCSI_ProcessWrite+0x112>
  }

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	689a      	ldr	r2, [r3, #8]
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	881b      	ldrh	r3, [r3, #0]
 80074c4:	4619      	mov	r1, r3
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	fbb3 f3f1 	udiv	r3, r3, r1
 80074cc:	441a      	add	r2, r3
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	68da      	ldr	r2, [r3, #12]
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	881b      	ldrh	r3, [r3, #0]
 80074da:	4619      	mov	r1, r3
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	fbb3 f3f1 	udiv	r3, r3, r1
 80074e2:	1ad2      	subs	r2, r2, r3
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	60da      	str	r2, [r3, #12]

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	1ad2      	subs	r2, r2, r3
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 80074f8:	693b      	ldr	r3, [r7, #16]
 80074fa:	68db      	ldr	r3, [r3, #12]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d104      	bne.n	800750a <SCSI_ProcessWrite+0xe6>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8007500:	2100      	movs	r1, #0
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f7fe fc26 	bl	8005d54 <MSC_BOT_SendCSW>
 8007508:	e014      	b.n	8007534 <SCSI_ProcessWrite+0x110>
  }
  else
  {
    len = MIN((p_scsi_blk->len * p_scsi_blk->size), MSC_MEDIA_PACKET);
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	68db      	ldr	r3, [r3, #12]
 800750e:	693a      	ldr	r2, [r7, #16]
 8007510:	8812      	ldrh	r2, [r2, #0]
 8007512:	fb02 f303 	mul.w	r3, r2, r3
 8007516:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800751a:	bf28      	it	cs
 800751c:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8007520:	60fb      	str	r3, [r7, #12]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 8007522:	4b07      	ldr	r3, [pc, #28]	@ (8007540 <SCSI_ProcessWrite+0x11c>)
 8007524:	7819      	ldrb	r1, [r3, #0]
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	f103 0210 	add.w	r2, r3, #16
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	6878      	ldr	r0, [r7, #4]
 8007530:	f003 fa17 	bl	800a962 <USBD_LL_PrepareReceive>
  }

  return 0;
 8007534:	2300      	movs	r3, #0
}
 8007536:	4618      	mov	r0, r3
 8007538:	371c      	adds	r7, #28
 800753a:	46bd      	mov	sp, r7
 800753c:	bd90      	pop	{r4, r7, pc}
 800753e:	bf00      	nop
 8007540:	2000006f 	.word	0x2000006f

08007544 <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 8007544:	b480      	push	{r7}
 8007546:	b087      	sub	sp, #28
 8007548:	af00      	add	r7, sp, #0
 800754a:	60f8      	str	r0, [r7, #12]
 800754c:	60b9      	str	r1, [r7, #8]
 800754e:	4613      	mov	r3, r2
 8007550:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 8007552:	88fb      	ldrh	r3, [r7, #6]
 8007554:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d102      	bne.n	8007562 <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 800755c:	f04f 33ff 	mov.w	r3, #4294967295
 8007560:	e013      	b.n	800758a <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 8007562:	8afa      	ldrh	r2, [r7, #22]
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 8007568:	e00b      	b.n	8007582 <SCSI_UpdateBotData+0x3e>
  {
    len--;
 800756a:	8afb      	ldrh	r3, [r7, #22]
 800756c:	3b01      	subs	r3, #1
 800756e:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 8007570:	8afb      	ldrh	r3, [r7, #22]
 8007572:	68ba      	ldr	r2, [r7, #8]
 8007574:	441a      	add	r2, r3
 8007576:	8afb      	ldrh	r3, [r7, #22]
 8007578:	7811      	ldrb	r1, [r2, #0]
 800757a:	68fa      	ldr	r2, [r7, #12]
 800757c:	4413      	add	r3, r2
 800757e:	460a      	mov	r2, r1
 8007580:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 8007582:	8afb      	ldrh	r3, [r7, #22]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d1f0      	bne.n	800756a <SCSI_UpdateBotData+0x26>
  }

  return 0;
 8007588:	2300      	movs	r3, #0
}
 800758a:	4618      	mov	r0, r3
 800758c:	371c      	adds	r7, #28
 800758e:	46bd      	mov	sp, r7
 8007590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007594:	4770      	bx	lr

08007596 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007596:	b580      	push	{r7, lr}
 8007598:	b086      	sub	sp, #24
 800759a:	af00      	add	r7, sp, #0
 800759c:	60f8      	str	r0, [r7, #12]
 800759e:	60b9      	str	r1, [r7, #8]
 80075a0:	4613      	mov	r3, r2
 80075a2:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d101      	bne.n	80075ae <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80075aa:	2303      	movs	r3, #3
 80075ac:	e01f      	b.n	80075ee <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	2200      	movs	r2, #0
 80075b2:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	2200      	movs	r2, #0
 80075ba:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2200      	movs	r2, #0
 80075c2:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d003      	beq.n	80075d4 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	68ba      	ldr	r2, [r7, #8]
 80075d0:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	2201      	movs	r2, #1
 80075d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	79fa      	ldrb	r2, [r7, #7]
 80075e0:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80075e2:	68f8      	ldr	r0, [r7, #12]
 80075e4:	f003 f848 	bl	800a678 <USBD_LL_Init>
 80075e8:	4603      	mov	r3, r0
 80075ea:	75fb      	strb	r3, [r7, #23]

  return ret;
 80075ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80075ee:	4618      	mov	r0, r3
 80075f0:	3718      	adds	r7, #24
 80075f2:	46bd      	mov	sp, r7
 80075f4:	bd80      	pop	{r7, pc}

080075f6 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80075f6:	b580      	push	{r7, lr}
 80075f8:	b084      	sub	sp, #16
 80075fa:	af00      	add	r7, sp, #0
 80075fc:	6078      	str	r0, [r7, #4]
 80075fe:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007600:	2300      	movs	r3, #0
 8007602:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d101      	bne.n	800760e <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800760a:	2303      	movs	r3, #3
 800760c:	e025      	b.n	800765a <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	683a      	ldr	r2, [r7, #0]
 8007612:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	32ae      	adds	r2, #174	@ 0xae
 8007620:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007624:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007626:	2b00      	cmp	r3, #0
 8007628:	d00f      	beq.n	800764a <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	32ae      	adds	r2, #174	@ 0xae
 8007634:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800763a:	f107 020e 	add.w	r2, r7, #14
 800763e:	4610      	mov	r0, r2
 8007640:	4798      	blx	r3
 8007642:	4602      	mov	r2, r0
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007650:	1c5a      	adds	r2, r3, #1
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007658:	2300      	movs	r3, #0
}
 800765a:	4618      	mov	r0, r3
 800765c:	3710      	adds	r7, #16
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}

08007662 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007662:	b580      	push	{r7, lr}
 8007664:	b082      	sub	sp, #8
 8007666:	af00      	add	r7, sp, #0
 8007668:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f003 f850 	bl	800a710 <USBD_LL_Start>
 8007670:	4603      	mov	r3, r0
}
 8007672:	4618      	mov	r0, r3
 8007674:	3708      	adds	r7, #8
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}

0800767a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800767a:	b480      	push	{r7}
 800767c:	b083      	sub	sp, #12
 800767e:	af00      	add	r7, sp, #0
 8007680:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007682:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007684:	4618      	mov	r0, r3
 8007686:	370c      	adds	r7, #12
 8007688:	46bd      	mov	sp, r7
 800768a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768e:	4770      	bx	lr

08007690 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	460b      	mov	r3, r1
 800769a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800769c:	2300      	movs	r3, #0
 800769e:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d009      	beq.n	80076be <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	78fa      	ldrb	r2, [r7, #3]
 80076b4:	4611      	mov	r1, r2
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	4798      	blx	r3
 80076ba:	4603      	mov	r3, r0
 80076bc:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80076be:	7bfb      	ldrb	r3, [r7, #15]
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3710      	adds	r7, #16
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}

080076c8 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	b084      	sub	sp, #16
 80076cc:	af00      	add	r7, sp, #0
 80076ce:	6078      	str	r0, [r7, #4]
 80076d0:	460b      	mov	r3, r1
 80076d2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80076d4:	2300      	movs	r3, #0
 80076d6:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	78fa      	ldrb	r2, [r7, #3]
 80076e2:	4611      	mov	r1, r2
 80076e4:	6878      	ldr	r0, [r7, #4]
 80076e6:	4798      	blx	r3
 80076e8:	4603      	mov	r3, r0
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d001      	beq.n	80076f2 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80076ee:	2303      	movs	r3, #3
 80076f0:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80076f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80076f4:	4618      	mov	r0, r3
 80076f6:	3710      	adds	r7, #16
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bd80      	pop	{r7, pc}

080076fc <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b084      	sub	sp, #16
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
 8007704:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800770c:	6839      	ldr	r1, [r7, #0]
 800770e:	4618      	mov	r0, r3
 8007710:	f001 f921 	bl	8008956 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2201      	movs	r2, #1
 8007718:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007722:	461a      	mov	r2, r3
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007730:	f003 031f 	and.w	r3, r3, #31
 8007734:	2b02      	cmp	r3, #2
 8007736:	d01a      	beq.n	800776e <USBD_LL_SetupStage+0x72>
 8007738:	2b02      	cmp	r3, #2
 800773a:	d822      	bhi.n	8007782 <USBD_LL_SetupStage+0x86>
 800773c:	2b00      	cmp	r3, #0
 800773e:	d002      	beq.n	8007746 <USBD_LL_SetupStage+0x4a>
 8007740:	2b01      	cmp	r3, #1
 8007742:	d00a      	beq.n	800775a <USBD_LL_SetupStage+0x5e>
 8007744:	e01d      	b.n	8007782 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800774c:	4619      	mov	r1, r3
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f000 fb76 	bl	8007e40 <USBD_StdDevReq>
 8007754:	4603      	mov	r3, r0
 8007756:	73fb      	strb	r3, [r7, #15]
      break;
 8007758:	e020      	b.n	800779c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007760:	4619      	mov	r1, r3
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 fbde 	bl	8007f24 <USBD_StdItfReq>
 8007768:	4603      	mov	r3, r0
 800776a:	73fb      	strb	r3, [r7, #15]
      break;
 800776c:	e016      	b.n	800779c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007774:	4619      	mov	r1, r3
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f000 fc40 	bl	8007ffc <USBD_StdEPReq>
 800777c:	4603      	mov	r3, r0
 800777e:	73fb      	strb	r3, [r7, #15]
      break;
 8007780:	e00c      	b.n	800779c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007788:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800778c:	b2db      	uxtb	r3, r3
 800778e:	4619      	mov	r1, r3
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	f003 f83c 	bl	800a80e <USBD_LL_StallEP>
 8007796:	4603      	mov	r3, r0
 8007798:	73fb      	strb	r3, [r7, #15]
      break;
 800779a:	bf00      	nop
  }

  return ret;
 800779c:	7bfb      	ldrb	r3, [r7, #15]
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3710      	adds	r7, #16
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}

080077a6 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80077a6:	b580      	push	{r7, lr}
 80077a8:	b086      	sub	sp, #24
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	60f8      	str	r0, [r7, #12]
 80077ae:	460b      	mov	r3, r1
 80077b0:	607a      	str	r2, [r7, #4]
 80077b2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80077b4:	2300      	movs	r3, #0
 80077b6:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80077b8:	7afb      	ldrb	r3, [r7, #11]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d177      	bne.n	80078ae <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80077c4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80077cc:	2b03      	cmp	r3, #3
 80077ce:	f040 80a1 	bne.w	8007914 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80077d2:	693b      	ldr	r3, [r7, #16]
 80077d4:	685b      	ldr	r3, [r3, #4]
 80077d6:	693a      	ldr	r2, [r7, #16]
 80077d8:	8992      	ldrh	r2, [r2, #12]
 80077da:	4293      	cmp	r3, r2
 80077dc:	d91c      	bls.n	8007818 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80077de:	693b      	ldr	r3, [r7, #16]
 80077e0:	685b      	ldr	r3, [r3, #4]
 80077e2:	693a      	ldr	r2, [r7, #16]
 80077e4:	8992      	ldrh	r2, [r2, #12]
 80077e6:	1a9a      	subs	r2, r3, r2
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	691b      	ldr	r3, [r3, #16]
 80077f0:	693a      	ldr	r2, [r7, #16]
 80077f2:	8992      	ldrh	r2, [r2, #12]
 80077f4:	441a      	add	r2, r3
 80077f6:	693b      	ldr	r3, [r7, #16]
 80077f8:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80077fa:	693b      	ldr	r3, [r7, #16]
 80077fc:	6919      	ldr	r1, [r3, #16]
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	899b      	ldrh	r3, [r3, #12]
 8007802:	461a      	mov	r2, r3
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	4293      	cmp	r3, r2
 800780a:	bf38      	it	cc
 800780c:	4613      	movcc	r3, r2
 800780e:	461a      	mov	r2, r3
 8007810:	68f8      	ldr	r0, [r7, #12]
 8007812:	f001 f986 	bl	8008b22 <USBD_CtlContinueRx>
 8007816:	e07d      	b.n	8007914 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800781e:	f003 031f 	and.w	r3, r3, #31
 8007822:	2b02      	cmp	r3, #2
 8007824:	d014      	beq.n	8007850 <USBD_LL_DataOutStage+0xaa>
 8007826:	2b02      	cmp	r3, #2
 8007828:	d81d      	bhi.n	8007866 <USBD_LL_DataOutStage+0xc0>
 800782a:	2b00      	cmp	r3, #0
 800782c:	d002      	beq.n	8007834 <USBD_LL_DataOutStage+0x8e>
 800782e:	2b01      	cmp	r3, #1
 8007830:	d003      	beq.n	800783a <USBD_LL_DataOutStage+0x94>
 8007832:	e018      	b.n	8007866 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007834:	2300      	movs	r3, #0
 8007836:	75bb      	strb	r3, [r7, #22]
            break;
 8007838:	e018      	b.n	800786c <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007840:	b2db      	uxtb	r3, r3
 8007842:	4619      	mov	r1, r3
 8007844:	68f8      	ldr	r0, [r7, #12]
 8007846:	f000 fa6e 	bl	8007d26 <USBD_CoreFindIF>
 800784a:	4603      	mov	r3, r0
 800784c:	75bb      	strb	r3, [r7, #22]
            break;
 800784e:	e00d      	b.n	800786c <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007856:	b2db      	uxtb	r3, r3
 8007858:	4619      	mov	r1, r3
 800785a:	68f8      	ldr	r0, [r7, #12]
 800785c:	f000 fa70 	bl	8007d40 <USBD_CoreFindEP>
 8007860:	4603      	mov	r3, r0
 8007862:	75bb      	strb	r3, [r7, #22]
            break;
 8007864:	e002      	b.n	800786c <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007866:	2300      	movs	r3, #0
 8007868:	75bb      	strb	r3, [r7, #22]
            break;
 800786a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800786c:	7dbb      	ldrb	r3, [r7, #22]
 800786e:	2b00      	cmp	r3, #0
 8007870:	d119      	bne.n	80078a6 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007878:	b2db      	uxtb	r3, r3
 800787a:	2b03      	cmp	r3, #3
 800787c:	d113      	bne.n	80078a6 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800787e:	7dba      	ldrb	r2, [r7, #22]
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	32ae      	adds	r2, #174	@ 0xae
 8007884:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007888:	691b      	ldr	r3, [r3, #16]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d00b      	beq.n	80078a6 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800788e:	7dba      	ldrb	r2, [r7, #22]
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007896:	7dba      	ldrb	r2, [r7, #22]
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	32ae      	adds	r2, #174	@ 0xae
 800789c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078a0:	691b      	ldr	r3, [r3, #16]
 80078a2:	68f8      	ldr	r0, [r7, #12]
 80078a4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80078a6:	68f8      	ldr	r0, [r7, #12]
 80078a8:	f001 f94c 	bl	8008b44 <USBD_CtlSendStatus>
 80078ac:	e032      	b.n	8007914 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80078ae:	7afb      	ldrb	r3, [r7, #11]
 80078b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078b4:	b2db      	uxtb	r3, r3
 80078b6:	4619      	mov	r1, r3
 80078b8:	68f8      	ldr	r0, [r7, #12]
 80078ba:	f000 fa41 	bl	8007d40 <USBD_CoreFindEP>
 80078be:	4603      	mov	r3, r0
 80078c0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80078c2:	7dbb      	ldrb	r3, [r7, #22]
 80078c4:	2bff      	cmp	r3, #255	@ 0xff
 80078c6:	d025      	beq.n	8007914 <USBD_LL_DataOutStage+0x16e>
 80078c8:	7dbb      	ldrb	r3, [r7, #22]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d122      	bne.n	8007914 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80078d4:	b2db      	uxtb	r3, r3
 80078d6:	2b03      	cmp	r3, #3
 80078d8:	d117      	bne.n	800790a <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80078da:	7dba      	ldrb	r2, [r7, #22]
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	32ae      	adds	r2, #174	@ 0xae
 80078e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078e4:	699b      	ldr	r3, [r3, #24]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d00f      	beq.n	800790a <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80078ea:	7dba      	ldrb	r2, [r7, #22]
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80078f2:	7dba      	ldrb	r2, [r7, #22]
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	32ae      	adds	r2, #174	@ 0xae
 80078f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078fc:	699b      	ldr	r3, [r3, #24]
 80078fe:	7afa      	ldrb	r2, [r7, #11]
 8007900:	4611      	mov	r1, r2
 8007902:	68f8      	ldr	r0, [r7, #12]
 8007904:	4798      	blx	r3
 8007906:	4603      	mov	r3, r0
 8007908:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800790a:	7dfb      	ldrb	r3, [r7, #23]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d001      	beq.n	8007914 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007910:	7dfb      	ldrb	r3, [r7, #23]
 8007912:	e000      	b.n	8007916 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007914:	2300      	movs	r3, #0
}
 8007916:	4618      	mov	r0, r3
 8007918:	3718      	adds	r7, #24
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}

0800791e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800791e:	b580      	push	{r7, lr}
 8007920:	b086      	sub	sp, #24
 8007922:	af00      	add	r7, sp, #0
 8007924:	60f8      	str	r0, [r7, #12]
 8007926:	460b      	mov	r3, r1
 8007928:	607a      	str	r2, [r7, #4]
 800792a:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800792c:	7afb      	ldrb	r3, [r7, #11]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d178      	bne.n	8007a24 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	3314      	adds	r3, #20
 8007936:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800793e:	2b02      	cmp	r3, #2
 8007940:	d163      	bne.n	8007a0a <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007942:	693b      	ldr	r3, [r7, #16]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	693a      	ldr	r2, [r7, #16]
 8007948:	8992      	ldrh	r2, [r2, #12]
 800794a:	4293      	cmp	r3, r2
 800794c:	d91c      	bls.n	8007988 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800794e:	693b      	ldr	r3, [r7, #16]
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	693a      	ldr	r2, [r7, #16]
 8007954:	8992      	ldrh	r2, [r2, #12]
 8007956:	1a9a      	subs	r2, r3, r2
 8007958:	693b      	ldr	r3, [r7, #16]
 800795a:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	691b      	ldr	r3, [r3, #16]
 8007960:	693a      	ldr	r2, [r7, #16]
 8007962:	8992      	ldrh	r2, [r2, #12]
 8007964:	441a      	add	r2, r3
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	6919      	ldr	r1, [r3, #16]
 800796e:	693b      	ldr	r3, [r7, #16]
 8007970:	685b      	ldr	r3, [r3, #4]
 8007972:	461a      	mov	r2, r3
 8007974:	68f8      	ldr	r0, [r7, #12]
 8007976:	f001 f8c3 	bl	8008b00 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800797a:	2300      	movs	r3, #0
 800797c:	2200      	movs	r2, #0
 800797e:	2100      	movs	r1, #0
 8007980:	68f8      	ldr	r0, [r7, #12]
 8007982:	f002 ffee 	bl	800a962 <USBD_LL_PrepareReceive>
 8007986:	e040      	b.n	8007a0a <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007988:	693b      	ldr	r3, [r7, #16]
 800798a:	899b      	ldrh	r3, [r3, #12]
 800798c:	461a      	mov	r2, r3
 800798e:	693b      	ldr	r3, [r7, #16]
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	429a      	cmp	r2, r3
 8007994:	d11c      	bne.n	80079d0 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007996:	693b      	ldr	r3, [r7, #16]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	693a      	ldr	r2, [r7, #16]
 800799c:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800799e:	4293      	cmp	r3, r2
 80079a0:	d316      	bcc.n	80079d0 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80079a2:	693b      	ldr	r3, [r7, #16]
 80079a4:	681a      	ldr	r2, [r3, #0]
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80079ac:	429a      	cmp	r2, r3
 80079ae:	d20f      	bcs.n	80079d0 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80079b0:	2200      	movs	r2, #0
 80079b2:	2100      	movs	r1, #0
 80079b4:	68f8      	ldr	r0, [r7, #12]
 80079b6:	f001 f8a3 	bl	8008b00 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	2200      	movs	r2, #0
 80079be:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80079c2:	2300      	movs	r3, #0
 80079c4:	2200      	movs	r2, #0
 80079c6:	2100      	movs	r1, #0
 80079c8:	68f8      	ldr	r0, [r7, #12]
 80079ca:	f002 ffca 	bl	800a962 <USBD_LL_PrepareReceive>
 80079ce:	e01c      	b.n	8007a0a <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079d6:	b2db      	uxtb	r3, r3
 80079d8:	2b03      	cmp	r3, #3
 80079da:	d10f      	bne.n	80079fc <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079e2:	68db      	ldr	r3, [r3, #12]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d009      	beq.n	80079fc <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	2200      	movs	r2, #0
 80079ec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079f6:	68db      	ldr	r3, [r3, #12]
 80079f8:	68f8      	ldr	r0, [r7, #12]
 80079fa:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80079fc:	2180      	movs	r1, #128	@ 0x80
 80079fe:	68f8      	ldr	r0, [r7, #12]
 8007a00:	f002 ff05 	bl	800a80e <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007a04:	68f8      	ldr	r0, [r7, #12]
 8007a06:	f001 f8b0 	bl	8008b6a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d03a      	beq.n	8007a8a <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007a14:	68f8      	ldr	r0, [r7, #12]
 8007a16:	f7ff fe30 	bl	800767a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007a22:	e032      	b.n	8007a8a <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007a24:	7afb      	ldrb	r3, [r7, #11]
 8007a26:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007a2a:	b2db      	uxtb	r3, r3
 8007a2c:	4619      	mov	r1, r3
 8007a2e:	68f8      	ldr	r0, [r7, #12]
 8007a30:	f000 f986 	bl	8007d40 <USBD_CoreFindEP>
 8007a34:	4603      	mov	r3, r0
 8007a36:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007a38:	7dfb      	ldrb	r3, [r7, #23]
 8007a3a:	2bff      	cmp	r3, #255	@ 0xff
 8007a3c:	d025      	beq.n	8007a8a <USBD_LL_DataInStage+0x16c>
 8007a3e:	7dfb      	ldrb	r3, [r7, #23]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d122      	bne.n	8007a8a <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	2b03      	cmp	r3, #3
 8007a4e:	d11c      	bne.n	8007a8a <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007a50:	7dfa      	ldrb	r2, [r7, #23]
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	32ae      	adds	r2, #174	@ 0xae
 8007a56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a5a:	695b      	ldr	r3, [r3, #20]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d014      	beq.n	8007a8a <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8007a60:	7dfa      	ldrb	r2, [r7, #23]
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007a68:	7dfa      	ldrb	r2, [r7, #23]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	32ae      	adds	r2, #174	@ 0xae
 8007a6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a72:	695b      	ldr	r3, [r3, #20]
 8007a74:	7afa      	ldrb	r2, [r7, #11]
 8007a76:	4611      	mov	r1, r2
 8007a78:	68f8      	ldr	r0, [r7, #12]
 8007a7a:	4798      	blx	r3
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007a80:	7dbb      	ldrb	r3, [r7, #22]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d001      	beq.n	8007a8a <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007a86:	7dbb      	ldrb	r3, [r7, #22]
 8007a88:	e000      	b.n	8007a8c <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007a8a:	2300      	movs	r3, #0
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3718      	adds	r7, #24
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}

08007a94 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b084      	sub	sp, #16
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a9c:	2300      	movs	r3, #0
 8007a9e:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2201      	movs	r2, #1
 8007aa4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d014      	beq.n	8007afa <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d00e      	beq.n	8007afa <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ae2:	685b      	ldr	r3, [r3, #4]
 8007ae4:	687a      	ldr	r2, [r7, #4]
 8007ae6:	6852      	ldr	r2, [r2, #4]
 8007ae8:	b2d2      	uxtb	r2, r2
 8007aea:	4611      	mov	r1, r2
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	4798      	blx	r3
 8007af0:	4603      	mov	r3, r0
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d001      	beq.n	8007afa <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007af6:	2303      	movs	r3, #3
 8007af8:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007afa:	2340      	movs	r3, #64	@ 0x40
 8007afc:	2200      	movs	r2, #0
 8007afe:	2100      	movs	r1, #0
 8007b00:	6878      	ldr	r0, [r7, #4]
 8007b02:	f002 fe20 	bl	800a746 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2201      	movs	r2, #1
 8007b0a:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2240      	movs	r2, #64	@ 0x40
 8007b12:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007b16:	2340      	movs	r3, #64	@ 0x40
 8007b18:	2200      	movs	r2, #0
 8007b1a:	2180      	movs	r1, #128	@ 0x80
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f002 fe12 	bl	800a746 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2201      	movs	r2, #1
 8007b26:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2240      	movs	r2, #64	@ 0x40
 8007b2e:	841a      	strh	r2, [r3, #32]

  return ret;
 8007b30:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3710      	adds	r7, #16
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}

08007b3a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007b3a:	b480      	push	{r7}
 8007b3c:	b083      	sub	sp, #12
 8007b3e:	af00      	add	r7, sp, #0
 8007b40:	6078      	str	r0, [r7, #4]
 8007b42:	460b      	mov	r3, r1
 8007b44:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	78fa      	ldrb	r2, [r7, #3]
 8007b4a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007b4c:	2300      	movs	r3, #0
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	370c      	adds	r7, #12
 8007b52:	46bd      	mov	sp, r7
 8007b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b58:	4770      	bx	lr

08007b5a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007b5a:	b480      	push	{r7}
 8007b5c:	b083      	sub	sp, #12
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b68:	b2db      	uxtb	r3, r3
 8007b6a:	2b04      	cmp	r3, #4
 8007b6c:	d006      	beq.n	8007b7c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b74:	b2da      	uxtb	r2, r3
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	2204      	movs	r2, #4
 8007b80:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007b84:	2300      	movs	r3, #0
}
 8007b86:	4618      	mov	r0, r3
 8007b88:	370c      	adds	r7, #12
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b90:	4770      	bx	lr

08007b92 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007b92:	b480      	push	{r7}
 8007b94:	b083      	sub	sp, #12
 8007b96:	af00      	add	r7, sp, #0
 8007b98:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ba0:	b2db      	uxtb	r3, r3
 8007ba2:	2b04      	cmp	r3, #4
 8007ba4:	d106      	bne.n	8007bb4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007bac:	b2da      	uxtb	r2, r3
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007bb4:	2300      	movs	r3, #0
}
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	370c      	adds	r7, #12
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc0:	4770      	bx	lr

08007bc2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007bc2:	b580      	push	{r7, lr}
 8007bc4:	b082      	sub	sp, #8
 8007bc6:	af00      	add	r7, sp, #0
 8007bc8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bd0:	b2db      	uxtb	r3, r3
 8007bd2:	2b03      	cmp	r3, #3
 8007bd4:	d110      	bne.n	8007bf8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d00b      	beq.n	8007bf8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007be6:	69db      	ldr	r3, [r3, #28]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d005      	beq.n	8007bf8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007bf2:	69db      	ldr	r3, [r3, #28]
 8007bf4:	6878      	ldr	r0, [r7, #4]
 8007bf6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007bf8:	2300      	movs	r3, #0
}
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	3708      	adds	r7, #8
 8007bfe:	46bd      	mov	sp, r7
 8007c00:	bd80      	pop	{r7, pc}

08007c02 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007c02:	b580      	push	{r7, lr}
 8007c04:	b082      	sub	sp, #8
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	6078      	str	r0, [r7, #4]
 8007c0a:	460b      	mov	r3, r1
 8007c0c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	32ae      	adds	r2, #174	@ 0xae
 8007c18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d101      	bne.n	8007c24 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007c20:	2303      	movs	r3, #3
 8007c22:	e01c      	b.n	8007c5e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c2a:	b2db      	uxtb	r3, r3
 8007c2c:	2b03      	cmp	r3, #3
 8007c2e:	d115      	bne.n	8007c5c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	32ae      	adds	r2, #174	@ 0xae
 8007c3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c3e:	6a1b      	ldr	r3, [r3, #32]
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d00b      	beq.n	8007c5c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	32ae      	adds	r2, #174	@ 0xae
 8007c4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c52:	6a1b      	ldr	r3, [r3, #32]
 8007c54:	78fa      	ldrb	r2, [r7, #3]
 8007c56:	4611      	mov	r1, r2
 8007c58:	6878      	ldr	r0, [r7, #4]
 8007c5a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007c5c:	2300      	movs	r3, #0
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3708      	adds	r7, #8
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bd80      	pop	{r7, pc}

08007c66 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007c66:	b580      	push	{r7, lr}
 8007c68:	b082      	sub	sp, #8
 8007c6a:	af00      	add	r7, sp, #0
 8007c6c:	6078      	str	r0, [r7, #4]
 8007c6e:	460b      	mov	r3, r1
 8007c70:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	32ae      	adds	r2, #174	@ 0xae
 8007c7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d101      	bne.n	8007c88 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007c84:	2303      	movs	r3, #3
 8007c86:	e01c      	b.n	8007cc2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c8e:	b2db      	uxtb	r3, r3
 8007c90:	2b03      	cmp	r3, #3
 8007c92:	d115      	bne.n	8007cc0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	32ae      	adds	r2, #174	@ 0xae
 8007c9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d00b      	beq.n	8007cc0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	32ae      	adds	r2, #174	@ 0xae
 8007cb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cb8:	78fa      	ldrb	r2, [r7, #3]
 8007cba:	4611      	mov	r1, r2
 8007cbc:	6878      	ldr	r0, [r7, #4]
 8007cbe:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007cc0:	2300      	movs	r3, #0
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3708      	adds	r7, #8
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	bd80      	pop	{r7, pc}

08007cca <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007cca:	b480      	push	{r7}
 8007ccc:	b083      	sub	sp, #12
 8007cce:	af00      	add	r7, sp, #0
 8007cd0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007cd2:	2300      	movs	r3, #0
}
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	370c      	adds	r7, #12
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr

08007ce0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	b084      	sub	sp, #16
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007ce8:	2300      	movs	r3, #0
 8007cea:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2201      	movs	r2, #1
 8007cf0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d00e      	beq.n	8007d1c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	687a      	ldr	r2, [r7, #4]
 8007d08:	6852      	ldr	r2, [r2, #4]
 8007d0a:	b2d2      	uxtb	r2, r2
 8007d0c:	4611      	mov	r1, r2
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	4798      	blx	r3
 8007d12:	4603      	mov	r3, r0
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d001      	beq.n	8007d1c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007d18:	2303      	movs	r3, #3
 8007d1a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007d1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3710      	adds	r7, #16
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}

08007d26 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007d26:	b480      	push	{r7}
 8007d28:	b083      	sub	sp, #12
 8007d2a:	af00      	add	r7, sp, #0
 8007d2c:	6078      	str	r0, [r7, #4]
 8007d2e:	460b      	mov	r3, r1
 8007d30:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007d32:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	370c      	adds	r7, #12
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr

08007d40 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b083      	sub	sp, #12
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
 8007d48:	460b      	mov	r3, r1
 8007d4a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007d4c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	370c      	adds	r7, #12
 8007d52:	46bd      	mov	sp, r7
 8007d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d58:	4770      	bx	lr

08007d5a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007d5a:	b580      	push	{r7, lr}
 8007d5c:	b086      	sub	sp, #24
 8007d5e:	af00      	add	r7, sp, #0
 8007d60:	6078      	str	r0, [r7, #4]
 8007d62:	460b      	mov	r3, r1
 8007d64:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	885b      	ldrh	r3, [r3, #2]
 8007d76:	b29b      	uxth	r3, r3
 8007d78:	68fa      	ldr	r2, [r7, #12]
 8007d7a:	7812      	ldrb	r2, [r2, #0]
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	d91f      	bls.n	8007dc0 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	781b      	ldrb	r3, [r3, #0]
 8007d84:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007d86:	e013      	b.n	8007db0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007d88:	f107 030a 	add.w	r3, r7, #10
 8007d8c:	4619      	mov	r1, r3
 8007d8e:	6978      	ldr	r0, [r7, #20]
 8007d90:	f000 f81b 	bl	8007dca <USBD_GetNextDesc>
 8007d94:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	785b      	ldrb	r3, [r3, #1]
 8007d9a:	2b05      	cmp	r3, #5
 8007d9c:	d108      	bne.n	8007db0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007d9e:	697b      	ldr	r3, [r7, #20]
 8007da0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007da2:	693b      	ldr	r3, [r7, #16]
 8007da4:	789b      	ldrb	r3, [r3, #2]
 8007da6:	78fa      	ldrb	r2, [r7, #3]
 8007da8:	429a      	cmp	r2, r3
 8007daa:	d008      	beq.n	8007dbe <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007dac:	2300      	movs	r3, #0
 8007dae:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	885b      	ldrh	r3, [r3, #2]
 8007db4:	b29a      	uxth	r2, r3
 8007db6:	897b      	ldrh	r3, [r7, #10]
 8007db8:	429a      	cmp	r2, r3
 8007dba:	d8e5      	bhi.n	8007d88 <USBD_GetEpDesc+0x2e>
 8007dbc:	e000      	b.n	8007dc0 <USBD_GetEpDesc+0x66>
          break;
 8007dbe:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007dc0:	693b      	ldr	r3, [r7, #16]
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3718      	adds	r7, #24
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}

08007dca <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007dca:	b480      	push	{r7}
 8007dcc:	b085      	sub	sp, #20
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	6078      	str	r0, [r7, #4]
 8007dd2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	881b      	ldrh	r3, [r3, #0]
 8007ddc:	68fa      	ldr	r2, [r7, #12]
 8007dde:	7812      	ldrb	r2, [r2, #0]
 8007de0:	4413      	add	r3, r2
 8007de2:	b29a      	uxth	r2, r3
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	781b      	ldrb	r3, [r3, #0]
 8007dec:	461a      	mov	r2, r3
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	4413      	add	r3, r2
 8007df2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007df4:	68fb      	ldr	r3, [r7, #12]
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	3714      	adds	r7, #20
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e00:	4770      	bx	lr

08007e02 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007e02:	b480      	push	{r7}
 8007e04:	b087      	sub	sp, #28
 8007e06:	af00      	add	r7, sp, #0
 8007e08:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	781b      	ldrb	r3, [r3, #0]
 8007e12:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	3301      	adds	r3, #1
 8007e18:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	781b      	ldrb	r3, [r3, #0]
 8007e1e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007e20:	8a3b      	ldrh	r3, [r7, #16]
 8007e22:	021b      	lsls	r3, r3, #8
 8007e24:	b21a      	sxth	r2, r3
 8007e26:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007e2a:	4313      	orrs	r3, r2
 8007e2c:	b21b      	sxth	r3, r3
 8007e2e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007e30:	89fb      	ldrh	r3, [r7, #14]
}
 8007e32:	4618      	mov	r0, r3
 8007e34:	371c      	adds	r7, #28
 8007e36:	46bd      	mov	sp, r7
 8007e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e3c:	4770      	bx	lr
	...

08007e40 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b084      	sub	sp, #16
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]
 8007e48:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007e56:	2b40      	cmp	r3, #64	@ 0x40
 8007e58:	d005      	beq.n	8007e66 <USBD_StdDevReq+0x26>
 8007e5a:	2b40      	cmp	r3, #64	@ 0x40
 8007e5c:	d857      	bhi.n	8007f0e <USBD_StdDevReq+0xce>
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d00f      	beq.n	8007e82 <USBD_StdDevReq+0x42>
 8007e62:	2b20      	cmp	r3, #32
 8007e64:	d153      	bne.n	8007f0e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	32ae      	adds	r2, #174	@ 0xae
 8007e70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e74:	689b      	ldr	r3, [r3, #8]
 8007e76:	6839      	ldr	r1, [r7, #0]
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	4798      	blx	r3
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	73fb      	strb	r3, [r7, #15]
      break;
 8007e80:	e04a      	b.n	8007f18 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	785b      	ldrb	r3, [r3, #1]
 8007e86:	2b09      	cmp	r3, #9
 8007e88:	d83b      	bhi.n	8007f02 <USBD_StdDevReq+0xc2>
 8007e8a:	a201      	add	r2, pc, #4	@ (adr r2, 8007e90 <USBD_StdDevReq+0x50>)
 8007e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e90:	08007ee5 	.word	0x08007ee5
 8007e94:	08007ef9 	.word	0x08007ef9
 8007e98:	08007f03 	.word	0x08007f03
 8007e9c:	08007eef 	.word	0x08007eef
 8007ea0:	08007f03 	.word	0x08007f03
 8007ea4:	08007ec3 	.word	0x08007ec3
 8007ea8:	08007eb9 	.word	0x08007eb9
 8007eac:	08007f03 	.word	0x08007f03
 8007eb0:	08007edb 	.word	0x08007edb
 8007eb4:	08007ecd 	.word	0x08007ecd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007eb8:	6839      	ldr	r1, [r7, #0]
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f000 fa3e 	bl	800833c <USBD_GetDescriptor>
          break;
 8007ec0:	e024      	b.n	8007f0c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007ec2:	6839      	ldr	r1, [r7, #0]
 8007ec4:	6878      	ldr	r0, [r7, #4]
 8007ec6:	f000 fba3 	bl	8008610 <USBD_SetAddress>
          break;
 8007eca:	e01f      	b.n	8007f0c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8007ecc:	6839      	ldr	r1, [r7, #0]
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f000 fbe2 	bl	8008698 <USBD_SetConfig>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	73fb      	strb	r3, [r7, #15]
          break;
 8007ed8:	e018      	b.n	8007f0c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007eda:	6839      	ldr	r1, [r7, #0]
 8007edc:	6878      	ldr	r0, [r7, #4]
 8007ede:	f000 fc85 	bl	80087ec <USBD_GetConfig>
          break;
 8007ee2:	e013      	b.n	8007f0c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007ee4:	6839      	ldr	r1, [r7, #0]
 8007ee6:	6878      	ldr	r0, [r7, #4]
 8007ee8:	f000 fcb6 	bl	8008858 <USBD_GetStatus>
          break;
 8007eec:	e00e      	b.n	8007f0c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007eee:	6839      	ldr	r1, [r7, #0]
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	f000 fce5 	bl	80088c0 <USBD_SetFeature>
          break;
 8007ef6:	e009      	b.n	8007f0c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007ef8:	6839      	ldr	r1, [r7, #0]
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f000 fd09 	bl	8008912 <USBD_ClrFeature>
          break;
 8007f00:	e004      	b.n	8007f0c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007f02:	6839      	ldr	r1, [r7, #0]
 8007f04:	6878      	ldr	r0, [r7, #4]
 8007f06:	f000 fd60 	bl	80089ca <USBD_CtlError>
          break;
 8007f0a:	bf00      	nop
      }
      break;
 8007f0c:	e004      	b.n	8007f18 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8007f0e:	6839      	ldr	r1, [r7, #0]
 8007f10:	6878      	ldr	r0, [r7, #4]
 8007f12:	f000 fd5a 	bl	80089ca <USBD_CtlError>
      break;
 8007f16:	bf00      	nop
  }

  return ret;
 8007f18:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3710      	adds	r7, #16
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}
 8007f22:	bf00      	nop

08007f24 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b084      	sub	sp, #16
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
 8007f2c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	781b      	ldrb	r3, [r3, #0]
 8007f36:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007f3a:	2b40      	cmp	r3, #64	@ 0x40
 8007f3c:	d005      	beq.n	8007f4a <USBD_StdItfReq+0x26>
 8007f3e:	2b40      	cmp	r3, #64	@ 0x40
 8007f40:	d852      	bhi.n	8007fe8 <USBD_StdItfReq+0xc4>
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d001      	beq.n	8007f4a <USBD_StdItfReq+0x26>
 8007f46:	2b20      	cmp	r3, #32
 8007f48:	d14e      	bne.n	8007fe8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f50:	b2db      	uxtb	r3, r3
 8007f52:	3b01      	subs	r3, #1
 8007f54:	2b02      	cmp	r3, #2
 8007f56:	d840      	bhi.n	8007fda <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	889b      	ldrh	r3, [r3, #4]
 8007f5c:	b2db      	uxtb	r3, r3
 8007f5e:	2b01      	cmp	r3, #1
 8007f60:	d836      	bhi.n	8007fd0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	889b      	ldrh	r3, [r3, #4]
 8007f66:	b2db      	uxtb	r3, r3
 8007f68:	4619      	mov	r1, r3
 8007f6a:	6878      	ldr	r0, [r7, #4]
 8007f6c:	f7ff fedb 	bl	8007d26 <USBD_CoreFindIF>
 8007f70:	4603      	mov	r3, r0
 8007f72:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007f74:	7bbb      	ldrb	r3, [r7, #14]
 8007f76:	2bff      	cmp	r3, #255	@ 0xff
 8007f78:	d01d      	beq.n	8007fb6 <USBD_StdItfReq+0x92>
 8007f7a:	7bbb      	ldrb	r3, [r7, #14]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d11a      	bne.n	8007fb6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8007f80:	7bba      	ldrb	r2, [r7, #14]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	32ae      	adds	r2, #174	@ 0xae
 8007f86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f8a:	689b      	ldr	r3, [r3, #8]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d00f      	beq.n	8007fb0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8007f90:	7bba      	ldrb	r2, [r7, #14]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007f98:	7bba      	ldrb	r2, [r7, #14]
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	32ae      	adds	r2, #174	@ 0xae
 8007f9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fa2:	689b      	ldr	r3, [r3, #8]
 8007fa4:	6839      	ldr	r1, [r7, #0]
 8007fa6:	6878      	ldr	r0, [r7, #4]
 8007fa8:	4798      	blx	r3
 8007faa:	4603      	mov	r3, r0
 8007fac:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007fae:	e004      	b.n	8007fba <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8007fb0:	2303      	movs	r3, #3
 8007fb2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007fb4:	e001      	b.n	8007fba <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007fb6:	2303      	movs	r3, #3
 8007fb8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	88db      	ldrh	r3, [r3, #6]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d110      	bne.n	8007fe4 <USBD_StdItfReq+0xc0>
 8007fc2:	7bfb      	ldrb	r3, [r7, #15]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d10d      	bne.n	8007fe4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f000 fdbb 	bl	8008b44 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007fce:	e009      	b.n	8007fe4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8007fd0:	6839      	ldr	r1, [r7, #0]
 8007fd2:	6878      	ldr	r0, [r7, #4]
 8007fd4:	f000 fcf9 	bl	80089ca <USBD_CtlError>
          break;
 8007fd8:	e004      	b.n	8007fe4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8007fda:	6839      	ldr	r1, [r7, #0]
 8007fdc:	6878      	ldr	r0, [r7, #4]
 8007fde:	f000 fcf4 	bl	80089ca <USBD_CtlError>
          break;
 8007fe2:	e000      	b.n	8007fe6 <USBD_StdItfReq+0xc2>
          break;
 8007fe4:	bf00      	nop
      }
      break;
 8007fe6:	e004      	b.n	8007ff2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007fe8:	6839      	ldr	r1, [r7, #0]
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	f000 fced 	bl	80089ca <USBD_CtlError>
      break;
 8007ff0:	bf00      	nop
  }

  return ret;
 8007ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	3710      	adds	r7, #16
 8007ff8:	46bd      	mov	sp, r7
 8007ffa:	bd80      	pop	{r7, pc}

08007ffc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007ffc:	b580      	push	{r7, lr}
 8007ffe:	b084      	sub	sp, #16
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
 8008004:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008006:	2300      	movs	r3, #0
 8008008:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	889b      	ldrh	r3, [r3, #4]
 800800e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	781b      	ldrb	r3, [r3, #0]
 8008014:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008018:	2b40      	cmp	r3, #64	@ 0x40
 800801a:	d007      	beq.n	800802c <USBD_StdEPReq+0x30>
 800801c:	2b40      	cmp	r3, #64	@ 0x40
 800801e:	f200 8181 	bhi.w	8008324 <USBD_StdEPReq+0x328>
 8008022:	2b00      	cmp	r3, #0
 8008024:	d02a      	beq.n	800807c <USBD_StdEPReq+0x80>
 8008026:	2b20      	cmp	r3, #32
 8008028:	f040 817c 	bne.w	8008324 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800802c:	7bbb      	ldrb	r3, [r7, #14]
 800802e:	4619      	mov	r1, r3
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	f7ff fe85 	bl	8007d40 <USBD_CoreFindEP>
 8008036:	4603      	mov	r3, r0
 8008038:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800803a:	7b7b      	ldrb	r3, [r7, #13]
 800803c:	2bff      	cmp	r3, #255	@ 0xff
 800803e:	f000 8176 	beq.w	800832e <USBD_StdEPReq+0x332>
 8008042:	7b7b      	ldrb	r3, [r7, #13]
 8008044:	2b00      	cmp	r3, #0
 8008046:	f040 8172 	bne.w	800832e <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800804a:	7b7a      	ldrb	r2, [r7, #13]
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008052:	7b7a      	ldrb	r2, [r7, #13]
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	32ae      	adds	r2, #174	@ 0xae
 8008058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800805c:	689b      	ldr	r3, [r3, #8]
 800805e:	2b00      	cmp	r3, #0
 8008060:	f000 8165 	beq.w	800832e <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008064:	7b7a      	ldrb	r2, [r7, #13]
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	32ae      	adds	r2, #174	@ 0xae
 800806a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800806e:	689b      	ldr	r3, [r3, #8]
 8008070:	6839      	ldr	r1, [r7, #0]
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	4798      	blx	r3
 8008076:	4603      	mov	r3, r0
 8008078:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800807a:	e158      	b.n	800832e <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	785b      	ldrb	r3, [r3, #1]
 8008080:	2b03      	cmp	r3, #3
 8008082:	d008      	beq.n	8008096 <USBD_StdEPReq+0x9a>
 8008084:	2b03      	cmp	r3, #3
 8008086:	f300 8147 	bgt.w	8008318 <USBD_StdEPReq+0x31c>
 800808a:	2b00      	cmp	r3, #0
 800808c:	f000 809b 	beq.w	80081c6 <USBD_StdEPReq+0x1ca>
 8008090:	2b01      	cmp	r3, #1
 8008092:	d03c      	beq.n	800810e <USBD_StdEPReq+0x112>
 8008094:	e140      	b.n	8008318 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800809c:	b2db      	uxtb	r3, r3
 800809e:	2b02      	cmp	r3, #2
 80080a0:	d002      	beq.n	80080a8 <USBD_StdEPReq+0xac>
 80080a2:	2b03      	cmp	r3, #3
 80080a4:	d016      	beq.n	80080d4 <USBD_StdEPReq+0xd8>
 80080a6:	e02c      	b.n	8008102 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80080a8:	7bbb      	ldrb	r3, [r7, #14]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d00d      	beq.n	80080ca <USBD_StdEPReq+0xce>
 80080ae:	7bbb      	ldrb	r3, [r7, #14]
 80080b0:	2b80      	cmp	r3, #128	@ 0x80
 80080b2:	d00a      	beq.n	80080ca <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80080b4:	7bbb      	ldrb	r3, [r7, #14]
 80080b6:	4619      	mov	r1, r3
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f002 fba8 	bl	800a80e <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80080be:	2180      	movs	r1, #128	@ 0x80
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f002 fba4 	bl	800a80e <USBD_LL_StallEP>
 80080c6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80080c8:	e020      	b.n	800810c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80080ca:	6839      	ldr	r1, [r7, #0]
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f000 fc7c 	bl	80089ca <USBD_CtlError>
              break;
 80080d2:	e01b      	b.n	800810c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	885b      	ldrh	r3, [r3, #2]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d10e      	bne.n	80080fa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80080dc:	7bbb      	ldrb	r3, [r7, #14]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d00b      	beq.n	80080fa <USBD_StdEPReq+0xfe>
 80080e2:	7bbb      	ldrb	r3, [r7, #14]
 80080e4:	2b80      	cmp	r3, #128	@ 0x80
 80080e6:	d008      	beq.n	80080fa <USBD_StdEPReq+0xfe>
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	88db      	ldrh	r3, [r3, #6]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d104      	bne.n	80080fa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80080f0:	7bbb      	ldrb	r3, [r7, #14]
 80080f2:	4619      	mov	r1, r3
 80080f4:	6878      	ldr	r0, [r7, #4]
 80080f6:	f002 fb8a 	bl	800a80e <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f000 fd22 	bl	8008b44 <USBD_CtlSendStatus>

              break;
 8008100:	e004      	b.n	800810c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008102:	6839      	ldr	r1, [r7, #0]
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	f000 fc60 	bl	80089ca <USBD_CtlError>
              break;
 800810a:	bf00      	nop
          }
          break;
 800810c:	e109      	b.n	8008322 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008114:	b2db      	uxtb	r3, r3
 8008116:	2b02      	cmp	r3, #2
 8008118:	d002      	beq.n	8008120 <USBD_StdEPReq+0x124>
 800811a:	2b03      	cmp	r3, #3
 800811c:	d016      	beq.n	800814c <USBD_StdEPReq+0x150>
 800811e:	e04b      	b.n	80081b8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008120:	7bbb      	ldrb	r3, [r7, #14]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d00d      	beq.n	8008142 <USBD_StdEPReq+0x146>
 8008126:	7bbb      	ldrb	r3, [r7, #14]
 8008128:	2b80      	cmp	r3, #128	@ 0x80
 800812a:	d00a      	beq.n	8008142 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800812c:	7bbb      	ldrb	r3, [r7, #14]
 800812e:	4619      	mov	r1, r3
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f002 fb6c 	bl	800a80e <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008136:	2180      	movs	r1, #128	@ 0x80
 8008138:	6878      	ldr	r0, [r7, #4]
 800813a:	f002 fb68 	bl	800a80e <USBD_LL_StallEP>
 800813e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008140:	e040      	b.n	80081c4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008142:	6839      	ldr	r1, [r7, #0]
 8008144:	6878      	ldr	r0, [r7, #4]
 8008146:	f000 fc40 	bl	80089ca <USBD_CtlError>
              break;
 800814a:	e03b      	b.n	80081c4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	885b      	ldrh	r3, [r3, #2]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d136      	bne.n	80081c2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008154:	7bbb      	ldrb	r3, [r7, #14]
 8008156:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800815a:	2b00      	cmp	r3, #0
 800815c:	d004      	beq.n	8008168 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800815e:	7bbb      	ldrb	r3, [r7, #14]
 8008160:	4619      	mov	r1, r3
 8008162:	6878      	ldr	r0, [r7, #4]
 8008164:	f002 fb72 	bl	800a84c <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	f000 fceb 	bl	8008b44 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800816e:	7bbb      	ldrb	r3, [r7, #14]
 8008170:	4619      	mov	r1, r3
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f7ff fde4 	bl	8007d40 <USBD_CoreFindEP>
 8008178:	4603      	mov	r3, r0
 800817a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800817c:	7b7b      	ldrb	r3, [r7, #13]
 800817e:	2bff      	cmp	r3, #255	@ 0xff
 8008180:	d01f      	beq.n	80081c2 <USBD_StdEPReq+0x1c6>
 8008182:	7b7b      	ldrb	r3, [r7, #13]
 8008184:	2b00      	cmp	r3, #0
 8008186:	d11c      	bne.n	80081c2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008188:	7b7a      	ldrb	r2, [r7, #13]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008190:	7b7a      	ldrb	r2, [r7, #13]
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	32ae      	adds	r2, #174	@ 0xae
 8008196:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800819a:	689b      	ldr	r3, [r3, #8]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d010      	beq.n	80081c2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80081a0:	7b7a      	ldrb	r2, [r7, #13]
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	32ae      	adds	r2, #174	@ 0xae
 80081a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081aa:	689b      	ldr	r3, [r3, #8]
 80081ac:	6839      	ldr	r1, [r7, #0]
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	4798      	blx	r3
 80081b2:	4603      	mov	r3, r0
 80081b4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80081b6:	e004      	b.n	80081c2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80081b8:	6839      	ldr	r1, [r7, #0]
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f000 fc05 	bl	80089ca <USBD_CtlError>
              break;
 80081c0:	e000      	b.n	80081c4 <USBD_StdEPReq+0x1c8>
              break;
 80081c2:	bf00      	nop
          }
          break;
 80081c4:	e0ad      	b.n	8008322 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081cc:	b2db      	uxtb	r3, r3
 80081ce:	2b02      	cmp	r3, #2
 80081d0:	d002      	beq.n	80081d8 <USBD_StdEPReq+0x1dc>
 80081d2:	2b03      	cmp	r3, #3
 80081d4:	d033      	beq.n	800823e <USBD_StdEPReq+0x242>
 80081d6:	e099      	b.n	800830c <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80081d8:	7bbb      	ldrb	r3, [r7, #14]
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d007      	beq.n	80081ee <USBD_StdEPReq+0x1f2>
 80081de:	7bbb      	ldrb	r3, [r7, #14]
 80081e0:	2b80      	cmp	r3, #128	@ 0x80
 80081e2:	d004      	beq.n	80081ee <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80081e4:	6839      	ldr	r1, [r7, #0]
 80081e6:	6878      	ldr	r0, [r7, #4]
 80081e8:	f000 fbef 	bl	80089ca <USBD_CtlError>
                break;
 80081ec:	e093      	b.n	8008316 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80081ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	da0b      	bge.n	800820e <USBD_StdEPReq+0x212>
 80081f6:	7bbb      	ldrb	r3, [r7, #14]
 80081f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80081fc:	4613      	mov	r3, r2
 80081fe:	009b      	lsls	r3, r3, #2
 8008200:	4413      	add	r3, r2
 8008202:	009b      	lsls	r3, r3, #2
 8008204:	3310      	adds	r3, #16
 8008206:	687a      	ldr	r2, [r7, #4]
 8008208:	4413      	add	r3, r2
 800820a:	3304      	adds	r3, #4
 800820c:	e00b      	b.n	8008226 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800820e:	7bbb      	ldrb	r3, [r7, #14]
 8008210:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008214:	4613      	mov	r3, r2
 8008216:	009b      	lsls	r3, r3, #2
 8008218:	4413      	add	r3, r2
 800821a:	009b      	lsls	r3, r3, #2
 800821c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008220:	687a      	ldr	r2, [r7, #4]
 8008222:	4413      	add	r3, r2
 8008224:	3304      	adds	r3, #4
 8008226:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	2200      	movs	r2, #0
 800822c:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	330e      	adds	r3, #14
 8008232:	2202      	movs	r2, #2
 8008234:	4619      	mov	r1, r3
 8008236:	6878      	ldr	r0, [r7, #4]
 8008238:	f000 fc44 	bl	8008ac4 <USBD_CtlSendData>
              break;
 800823c:	e06b      	b.n	8008316 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800823e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008242:	2b00      	cmp	r3, #0
 8008244:	da11      	bge.n	800826a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008246:	7bbb      	ldrb	r3, [r7, #14]
 8008248:	f003 020f 	and.w	r2, r3, #15
 800824c:	6879      	ldr	r1, [r7, #4]
 800824e:	4613      	mov	r3, r2
 8008250:	009b      	lsls	r3, r3, #2
 8008252:	4413      	add	r3, r2
 8008254:	009b      	lsls	r3, r3, #2
 8008256:	440b      	add	r3, r1
 8008258:	3323      	adds	r3, #35	@ 0x23
 800825a:	781b      	ldrb	r3, [r3, #0]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d117      	bne.n	8008290 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008260:	6839      	ldr	r1, [r7, #0]
 8008262:	6878      	ldr	r0, [r7, #4]
 8008264:	f000 fbb1 	bl	80089ca <USBD_CtlError>
                  break;
 8008268:	e055      	b.n	8008316 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800826a:	7bbb      	ldrb	r3, [r7, #14]
 800826c:	f003 020f 	and.w	r2, r3, #15
 8008270:	6879      	ldr	r1, [r7, #4]
 8008272:	4613      	mov	r3, r2
 8008274:	009b      	lsls	r3, r3, #2
 8008276:	4413      	add	r3, r2
 8008278:	009b      	lsls	r3, r3, #2
 800827a:	440b      	add	r3, r1
 800827c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008280:	781b      	ldrb	r3, [r3, #0]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d104      	bne.n	8008290 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008286:	6839      	ldr	r1, [r7, #0]
 8008288:	6878      	ldr	r0, [r7, #4]
 800828a:	f000 fb9e 	bl	80089ca <USBD_CtlError>
                  break;
 800828e:	e042      	b.n	8008316 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008290:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008294:	2b00      	cmp	r3, #0
 8008296:	da0b      	bge.n	80082b0 <USBD_StdEPReq+0x2b4>
 8008298:	7bbb      	ldrb	r3, [r7, #14]
 800829a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800829e:	4613      	mov	r3, r2
 80082a0:	009b      	lsls	r3, r3, #2
 80082a2:	4413      	add	r3, r2
 80082a4:	009b      	lsls	r3, r3, #2
 80082a6:	3310      	adds	r3, #16
 80082a8:	687a      	ldr	r2, [r7, #4]
 80082aa:	4413      	add	r3, r2
 80082ac:	3304      	adds	r3, #4
 80082ae:	e00b      	b.n	80082c8 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80082b0:	7bbb      	ldrb	r3, [r7, #14]
 80082b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80082b6:	4613      	mov	r3, r2
 80082b8:	009b      	lsls	r3, r3, #2
 80082ba:	4413      	add	r3, r2
 80082bc:	009b      	lsls	r3, r3, #2
 80082be:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80082c2:	687a      	ldr	r2, [r7, #4]
 80082c4:	4413      	add	r3, r2
 80082c6:	3304      	adds	r3, #4
 80082c8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80082ca:	7bbb      	ldrb	r3, [r7, #14]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d002      	beq.n	80082d6 <USBD_StdEPReq+0x2da>
 80082d0:	7bbb      	ldrb	r3, [r7, #14]
 80082d2:	2b80      	cmp	r3, #128	@ 0x80
 80082d4:	d103      	bne.n	80082de <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	2200      	movs	r2, #0
 80082da:	739a      	strb	r2, [r3, #14]
 80082dc:	e00e      	b.n	80082fc <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80082de:	7bbb      	ldrb	r3, [r7, #14]
 80082e0:	4619      	mov	r1, r3
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f002 fad1 	bl	800a88a <USBD_LL_IsStallEP>
 80082e8:	4603      	mov	r3, r0
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d003      	beq.n	80082f6 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	2201      	movs	r2, #1
 80082f2:	739a      	strb	r2, [r3, #14]
 80082f4:	e002      	b.n	80082fc <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	2200      	movs	r2, #0
 80082fa:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	330e      	adds	r3, #14
 8008300:	2202      	movs	r2, #2
 8008302:	4619      	mov	r1, r3
 8008304:	6878      	ldr	r0, [r7, #4]
 8008306:	f000 fbdd 	bl	8008ac4 <USBD_CtlSendData>
              break;
 800830a:	e004      	b.n	8008316 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800830c:	6839      	ldr	r1, [r7, #0]
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f000 fb5b 	bl	80089ca <USBD_CtlError>
              break;
 8008314:	bf00      	nop
          }
          break;
 8008316:	e004      	b.n	8008322 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8008318:	6839      	ldr	r1, [r7, #0]
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f000 fb55 	bl	80089ca <USBD_CtlError>
          break;
 8008320:	bf00      	nop
      }
      break;
 8008322:	e005      	b.n	8008330 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8008324:	6839      	ldr	r1, [r7, #0]
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f000 fb4f 	bl	80089ca <USBD_CtlError>
      break;
 800832c:	e000      	b.n	8008330 <USBD_StdEPReq+0x334>
      break;
 800832e:	bf00      	nop
  }

  return ret;
 8008330:	7bfb      	ldrb	r3, [r7, #15]
}
 8008332:	4618      	mov	r0, r3
 8008334:	3710      	adds	r7, #16
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}
	...

0800833c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b084      	sub	sp, #16
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
 8008344:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008346:	2300      	movs	r3, #0
 8008348:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800834a:	2300      	movs	r3, #0
 800834c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800834e:	2300      	movs	r3, #0
 8008350:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	885b      	ldrh	r3, [r3, #2]
 8008356:	0a1b      	lsrs	r3, r3, #8
 8008358:	b29b      	uxth	r3, r3
 800835a:	3b01      	subs	r3, #1
 800835c:	2b06      	cmp	r3, #6
 800835e:	f200 8128 	bhi.w	80085b2 <USBD_GetDescriptor+0x276>
 8008362:	a201      	add	r2, pc, #4	@ (adr r2, 8008368 <USBD_GetDescriptor+0x2c>)
 8008364:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008368:	08008385 	.word	0x08008385
 800836c:	0800839d 	.word	0x0800839d
 8008370:	080083dd 	.word	0x080083dd
 8008374:	080085b3 	.word	0x080085b3
 8008378:	080085b3 	.word	0x080085b3
 800837c:	08008553 	.word	0x08008553
 8008380:	0800857f 	.word	0x0800857f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	687a      	ldr	r2, [r7, #4]
 800838e:	7c12      	ldrb	r2, [r2, #16]
 8008390:	f107 0108 	add.w	r1, r7, #8
 8008394:	4610      	mov	r0, r2
 8008396:	4798      	blx	r3
 8008398:	60f8      	str	r0, [r7, #12]
      break;
 800839a:	e112      	b.n	80085c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	7c1b      	ldrb	r3, [r3, #16]
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d10d      	bne.n	80083c0 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80083aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083ac:	f107 0208 	add.w	r2, r7, #8
 80083b0:	4610      	mov	r0, r2
 80083b2:	4798      	blx	r3
 80083b4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	3301      	adds	r3, #1
 80083ba:	2202      	movs	r2, #2
 80083bc:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80083be:	e100      	b.n	80085c2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80083c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083c8:	f107 0208 	add.w	r2, r7, #8
 80083cc:	4610      	mov	r0, r2
 80083ce:	4798      	blx	r3
 80083d0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	3301      	adds	r3, #1
 80083d6:	2202      	movs	r2, #2
 80083d8:	701a      	strb	r2, [r3, #0]
      break;
 80083da:	e0f2      	b.n	80085c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80083dc:	683b      	ldr	r3, [r7, #0]
 80083de:	885b      	ldrh	r3, [r3, #2]
 80083e0:	b2db      	uxtb	r3, r3
 80083e2:	2b05      	cmp	r3, #5
 80083e4:	f200 80ac 	bhi.w	8008540 <USBD_GetDescriptor+0x204>
 80083e8:	a201      	add	r2, pc, #4	@ (adr r2, 80083f0 <USBD_GetDescriptor+0xb4>)
 80083ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083ee:	bf00      	nop
 80083f0:	08008409 	.word	0x08008409
 80083f4:	0800843d 	.word	0x0800843d
 80083f8:	08008471 	.word	0x08008471
 80083fc:	080084a5 	.word	0x080084a5
 8008400:	080084d9 	.word	0x080084d9
 8008404:	0800850d 	.word	0x0800850d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800840e:	685b      	ldr	r3, [r3, #4]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d00b      	beq.n	800842c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	687a      	ldr	r2, [r7, #4]
 800841e:	7c12      	ldrb	r2, [r2, #16]
 8008420:	f107 0108 	add.w	r1, r7, #8
 8008424:	4610      	mov	r0, r2
 8008426:	4798      	blx	r3
 8008428:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800842a:	e091      	b.n	8008550 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800842c:	6839      	ldr	r1, [r7, #0]
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f000 facb 	bl	80089ca <USBD_CtlError>
            err++;
 8008434:	7afb      	ldrb	r3, [r7, #11]
 8008436:	3301      	adds	r3, #1
 8008438:	72fb      	strb	r3, [r7, #11]
          break;
 800843a:	e089      	b.n	8008550 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008442:	689b      	ldr	r3, [r3, #8]
 8008444:	2b00      	cmp	r3, #0
 8008446:	d00b      	beq.n	8008460 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800844e:	689b      	ldr	r3, [r3, #8]
 8008450:	687a      	ldr	r2, [r7, #4]
 8008452:	7c12      	ldrb	r2, [r2, #16]
 8008454:	f107 0108 	add.w	r1, r7, #8
 8008458:	4610      	mov	r0, r2
 800845a:	4798      	blx	r3
 800845c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800845e:	e077      	b.n	8008550 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008460:	6839      	ldr	r1, [r7, #0]
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f000 fab1 	bl	80089ca <USBD_CtlError>
            err++;
 8008468:	7afb      	ldrb	r3, [r7, #11]
 800846a:	3301      	adds	r3, #1
 800846c:	72fb      	strb	r3, [r7, #11]
          break;
 800846e:	e06f      	b.n	8008550 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008476:	68db      	ldr	r3, [r3, #12]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d00b      	beq.n	8008494 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008482:	68db      	ldr	r3, [r3, #12]
 8008484:	687a      	ldr	r2, [r7, #4]
 8008486:	7c12      	ldrb	r2, [r2, #16]
 8008488:	f107 0108 	add.w	r1, r7, #8
 800848c:	4610      	mov	r0, r2
 800848e:	4798      	blx	r3
 8008490:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008492:	e05d      	b.n	8008550 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008494:	6839      	ldr	r1, [r7, #0]
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f000 fa97 	bl	80089ca <USBD_CtlError>
            err++;
 800849c:	7afb      	ldrb	r3, [r7, #11]
 800849e:	3301      	adds	r3, #1
 80084a0:	72fb      	strb	r3, [r7, #11]
          break;
 80084a2:	e055      	b.n	8008550 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084aa:	691b      	ldr	r3, [r3, #16]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d00b      	beq.n	80084c8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084b6:	691b      	ldr	r3, [r3, #16]
 80084b8:	687a      	ldr	r2, [r7, #4]
 80084ba:	7c12      	ldrb	r2, [r2, #16]
 80084bc:	f107 0108 	add.w	r1, r7, #8
 80084c0:	4610      	mov	r0, r2
 80084c2:	4798      	blx	r3
 80084c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80084c6:	e043      	b.n	8008550 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80084c8:	6839      	ldr	r1, [r7, #0]
 80084ca:	6878      	ldr	r0, [r7, #4]
 80084cc:	f000 fa7d 	bl	80089ca <USBD_CtlError>
            err++;
 80084d0:	7afb      	ldrb	r3, [r7, #11]
 80084d2:	3301      	adds	r3, #1
 80084d4:	72fb      	strb	r3, [r7, #11]
          break;
 80084d6:	e03b      	b.n	8008550 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084de:	695b      	ldr	r3, [r3, #20]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d00b      	beq.n	80084fc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084ea:	695b      	ldr	r3, [r3, #20]
 80084ec:	687a      	ldr	r2, [r7, #4]
 80084ee:	7c12      	ldrb	r2, [r2, #16]
 80084f0:	f107 0108 	add.w	r1, r7, #8
 80084f4:	4610      	mov	r0, r2
 80084f6:	4798      	blx	r3
 80084f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80084fa:	e029      	b.n	8008550 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80084fc:	6839      	ldr	r1, [r7, #0]
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f000 fa63 	bl	80089ca <USBD_CtlError>
            err++;
 8008504:	7afb      	ldrb	r3, [r7, #11]
 8008506:	3301      	adds	r3, #1
 8008508:	72fb      	strb	r3, [r7, #11]
          break;
 800850a:	e021      	b.n	8008550 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008512:	699b      	ldr	r3, [r3, #24]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d00b      	beq.n	8008530 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800851e:	699b      	ldr	r3, [r3, #24]
 8008520:	687a      	ldr	r2, [r7, #4]
 8008522:	7c12      	ldrb	r2, [r2, #16]
 8008524:	f107 0108 	add.w	r1, r7, #8
 8008528:	4610      	mov	r0, r2
 800852a:	4798      	blx	r3
 800852c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800852e:	e00f      	b.n	8008550 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008530:	6839      	ldr	r1, [r7, #0]
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f000 fa49 	bl	80089ca <USBD_CtlError>
            err++;
 8008538:	7afb      	ldrb	r3, [r7, #11]
 800853a:	3301      	adds	r3, #1
 800853c:	72fb      	strb	r3, [r7, #11]
          break;
 800853e:	e007      	b.n	8008550 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008540:	6839      	ldr	r1, [r7, #0]
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f000 fa41 	bl	80089ca <USBD_CtlError>
          err++;
 8008548:	7afb      	ldrb	r3, [r7, #11]
 800854a:	3301      	adds	r3, #1
 800854c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800854e:	bf00      	nop
      }
      break;
 8008550:	e037      	b.n	80085c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	7c1b      	ldrb	r3, [r3, #16]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d109      	bne.n	800856e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008560:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008562:	f107 0208 	add.w	r2, r7, #8
 8008566:	4610      	mov	r0, r2
 8008568:	4798      	blx	r3
 800856a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800856c:	e029      	b.n	80085c2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800856e:	6839      	ldr	r1, [r7, #0]
 8008570:	6878      	ldr	r0, [r7, #4]
 8008572:	f000 fa2a 	bl	80089ca <USBD_CtlError>
        err++;
 8008576:	7afb      	ldrb	r3, [r7, #11]
 8008578:	3301      	adds	r3, #1
 800857a:	72fb      	strb	r3, [r7, #11]
      break;
 800857c:	e021      	b.n	80085c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	7c1b      	ldrb	r3, [r3, #16]
 8008582:	2b00      	cmp	r3, #0
 8008584:	d10d      	bne.n	80085a2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800858c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800858e:	f107 0208 	add.w	r2, r7, #8
 8008592:	4610      	mov	r0, r2
 8008594:	4798      	blx	r3
 8008596:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	3301      	adds	r3, #1
 800859c:	2207      	movs	r2, #7
 800859e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80085a0:	e00f      	b.n	80085c2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80085a2:	6839      	ldr	r1, [r7, #0]
 80085a4:	6878      	ldr	r0, [r7, #4]
 80085a6:	f000 fa10 	bl	80089ca <USBD_CtlError>
        err++;
 80085aa:	7afb      	ldrb	r3, [r7, #11]
 80085ac:	3301      	adds	r3, #1
 80085ae:	72fb      	strb	r3, [r7, #11]
      break;
 80085b0:	e007      	b.n	80085c2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80085b2:	6839      	ldr	r1, [r7, #0]
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f000 fa08 	bl	80089ca <USBD_CtlError>
      err++;
 80085ba:	7afb      	ldrb	r3, [r7, #11]
 80085bc:	3301      	adds	r3, #1
 80085be:	72fb      	strb	r3, [r7, #11]
      break;
 80085c0:	bf00      	nop
  }

  if (err != 0U)
 80085c2:	7afb      	ldrb	r3, [r7, #11]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d11e      	bne.n	8008606 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	88db      	ldrh	r3, [r3, #6]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d016      	beq.n	80085fe <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80085d0:	893b      	ldrh	r3, [r7, #8]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d00e      	beq.n	80085f4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	88da      	ldrh	r2, [r3, #6]
 80085da:	893b      	ldrh	r3, [r7, #8]
 80085dc:	4293      	cmp	r3, r2
 80085de:	bf28      	it	cs
 80085e0:	4613      	movcs	r3, r2
 80085e2:	b29b      	uxth	r3, r3
 80085e4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80085e6:	893b      	ldrh	r3, [r7, #8]
 80085e8:	461a      	mov	r2, r3
 80085ea:	68f9      	ldr	r1, [r7, #12]
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	f000 fa69 	bl	8008ac4 <USBD_CtlSendData>
 80085f2:	e009      	b.n	8008608 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80085f4:	6839      	ldr	r1, [r7, #0]
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	f000 f9e7 	bl	80089ca <USBD_CtlError>
 80085fc:	e004      	b.n	8008608 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f000 faa0 	bl	8008b44 <USBD_CtlSendStatus>
 8008604:	e000      	b.n	8008608 <USBD_GetDescriptor+0x2cc>
    return;
 8008606:	bf00      	nop
  }
}
 8008608:	3710      	adds	r7, #16
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}
 800860e:	bf00      	nop

08008610 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b084      	sub	sp, #16
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
 8008618:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	889b      	ldrh	r3, [r3, #4]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d131      	bne.n	8008686 <USBD_SetAddress+0x76>
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	88db      	ldrh	r3, [r3, #6]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d12d      	bne.n	8008686 <USBD_SetAddress+0x76>
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	885b      	ldrh	r3, [r3, #2]
 800862e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008630:	d829      	bhi.n	8008686 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008632:	683b      	ldr	r3, [r7, #0]
 8008634:	885b      	ldrh	r3, [r3, #2]
 8008636:	b2db      	uxtb	r3, r3
 8008638:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800863c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008644:	b2db      	uxtb	r3, r3
 8008646:	2b03      	cmp	r3, #3
 8008648:	d104      	bne.n	8008654 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800864a:	6839      	ldr	r1, [r7, #0]
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f000 f9bc 	bl	80089ca <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008652:	e01d      	b.n	8008690 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	7bfa      	ldrb	r2, [r7, #15]
 8008658:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800865c:	7bfb      	ldrb	r3, [r7, #15]
 800865e:	4619      	mov	r1, r3
 8008660:	6878      	ldr	r0, [r7, #4]
 8008662:	f002 f93e 	bl	800a8e2 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008666:	6878      	ldr	r0, [r7, #4]
 8008668:	f000 fa6c 	bl	8008b44 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800866c:	7bfb      	ldrb	r3, [r7, #15]
 800866e:	2b00      	cmp	r3, #0
 8008670:	d004      	beq.n	800867c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2202      	movs	r2, #2
 8008676:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800867a:	e009      	b.n	8008690 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2201      	movs	r2, #1
 8008680:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008684:	e004      	b.n	8008690 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008686:	6839      	ldr	r1, [r7, #0]
 8008688:	6878      	ldr	r0, [r7, #4]
 800868a:	f000 f99e 	bl	80089ca <USBD_CtlError>
  }
}
 800868e:	bf00      	nop
 8008690:	bf00      	nop
 8008692:	3710      	adds	r7, #16
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}

08008698 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b084      	sub	sp, #16
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
 80086a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80086a2:	2300      	movs	r3, #0
 80086a4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80086a6:	683b      	ldr	r3, [r7, #0]
 80086a8:	885b      	ldrh	r3, [r3, #2]
 80086aa:	b2da      	uxtb	r2, r3
 80086ac:	4b4e      	ldr	r3, [pc, #312]	@ (80087e8 <USBD_SetConfig+0x150>)
 80086ae:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80086b0:	4b4d      	ldr	r3, [pc, #308]	@ (80087e8 <USBD_SetConfig+0x150>)
 80086b2:	781b      	ldrb	r3, [r3, #0]
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d905      	bls.n	80086c4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80086b8:	6839      	ldr	r1, [r7, #0]
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f000 f985 	bl	80089ca <USBD_CtlError>
    return USBD_FAIL;
 80086c0:	2303      	movs	r3, #3
 80086c2:	e08c      	b.n	80087de <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80086ca:	b2db      	uxtb	r3, r3
 80086cc:	2b02      	cmp	r3, #2
 80086ce:	d002      	beq.n	80086d6 <USBD_SetConfig+0x3e>
 80086d0:	2b03      	cmp	r3, #3
 80086d2:	d029      	beq.n	8008728 <USBD_SetConfig+0x90>
 80086d4:	e075      	b.n	80087c2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80086d6:	4b44      	ldr	r3, [pc, #272]	@ (80087e8 <USBD_SetConfig+0x150>)
 80086d8:	781b      	ldrb	r3, [r3, #0]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d020      	beq.n	8008720 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80086de:	4b42      	ldr	r3, [pc, #264]	@ (80087e8 <USBD_SetConfig+0x150>)
 80086e0:	781b      	ldrb	r3, [r3, #0]
 80086e2:	461a      	mov	r2, r3
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80086e8:	4b3f      	ldr	r3, [pc, #252]	@ (80087e8 <USBD_SetConfig+0x150>)
 80086ea:	781b      	ldrb	r3, [r3, #0]
 80086ec:	4619      	mov	r1, r3
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f7fe ffce 	bl	8007690 <USBD_SetClassConfig>
 80086f4:	4603      	mov	r3, r0
 80086f6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80086f8:	7bfb      	ldrb	r3, [r7, #15]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d008      	beq.n	8008710 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80086fe:	6839      	ldr	r1, [r7, #0]
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f000 f962 	bl	80089ca <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	2202      	movs	r2, #2
 800870a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800870e:	e065      	b.n	80087dc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008710:	6878      	ldr	r0, [r7, #4]
 8008712:	f000 fa17 	bl	8008b44 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2203      	movs	r2, #3
 800871a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800871e:	e05d      	b.n	80087dc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	f000 fa0f 	bl	8008b44 <USBD_CtlSendStatus>
      break;
 8008726:	e059      	b.n	80087dc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008728:	4b2f      	ldr	r3, [pc, #188]	@ (80087e8 <USBD_SetConfig+0x150>)
 800872a:	781b      	ldrb	r3, [r3, #0]
 800872c:	2b00      	cmp	r3, #0
 800872e:	d112      	bne.n	8008756 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2202      	movs	r2, #2
 8008734:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008738:	4b2b      	ldr	r3, [pc, #172]	@ (80087e8 <USBD_SetConfig+0x150>)
 800873a:	781b      	ldrb	r3, [r3, #0]
 800873c:	461a      	mov	r2, r3
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008742:	4b29      	ldr	r3, [pc, #164]	@ (80087e8 <USBD_SetConfig+0x150>)
 8008744:	781b      	ldrb	r3, [r3, #0]
 8008746:	4619      	mov	r1, r3
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f7fe ffbd 	bl	80076c8 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800874e:	6878      	ldr	r0, [r7, #4]
 8008750:	f000 f9f8 	bl	8008b44 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008754:	e042      	b.n	80087dc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008756:	4b24      	ldr	r3, [pc, #144]	@ (80087e8 <USBD_SetConfig+0x150>)
 8008758:	781b      	ldrb	r3, [r3, #0]
 800875a:	461a      	mov	r2, r3
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	429a      	cmp	r2, r3
 8008762:	d02a      	beq.n	80087ba <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	b2db      	uxtb	r3, r3
 800876a:	4619      	mov	r1, r3
 800876c:	6878      	ldr	r0, [r7, #4]
 800876e:	f7fe ffab 	bl	80076c8 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008772:	4b1d      	ldr	r3, [pc, #116]	@ (80087e8 <USBD_SetConfig+0x150>)
 8008774:	781b      	ldrb	r3, [r3, #0]
 8008776:	461a      	mov	r2, r3
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800877c:	4b1a      	ldr	r3, [pc, #104]	@ (80087e8 <USBD_SetConfig+0x150>)
 800877e:	781b      	ldrb	r3, [r3, #0]
 8008780:	4619      	mov	r1, r3
 8008782:	6878      	ldr	r0, [r7, #4]
 8008784:	f7fe ff84 	bl	8007690 <USBD_SetClassConfig>
 8008788:	4603      	mov	r3, r0
 800878a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800878c:	7bfb      	ldrb	r3, [r7, #15]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d00f      	beq.n	80087b2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008792:	6839      	ldr	r1, [r7, #0]
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f000 f918 	bl	80089ca <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	685b      	ldr	r3, [r3, #4]
 800879e:	b2db      	uxtb	r3, r3
 80087a0:	4619      	mov	r1, r3
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f7fe ff90 	bl	80076c8 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2202      	movs	r2, #2
 80087ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80087b0:	e014      	b.n	80087dc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f000 f9c6 	bl	8008b44 <USBD_CtlSendStatus>
      break;
 80087b8:	e010      	b.n	80087dc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80087ba:	6878      	ldr	r0, [r7, #4]
 80087bc:	f000 f9c2 	bl	8008b44 <USBD_CtlSendStatus>
      break;
 80087c0:	e00c      	b.n	80087dc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80087c2:	6839      	ldr	r1, [r7, #0]
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f000 f900 	bl	80089ca <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80087ca:	4b07      	ldr	r3, [pc, #28]	@ (80087e8 <USBD_SetConfig+0x150>)
 80087cc:	781b      	ldrb	r3, [r3, #0]
 80087ce:	4619      	mov	r1, r3
 80087d0:	6878      	ldr	r0, [r7, #4]
 80087d2:	f7fe ff79 	bl	80076c8 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80087d6:	2303      	movs	r3, #3
 80087d8:	73fb      	strb	r3, [r7, #15]
      break;
 80087da:	bf00      	nop
  }

  return ret;
 80087dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80087de:	4618      	mov	r0, r3
 80087e0:	3710      	adds	r7, #16
 80087e2:	46bd      	mov	sp, r7
 80087e4:	bd80      	pop	{r7, pc}
 80087e6:	bf00      	nop
 80087e8:	20000514 	.word	0x20000514

080087ec <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b082      	sub	sp, #8
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
 80087f4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	88db      	ldrh	r3, [r3, #6]
 80087fa:	2b01      	cmp	r3, #1
 80087fc:	d004      	beq.n	8008808 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80087fe:	6839      	ldr	r1, [r7, #0]
 8008800:	6878      	ldr	r0, [r7, #4]
 8008802:	f000 f8e2 	bl	80089ca <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008806:	e023      	b.n	8008850 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800880e:	b2db      	uxtb	r3, r3
 8008810:	2b02      	cmp	r3, #2
 8008812:	dc02      	bgt.n	800881a <USBD_GetConfig+0x2e>
 8008814:	2b00      	cmp	r3, #0
 8008816:	dc03      	bgt.n	8008820 <USBD_GetConfig+0x34>
 8008818:	e015      	b.n	8008846 <USBD_GetConfig+0x5a>
 800881a:	2b03      	cmp	r3, #3
 800881c:	d00b      	beq.n	8008836 <USBD_GetConfig+0x4a>
 800881e:	e012      	b.n	8008846 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2200      	movs	r2, #0
 8008824:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	3308      	adds	r3, #8
 800882a:	2201      	movs	r2, #1
 800882c:	4619      	mov	r1, r3
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f000 f948 	bl	8008ac4 <USBD_CtlSendData>
        break;
 8008834:	e00c      	b.n	8008850 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	3304      	adds	r3, #4
 800883a:	2201      	movs	r2, #1
 800883c:	4619      	mov	r1, r3
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 f940 	bl	8008ac4 <USBD_CtlSendData>
        break;
 8008844:	e004      	b.n	8008850 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008846:	6839      	ldr	r1, [r7, #0]
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f000 f8be 	bl	80089ca <USBD_CtlError>
        break;
 800884e:	bf00      	nop
}
 8008850:	bf00      	nop
 8008852:	3708      	adds	r7, #8
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}

08008858 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b082      	sub	sp, #8
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
 8008860:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008868:	b2db      	uxtb	r3, r3
 800886a:	3b01      	subs	r3, #1
 800886c:	2b02      	cmp	r3, #2
 800886e:	d81e      	bhi.n	80088ae <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	88db      	ldrh	r3, [r3, #6]
 8008874:	2b02      	cmp	r3, #2
 8008876:	d004      	beq.n	8008882 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008878:	6839      	ldr	r1, [r7, #0]
 800887a:	6878      	ldr	r0, [r7, #4]
 800887c:	f000 f8a5 	bl	80089ca <USBD_CtlError>
        break;
 8008880:	e01a      	b.n	80088b8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	2201      	movs	r2, #1
 8008886:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800888e:	2b00      	cmp	r3, #0
 8008890:	d005      	beq.n	800889e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	68db      	ldr	r3, [r3, #12]
 8008896:	f043 0202 	orr.w	r2, r3, #2
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	330c      	adds	r3, #12
 80088a2:	2202      	movs	r2, #2
 80088a4:	4619      	mov	r1, r3
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	f000 f90c 	bl	8008ac4 <USBD_CtlSendData>
      break;
 80088ac:	e004      	b.n	80088b8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80088ae:	6839      	ldr	r1, [r7, #0]
 80088b0:	6878      	ldr	r0, [r7, #4]
 80088b2:	f000 f88a 	bl	80089ca <USBD_CtlError>
      break;
 80088b6:	bf00      	nop
  }
}
 80088b8:	bf00      	nop
 80088ba:	3708      	adds	r7, #8
 80088bc:	46bd      	mov	sp, r7
 80088be:	bd80      	pop	{r7, pc}

080088c0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80088c0:	b580      	push	{r7, lr}
 80088c2:	b082      	sub	sp, #8
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	6078      	str	r0, [r7, #4]
 80088c8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	885b      	ldrh	r3, [r3, #2]
 80088ce:	2b01      	cmp	r3, #1
 80088d0:	d107      	bne.n	80088e2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	2201      	movs	r2, #1
 80088d6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	f000 f932 	bl	8008b44 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80088e0:	e013      	b.n	800890a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	885b      	ldrh	r3, [r3, #2]
 80088e6:	2b02      	cmp	r3, #2
 80088e8:	d10b      	bne.n	8008902 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	889b      	ldrh	r3, [r3, #4]
 80088ee:	0a1b      	lsrs	r3, r3, #8
 80088f0:	b29b      	uxth	r3, r3
 80088f2:	b2da      	uxtb	r2, r3
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80088fa:	6878      	ldr	r0, [r7, #4]
 80088fc:	f000 f922 	bl	8008b44 <USBD_CtlSendStatus>
}
 8008900:	e003      	b.n	800890a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008902:	6839      	ldr	r1, [r7, #0]
 8008904:	6878      	ldr	r0, [r7, #4]
 8008906:	f000 f860 	bl	80089ca <USBD_CtlError>
}
 800890a:	bf00      	nop
 800890c:	3708      	adds	r7, #8
 800890e:	46bd      	mov	sp, r7
 8008910:	bd80      	pop	{r7, pc}

08008912 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008912:	b580      	push	{r7, lr}
 8008914:	b082      	sub	sp, #8
 8008916:	af00      	add	r7, sp, #0
 8008918:	6078      	str	r0, [r7, #4]
 800891a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008922:	b2db      	uxtb	r3, r3
 8008924:	3b01      	subs	r3, #1
 8008926:	2b02      	cmp	r3, #2
 8008928:	d80b      	bhi.n	8008942 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	885b      	ldrh	r3, [r3, #2]
 800892e:	2b01      	cmp	r3, #1
 8008930:	d10c      	bne.n	800894c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	2200      	movs	r2, #0
 8008936:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f000 f902 	bl	8008b44 <USBD_CtlSendStatus>
      }
      break;
 8008940:	e004      	b.n	800894c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008942:	6839      	ldr	r1, [r7, #0]
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f000 f840 	bl	80089ca <USBD_CtlError>
      break;
 800894a:	e000      	b.n	800894e <USBD_ClrFeature+0x3c>
      break;
 800894c:	bf00      	nop
  }
}
 800894e:	bf00      	nop
 8008950:	3708      	adds	r7, #8
 8008952:	46bd      	mov	sp, r7
 8008954:	bd80      	pop	{r7, pc}

08008956 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008956:	b580      	push	{r7, lr}
 8008958:	b084      	sub	sp, #16
 800895a:	af00      	add	r7, sp, #0
 800895c:	6078      	str	r0, [r7, #4]
 800895e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	781a      	ldrb	r2, [r3, #0]
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	3301      	adds	r3, #1
 8008970:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	781a      	ldrb	r2, [r3, #0]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	3301      	adds	r3, #1
 800897e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008980:	68f8      	ldr	r0, [r7, #12]
 8008982:	f7ff fa3e 	bl	8007e02 <SWAPBYTE>
 8008986:	4603      	mov	r3, r0
 8008988:	461a      	mov	r2, r3
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	3301      	adds	r3, #1
 8008992:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	3301      	adds	r3, #1
 8008998:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800899a:	68f8      	ldr	r0, [r7, #12]
 800899c:	f7ff fa31 	bl	8007e02 <SWAPBYTE>
 80089a0:	4603      	mov	r3, r0
 80089a2:	461a      	mov	r2, r3
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	3301      	adds	r3, #1
 80089ac:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	3301      	adds	r3, #1
 80089b2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80089b4:	68f8      	ldr	r0, [r7, #12]
 80089b6:	f7ff fa24 	bl	8007e02 <SWAPBYTE>
 80089ba:	4603      	mov	r3, r0
 80089bc:	461a      	mov	r2, r3
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	80da      	strh	r2, [r3, #6]
}
 80089c2:	bf00      	nop
 80089c4:	3710      	adds	r7, #16
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}

080089ca <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089ca:	b580      	push	{r7, lr}
 80089cc:	b082      	sub	sp, #8
 80089ce:	af00      	add	r7, sp, #0
 80089d0:	6078      	str	r0, [r7, #4]
 80089d2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80089d4:	2180      	movs	r1, #128	@ 0x80
 80089d6:	6878      	ldr	r0, [r7, #4]
 80089d8:	f001 ff19 	bl	800a80e <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80089dc:	2100      	movs	r1, #0
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f001 ff15 	bl	800a80e <USBD_LL_StallEP>
}
 80089e4:	bf00      	nop
 80089e6:	3708      	adds	r7, #8
 80089e8:	46bd      	mov	sp, r7
 80089ea:	bd80      	pop	{r7, pc}

080089ec <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b086      	sub	sp, #24
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	60f8      	str	r0, [r7, #12]
 80089f4:	60b9      	str	r1, [r7, #8]
 80089f6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80089f8:	2300      	movs	r3, #0
 80089fa:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d042      	beq.n	8008a88 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008a06:	6938      	ldr	r0, [r7, #16]
 8008a08:	f000 f842 	bl	8008a90 <USBD_GetLen>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	3301      	adds	r3, #1
 8008a10:	005b      	lsls	r3, r3, #1
 8008a12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a16:	d808      	bhi.n	8008a2a <USBD_GetString+0x3e>
 8008a18:	6938      	ldr	r0, [r7, #16]
 8008a1a:	f000 f839 	bl	8008a90 <USBD_GetLen>
 8008a1e:	4603      	mov	r3, r0
 8008a20:	3301      	adds	r3, #1
 8008a22:	b29b      	uxth	r3, r3
 8008a24:	005b      	lsls	r3, r3, #1
 8008a26:	b29a      	uxth	r2, r3
 8008a28:	e001      	b.n	8008a2e <USBD_GetString+0x42>
 8008a2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008a32:	7dfb      	ldrb	r3, [r7, #23]
 8008a34:	68ba      	ldr	r2, [r7, #8]
 8008a36:	4413      	add	r3, r2
 8008a38:	687a      	ldr	r2, [r7, #4]
 8008a3a:	7812      	ldrb	r2, [r2, #0]
 8008a3c:	701a      	strb	r2, [r3, #0]
  idx++;
 8008a3e:	7dfb      	ldrb	r3, [r7, #23]
 8008a40:	3301      	adds	r3, #1
 8008a42:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008a44:	7dfb      	ldrb	r3, [r7, #23]
 8008a46:	68ba      	ldr	r2, [r7, #8]
 8008a48:	4413      	add	r3, r2
 8008a4a:	2203      	movs	r2, #3
 8008a4c:	701a      	strb	r2, [r3, #0]
  idx++;
 8008a4e:	7dfb      	ldrb	r3, [r7, #23]
 8008a50:	3301      	adds	r3, #1
 8008a52:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008a54:	e013      	b.n	8008a7e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008a56:	7dfb      	ldrb	r3, [r7, #23]
 8008a58:	68ba      	ldr	r2, [r7, #8]
 8008a5a:	4413      	add	r3, r2
 8008a5c:	693a      	ldr	r2, [r7, #16]
 8008a5e:	7812      	ldrb	r2, [r2, #0]
 8008a60:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008a62:	693b      	ldr	r3, [r7, #16]
 8008a64:	3301      	adds	r3, #1
 8008a66:	613b      	str	r3, [r7, #16]
    idx++;
 8008a68:	7dfb      	ldrb	r3, [r7, #23]
 8008a6a:	3301      	adds	r3, #1
 8008a6c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008a6e:	7dfb      	ldrb	r3, [r7, #23]
 8008a70:	68ba      	ldr	r2, [r7, #8]
 8008a72:	4413      	add	r3, r2
 8008a74:	2200      	movs	r2, #0
 8008a76:	701a      	strb	r2, [r3, #0]
    idx++;
 8008a78:	7dfb      	ldrb	r3, [r7, #23]
 8008a7a:	3301      	adds	r3, #1
 8008a7c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008a7e:	693b      	ldr	r3, [r7, #16]
 8008a80:	781b      	ldrb	r3, [r3, #0]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d1e7      	bne.n	8008a56 <USBD_GetString+0x6a>
 8008a86:	e000      	b.n	8008a8a <USBD_GetString+0x9e>
    return;
 8008a88:	bf00      	nop
  }
}
 8008a8a:	3718      	adds	r7, #24
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}

08008a90 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008a90:	b480      	push	{r7}
 8008a92:	b085      	sub	sp, #20
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008a98:	2300      	movs	r3, #0
 8008a9a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008aa0:	e005      	b.n	8008aae <USBD_GetLen+0x1e>
  {
    len++;
 8008aa2:	7bfb      	ldrb	r3, [r7, #15]
 8008aa4:	3301      	adds	r3, #1
 8008aa6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	3301      	adds	r3, #1
 8008aac:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	781b      	ldrb	r3, [r3, #0]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d1f5      	bne.n	8008aa2 <USBD_GetLen+0x12>
  }

  return len;
 8008ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3714      	adds	r7, #20
 8008abc:	46bd      	mov	sp, r7
 8008abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac2:	4770      	bx	lr

08008ac4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b084      	sub	sp, #16
 8008ac8:	af00      	add	r7, sp, #0
 8008aca:	60f8      	str	r0, [r7, #12]
 8008acc:	60b9      	str	r1, [r7, #8]
 8008ace:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	2202      	movs	r2, #2
 8008ad4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	687a      	ldr	r2, [r7, #4]
 8008adc:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	68ba      	ldr	r2, [r7, #8]
 8008ae2:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	687a      	ldr	r2, [r7, #4]
 8008ae8:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	68ba      	ldr	r2, [r7, #8]
 8008aee:	2100      	movs	r1, #0
 8008af0:	68f8      	ldr	r0, [r7, #12]
 8008af2:	f001 ff15 	bl	800a920 <USBD_LL_Transmit>

  return USBD_OK;
 8008af6:	2300      	movs	r3, #0
}
 8008af8:	4618      	mov	r0, r3
 8008afa:	3710      	adds	r7, #16
 8008afc:	46bd      	mov	sp, r7
 8008afe:	bd80      	pop	{r7, pc}

08008b00 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008b00:	b580      	push	{r7, lr}
 8008b02:	b084      	sub	sp, #16
 8008b04:	af00      	add	r7, sp, #0
 8008b06:	60f8      	str	r0, [r7, #12]
 8008b08:	60b9      	str	r1, [r7, #8]
 8008b0a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	68ba      	ldr	r2, [r7, #8]
 8008b10:	2100      	movs	r1, #0
 8008b12:	68f8      	ldr	r0, [r7, #12]
 8008b14:	f001 ff04 	bl	800a920 <USBD_LL_Transmit>

  return USBD_OK;
 8008b18:	2300      	movs	r3, #0
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3710      	adds	r7, #16
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}

08008b22 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008b22:	b580      	push	{r7, lr}
 8008b24:	b084      	sub	sp, #16
 8008b26:	af00      	add	r7, sp, #0
 8008b28:	60f8      	str	r0, [r7, #12]
 8008b2a:	60b9      	str	r1, [r7, #8]
 8008b2c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	68ba      	ldr	r2, [r7, #8]
 8008b32:	2100      	movs	r1, #0
 8008b34:	68f8      	ldr	r0, [r7, #12]
 8008b36:	f001 ff14 	bl	800a962 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008b3a:	2300      	movs	r3, #0
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3710      	adds	r7, #16
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}

08008b44 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b082      	sub	sp, #8
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2204      	movs	r2, #4
 8008b50:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008b54:	2300      	movs	r3, #0
 8008b56:	2200      	movs	r2, #0
 8008b58:	2100      	movs	r1, #0
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	f001 fee0 	bl	800a920 <USBD_LL_Transmit>

  return USBD_OK;
 8008b60:	2300      	movs	r3, #0
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3708      	adds	r7, #8
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}

08008b6a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008b6a:	b580      	push	{r7, lr}
 8008b6c:	b082      	sub	sp, #8
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2205      	movs	r2, #5
 8008b76:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	2100      	movs	r1, #0
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f001 feee 	bl	800a962 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008b86:	2300      	movs	r3, #0
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	3708      	adds	r7, #8
 8008b8c:	46bd      	mov	sp, r7
 8008b8e:	bd80      	pop	{r7, pc}

08008b90 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b085      	sub	sp, #20
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	4603      	mov	r3, r0
 8008b98:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008b9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008ba2:	2b84      	cmp	r3, #132	@ 0x84
 8008ba4:	d005      	beq.n	8008bb2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008ba6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	4413      	add	r3, r2
 8008bae:	3303      	adds	r3, #3
 8008bb0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008bb2:	68fb      	ldr	r3, [r7, #12]
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	3714      	adds	r7, #20
 8008bb8:	46bd      	mov	sp, r7
 8008bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbe:	4770      	bx	lr

08008bc0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008bc4:	f000 fafc 	bl	80091c0 <vTaskStartScheduler>
  
  return osOK;
 8008bc8:	2300      	movs	r3, #0
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	bd80      	pop	{r7, pc}

08008bce <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008bce:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008bd0:	b089      	sub	sp, #36	@ 0x24
 8008bd2:	af04      	add	r7, sp, #16
 8008bd4:	6078      	str	r0, [r7, #4]
 8008bd6:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	695b      	ldr	r3, [r3, #20]
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	d020      	beq.n	8008c22 <osThreadCreate+0x54>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	699b      	ldr	r3, [r3, #24]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d01c      	beq.n	8008c22 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	685c      	ldr	r4, [r3, #4]
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	691e      	ldr	r6, [r3, #16]
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	f7ff ffc8 	bl	8008b90 <makeFreeRtosPriority>
 8008c00:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	695b      	ldr	r3, [r3, #20]
 8008c06:	687a      	ldr	r2, [r7, #4]
 8008c08:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008c0a:	9202      	str	r2, [sp, #8]
 8008c0c:	9301      	str	r3, [sp, #4]
 8008c0e:	9100      	str	r1, [sp, #0]
 8008c10:	683b      	ldr	r3, [r7, #0]
 8008c12:	4632      	mov	r2, r6
 8008c14:	4629      	mov	r1, r5
 8008c16:	4620      	mov	r0, r4
 8008c18:	f000 f8ed 	bl	8008df6 <xTaskCreateStatic>
 8008c1c:	4603      	mov	r3, r0
 8008c1e:	60fb      	str	r3, [r7, #12]
 8008c20:	e01c      	b.n	8008c5c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	685c      	ldr	r4, [r3, #4]
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008c2e:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008c36:	4618      	mov	r0, r3
 8008c38:	f7ff ffaa 	bl	8008b90 <makeFreeRtosPriority>
 8008c3c:	4602      	mov	r2, r0
 8008c3e:	f107 030c 	add.w	r3, r7, #12
 8008c42:	9301      	str	r3, [sp, #4]
 8008c44:	9200      	str	r2, [sp, #0]
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	4632      	mov	r2, r6
 8008c4a:	4629      	mov	r1, r5
 8008c4c:	4620      	mov	r0, r4
 8008c4e:	f000 f932 	bl	8008eb6 <xTaskCreate>
 8008c52:	4603      	mov	r3, r0
 8008c54:	2b01      	cmp	r3, #1
 8008c56:	d001      	beq.n	8008c5c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008c58:	2300      	movs	r3, #0
 8008c5a:	e000      	b.n	8008c5e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	3714      	adds	r7, #20
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008c66 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008c66:	b580      	push	{r7, lr}
 8008c68:	b084      	sub	sp, #16
 8008c6a:	af00      	add	r7, sp, #0
 8008c6c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d001      	beq.n	8008c7c <osDelay+0x16>
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	e000      	b.n	8008c7e <osDelay+0x18>
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f000 fa68 	bl	8009154 <vTaskDelay>
  
  return osOK;
 8008c84:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008c86:	4618      	mov	r0, r3
 8008c88:	3710      	adds	r7, #16
 8008c8a:	46bd      	mov	sp, r7
 8008c8c:	bd80      	pop	{r7, pc}

08008c8e <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008c8e:	b480      	push	{r7}
 8008c90:	b083      	sub	sp, #12
 8008c92:	af00      	add	r7, sp, #0
 8008c94:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f103 0208 	add.w	r2, r3, #8
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	f04f 32ff 	mov.w	r2, #4294967295
 8008ca6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f103 0208 	add.w	r2, r3, #8
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f103 0208 	add.w	r2, r3, #8
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008cc2:	bf00      	nop
 8008cc4:	370c      	adds	r7, #12
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr

08008cce <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008cce:	b480      	push	{r7}
 8008cd0:	b083      	sub	sp, #12
 8008cd2:	af00      	add	r7, sp, #0
 8008cd4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008cdc:	bf00      	nop
 8008cde:	370c      	adds	r7, #12
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce6:	4770      	bx	lr

08008ce8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008ce8:	b480      	push	{r7}
 8008cea:	b085      	sub	sp, #20
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
 8008cf0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	685b      	ldr	r3, [r3, #4]
 8008cf6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	68fa      	ldr	r2, [r7, #12]
 8008cfc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	689a      	ldr	r2, [r3, #8]
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	689b      	ldr	r3, [r3, #8]
 8008d0a:	683a      	ldr	r2, [r7, #0]
 8008d0c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	683a      	ldr	r2, [r7, #0]
 8008d12:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	687a      	ldr	r2, [r7, #4]
 8008d18:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	1c5a      	adds	r2, r3, #1
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	601a      	str	r2, [r3, #0]
}
 8008d24:	bf00      	nop
 8008d26:	3714      	adds	r7, #20
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2e:	4770      	bx	lr

08008d30 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008d30:	b480      	push	{r7}
 8008d32:	b085      	sub	sp, #20
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
 8008d38:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d46:	d103      	bne.n	8008d50 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	691b      	ldr	r3, [r3, #16]
 8008d4c:	60fb      	str	r3, [r7, #12]
 8008d4e:	e00c      	b.n	8008d6a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	3308      	adds	r3, #8
 8008d54:	60fb      	str	r3, [r7, #12]
 8008d56:	e002      	b.n	8008d5e <vListInsert+0x2e>
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	685b      	ldr	r3, [r3, #4]
 8008d5c:	60fb      	str	r3, [r7, #12]
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	685b      	ldr	r3, [r3, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	68ba      	ldr	r2, [r7, #8]
 8008d66:	429a      	cmp	r2, r3
 8008d68:	d2f6      	bcs.n	8008d58 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	685a      	ldr	r2, [r3, #4]
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008d72:	683b      	ldr	r3, [r7, #0]
 8008d74:	685b      	ldr	r3, [r3, #4]
 8008d76:	683a      	ldr	r2, [r7, #0]
 8008d78:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	68fa      	ldr	r2, [r7, #12]
 8008d7e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	683a      	ldr	r2, [r7, #0]
 8008d84:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	687a      	ldr	r2, [r7, #4]
 8008d8a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	1c5a      	adds	r2, r3, #1
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	601a      	str	r2, [r3, #0]
}
 8008d96:	bf00      	nop
 8008d98:	3714      	adds	r7, #20
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da0:	4770      	bx	lr

08008da2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008da2:	b480      	push	{r7}
 8008da4:	b085      	sub	sp, #20
 8008da6:	af00      	add	r7, sp, #0
 8008da8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	691b      	ldr	r3, [r3, #16]
 8008dae:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	687a      	ldr	r2, [r7, #4]
 8008db6:	6892      	ldr	r2, [r2, #8]
 8008db8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	689b      	ldr	r3, [r3, #8]
 8008dbe:	687a      	ldr	r2, [r7, #4]
 8008dc0:	6852      	ldr	r2, [r2, #4]
 8008dc2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	685b      	ldr	r3, [r3, #4]
 8008dc8:	687a      	ldr	r2, [r7, #4]
 8008dca:	429a      	cmp	r2, r3
 8008dcc:	d103      	bne.n	8008dd6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	689a      	ldr	r2, [r3, #8]
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	1e5a      	subs	r2, r3, #1
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
}
 8008dea:	4618      	mov	r0, r3
 8008dec:	3714      	adds	r7, #20
 8008dee:	46bd      	mov	sp, r7
 8008df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df4:	4770      	bx	lr

08008df6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008df6:	b580      	push	{r7, lr}
 8008df8:	b08e      	sub	sp, #56	@ 0x38
 8008dfa:	af04      	add	r7, sp, #16
 8008dfc:	60f8      	str	r0, [r7, #12]
 8008dfe:	60b9      	str	r1, [r7, #8]
 8008e00:	607a      	str	r2, [r7, #4]
 8008e02:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008e04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d10b      	bne.n	8008e22 <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008e0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e0e:	f383 8811 	msr	BASEPRI, r3
 8008e12:	f3bf 8f6f 	isb	sy
 8008e16:	f3bf 8f4f 	dsb	sy
 8008e1a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008e1c:	bf00      	nop
 8008e1e:	bf00      	nop
 8008e20:	e7fd      	b.n	8008e1e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008e22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d10b      	bne.n	8008e40 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008e28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e2c:	f383 8811 	msr	BASEPRI, r3
 8008e30:	f3bf 8f6f 	isb	sy
 8008e34:	f3bf 8f4f 	dsb	sy
 8008e38:	61fb      	str	r3, [r7, #28]
}
 8008e3a:	bf00      	nop
 8008e3c:	bf00      	nop
 8008e3e:	e7fd      	b.n	8008e3c <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008e40:	23a0      	movs	r3, #160	@ 0xa0
 8008e42:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008e44:	693b      	ldr	r3, [r7, #16]
 8008e46:	2ba0      	cmp	r3, #160	@ 0xa0
 8008e48:	d00b      	beq.n	8008e62 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008e4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e4e:	f383 8811 	msr	BASEPRI, r3
 8008e52:	f3bf 8f6f 	isb	sy
 8008e56:	f3bf 8f4f 	dsb	sy
 8008e5a:	61bb      	str	r3, [r7, #24]
}
 8008e5c:	bf00      	nop
 8008e5e:	bf00      	nop
 8008e60:	e7fd      	b.n	8008e5e <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008e62:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d01e      	beq.n	8008ea8 <xTaskCreateStatic+0xb2>
 8008e6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d01b      	beq.n	8008ea8 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e72:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008e74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e76:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008e78:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e7c:	2202      	movs	r2, #2
 8008e7e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008e82:	2300      	movs	r3, #0
 8008e84:	9303      	str	r3, [sp, #12]
 8008e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e88:	9302      	str	r3, [sp, #8]
 8008e8a:	f107 0314 	add.w	r3, r7, #20
 8008e8e:	9301      	str	r3, [sp, #4]
 8008e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e92:	9300      	str	r3, [sp, #0]
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	687a      	ldr	r2, [r7, #4]
 8008e98:	68b9      	ldr	r1, [r7, #8]
 8008e9a:	68f8      	ldr	r0, [r7, #12]
 8008e9c:	f000 f850 	bl	8008f40 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008ea0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008ea2:	f000 f8ed 	bl	8009080 <prvAddNewTaskToReadyList>
 8008ea6:	e001      	b.n	8008eac <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008eac:	697b      	ldr	r3, [r7, #20]
	}
 8008eae:	4618      	mov	r0, r3
 8008eb0:	3728      	adds	r7, #40	@ 0x28
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}

08008eb6 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008eb6:	b580      	push	{r7, lr}
 8008eb8:	b08c      	sub	sp, #48	@ 0x30
 8008eba:	af04      	add	r7, sp, #16
 8008ebc:	60f8      	str	r0, [r7, #12]
 8008ebe:	60b9      	str	r1, [r7, #8]
 8008ec0:	603b      	str	r3, [r7, #0]
 8008ec2:	4613      	mov	r3, r2
 8008ec4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008ec6:	88fb      	ldrh	r3, [r7, #6]
 8008ec8:	009b      	lsls	r3, r3, #2
 8008eca:	4618      	mov	r0, r3
 8008ecc:	f000 fefc 	bl	8009cc8 <pvPortMalloc>
 8008ed0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008ed2:	697b      	ldr	r3, [r7, #20]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d00e      	beq.n	8008ef6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008ed8:	20a0      	movs	r0, #160	@ 0xa0
 8008eda:	f000 fef5 	bl	8009cc8 <pvPortMalloc>
 8008ede:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008ee0:	69fb      	ldr	r3, [r7, #28]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d003      	beq.n	8008eee <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008ee6:	69fb      	ldr	r3, [r7, #28]
 8008ee8:	697a      	ldr	r2, [r7, #20]
 8008eea:	631a      	str	r2, [r3, #48]	@ 0x30
 8008eec:	e005      	b.n	8008efa <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008eee:	6978      	ldr	r0, [r7, #20]
 8008ef0:	f000 ffb8 	bl	8009e64 <vPortFree>
 8008ef4:	e001      	b.n	8008efa <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008efa:	69fb      	ldr	r3, [r7, #28]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d017      	beq.n	8008f30 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008f00:	69fb      	ldr	r3, [r7, #28]
 8008f02:	2200      	movs	r2, #0
 8008f04:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008f08:	88fa      	ldrh	r2, [r7, #6]
 8008f0a:	2300      	movs	r3, #0
 8008f0c:	9303      	str	r3, [sp, #12]
 8008f0e:	69fb      	ldr	r3, [r7, #28]
 8008f10:	9302      	str	r3, [sp, #8]
 8008f12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f14:	9301      	str	r3, [sp, #4]
 8008f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f18:	9300      	str	r3, [sp, #0]
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	68b9      	ldr	r1, [r7, #8]
 8008f1e:	68f8      	ldr	r0, [r7, #12]
 8008f20:	f000 f80e 	bl	8008f40 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008f24:	69f8      	ldr	r0, [r7, #28]
 8008f26:	f000 f8ab 	bl	8009080 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	61bb      	str	r3, [r7, #24]
 8008f2e:	e002      	b.n	8008f36 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008f30:	f04f 33ff 	mov.w	r3, #4294967295
 8008f34:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008f36:	69bb      	ldr	r3, [r7, #24]
	}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	3720      	adds	r7, #32
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}

08008f40 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b088      	sub	sp, #32
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	60f8      	str	r0, [r7, #12]
 8008f48:	60b9      	str	r1, [r7, #8]
 8008f4a:	607a      	str	r2, [r7, #4]
 8008f4c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008f58:	3b01      	subs	r3, #1
 8008f5a:	009b      	lsls	r3, r3, #2
 8008f5c:	4413      	add	r3, r2
 8008f5e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008f60:	69bb      	ldr	r3, [r7, #24]
 8008f62:	f023 0307 	bic.w	r3, r3, #7
 8008f66:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008f68:	69bb      	ldr	r3, [r7, #24]
 8008f6a:	f003 0307 	and.w	r3, r3, #7
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d00b      	beq.n	8008f8a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8008f72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f76:	f383 8811 	msr	BASEPRI, r3
 8008f7a:	f3bf 8f6f 	isb	sy
 8008f7e:	f3bf 8f4f 	dsb	sy
 8008f82:	617b      	str	r3, [r7, #20]
}
 8008f84:	bf00      	nop
 8008f86:	bf00      	nop
 8008f88:	e7fd      	b.n	8008f86 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008f8a:	68bb      	ldr	r3, [r7, #8]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d01f      	beq.n	8008fd0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008f90:	2300      	movs	r3, #0
 8008f92:	61fb      	str	r3, [r7, #28]
 8008f94:	e012      	b.n	8008fbc <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008f96:	68ba      	ldr	r2, [r7, #8]
 8008f98:	69fb      	ldr	r3, [r7, #28]
 8008f9a:	4413      	add	r3, r2
 8008f9c:	7819      	ldrb	r1, [r3, #0]
 8008f9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008fa0:	69fb      	ldr	r3, [r7, #28]
 8008fa2:	4413      	add	r3, r2
 8008fa4:	3334      	adds	r3, #52	@ 0x34
 8008fa6:	460a      	mov	r2, r1
 8008fa8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008faa:	68ba      	ldr	r2, [r7, #8]
 8008fac:	69fb      	ldr	r3, [r7, #28]
 8008fae:	4413      	add	r3, r2
 8008fb0:	781b      	ldrb	r3, [r3, #0]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d006      	beq.n	8008fc4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008fb6:	69fb      	ldr	r3, [r7, #28]
 8008fb8:	3301      	adds	r3, #1
 8008fba:	61fb      	str	r3, [r7, #28]
 8008fbc:	69fb      	ldr	r3, [r7, #28]
 8008fbe:	2b0f      	cmp	r3, #15
 8008fc0:	d9e9      	bls.n	8008f96 <prvInitialiseNewTask+0x56>
 8008fc2:	e000      	b.n	8008fc6 <prvInitialiseNewTask+0x86>
			{
				break;
 8008fc4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc8:	2200      	movs	r2, #0
 8008fca:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008fce:	e003      	b.n	8008fd8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fda:	2b06      	cmp	r3, #6
 8008fdc:	d901      	bls.n	8008fe2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008fde:	2306      	movs	r3, #6
 8008fe0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fe4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008fe6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008fec:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8008fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008ff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ff6:	3304      	adds	r3, #4
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	f7ff fe68 	bl	8008cce <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009000:	3318      	adds	r3, #24
 8009002:	4618      	mov	r0, r3
 8009004:	f7ff fe63 	bl	8008cce <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800900a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800900c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800900e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009010:	f1c3 0207 	rsb	r2, r3, #7
 8009014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009016:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009018:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800901a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800901c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800901e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009020:	2200      	movs	r2, #0
 8009022:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009028:	2200      	movs	r2, #0
 800902a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800902e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009030:	334c      	adds	r3, #76	@ 0x4c
 8009032:	224c      	movs	r2, #76	@ 0x4c
 8009034:	2100      	movs	r1, #0
 8009036:	4618      	mov	r0, r3
 8009038:	f001 fd0c 	bl	800aa54 <memset>
 800903c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800903e:	4a0d      	ldr	r2, [pc, #52]	@ (8009074 <prvInitialiseNewTask+0x134>)
 8009040:	651a      	str	r2, [r3, #80]	@ 0x50
 8009042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009044:	4a0c      	ldr	r2, [pc, #48]	@ (8009078 <prvInitialiseNewTask+0x138>)
 8009046:	655a      	str	r2, [r3, #84]	@ 0x54
 8009048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800904a:	4a0c      	ldr	r2, [pc, #48]	@ (800907c <prvInitialiseNewTask+0x13c>)
 800904c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800904e:	683a      	ldr	r2, [r7, #0]
 8009050:	68f9      	ldr	r1, [r7, #12]
 8009052:	69b8      	ldr	r0, [r7, #24]
 8009054:	f000 fc2a 	bl	80098ac <pxPortInitialiseStack>
 8009058:	4602      	mov	r2, r0
 800905a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800905c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800905e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009060:	2b00      	cmp	r3, #0
 8009062:	d002      	beq.n	800906a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009066:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009068:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800906a:	bf00      	nop
 800906c:	3720      	adds	r7, #32
 800906e:	46bd      	mov	sp, r7
 8009070:	bd80      	pop	{r7, pc}
 8009072:	bf00      	nop
 8009074:	20004eb4 	.word	0x20004eb4
 8009078:	20004f1c 	.word	0x20004f1c
 800907c:	20004f84 	.word	0x20004f84

08009080 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009080:	b580      	push	{r7, lr}
 8009082:	b082      	sub	sp, #8
 8009084:	af00      	add	r7, sp, #0
 8009086:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009088:	f000 fd3e 	bl	8009b08 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800908c:	4b2a      	ldr	r3, [pc, #168]	@ (8009138 <prvAddNewTaskToReadyList+0xb8>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	3301      	adds	r3, #1
 8009092:	4a29      	ldr	r2, [pc, #164]	@ (8009138 <prvAddNewTaskToReadyList+0xb8>)
 8009094:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009096:	4b29      	ldr	r3, [pc, #164]	@ (800913c <prvAddNewTaskToReadyList+0xbc>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d109      	bne.n	80090b2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800909e:	4a27      	ldr	r2, [pc, #156]	@ (800913c <prvAddNewTaskToReadyList+0xbc>)
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80090a4:	4b24      	ldr	r3, [pc, #144]	@ (8009138 <prvAddNewTaskToReadyList+0xb8>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	2b01      	cmp	r3, #1
 80090aa:	d110      	bne.n	80090ce <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80090ac:	f000 fad4 	bl	8009658 <prvInitialiseTaskLists>
 80090b0:	e00d      	b.n	80090ce <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80090b2:	4b23      	ldr	r3, [pc, #140]	@ (8009140 <prvAddNewTaskToReadyList+0xc0>)
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d109      	bne.n	80090ce <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80090ba:	4b20      	ldr	r3, [pc, #128]	@ (800913c <prvAddNewTaskToReadyList+0xbc>)
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090c4:	429a      	cmp	r2, r3
 80090c6:	d802      	bhi.n	80090ce <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80090c8:	4a1c      	ldr	r2, [pc, #112]	@ (800913c <prvAddNewTaskToReadyList+0xbc>)
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80090ce:	4b1d      	ldr	r3, [pc, #116]	@ (8009144 <prvAddNewTaskToReadyList+0xc4>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	3301      	adds	r3, #1
 80090d4:	4a1b      	ldr	r2, [pc, #108]	@ (8009144 <prvAddNewTaskToReadyList+0xc4>)
 80090d6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090dc:	2201      	movs	r2, #1
 80090de:	409a      	lsls	r2, r3
 80090e0:	4b19      	ldr	r3, [pc, #100]	@ (8009148 <prvAddNewTaskToReadyList+0xc8>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	4313      	orrs	r3, r2
 80090e6:	4a18      	ldr	r2, [pc, #96]	@ (8009148 <prvAddNewTaskToReadyList+0xc8>)
 80090e8:	6013      	str	r3, [r2, #0]
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090ee:	4613      	mov	r3, r2
 80090f0:	009b      	lsls	r3, r3, #2
 80090f2:	4413      	add	r3, r2
 80090f4:	009b      	lsls	r3, r3, #2
 80090f6:	4a15      	ldr	r2, [pc, #84]	@ (800914c <prvAddNewTaskToReadyList+0xcc>)
 80090f8:	441a      	add	r2, r3
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	3304      	adds	r3, #4
 80090fe:	4619      	mov	r1, r3
 8009100:	4610      	mov	r0, r2
 8009102:	f7ff fdf1 	bl	8008ce8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009106:	f000 fd31 	bl	8009b6c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800910a:	4b0d      	ldr	r3, [pc, #52]	@ (8009140 <prvAddNewTaskToReadyList+0xc0>)
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d00e      	beq.n	8009130 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009112:	4b0a      	ldr	r3, [pc, #40]	@ (800913c <prvAddNewTaskToReadyList+0xbc>)
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800911c:	429a      	cmp	r2, r3
 800911e:	d207      	bcs.n	8009130 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009120:	4b0b      	ldr	r3, [pc, #44]	@ (8009150 <prvAddNewTaskToReadyList+0xd0>)
 8009122:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009126:	601a      	str	r2, [r3, #0]
 8009128:	f3bf 8f4f 	dsb	sy
 800912c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009130:	bf00      	nop
 8009132:	3708      	adds	r7, #8
 8009134:	46bd      	mov	sp, r7
 8009136:	bd80      	pop	{r7, pc}
 8009138:	20000618 	.word	0x20000618
 800913c:	20000518 	.word	0x20000518
 8009140:	20000624 	.word	0x20000624
 8009144:	20000634 	.word	0x20000634
 8009148:	20000620 	.word	0x20000620
 800914c:	2000051c 	.word	0x2000051c
 8009150:	e000ed04 	.word	0xe000ed04

08009154 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009154:	b580      	push	{r7, lr}
 8009156:	b084      	sub	sp, #16
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800915c:	2300      	movs	r3, #0
 800915e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d018      	beq.n	8009198 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009166:	4b14      	ldr	r3, [pc, #80]	@ (80091b8 <vTaskDelay+0x64>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	2b00      	cmp	r3, #0
 800916c:	d00b      	beq.n	8009186 <vTaskDelay+0x32>
	__asm volatile
 800916e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009172:	f383 8811 	msr	BASEPRI, r3
 8009176:	f3bf 8f6f 	isb	sy
 800917a:	f3bf 8f4f 	dsb	sy
 800917e:	60bb      	str	r3, [r7, #8]
}
 8009180:	bf00      	nop
 8009182:	bf00      	nop
 8009184:	e7fd      	b.n	8009182 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009186:	f000 f885 	bl	8009294 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800918a:	2100      	movs	r1, #0
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	f000 fb27 	bl	80097e0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009192:	f000 f88d 	bl	80092b0 <xTaskResumeAll>
 8009196:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d107      	bne.n	80091ae <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800919e:	4b07      	ldr	r3, [pc, #28]	@ (80091bc <vTaskDelay+0x68>)
 80091a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091a4:	601a      	str	r2, [r3, #0]
 80091a6:	f3bf 8f4f 	dsb	sy
 80091aa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80091ae:	bf00      	nop
 80091b0:	3710      	adds	r7, #16
 80091b2:	46bd      	mov	sp, r7
 80091b4:	bd80      	pop	{r7, pc}
 80091b6:	bf00      	nop
 80091b8:	20000640 	.word	0x20000640
 80091bc:	e000ed04 	.word	0xe000ed04

080091c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80091c0:	b580      	push	{r7, lr}
 80091c2:	b08a      	sub	sp, #40	@ 0x28
 80091c4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80091c6:	2300      	movs	r3, #0
 80091c8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80091ca:	2300      	movs	r3, #0
 80091cc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80091ce:	463a      	mov	r2, r7
 80091d0:	1d39      	adds	r1, r7, #4
 80091d2:	f107 0308 	add.w	r3, r7, #8
 80091d6:	4618      	mov	r0, r3
 80091d8:	f7f7 f97a 	bl	80004d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80091dc:	6839      	ldr	r1, [r7, #0]
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	68ba      	ldr	r2, [r7, #8]
 80091e2:	9202      	str	r2, [sp, #8]
 80091e4:	9301      	str	r3, [sp, #4]
 80091e6:	2300      	movs	r3, #0
 80091e8:	9300      	str	r3, [sp, #0]
 80091ea:	2300      	movs	r3, #0
 80091ec:	460a      	mov	r2, r1
 80091ee:	4921      	ldr	r1, [pc, #132]	@ (8009274 <vTaskStartScheduler+0xb4>)
 80091f0:	4821      	ldr	r0, [pc, #132]	@ (8009278 <vTaskStartScheduler+0xb8>)
 80091f2:	f7ff fe00 	bl	8008df6 <xTaskCreateStatic>
 80091f6:	4603      	mov	r3, r0
 80091f8:	4a20      	ldr	r2, [pc, #128]	@ (800927c <vTaskStartScheduler+0xbc>)
 80091fa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80091fc:	4b1f      	ldr	r3, [pc, #124]	@ (800927c <vTaskStartScheduler+0xbc>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d002      	beq.n	800920a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009204:	2301      	movs	r3, #1
 8009206:	617b      	str	r3, [r7, #20]
 8009208:	e001      	b.n	800920e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800920a:	2300      	movs	r3, #0
 800920c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800920e:	697b      	ldr	r3, [r7, #20]
 8009210:	2b01      	cmp	r3, #1
 8009212:	d11b      	bne.n	800924c <vTaskStartScheduler+0x8c>
	__asm volatile
 8009214:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009218:	f383 8811 	msr	BASEPRI, r3
 800921c:	f3bf 8f6f 	isb	sy
 8009220:	f3bf 8f4f 	dsb	sy
 8009224:	613b      	str	r3, [r7, #16]
}
 8009226:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009228:	4b15      	ldr	r3, [pc, #84]	@ (8009280 <vTaskStartScheduler+0xc0>)
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	334c      	adds	r3, #76	@ 0x4c
 800922e:	4a15      	ldr	r2, [pc, #84]	@ (8009284 <vTaskStartScheduler+0xc4>)
 8009230:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009232:	4b15      	ldr	r3, [pc, #84]	@ (8009288 <vTaskStartScheduler+0xc8>)
 8009234:	f04f 32ff 	mov.w	r2, #4294967295
 8009238:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800923a:	4b14      	ldr	r3, [pc, #80]	@ (800928c <vTaskStartScheduler+0xcc>)
 800923c:	2201      	movs	r2, #1
 800923e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009240:	4b13      	ldr	r3, [pc, #76]	@ (8009290 <vTaskStartScheduler+0xd0>)
 8009242:	2200      	movs	r2, #0
 8009244:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009246:	f000 fbbb 	bl	80099c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800924a:	e00f      	b.n	800926c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800924c:	697b      	ldr	r3, [r7, #20]
 800924e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009252:	d10b      	bne.n	800926c <vTaskStartScheduler+0xac>
	__asm volatile
 8009254:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009258:	f383 8811 	msr	BASEPRI, r3
 800925c:	f3bf 8f6f 	isb	sy
 8009260:	f3bf 8f4f 	dsb	sy
 8009264:	60fb      	str	r3, [r7, #12]
}
 8009266:	bf00      	nop
 8009268:	bf00      	nop
 800926a:	e7fd      	b.n	8009268 <vTaskStartScheduler+0xa8>
}
 800926c:	bf00      	nop
 800926e:	3718      	adds	r7, #24
 8009270:	46bd      	mov	sp, r7
 8009272:	bd80      	pop	{r7, pc}
 8009274:	0800ac90 	.word	0x0800ac90
 8009278:	08009629 	.word	0x08009629
 800927c:	2000063c 	.word	0x2000063c
 8009280:	20000518 	.word	0x20000518
 8009284:	20000100 	.word	0x20000100
 8009288:	20000638 	.word	0x20000638
 800928c:	20000624 	.word	0x20000624
 8009290:	2000061c 	.word	0x2000061c

08009294 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009294:	b480      	push	{r7}
 8009296:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009298:	4b04      	ldr	r3, [pc, #16]	@ (80092ac <vTaskSuspendAll+0x18>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	3301      	adds	r3, #1
 800929e:	4a03      	ldr	r2, [pc, #12]	@ (80092ac <vTaskSuspendAll+0x18>)
 80092a0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80092a2:	bf00      	nop
 80092a4:	46bd      	mov	sp, r7
 80092a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092aa:	4770      	bx	lr
 80092ac:	20000640 	.word	0x20000640

080092b0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b084      	sub	sp, #16
 80092b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80092b6:	2300      	movs	r3, #0
 80092b8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80092ba:	2300      	movs	r3, #0
 80092bc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80092be:	4b42      	ldr	r3, [pc, #264]	@ (80093c8 <xTaskResumeAll+0x118>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d10b      	bne.n	80092de <xTaskResumeAll+0x2e>
	__asm volatile
 80092c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092ca:	f383 8811 	msr	BASEPRI, r3
 80092ce:	f3bf 8f6f 	isb	sy
 80092d2:	f3bf 8f4f 	dsb	sy
 80092d6:	603b      	str	r3, [r7, #0]
}
 80092d8:	bf00      	nop
 80092da:	bf00      	nop
 80092dc:	e7fd      	b.n	80092da <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80092de:	f000 fc13 	bl	8009b08 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80092e2:	4b39      	ldr	r3, [pc, #228]	@ (80093c8 <xTaskResumeAll+0x118>)
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	3b01      	subs	r3, #1
 80092e8:	4a37      	ldr	r2, [pc, #220]	@ (80093c8 <xTaskResumeAll+0x118>)
 80092ea:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80092ec:	4b36      	ldr	r3, [pc, #216]	@ (80093c8 <xTaskResumeAll+0x118>)
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d161      	bne.n	80093b8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80092f4:	4b35      	ldr	r3, [pc, #212]	@ (80093cc <xTaskResumeAll+0x11c>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d05d      	beq.n	80093b8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80092fc:	e02e      	b.n	800935c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80092fe:	4b34      	ldr	r3, [pc, #208]	@ (80093d0 <xTaskResumeAll+0x120>)
 8009300:	68db      	ldr	r3, [r3, #12]
 8009302:	68db      	ldr	r3, [r3, #12]
 8009304:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	3318      	adds	r3, #24
 800930a:	4618      	mov	r0, r3
 800930c:	f7ff fd49 	bl	8008da2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	3304      	adds	r3, #4
 8009314:	4618      	mov	r0, r3
 8009316:	f7ff fd44 	bl	8008da2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800931e:	2201      	movs	r2, #1
 8009320:	409a      	lsls	r2, r3
 8009322:	4b2c      	ldr	r3, [pc, #176]	@ (80093d4 <xTaskResumeAll+0x124>)
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4313      	orrs	r3, r2
 8009328:	4a2a      	ldr	r2, [pc, #168]	@ (80093d4 <xTaskResumeAll+0x124>)
 800932a:	6013      	str	r3, [r2, #0]
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009330:	4613      	mov	r3, r2
 8009332:	009b      	lsls	r3, r3, #2
 8009334:	4413      	add	r3, r2
 8009336:	009b      	lsls	r3, r3, #2
 8009338:	4a27      	ldr	r2, [pc, #156]	@ (80093d8 <xTaskResumeAll+0x128>)
 800933a:	441a      	add	r2, r3
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	3304      	adds	r3, #4
 8009340:	4619      	mov	r1, r3
 8009342:	4610      	mov	r0, r2
 8009344:	f7ff fcd0 	bl	8008ce8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800934c:	4b23      	ldr	r3, [pc, #140]	@ (80093dc <xTaskResumeAll+0x12c>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009352:	429a      	cmp	r2, r3
 8009354:	d302      	bcc.n	800935c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009356:	4b22      	ldr	r3, [pc, #136]	@ (80093e0 <xTaskResumeAll+0x130>)
 8009358:	2201      	movs	r2, #1
 800935a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800935c:	4b1c      	ldr	r3, [pc, #112]	@ (80093d0 <xTaskResumeAll+0x120>)
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d1cc      	bne.n	80092fe <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d001      	beq.n	800936e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800936a:	f000 fa19 	bl	80097a0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800936e:	4b1d      	ldr	r3, [pc, #116]	@ (80093e4 <xTaskResumeAll+0x134>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2b00      	cmp	r3, #0
 8009378:	d010      	beq.n	800939c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800937a:	f000 f837 	bl	80093ec <xTaskIncrementTick>
 800937e:	4603      	mov	r3, r0
 8009380:	2b00      	cmp	r3, #0
 8009382:	d002      	beq.n	800938a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009384:	4b16      	ldr	r3, [pc, #88]	@ (80093e0 <xTaskResumeAll+0x130>)
 8009386:	2201      	movs	r2, #1
 8009388:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	3b01      	subs	r3, #1
 800938e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d1f1      	bne.n	800937a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009396:	4b13      	ldr	r3, [pc, #76]	@ (80093e4 <xTaskResumeAll+0x134>)
 8009398:	2200      	movs	r2, #0
 800939a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800939c:	4b10      	ldr	r3, [pc, #64]	@ (80093e0 <xTaskResumeAll+0x130>)
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d009      	beq.n	80093b8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80093a4:	2301      	movs	r3, #1
 80093a6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80093a8:	4b0f      	ldr	r3, [pc, #60]	@ (80093e8 <xTaskResumeAll+0x138>)
 80093aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093ae:	601a      	str	r2, [r3, #0]
 80093b0:	f3bf 8f4f 	dsb	sy
 80093b4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80093b8:	f000 fbd8 	bl	8009b6c <vPortExitCritical>

	return xAlreadyYielded;
 80093bc:	68bb      	ldr	r3, [r7, #8]
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3710      	adds	r7, #16
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd80      	pop	{r7, pc}
 80093c6:	bf00      	nop
 80093c8:	20000640 	.word	0x20000640
 80093cc:	20000618 	.word	0x20000618
 80093d0:	200005d8 	.word	0x200005d8
 80093d4:	20000620 	.word	0x20000620
 80093d8:	2000051c 	.word	0x2000051c
 80093dc:	20000518 	.word	0x20000518
 80093e0:	2000062c 	.word	0x2000062c
 80093e4:	20000628 	.word	0x20000628
 80093e8:	e000ed04 	.word	0xe000ed04

080093ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80093ec:	b580      	push	{r7, lr}
 80093ee:	b086      	sub	sp, #24
 80093f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80093f2:	2300      	movs	r3, #0
 80093f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80093f6:	4b4f      	ldr	r3, [pc, #316]	@ (8009534 <xTaskIncrementTick+0x148>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	f040 808f 	bne.w	800951e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009400:	4b4d      	ldr	r3, [pc, #308]	@ (8009538 <xTaskIncrementTick+0x14c>)
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	3301      	adds	r3, #1
 8009406:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009408:	4a4b      	ldr	r2, [pc, #300]	@ (8009538 <xTaskIncrementTick+0x14c>)
 800940a:	693b      	ldr	r3, [r7, #16]
 800940c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	2b00      	cmp	r3, #0
 8009412:	d121      	bne.n	8009458 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009414:	4b49      	ldr	r3, [pc, #292]	@ (800953c <xTaskIncrementTick+0x150>)
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	681b      	ldr	r3, [r3, #0]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d00b      	beq.n	8009436 <xTaskIncrementTick+0x4a>
	__asm volatile
 800941e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009422:	f383 8811 	msr	BASEPRI, r3
 8009426:	f3bf 8f6f 	isb	sy
 800942a:	f3bf 8f4f 	dsb	sy
 800942e:	603b      	str	r3, [r7, #0]
}
 8009430:	bf00      	nop
 8009432:	bf00      	nop
 8009434:	e7fd      	b.n	8009432 <xTaskIncrementTick+0x46>
 8009436:	4b41      	ldr	r3, [pc, #260]	@ (800953c <xTaskIncrementTick+0x150>)
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	60fb      	str	r3, [r7, #12]
 800943c:	4b40      	ldr	r3, [pc, #256]	@ (8009540 <xTaskIncrementTick+0x154>)
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	4a3e      	ldr	r2, [pc, #248]	@ (800953c <xTaskIncrementTick+0x150>)
 8009442:	6013      	str	r3, [r2, #0]
 8009444:	4a3e      	ldr	r2, [pc, #248]	@ (8009540 <xTaskIncrementTick+0x154>)
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	6013      	str	r3, [r2, #0]
 800944a:	4b3e      	ldr	r3, [pc, #248]	@ (8009544 <xTaskIncrementTick+0x158>)
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	3301      	adds	r3, #1
 8009450:	4a3c      	ldr	r2, [pc, #240]	@ (8009544 <xTaskIncrementTick+0x158>)
 8009452:	6013      	str	r3, [r2, #0]
 8009454:	f000 f9a4 	bl	80097a0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009458:	4b3b      	ldr	r3, [pc, #236]	@ (8009548 <xTaskIncrementTick+0x15c>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	693a      	ldr	r2, [r7, #16]
 800945e:	429a      	cmp	r2, r3
 8009460:	d348      	bcc.n	80094f4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009462:	4b36      	ldr	r3, [pc, #216]	@ (800953c <xTaskIncrementTick+0x150>)
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d104      	bne.n	8009476 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800946c:	4b36      	ldr	r3, [pc, #216]	@ (8009548 <xTaskIncrementTick+0x15c>)
 800946e:	f04f 32ff 	mov.w	r2, #4294967295
 8009472:	601a      	str	r2, [r3, #0]
					break;
 8009474:	e03e      	b.n	80094f4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009476:	4b31      	ldr	r3, [pc, #196]	@ (800953c <xTaskIncrementTick+0x150>)
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	68db      	ldr	r3, [r3, #12]
 800947c:	68db      	ldr	r3, [r3, #12]
 800947e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	685b      	ldr	r3, [r3, #4]
 8009484:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009486:	693a      	ldr	r2, [r7, #16]
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	429a      	cmp	r2, r3
 800948c:	d203      	bcs.n	8009496 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800948e:	4a2e      	ldr	r2, [pc, #184]	@ (8009548 <xTaskIncrementTick+0x15c>)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009494:	e02e      	b.n	80094f4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009496:	68bb      	ldr	r3, [r7, #8]
 8009498:	3304      	adds	r3, #4
 800949a:	4618      	mov	r0, r3
 800949c:	f7ff fc81 	bl	8008da2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d004      	beq.n	80094b2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	3318      	adds	r3, #24
 80094ac:	4618      	mov	r0, r3
 80094ae:	f7ff fc78 	bl	8008da2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80094b2:	68bb      	ldr	r3, [r7, #8]
 80094b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094b6:	2201      	movs	r2, #1
 80094b8:	409a      	lsls	r2, r3
 80094ba:	4b24      	ldr	r3, [pc, #144]	@ (800954c <xTaskIncrementTick+0x160>)
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	4313      	orrs	r3, r2
 80094c0:	4a22      	ldr	r2, [pc, #136]	@ (800954c <xTaskIncrementTick+0x160>)
 80094c2:	6013      	str	r3, [r2, #0]
 80094c4:	68bb      	ldr	r3, [r7, #8]
 80094c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094c8:	4613      	mov	r3, r2
 80094ca:	009b      	lsls	r3, r3, #2
 80094cc:	4413      	add	r3, r2
 80094ce:	009b      	lsls	r3, r3, #2
 80094d0:	4a1f      	ldr	r2, [pc, #124]	@ (8009550 <xTaskIncrementTick+0x164>)
 80094d2:	441a      	add	r2, r3
 80094d4:	68bb      	ldr	r3, [r7, #8]
 80094d6:	3304      	adds	r3, #4
 80094d8:	4619      	mov	r1, r3
 80094da:	4610      	mov	r0, r2
 80094dc:	f7ff fc04 	bl	8008ce8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094e4:	4b1b      	ldr	r3, [pc, #108]	@ (8009554 <xTaskIncrementTick+0x168>)
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094ea:	429a      	cmp	r2, r3
 80094ec:	d3b9      	bcc.n	8009462 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80094ee:	2301      	movs	r3, #1
 80094f0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094f2:	e7b6      	b.n	8009462 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80094f4:	4b17      	ldr	r3, [pc, #92]	@ (8009554 <xTaskIncrementTick+0x168>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094fa:	4915      	ldr	r1, [pc, #84]	@ (8009550 <xTaskIncrementTick+0x164>)
 80094fc:	4613      	mov	r3, r2
 80094fe:	009b      	lsls	r3, r3, #2
 8009500:	4413      	add	r3, r2
 8009502:	009b      	lsls	r3, r3, #2
 8009504:	440b      	add	r3, r1
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	2b01      	cmp	r3, #1
 800950a:	d901      	bls.n	8009510 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800950c:	2301      	movs	r3, #1
 800950e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009510:	4b11      	ldr	r3, [pc, #68]	@ (8009558 <xTaskIncrementTick+0x16c>)
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d007      	beq.n	8009528 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009518:	2301      	movs	r3, #1
 800951a:	617b      	str	r3, [r7, #20]
 800951c:	e004      	b.n	8009528 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800951e:	4b0f      	ldr	r3, [pc, #60]	@ (800955c <xTaskIncrementTick+0x170>)
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	3301      	adds	r3, #1
 8009524:	4a0d      	ldr	r2, [pc, #52]	@ (800955c <xTaskIncrementTick+0x170>)
 8009526:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009528:	697b      	ldr	r3, [r7, #20]
}
 800952a:	4618      	mov	r0, r3
 800952c:	3718      	adds	r7, #24
 800952e:	46bd      	mov	sp, r7
 8009530:	bd80      	pop	{r7, pc}
 8009532:	bf00      	nop
 8009534:	20000640 	.word	0x20000640
 8009538:	2000061c 	.word	0x2000061c
 800953c:	200005d0 	.word	0x200005d0
 8009540:	200005d4 	.word	0x200005d4
 8009544:	20000630 	.word	0x20000630
 8009548:	20000638 	.word	0x20000638
 800954c:	20000620 	.word	0x20000620
 8009550:	2000051c 	.word	0x2000051c
 8009554:	20000518 	.word	0x20000518
 8009558:	2000062c 	.word	0x2000062c
 800955c:	20000628 	.word	0x20000628

08009560 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009560:	b480      	push	{r7}
 8009562:	b087      	sub	sp, #28
 8009564:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009566:	4b2a      	ldr	r3, [pc, #168]	@ (8009610 <vTaskSwitchContext+0xb0>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d003      	beq.n	8009576 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800956e:	4b29      	ldr	r3, [pc, #164]	@ (8009614 <vTaskSwitchContext+0xb4>)
 8009570:	2201      	movs	r2, #1
 8009572:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009574:	e045      	b.n	8009602 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8009576:	4b27      	ldr	r3, [pc, #156]	@ (8009614 <vTaskSwitchContext+0xb4>)
 8009578:	2200      	movs	r2, #0
 800957a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800957c:	4b26      	ldr	r3, [pc, #152]	@ (8009618 <vTaskSwitchContext+0xb8>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	fab3 f383 	clz	r3, r3
 8009588:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800958a:	7afb      	ldrb	r3, [r7, #11]
 800958c:	f1c3 031f 	rsb	r3, r3, #31
 8009590:	617b      	str	r3, [r7, #20]
 8009592:	4922      	ldr	r1, [pc, #136]	@ (800961c <vTaskSwitchContext+0xbc>)
 8009594:	697a      	ldr	r2, [r7, #20]
 8009596:	4613      	mov	r3, r2
 8009598:	009b      	lsls	r3, r3, #2
 800959a:	4413      	add	r3, r2
 800959c:	009b      	lsls	r3, r3, #2
 800959e:	440b      	add	r3, r1
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d10b      	bne.n	80095be <vTaskSwitchContext+0x5e>
	__asm volatile
 80095a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095aa:	f383 8811 	msr	BASEPRI, r3
 80095ae:	f3bf 8f6f 	isb	sy
 80095b2:	f3bf 8f4f 	dsb	sy
 80095b6:	607b      	str	r3, [r7, #4]
}
 80095b8:	bf00      	nop
 80095ba:	bf00      	nop
 80095bc:	e7fd      	b.n	80095ba <vTaskSwitchContext+0x5a>
 80095be:	697a      	ldr	r2, [r7, #20]
 80095c0:	4613      	mov	r3, r2
 80095c2:	009b      	lsls	r3, r3, #2
 80095c4:	4413      	add	r3, r2
 80095c6:	009b      	lsls	r3, r3, #2
 80095c8:	4a14      	ldr	r2, [pc, #80]	@ (800961c <vTaskSwitchContext+0xbc>)
 80095ca:	4413      	add	r3, r2
 80095cc:	613b      	str	r3, [r7, #16]
 80095ce:	693b      	ldr	r3, [r7, #16]
 80095d0:	685b      	ldr	r3, [r3, #4]
 80095d2:	685a      	ldr	r2, [r3, #4]
 80095d4:	693b      	ldr	r3, [r7, #16]
 80095d6:	605a      	str	r2, [r3, #4]
 80095d8:	693b      	ldr	r3, [r7, #16]
 80095da:	685a      	ldr	r2, [r3, #4]
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	3308      	adds	r3, #8
 80095e0:	429a      	cmp	r2, r3
 80095e2:	d104      	bne.n	80095ee <vTaskSwitchContext+0x8e>
 80095e4:	693b      	ldr	r3, [r7, #16]
 80095e6:	685b      	ldr	r3, [r3, #4]
 80095e8:	685a      	ldr	r2, [r3, #4]
 80095ea:	693b      	ldr	r3, [r7, #16]
 80095ec:	605a      	str	r2, [r3, #4]
 80095ee:	693b      	ldr	r3, [r7, #16]
 80095f0:	685b      	ldr	r3, [r3, #4]
 80095f2:	68db      	ldr	r3, [r3, #12]
 80095f4:	4a0a      	ldr	r2, [pc, #40]	@ (8009620 <vTaskSwitchContext+0xc0>)
 80095f6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80095f8:	4b09      	ldr	r3, [pc, #36]	@ (8009620 <vTaskSwitchContext+0xc0>)
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	334c      	adds	r3, #76	@ 0x4c
 80095fe:	4a09      	ldr	r2, [pc, #36]	@ (8009624 <vTaskSwitchContext+0xc4>)
 8009600:	6013      	str	r3, [r2, #0]
}
 8009602:	bf00      	nop
 8009604:	371c      	adds	r7, #28
 8009606:	46bd      	mov	sp, r7
 8009608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960c:	4770      	bx	lr
 800960e:	bf00      	nop
 8009610:	20000640 	.word	0x20000640
 8009614:	2000062c 	.word	0x2000062c
 8009618:	20000620 	.word	0x20000620
 800961c:	2000051c 	.word	0x2000051c
 8009620:	20000518 	.word	0x20000518
 8009624:	20000100 	.word	0x20000100

08009628 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b082      	sub	sp, #8
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009630:	f000 f852 	bl	80096d8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009634:	4b06      	ldr	r3, [pc, #24]	@ (8009650 <prvIdleTask+0x28>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	2b01      	cmp	r3, #1
 800963a:	d9f9      	bls.n	8009630 <prvIdleTask+0x8>
			{
				taskYIELD();
 800963c:	4b05      	ldr	r3, [pc, #20]	@ (8009654 <prvIdleTask+0x2c>)
 800963e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009642:	601a      	str	r2, [r3, #0]
 8009644:	f3bf 8f4f 	dsb	sy
 8009648:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800964c:	e7f0      	b.n	8009630 <prvIdleTask+0x8>
 800964e:	bf00      	nop
 8009650:	2000051c 	.word	0x2000051c
 8009654:	e000ed04 	.word	0xe000ed04

08009658 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b082      	sub	sp, #8
 800965c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800965e:	2300      	movs	r3, #0
 8009660:	607b      	str	r3, [r7, #4]
 8009662:	e00c      	b.n	800967e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009664:	687a      	ldr	r2, [r7, #4]
 8009666:	4613      	mov	r3, r2
 8009668:	009b      	lsls	r3, r3, #2
 800966a:	4413      	add	r3, r2
 800966c:	009b      	lsls	r3, r3, #2
 800966e:	4a12      	ldr	r2, [pc, #72]	@ (80096b8 <prvInitialiseTaskLists+0x60>)
 8009670:	4413      	add	r3, r2
 8009672:	4618      	mov	r0, r3
 8009674:	f7ff fb0b 	bl	8008c8e <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	3301      	adds	r3, #1
 800967c:	607b      	str	r3, [r7, #4]
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2b06      	cmp	r3, #6
 8009682:	d9ef      	bls.n	8009664 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009684:	480d      	ldr	r0, [pc, #52]	@ (80096bc <prvInitialiseTaskLists+0x64>)
 8009686:	f7ff fb02 	bl	8008c8e <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800968a:	480d      	ldr	r0, [pc, #52]	@ (80096c0 <prvInitialiseTaskLists+0x68>)
 800968c:	f7ff faff 	bl	8008c8e <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009690:	480c      	ldr	r0, [pc, #48]	@ (80096c4 <prvInitialiseTaskLists+0x6c>)
 8009692:	f7ff fafc 	bl	8008c8e <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009696:	480c      	ldr	r0, [pc, #48]	@ (80096c8 <prvInitialiseTaskLists+0x70>)
 8009698:	f7ff faf9 	bl	8008c8e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800969c:	480b      	ldr	r0, [pc, #44]	@ (80096cc <prvInitialiseTaskLists+0x74>)
 800969e:	f7ff faf6 	bl	8008c8e <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80096a2:	4b0b      	ldr	r3, [pc, #44]	@ (80096d0 <prvInitialiseTaskLists+0x78>)
 80096a4:	4a05      	ldr	r2, [pc, #20]	@ (80096bc <prvInitialiseTaskLists+0x64>)
 80096a6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80096a8:	4b0a      	ldr	r3, [pc, #40]	@ (80096d4 <prvInitialiseTaskLists+0x7c>)
 80096aa:	4a05      	ldr	r2, [pc, #20]	@ (80096c0 <prvInitialiseTaskLists+0x68>)
 80096ac:	601a      	str	r2, [r3, #0]
}
 80096ae:	bf00      	nop
 80096b0:	3708      	adds	r7, #8
 80096b2:	46bd      	mov	sp, r7
 80096b4:	bd80      	pop	{r7, pc}
 80096b6:	bf00      	nop
 80096b8:	2000051c 	.word	0x2000051c
 80096bc:	200005a8 	.word	0x200005a8
 80096c0:	200005bc 	.word	0x200005bc
 80096c4:	200005d8 	.word	0x200005d8
 80096c8:	200005ec 	.word	0x200005ec
 80096cc:	20000604 	.word	0x20000604
 80096d0:	200005d0 	.word	0x200005d0
 80096d4:	200005d4 	.word	0x200005d4

080096d8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b082      	sub	sp, #8
 80096dc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80096de:	e019      	b.n	8009714 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80096e0:	f000 fa12 	bl	8009b08 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096e4:	4b10      	ldr	r3, [pc, #64]	@ (8009728 <prvCheckTasksWaitingTermination+0x50>)
 80096e6:	68db      	ldr	r3, [r3, #12]
 80096e8:	68db      	ldr	r3, [r3, #12]
 80096ea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	3304      	adds	r3, #4
 80096f0:	4618      	mov	r0, r3
 80096f2:	f7ff fb56 	bl	8008da2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80096f6:	4b0d      	ldr	r3, [pc, #52]	@ (800972c <prvCheckTasksWaitingTermination+0x54>)
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	3b01      	subs	r3, #1
 80096fc:	4a0b      	ldr	r2, [pc, #44]	@ (800972c <prvCheckTasksWaitingTermination+0x54>)
 80096fe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009700:	4b0b      	ldr	r3, [pc, #44]	@ (8009730 <prvCheckTasksWaitingTermination+0x58>)
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	3b01      	subs	r3, #1
 8009706:	4a0a      	ldr	r2, [pc, #40]	@ (8009730 <prvCheckTasksWaitingTermination+0x58>)
 8009708:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800970a:	f000 fa2f 	bl	8009b6c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800970e:	6878      	ldr	r0, [r7, #4]
 8009710:	f000 f810 	bl	8009734 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009714:	4b06      	ldr	r3, [pc, #24]	@ (8009730 <prvCheckTasksWaitingTermination+0x58>)
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d1e1      	bne.n	80096e0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800971c:	bf00      	nop
 800971e:	bf00      	nop
 8009720:	3708      	adds	r7, #8
 8009722:	46bd      	mov	sp, r7
 8009724:	bd80      	pop	{r7, pc}
 8009726:	bf00      	nop
 8009728:	200005ec 	.word	0x200005ec
 800972c:	20000618 	.word	0x20000618
 8009730:	20000600 	.word	0x20000600

08009734 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009734:	b580      	push	{r7, lr}
 8009736:	b084      	sub	sp, #16
 8009738:	af00      	add	r7, sp, #0
 800973a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	334c      	adds	r3, #76	@ 0x4c
 8009740:	4618      	mov	r0, r3
 8009742:	f001 f98f 	bl	800aa64 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800974c:	2b00      	cmp	r3, #0
 800974e:	d108      	bne.n	8009762 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009754:	4618      	mov	r0, r3
 8009756:	f000 fb85 	bl	8009e64 <vPortFree>
				vPortFree( pxTCB );
 800975a:	6878      	ldr	r0, [r7, #4]
 800975c:	f000 fb82 	bl	8009e64 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009760:	e019      	b.n	8009796 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8009768:	2b01      	cmp	r3, #1
 800976a:	d103      	bne.n	8009774 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800976c:	6878      	ldr	r0, [r7, #4]
 800976e:	f000 fb79 	bl	8009e64 <vPortFree>
	}
 8009772:	e010      	b.n	8009796 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800977a:	2b02      	cmp	r3, #2
 800977c:	d00b      	beq.n	8009796 <prvDeleteTCB+0x62>
	__asm volatile
 800977e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009782:	f383 8811 	msr	BASEPRI, r3
 8009786:	f3bf 8f6f 	isb	sy
 800978a:	f3bf 8f4f 	dsb	sy
 800978e:	60fb      	str	r3, [r7, #12]
}
 8009790:	bf00      	nop
 8009792:	bf00      	nop
 8009794:	e7fd      	b.n	8009792 <prvDeleteTCB+0x5e>
	}
 8009796:	bf00      	nop
 8009798:	3710      	adds	r7, #16
 800979a:	46bd      	mov	sp, r7
 800979c:	bd80      	pop	{r7, pc}
	...

080097a0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80097a0:	b480      	push	{r7}
 80097a2:	b083      	sub	sp, #12
 80097a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80097a6:	4b0c      	ldr	r3, [pc, #48]	@ (80097d8 <prvResetNextTaskUnblockTime+0x38>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d104      	bne.n	80097ba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80097b0:	4b0a      	ldr	r3, [pc, #40]	@ (80097dc <prvResetNextTaskUnblockTime+0x3c>)
 80097b2:	f04f 32ff 	mov.w	r2, #4294967295
 80097b6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80097b8:	e008      	b.n	80097cc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80097ba:	4b07      	ldr	r3, [pc, #28]	@ (80097d8 <prvResetNextTaskUnblockTime+0x38>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	68db      	ldr	r3, [r3, #12]
 80097c0:	68db      	ldr	r3, [r3, #12]
 80097c2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	685b      	ldr	r3, [r3, #4]
 80097c8:	4a04      	ldr	r2, [pc, #16]	@ (80097dc <prvResetNextTaskUnblockTime+0x3c>)
 80097ca:	6013      	str	r3, [r2, #0]
}
 80097cc:	bf00      	nop
 80097ce:	370c      	adds	r7, #12
 80097d0:	46bd      	mov	sp, r7
 80097d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d6:	4770      	bx	lr
 80097d8:	200005d0 	.word	0x200005d0
 80097dc:	20000638 	.word	0x20000638

080097e0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b084      	sub	sp, #16
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
 80097e8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80097ea:	4b29      	ldr	r3, [pc, #164]	@ (8009890 <prvAddCurrentTaskToDelayedList+0xb0>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80097f0:	4b28      	ldr	r3, [pc, #160]	@ (8009894 <prvAddCurrentTaskToDelayedList+0xb4>)
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	3304      	adds	r3, #4
 80097f6:	4618      	mov	r0, r3
 80097f8:	f7ff fad3 	bl	8008da2 <uxListRemove>
 80097fc:	4603      	mov	r3, r0
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d10b      	bne.n	800981a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009802:	4b24      	ldr	r3, [pc, #144]	@ (8009894 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009808:	2201      	movs	r2, #1
 800980a:	fa02 f303 	lsl.w	r3, r2, r3
 800980e:	43da      	mvns	r2, r3
 8009810:	4b21      	ldr	r3, [pc, #132]	@ (8009898 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	4013      	ands	r3, r2
 8009816:	4a20      	ldr	r2, [pc, #128]	@ (8009898 <prvAddCurrentTaskToDelayedList+0xb8>)
 8009818:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009820:	d10a      	bne.n	8009838 <prvAddCurrentTaskToDelayedList+0x58>
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d007      	beq.n	8009838 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009828:	4b1a      	ldr	r3, [pc, #104]	@ (8009894 <prvAddCurrentTaskToDelayedList+0xb4>)
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	3304      	adds	r3, #4
 800982e:	4619      	mov	r1, r3
 8009830:	481a      	ldr	r0, [pc, #104]	@ (800989c <prvAddCurrentTaskToDelayedList+0xbc>)
 8009832:	f7ff fa59 	bl	8008ce8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009836:	e026      	b.n	8009886 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009838:	68fa      	ldr	r2, [r7, #12]
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	4413      	add	r3, r2
 800983e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009840:	4b14      	ldr	r3, [pc, #80]	@ (8009894 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	68ba      	ldr	r2, [r7, #8]
 8009846:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009848:	68ba      	ldr	r2, [r7, #8]
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	429a      	cmp	r2, r3
 800984e:	d209      	bcs.n	8009864 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009850:	4b13      	ldr	r3, [pc, #76]	@ (80098a0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009852:	681a      	ldr	r2, [r3, #0]
 8009854:	4b0f      	ldr	r3, [pc, #60]	@ (8009894 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	3304      	adds	r3, #4
 800985a:	4619      	mov	r1, r3
 800985c:	4610      	mov	r0, r2
 800985e:	f7ff fa67 	bl	8008d30 <vListInsert>
}
 8009862:	e010      	b.n	8009886 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009864:	4b0f      	ldr	r3, [pc, #60]	@ (80098a4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009866:	681a      	ldr	r2, [r3, #0]
 8009868:	4b0a      	ldr	r3, [pc, #40]	@ (8009894 <prvAddCurrentTaskToDelayedList+0xb4>)
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	3304      	adds	r3, #4
 800986e:	4619      	mov	r1, r3
 8009870:	4610      	mov	r0, r2
 8009872:	f7ff fa5d 	bl	8008d30 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009876:	4b0c      	ldr	r3, [pc, #48]	@ (80098a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	68ba      	ldr	r2, [r7, #8]
 800987c:	429a      	cmp	r2, r3
 800987e:	d202      	bcs.n	8009886 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009880:	4a09      	ldr	r2, [pc, #36]	@ (80098a8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	6013      	str	r3, [r2, #0]
}
 8009886:	bf00      	nop
 8009888:	3710      	adds	r7, #16
 800988a:	46bd      	mov	sp, r7
 800988c:	bd80      	pop	{r7, pc}
 800988e:	bf00      	nop
 8009890:	2000061c 	.word	0x2000061c
 8009894:	20000518 	.word	0x20000518
 8009898:	20000620 	.word	0x20000620
 800989c:	20000604 	.word	0x20000604
 80098a0:	200005d4 	.word	0x200005d4
 80098a4:	200005d0 	.word	0x200005d0
 80098a8:	20000638 	.word	0x20000638

080098ac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80098ac:	b480      	push	{r7}
 80098ae:	b085      	sub	sp, #20
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	60f8      	str	r0, [r7, #12]
 80098b4:	60b9      	str	r1, [r7, #8]
 80098b6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	3b04      	subs	r3, #4
 80098bc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80098c4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	3b04      	subs	r3, #4
 80098ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80098cc:	68bb      	ldr	r3, [r7, #8]
 80098ce:	f023 0201 	bic.w	r2, r3, #1
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	3b04      	subs	r3, #4
 80098da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80098dc:	4a0c      	ldr	r2, [pc, #48]	@ (8009910 <pxPortInitialiseStack+0x64>)
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	3b14      	subs	r3, #20
 80098e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80098e8:	687a      	ldr	r2, [r7, #4]
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	3b04      	subs	r3, #4
 80098f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	f06f 0202 	mvn.w	r2, #2
 80098fa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	3b20      	subs	r3, #32
 8009900:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009902:	68fb      	ldr	r3, [r7, #12]
}
 8009904:	4618      	mov	r0, r3
 8009906:	3714      	adds	r7, #20
 8009908:	46bd      	mov	sp, r7
 800990a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990e:	4770      	bx	lr
 8009910:	08009915 	.word	0x08009915

08009914 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009914:	b480      	push	{r7}
 8009916:	b085      	sub	sp, #20
 8009918:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800991a:	2300      	movs	r3, #0
 800991c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800991e:	4b13      	ldr	r3, [pc, #76]	@ (800996c <prvTaskExitError+0x58>)
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009926:	d00b      	beq.n	8009940 <prvTaskExitError+0x2c>
	__asm volatile
 8009928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800992c:	f383 8811 	msr	BASEPRI, r3
 8009930:	f3bf 8f6f 	isb	sy
 8009934:	f3bf 8f4f 	dsb	sy
 8009938:	60fb      	str	r3, [r7, #12]
}
 800993a:	bf00      	nop
 800993c:	bf00      	nop
 800993e:	e7fd      	b.n	800993c <prvTaskExitError+0x28>
	__asm volatile
 8009940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009944:	f383 8811 	msr	BASEPRI, r3
 8009948:	f3bf 8f6f 	isb	sy
 800994c:	f3bf 8f4f 	dsb	sy
 8009950:	60bb      	str	r3, [r7, #8]
}
 8009952:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009954:	bf00      	nop
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d0fc      	beq.n	8009956 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800995c:	bf00      	nop
 800995e:	bf00      	nop
 8009960:	3714      	adds	r7, #20
 8009962:	46bd      	mov	sp, r7
 8009964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009968:	4770      	bx	lr
 800996a:	bf00      	nop
 800996c:	2000008c 	.word	0x2000008c

08009970 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009970:	4b07      	ldr	r3, [pc, #28]	@ (8009990 <pxCurrentTCBConst2>)
 8009972:	6819      	ldr	r1, [r3, #0]
 8009974:	6808      	ldr	r0, [r1, #0]
 8009976:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800997a:	f380 8809 	msr	PSP, r0
 800997e:	f3bf 8f6f 	isb	sy
 8009982:	f04f 0000 	mov.w	r0, #0
 8009986:	f380 8811 	msr	BASEPRI, r0
 800998a:	4770      	bx	lr
 800998c:	f3af 8000 	nop.w

08009990 <pxCurrentTCBConst2>:
 8009990:	20000518 	.word	0x20000518
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009994:	bf00      	nop
 8009996:	bf00      	nop

08009998 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009998:	4808      	ldr	r0, [pc, #32]	@ (80099bc <prvPortStartFirstTask+0x24>)
 800999a:	6800      	ldr	r0, [r0, #0]
 800999c:	6800      	ldr	r0, [r0, #0]
 800999e:	f380 8808 	msr	MSP, r0
 80099a2:	f04f 0000 	mov.w	r0, #0
 80099a6:	f380 8814 	msr	CONTROL, r0
 80099aa:	b662      	cpsie	i
 80099ac:	b661      	cpsie	f
 80099ae:	f3bf 8f4f 	dsb	sy
 80099b2:	f3bf 8f6f 	isb	sy
 80099b6:	df00      	svc	0
 80099b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80099ba:	bf00      	nop
 80099bc:	e000ed08 	.word	0xe000ed08

080099c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b086      	sub	sp, #24
 80099c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80099c6:	4b47      	ldr	r3, [pc, #284]	@ (8009ae4 <xPortStartScheduler+0x124>)
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	4a47      	ldr	r2, [pc, #284]	@ (8009ae8 <xPortStartScheduler+0x128>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	d10b      	bne.n	80099e8 <xPortStartScheduler+0x28>
	__asm volatile
 80099d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099d4:	f383 8811 	msr	BASEPRI, r3
 80099d8:	f3bf 8f6f 	isb	sy
 80099dc:	f3bf 8f4f 	dsb	sy
 80099e0:	613b      	str	r3, [r7, #16]
}
 80099e2:	bf00      	nop
 80099e4:	bf00      	nop
 80099e6:	e7fd      	b.n	80099e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80099e8:	4b3e      	ldr	r3, [pc, #248]	@ (8009ae4 <xPortStartScheduler+0x124>)
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	4a3f      	ldr	r2, [pc, #252]	@ (8009aec <xPortStartScheduler+0x12c>)
 80099ee:	4293      	cmp	r3, r2
 80099f0:	d10b      	bne.n	8009a0a <xPortStartScheduler+0x4a>
	__asm volatile
 80099f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099f6:	f383 8811 	msr	BASEPRI, r3
 80099fa:	f3bf 8f6f 	isb	sy
 80099fe:	f3bf 8f4f 	dsb	sy
 8009a02:	60fb      	str	r3, [r7, #12]
}
 8009a04:	bf00      	nop
 8009a06:	bf00      	nop
 8009a08:	e7fd      	b.n	8009a06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009a0a:	4b39      	ldr	r3, [pc, #228]	@ (8009af0 <xPortStartScheduler+0x130>)
 8009a0c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	781b      	ldrb	r3, [r3, #0]
 8009a12:	b2db      	uxtb	r3, r3
 8009a14:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	22ff      	movs	r2, #255	@ 0xff
 8009a1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009a1c:	697b      	ldr	r3, [r7, #20]
 8009a1e:	781b      	ldrb	r3, [r3, #0]
 8009a20:	b2db      	uxtb	r3, r3
 8009a22:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009a24:	78fb      	ldrb	r3, [r7, #3]
 8009a26:	b2db      	uxtb	r3, r3
 8009a28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009a2c:	b2da      	uxtb	r2, r3
 8009a2e:	4b31      	ldr	r3, [pc, #196]	@ (8009af4 <xPortStartScheduler+0x134>)
 8009a30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009a32:	4b31      	ldr	r3, [pc, #196]	@ (8009af8 <xPortStartScheduler+0x138>)
 8009a34:	2207      	movs	r2, #7
 8009a36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009a38:	e009      	b.n	8009a4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009a3a:	4b2f      	ldr	r3, [pc, #188]	@ (8009af8 <xPortStartScheduler+0x138>)
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	3b01      	subs	r3, #1
 8009a40:	4a2d      	ldr	r2, [pc, #180]	@ (8009af8 <xPortStartScheduler+0x138>)
 8009a42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009a44:	78fb      	ldrb	r3, [r7, #3]
 8009a46:	b2db      	uxtb	r3, r3
 8009a48:	005b      	lsls	r3, r3, #1
 8009a4a:	b2db      	uxtb	r3, r3
 8009a4c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009a4e:	78fb      	ldrb	r3, [r7, #3]
 8009a50:	b2db      	uxtb	r3, r3
 8009a52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009a56:	2b80      	cmp	r3, #128	@ 0x80
 8009a58:	d0ef      	beq.n	8009a3a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009a5a:	4b27      	ldr	r3, [pc, #156]	@ (8009af8 <xPortStartScheduler+0x138>)
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	f1c3 0307 	rsb	r3, r3, #7
 8009a62:	2b04      	cmp	r3, #4
 8009a64:	d00b      	beq.n	8009a7e <xPortStartScheduler+0xbe>
	__asm volatile
 8009a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a6a:	f383 8811 	msr	BASEPRI, r3
 8009a6e:	f3bf 8f6f 	isb	sy
 8009a72:	f3bf 8f4f 	dsb	sy
 8009a76:	60bb      	str	r3, [r7, #8]
}
 8009a78:	bf00      	nop
 8009a7a:	bf00      	nop
 8009a7c:	e7fd      	b.n	8009a7a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009a7e:	4b1e      	ldr	r3, [pc, #120]	@ (8009af8 <xPortStartScheduler+0x138>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	021b      	lsls	r3, r3, #8
 8009a84:	4a1c      	ldr	r2, [pc, #112]	@ (8009af8 <xPortStartScheduler+0x138>)
 8009a86:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009a88:	4b1b      	ldr	r3, [pc, #108]	@ (8009af8 <xPortStartScheduler+0x138>)
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009a90:	4a19      	ldr	r2, [pc, #100]	@ (8009af8 <xPortStartScheduler+0x138>)
 8009a92:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	b2da      	uxtb	r2, r3
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009a9c:	4b17      	ldr	r3, [pc, #92]	@ (8009afc <xPortStartScheduler+0x13c>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	4a16      	ldr	r2, [pc, #88]	@ (8009afc <xPortStartScheduler+0x13c>)
 8009aa2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009aa6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009aa8:	4b14      	ldr	r3, [pc, #80]	@ (8009afc <xPortStartScheduler+0x13c>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	4a13      	ldr	r2, [pc, #76]	@ (8009afc <xPortStartScheduler+0x13c>)
 8009aae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009ab2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009ab4:	f000 f8da 	bl	8009c6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009ab8:	4b11      	ldr	r3, [pc, #68]	@ (8009b00 <xPortStartScheduler+0x140>)
 8009aba:	2200      	movs	r2, #0
 8009abc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009abe:	f000 f8f9 	bl	8009cb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009ac2:	4b10      	ldr	r3, [pc, #64]	@ (8009b04 <xPortStartScheduler+0x144>)
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	4a0f      	ldr	r2, [pc, #60]	@ (8009b04 <xPortStartScheduler+0x144>)
 8009ac8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009acc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009ace:	f7ff ff63 	bl	8009998 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009ad2:	f7ff fd45 	bl	8009560 <vTaskSwitchContext>
	prvTaskExitError();
 8009ad6:	f7ff ff1d 	bl	8009914 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009ada:	2300      	movs	r3, #0
}
 8009adc:	4618      	mov	r0, r3
 8009ade:	3718      	adds	r7, #24
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	bd80      	pop	{r7, pc}
 8009ae4:	e000ed00 	.word	0xe000ed00
 8009ae8:	410fc271 	.word	0x410fc271
 8009aec:	410fc270 	.word	0x410fc270
 8009af0:	e000e400 	.word	0xe000e400
 8009af4:	20000644 	.word	0x20000644
 8009af8:	20000648 	.word	0x20000648
 8009afc:	e000ed20 	.word	0xe000ed20
 8009b00:	2000008c 	.word	0x2000008c
 8009b04:	e000ef34 	.word	0xe000ef34

08009b08 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009b08:	b480      	push	{r7}
 8009b0a:	b083      	sub	sp, #12
 8009b0c:	af00      	add	r7, sp, #0
	__asm volatile
 8009b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b12:	f383 8811 	msr	BASEPRI, r3
 8009b16:	f3bf 8f6f 	isb	sy
 8009b1a:	f3bf 8f4f 	dsb	sy
 8009b1e:	607b      	str	r3, [r7, #4]
}
 8009b20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009b22:	4b10      	ldr	r3, [pc, #64]	@ (8009b64 <vPortEnterCritical+0x5c>)
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	3301      	adds	r3, #1
 8009b28:	4a0e      	ldr	r2, [pc, #56]	@ (8009b64 <vPortEnterCritical+0x5c>)
 8009b2a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009b2c:	4b0d      	ldr	r3, [pc, #52]	@ (8009b64 <vPortEnterCritical+0x5c>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	2b01      	cmp	r3, #1
 8009b32:	d110      	bne.n	8009b56 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009b34:	4b0c      	ldr	r3, [pc, #48]	@ (8009b68 <vPortEnterCritical+0x60>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	b2db      	uxtb	r3, r3
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d00b      	beq.n	8009b56 <vPortEnterCritical+0x4e>
	__asm volatile
 8009b3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b42:	f383 8811 	msr	BASEPRI, r3
 8009b46:	f3bf 8f6f 	isb	sy
 8009b4a:	f3bf 8f4f 	dsb	sy
 8009b4e:	603b      	str	r3, [r7, #0]
}
 8009b50:	bf00      	nop
 8009b52:	bf00      	nop
 8009b54:	e7fd      	b.n	8009b52 <vPortEnterCritical+0x4a>
	}
}
 8009b56:	bf00      	nop
 8009b58:	370c      	adds	r7, #12
 8009b5a:	46bd      	mov	sp, r7
 8009b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b60:	4770      	bx	lr
 8009b62:	bf00      	nop
 8009b64:	2000008c 	.word	0x2000008c
 8009b68:	e000ed04 	.word	0xe000ed04

08009b6c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009b6c:	b480      	push	{r7}
 8009b6e:	b083      	sub	sp, #12
 8009b70:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009b72:	4b12      	ldr	r3, [pc, #72]	@ (8009bbc <vPortExitCritical+0x50>)
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d10b      	bne.n	8009b92 <vPortExitCritical+0x26>
	__asm volatile
 8009b7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b7e:	f383 8811 	msr	BASEPRI, r3
 8009b82:	f3bf 8f6f 	isb	sy
 8009b86:	f3bf 8f4f 	dsb	sy
 8009b8a:	607b      	str	r3, [r7, #4]
}
 8009b8c:	bf00      	nop
 8009b8e:	bf00      	nop
 8009b90:	e7fd      	b.n	8009b8e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009b92:	4b0a      	ldr	r3, [pc, #40]	@ (8009bbc <vPortExitCritical+0x50>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	3b01      	subs	r3, #1
 8009b98:	4a08      	ldr	r2, [pc, #32]	@ (8009bbc <vPortExitCritical+0x50>)
 8009b9a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009b9c:	4b07      	ldr	r3, [pc, #28]	@ (8009bbc <vPortExitCritical+0x50>)
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d105      	bne.n	8009bb0 <vPortExitCritical+0x44>
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009bae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009bb0:	bf00      	nop
 8009bb2:	370c      	adds	r7, #12
 8009bb4:	46bd      	mov	sp, r7
 8009bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bba:	4770      	bx	lr
 8009bbc:	2000008c 	.word	0x2000008c

08009bc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009bc0:	f3ef 8009 	mrs	r0, PSP
 8009bc4:	f3bf 8f6f 	isb	sy
 8009bc8:	4b15      	ldr	r3, [pc, #84]	@ (8009c20 <pxCurrentTCBConst>)
 8009bca:	681a      	ldr	r2, [r3, #0]
 8009bcc:	f01e 0f10 	tst.w	lr, #16
 8009bd0:	bf08      	it	eq
 8009bd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009bd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bda:	6010      	str	r0, [r2, #0]
 8009bdc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009be0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009be4:	f380 8811 	msr	BASEPRI, r0
 8009be8:	f3bf 8f4f 	dsb	sy
 8009bec:	f3bf 8f6f 	isb	sy
 8009bf0:	f7ff fcb6 	bl	8009560 <vTaskSwitchContext>
 8009bf4:	f04f 0000 	mov.w	r0, #0
 8009bf8:	f380 8811 	msr	BASEPRI, r0
 8009bfc:	bc09      	pop	{r0, r3}
 8009bfe:	6819      	ldr	r1, [r3, #0]
 8009c00:	6808      	ldr	r0, [r1, #0]
 8009c02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c06:	f01e 0f10 	tst.w	lr, #16
 8009c0a:	bf08      	it	eq
 8009c0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009c10:	f380 8809 	msr	PSP, r0
 8009c14:	f3bf 8f6f 	isb	sy
 8009c18:	4770      	bx	lr
 8009c1a:	bf00      	nop
 8009c1c:	f3af 8000 	nop.w

08009c20 <pxCurrentTCBConst>:
 8009c20:	20000518 	.word	0x20000518
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009c24:	bf00      	nop
 8009c26:	bf00      	nop

08009c28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b082      	sub	sp, #8
 8009c2c:	af00      	add	r7, sp, #0
	__asm volatile
 8009c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c32:	f383 8811 	msr	BASEPRI, r3
 8009c36:	f3bf 8f6f 	isb	sy
 8009c3a:	f3bf 8f4f 	dsb	sy
 8009c3e:	607b      	str	r3, [r7, #4]
}
 8009c40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009c42:	f7ff fbd3 	bl	80093ec <xTaskIncrementTick>
 8009c46:	4603      	mov	r3, r0
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d003      	beq.n	8009c54 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009c4c:	4b06      	ldr	r3, [pc, #24]	@ (8009c68 <SysTick_Handler+0x40>)
 8009c4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009c52:	601a      	str	r2, [r3, #0]
 8009c54:	2300      	movs	r3, #0
 8009c56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	f383 8811 	msr	BASEPRI, r3
}
 8009c5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009c60:	bf00      	nop
 8009c62:	3708      	adds	r7, #8
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}
 8009c68:	e000ed04 	.word	0xe000ed04

08009c6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009c6c:	b480      	push	{r7}
 8009c6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009c70:	4b0b      	ldr	r3, [pc, #44]	@ (8009ca0 <vPortSetupTimerInterrupt+0x34>)
 8009c72:	2200      	movs	r2, #0
 8009c74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009c76:	4b0b      	ldr	r3, [pc, #44]	@ (8009ca4 <vPortSetupTimerInterrupt+0x38>)
 8009c78:	2200      	movs	r2, #0
 8009c7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8009ca8 <vPortSetupTimerInterrupt+0x3c>)
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	4a0a      	ldr	r2, [pc, #40]	@ (8009cac <vPortSetupTimerInterrupt+0x40>)
 8009c82:	fba2 2303 	umull	r2, r3, r2, r3
 8009c86:	099b      	lsrs	r3, r3, #6
 8009c88:	4a09      	ldr	r2, [pc, #36]	@ (8009cb0 <vPortSetupTimerInterrupt+0x44>)
 8009c8a:	3b01      	subs	r3, #1
 8009c8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009c8e:	4b04      	ldr	r3, [pc, #16]	@ (8009ca0 <vPortSetupTimerInterrupt+0x34>)
 8009c90:	2207      	movs	r2, #7
 8009c92:	601a      	str	r2, [r3, #0]
}
 8009c94:	bf00      	nop
 8009c96:	46bd      	mov	sp, r7
 8009c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c9c:	4770      	bx	lr
 8009c9e:	bf00      	nop
 8009ca0:	e000e010 	.word	0xe000e010
 8009ca4:	e000e018 	.word	0xe000e018
 8009ca8:	20000000 	.word	0x20000000
 8009cac:	10624dd3 	.word	0x10624dd3
 8009cb0:	e000e014 	.word	0xe000e014

08009cb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009cb4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009cc4 <vPortEnableVFP+0x10>
 8009cb8:	6801      	ldr	r1, [r0, #0]
 8009cba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009cbe:	6001      	str	r1, [r0, #0]
 8009cc0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009cc2:	bf00      	nop
 8009cc4:	e000ed88 	.word	0xe000ed88

08009cc8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b08a      	sub	sp, #40	@ 0x28
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009cd4:	f7ff fade 	bl	8009294 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009cd8:	4b5c      	ldr	r3, [pc, #368]	@ (8009e4c <pvPortMalloc+0x184>)
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d101      	bne.n	8009ce4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009ce0:	f000 f924 	bl	8009f2c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009ce4:	4b5a      	ldr	r3, [pc, #360]	@ (8009e50 <pvPortMalloc+0x188>)
 8009ce6:	681a      	ldr	r2, [r3, #0]
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	4013      	ands	r3, r2
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	f040 8095 	bne.w	8009e1c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d01e      	beq.n	8009d36 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009cf8:	2208      	movs	r2, #8
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	4413      	add	r3, r2
 8009cfe:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	f003 0307 	and.w	r3, r3, #7
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d015      	beq.n	8009d36 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f023 0307 	bic.w	r3, r3, #7
 8009d10:	3308      	adds	r3, #8
 8009d12:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	f003 0307 	and.w	r3, r3, #7
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d00b      	beq.n	8009d36 <pvPortMalloc+0x6e>
	__asm volatile
 8009d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d22:	f383 8811 	msr	BASEPRI, r3
 8009d26:	f3bf 8f6f 	isb	sy
 8009d2a:	f3bf 8f4f 	dsb	sy
 8009d2e:	617b      	str	r3, [r7, #20]
}
 8009d30:	bf00      	nop
 8009d32:	bf00      	nop
 8009d34:	e7fd      	b.n	8009d32 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d06f      	beq.n	8009e1c <pvPortMalloc+0x154>
 8009d3c:	4b45      	ldr	r3, [pc, #276]	@ (8009e54 <pvPortMalloc+0x18c>)
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	687a      	ldr	r2, [r7, #4]
 8009d42:	429a      	cmp	r2, r3
 8009d44:	d86a      	bhi.n	8009e1c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009d46:	4b44      	ldr	r3, [pc, #272]	@ (8009e58 <pvPortMalloc+0x190>)
 8009d48:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009d4a:	4b43      	ldr	r3, [pc, #268]	@ (8009e58 <pvPortMalloc+0x190>)
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009d50:	e004      	b.n	8009d5c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d54:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d5e:	685b      	ldr	r3, [r3, #4]
 8009d60:	687a      	ldr	r2, [r7, #4]
 8009d62:	429a      	cmp	r2, r3
 8009d64:	d903      	bls.n	8009d6e <pvPortMalloc+0xa6>
 8009d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	2b00      	cmp	r3, #0
 8009d6c:	d1f1      	bne.n	8009d52 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009d6e:	4b37      	ldr	r3, [pc, #220]	@ (8009e4c <pvPortMalloc+0x184>)
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d74:	429a      	cmp	r2, r3
 8009d76:	d051      	beq.n	8009e1c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009d78:	6a3b      	ldr	r3, [r7, #32]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	2208      	movs	r2, #8
 8009d7e:	4413      	add	r3, r2
 8009d80:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d84:	681a      	ldr	r2, [r3, #0]
 8009d86:	6a3b      	ldr	r3, [r7, #32]
 8009d88:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d8c:	685a      	ldr	r2, [r3, #4]
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	1ad2      	subs	r2, r2, r3
 8009d92:	2308      	movs	r3, #8
 8009d94:	005b      	lsls	r3, r3, #1
 8009d96:	429a      	cmp	r2, r3
 8009d98:	d920      	bls.n	8009ddc <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009d9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	4413      	add	r3, r2
 8009da0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009da2:	69bb      	ldr	r3, [r7, #24]
 8009da4:	f003 0307 	and.w	r3, r3, #7
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d00b      	beq.n	8009dc4 <pvPortMalloc+0xfc>
	__asm volatile
 8009dac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009db0:	f383 8811 	msr	BASEPRI, r3
 8009db4:	f3bf 8f6f 	isb	sy
 8009db8:	f3bf 8f4f 	dsb	sy
 8009dbc:	613b      	str	r3, [r7, #16]
}
 8009dbe:	bf00      	nop
 8009dc0:	bf00      	nop
 8009dc2:	e7fd      	b.n	8009dc0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dc6:	685a      	ldr	r2, [r3, #4]
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	1ad2      	subs	r2, r2, r3
 8009dcc:	69bb      	ldr	r3, [r7, #24]
 8009dce:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dd2:	687a      	ldr	r2, [r7, #4]
 8009dd4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009dd6:	69b8      	ldr	r0, [r7, #24]
 8009dd8:	f000 f90a 	bl	8009ff0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009ddc:	4b1d      	ldr	r3, [pc, #116]	@ (8009e54 <pvPortMalloc+0x18c>)
 8009dde:	681a      	ldr	r2, [r3, #0]
 8009de0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009de2:	685b      	ldr	r3, [r3, #4]
 8009de4:	1ad3      	subs	r3, r2, r3
 8009de6:	4a1b      	ldr	r2, [pc, #108]	@ (8009e54 <pvPortMalloc+0x18c>)
 8009de8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009dea:	4b1a      	ldr	r3, [pc, #104]	@ (8009e54 <pvPortMalloc+0x18c>)
 8009dec:	681a      	ldr	r2, [r3, #0]
 8009dee:	4b1b      	ldr	r3, [pc, #108]	@ (8009e5c <pvPortMalloc+0x194>)
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	429a      	cmp	r2, r3
 8009df4:	d203      	bcs.n	8009dfe <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009df6:	4b17      	ldr	r3, [pc, #92]	@ (8009e54 <pvPortMalloc+0x18c>)
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	4a18      	ldr	r2, [pc, #96]	@ (8009e5c <pvPortMalloc+0x194>)
 8009dfc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e00:	685a      	ldr	r2, [r3, #4]
 8009e02:	4b13      	ldr	r3, [pc, #76]	@ (8009e50 <pvPortMalloc+0x188>)
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	431a      	orrs	r2, r3
 8009e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e0a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e0e:	2200      	movs	r2, #0
 8009e10:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009e12:	4b13      	ldr	r3, [pc, #76]	@ (8009e60 <pvPortMalloc+0x198>)
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	3301      	adds	r3, #1
 8009e18:	4a11      	ldr	r2, [pc, #68]	@ (8009e60 <pvPortMalloc+0x198>)
 8009e1a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009e1c:	f7ff fa48 	bl	80092b0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009e20:	69fb      	ldr	r3, [r7, #28]
 8009e22:	f003 0307 	and.w	r3, r3, #7
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d00b      	beq.n	8009e42 <pvPortMalloc+0x17a>
	__asm volatile
 8009e2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e2e:	f383 8811 	msr	BASEPRI, r3
 8009e32:	f3bf 8f6f 	isb	sy
 8009e36:	f3bf 8f4f 	dsb	sy
 8009e3a:	60fb      	str	r3, [r7, #12]
}
 8009e3c:	bf00      	nop
 8009e3e:	bf00      	nop
 8009e40:	e7fd      	b.n	8009e3e <pvPortMalloc+0x176>
	return pvReturn;
 8009e42:	69fb      	ldr	r3, [r7, #28]
}
 8009e44:	4618      	mov	r0, r3
 8009e46:	3728      	adds	r7, #40	@ 0x28
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	bd80      	pop	{r7, pc}
 8009e4c:	20004254 	.word	0x20004254
 8009e50:	20004268 	.word	0x20004268
 8009e54:	20004258 	.word	0x20004258
 8009e58:	2000424c 	.word	0x2000424c
 8009e5c:	2000425c 	.word	0x2000425c
 8009e60:	20004260 	.word	0x20004260

08009e64 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b086      	sub	sp, #24
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d04f      	beq.n	8009f16 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009e76:	2308      	movs	r3, #8
 8009e78:	425b      	negs	r3, r3
 8009e7a:	697a      	ldr	r2, [r7, #20]
 8009e7c:	4413      	add	r3, r2
 8009e7e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009e80:	697b      	ldr	r3, [r7, #20]
 8009e82:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009e84:	693b      	ldr	r3, [r7, #16]
 8009e86:	685a      	ldr	r2, [r3, #4]
 8009e88:	4b25      	ldr	r3, [pc, #148]	@ (8009f20 <vPortFree+0xbc>)
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	4013      	ands	r3, r2
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d10b      	bne.n	8009eaa <vPortFree+0x46>
	__asm volatile
 8009e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e96:	f383 8811 	msr	BASEPRI, r3
 8009e9a:	f3bf 8f6f 	isb	sy
 8009e9e:	f3bf 8f4f 	dsb	sy
 8009ea2:	60fb      	str	r3, [r7, #12]
}
 8009ea4:	bf00      	nop
 8009ea6:	bf00      	nop
 8009ea8:	e7fd      	b.n	8009ea6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009eaa:	693b      	ldr	r3, [r7, #16]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d00b      	beq.n	8009eca <vPortFree+0x66>
	__asm volatile
 8009eb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eb6:	f383 8811 	msr	BASEPRI, r3
 8009eba:	f3bf 8f6f 	isb	sy
 8009ebe:	f3bf 8f4f 	dsb	sy
 8009ec2:	60bb      	str	r3, [r7, #8]
}
 8009ec4:	bf00      	nop
 8009ec6:	bf00      	nop
 8009ec8:	e7fd      	b.n	8009ec6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009eca:	693b      	ldr	r3, [r7, #16]
 8009ecc:	685a      	ldr	r2, [r3, #4]
 8009ece:	4b14      	ldr	r3, [pc, #80]	@ (8009f20 <vPortFree+0xbc>)
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	4013      	ands	r3, r2
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d01e      	beq.n	8009f16 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009ed8:	693b      	ldr	r3, [r7, #16]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d11a      	bne.n	8009f16 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009ee0:	693b      	ldr	r3, [r7, #16]
 8009ee2:	685a      	ldr	r2, [r3, #4]
 8009ee4:	4b0e      	ldr	r3, [pc, #56]	@ (8009f20 <vPortFree+0xbc>)
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	43db      	mvns	r3, r3
 8009eea:	401a      	ands	r2, r3
 8009eec:	693b      	ldr	r3, [r7, #16]
 8009eee:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009ef0:	f7ff f9d0 	bl	8009294 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009ef4:	693b      	ldr	r3, [r7, #16]
 8009ef6:	685a      	ldr	r2, [r3, #4]
 8009ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8009f24 <vPortFree+0xc0>)
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	4413      	add	r3, r2
 8009efe:	4a09      	ldr	r2, [pc, #36]	@ (8009f24 <vPortFree+0xc0>)
 8009f00:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009f02:	6938      	ldr	r0, [r7, #16]
 8009f04:	f000 f874 	bl	8009ff0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009f08:	4b07      	ldr	r3, [pc, #28]	@ (8009f28 <vPortFree+0xc4>)
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	3301      	adds	r3, #1
 8009f0e:	4a06      	ldr	r2, [pc, #24]	@ (8009f28 <vPortFree+0xc4>)
 8009f10:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009f12:	f7ff f9cd 	bl	80092b0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009f16:	bf00      	nop
 8009f18:	3718      	adds	r7, #24
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	bd80      	pop	{r7, pc}
 8009f1e:	bf00      	nop
 8009f20:	20004268 	.word	0x20004268
 8009f24:	20004258 	.word	0x20004258
 8009f28:	20004264 	.word	0x20004264

08009f2c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009f2c:	b480      	push	{r7}
 8009f2e:	b085      	sub	sp, #20
 8009f30:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009f32:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8009f36:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009f38:	4b27      	ldr	r3, [pc, #156]	@ (8009fd8 <prvHeapInit+0xac>)
 8009f3a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	f003 0307 	and.w	r3, r3, #7
 8009f42:	2b00      	cmp	r3, #0
 8009f44:	d00c      	beq.n	8009f60 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	3307      	adds	r3, #7
 8009f4a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	f023 0307 	bic.w	r3, r3, #7
 8009f52:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009f54:	68ba      	ldr	r2, [r7, #8]
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	1ad3      	subs	r3, r2, r3
 8009f5a:	4a1f      	ldr	r2, [pc, #124]	@ (8009fd8 <prvHeapInit+0xac>)
 8009f5c:	4413      	add	r3, r2
 8009f5e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009f64:	4a1d      	ldr	r2, [pc, #116]	@ (8009fdc <prvHeapInit+0xb0>)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009f6a:	4b1c      	ldr	r3, [pc, #112]	@ (8009fdc <prvHeapInit+0xb0>)
 8009f6c:	2200      	movs	r2, #0
 8009f6e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	68ba      	ldr	r2, [r7, #8]
 8009f74:	4413      	add	r3, r2
 8009f76:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009f78:	2208      	movs	r2, #8
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	1a9b      	subs	r3, r3, r2
 8009f7e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	f023 0307 	bic.w	r3, r3, #7
 8009f86:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	4a15      	ldr	r2, [pc, #84]	@ (8009fe0 <prvHeapInit+0xb4>)
 8009f8c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009f8e:	4b14      	ldr	r3, [pc, #80]	@ (8009fe0 <prvHeapInit+0xb4>)
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	2200      	movs	r2, #0
 8009f94:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009f96:	4b12      	ldr	r3, [pc, #72]	@ (8009fe0 <prvHeapInit+0xb4>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	68fa      	ldr	r2, [r7, #12]
 8009fa6:	1ad2      	subs	r2, r2, r3
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009fac:	4b0c      	ldr	r3, [pc, #48]	@ (8009fe0 <prvHeapInit+0xb4>)
 8009fae:	681a      	ldr	r2, [r3, #0]
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	685b      	ldr	r3, [r3, #4]
 8009fb8:	4a0a      	ldr	r2, [pc, #40]	@ (8009fe4 <prvHeapInit+0xb8>)
 8009fba:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	685b      	ldr	r3, [r3, #4]
 8009fc0:	4a09      	ldr	r2, [pc, #36]	@ (8009fe8 <prvHeapInit+0xbc>)
 8009fc2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009fc4:	4b09      	ldr	r3, [pc, #36]	@ (8009fec <prvHeapInit+0xc0>)
 8009fc6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8009fca:	601a      	str	r2, [r3, #0]
}
 8009fcc:	bf00      	nop
 8009fce:	3714      	adds	r7, #20
 8009fd0:	46bd      	mov	sp, r7
 8009fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fd6:	4770      	bx	lr
 8009fd8:	2000064c 	.word	0x2000064c
 8009fdc:	2000424c 	.word	0x2000424c
 8009fe0:	20004254 	.word	0x20004254
 8009fe4:	2000425c 	.word	0x2000425c
 8009fe8:	20004258 	.word	0x20004258
 8009fec:	20004268 	.word	0x20004268

08009ff0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	b085      	sub	sp, #20
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009ff8:	4b28      	ldr	r3, [pc, #160]	@ (800a09c <prvInsertBlockIntoFreeList+0xac>)
 8009ffa:	60fb      	str	r3, [r7, #12]
 8009ffc:	e002      	b.n	800a004 <prvInsertBlockIntoFreeList+0x14>
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	60fb      	str	r3, [r7, #12]
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	687a      	ldr	r2, [r7, #4]
 800a00a:	429a      	cmp	r2, r3
 800a00c:	d8f7      	bhi.n	8009ffe <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	685b      	ldr	r3, [r3, #4]
 800a016:	68ba      	ldr	r2, [r7, #8]
 800a018:	4413      	add	r3, r2
 800a01a:	687a      	ldr	r2, [r7, #4]
 800a01c:	429a      	cmp	r2, r3
 800a01e:	d108      	bne.n	800a032 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	685a      	ldr	r2, [r3, #4]
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	685b      	ldr	r3, [r3, #4]
 800a028:	441a      	add	r2, r3
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	685b      	ldr	r3, [r3, #4]
 800a03a:	68ba      	ldr	r2, [r7, #8]
 800a03c:	441a      	add	r2, r3
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	429a      	cmp	r2, r3
 800a044:	d118      	bne.n	800a078 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	681a      	ldr	r2, [r3, #0]
 800a04a:	4b15      	ldr	r3, [pc, #84]	@ (800a0a0 <prvInsertBlockIntoFreeList+0xb0>)
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	429a      	cmp	r2, r3
 800a050:	d00d      	beq.n	800a06e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	685a      	ldr	r2, [r3, #4]
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	685b      	ldr	r3, [r3, #4]
 800a05c:	441a      	add	r2, r3
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	681a      	ldr	r2, [r3, #0]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	601a      	str	r2, [r3, #0]
 800a06c:	e008      	b.n	800a080 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a06e:	4b0c      	ldr	r3, [pc, #48]	@ (800a0a0 <prvInsertBlockIntoFreeList+0xb0>)
 800a070:	681a      	ldr	r2, [r3, #0]
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	601a      	str	r2, [r3, #0]
 800a076:	e003      	b.n	800a080 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	681a      	ldr	r2, [r3, #0]
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a080:	68fa      	ldr	r2, [r7, #12]
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	429a      	cmp	r2, r3
 800a086:	d002      	beq.n	800a08e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	687a      	ldr	r2, [r7, #4]
 800a08c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a08e:	bf00      	nop
 800a090:	3714      	adds	r7, #20
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr
 800a09a:	bf00      	nop
 800a09c:	2000424c 	.word	0x2000424c
 800a0a0:	20004254 	.word	0x20004254

0800a0a4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	4912      	ldr	r1, [pc, #72]	@ (800a0f4 <MX_USB_DEVICE_Init+0x50>)
 800a0ac:	4812      	ldr	r0, [pc, #72]	@ (800a0f8 <MX_USB_DEVICE_Init+0x54>)
 800a0ae:	f7fd fa72 	bl	8007596 <USBD_Init>
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d001      	beq.n	800a0bc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a0b8:	f7f6 fc42 	bl	8000940 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK)
 800a0bc:	490f      	ldr	r1, [pc, #60]	@ (800a0fc <MX_USB_DEVICE_Init+0x58>)
 800a0be:	480e      	ldr	r0, [pc, #56]	@ (800a0f8 <MX_USB_DEVICE_Init+0x54>)
 800a0c0:	f7fd fa99 	bl	80075f6 <USBD_RegisterClass>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d001      	beq.n	800a0ce <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a0ca:	f7f6 fc39 	bl	8000940 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK)
 800a0ce:	490c      	ldr	r1, [pc, #48]	@ (800a100 <MX_USB_DEVICE_Init+0x5c>)
 800a0d0:	4809      	ldr	r0, [pc, #36]	@ (800a0f8 <MX_USB_DEVICE_Init+0x54>)
 800a0d2:	f7fb fc55 	bl	8005980 <USBD_MSC_RegisterStorage>
 800a0d6:	4603      	mov	r3, r0
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d001      	beq.n	800a0e0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a0dc:	f7f6 fc30 	bl	8000940 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a0e0:	4805      	ldr	r0, [pc, #20]	@ (800a0f8 <MX_USB_DEVICE_Init+0x54>)
 800a0e2:	f7fd fabe 	bl	8007662 <USBD_Start>
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d001      	beq.n	800a0f0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a0ec:	f7f6 fc28 	bl	8000940 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a0f0:	bf00      	nop
 800a0f2:	bd80      	pop	{r7, pc}
 800a0f4:	20000090 	.word	0x20000090
 800a0f8:	2000426c 	.word	0x2000426c
 800a0fc:	2000000c 	.word	0x2000000c
 800a100:	200000e0 	.word	0x200000e0

0800a104 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a104:	b480      	push	{r7}
 800a106:	b083      	sub	sp, #12
 800a108:	af00      	add	r7, sp, #0
 800a10a:	4603      	mov	r3, r0
 800a10c:	6039      	str	r1, [r7, #0]
 800a10e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a110:	683b      	ldr	r3, [r7, #0]
 800a112:	2212      	movs	r2, #18
 800a114:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a116:	4b03      	ldr	r3, [pc, #12]	@ (800a124 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a118:	4618      	mov	r0, r3
 800a11a:	370c      	adds	r7, #12
 800a11c:	46bd      	mov	sp, r7
 800a11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a122:	4770      	bx	lr
 800a124:	200000ac 	.word	0x200000ac

0800a128 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a128:	b480      	push	{r7}
 800a12a:	b083      	sub	sp, #12
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	4603      	mov	r3, r0
 800a130:	6039      	str	r1, [r7, #0]
 800a132:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a134:	683b      	ldr	r3, [r7, #0]
 800a136:	2204      	movs	r2, #4
 800a138:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a13a:	4b03      	ldr	r3, [pc, #12]	@ (800a148 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a13c:	4618      	mov	r0, r3
 800a13e:	370c      	adds	r7, #12
 800a140:	46bd      	mov	sp, r7
 800a142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a146:	4770      	bx	lr
 800a148:	200000c0 	.word	0x200000c0

0800a14c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a14c:	b580      	push	{r7, lr}
 800a14e:	b082      	sub	sp, #8
 800a150:	af00      	add	r7, sp, #0
 800a152:	4603      	mov	r3, r0
 800a154:	6039      	str	r1, [r7, #0]
 800a156:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a158:	79fb      	ldrb	r3, [r7, #7]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d105      	bne.n	800a16a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a15e:	683a      	ldr	r2, [r7, #0]
 800a160:	4907      	ldr	r1, [pc, #28]	@ (800a180 <USBD_FS_ProductStrDescriptor+0x34>)
 800a162:	4808      	ldr	r0, [pc, #32]	@ (800a184 <USBD_FS_ProductStrDescriptor+0x38>)
 800a164:	f7fe fc42 	bl	80089ec <USBD_GetString>
 800a168:	e004      	b.n	800a174 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a16a:	683a      	ldr	r2, [r7, #0]
 800a16c:	4904      	ldr	r1, [pc, #16]	@ (800a180 <USBD_FS_ProductStrDescriptor+0x34>)
 800a16e:	4805      	ldr	r0, [pc, #20]	@ (800a184 <USBD_FS_ProductStrDescriptor+0x38>)
 800a170:	f7fe fc3c 	bl	80089ec <USBD_GetString>
  }
  return USBD_StrDesc;
 800a174:	4b02      	ldr	r3, [pc, #8]	@ (800a180 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a176:	4618      	mov	r0, r3
 800a178:	3708      	adds	r7, #8
 800a17a:	46bd      	mov	sp, r7
 800a17c:	bd80      	pop	{r7, pc}
 800a17e:	bf00      	nop
 800a180:	20004548 	.word	0x20004548
 800a184:	0800ac98 	.word	0x0800ac98

0800a188 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b082      	sub	sp, #8
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	4603      	mov	r3, r0
 800a190:	6039      	str	r1, [r7, #0]
 800a192:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a194:	683a      	ldr	r2, [r7, #0]
 800a196:	4904      	ldr	r1, [pc, #16]	@ (800a1a8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a198:	4804      	ldr	r0, [pc, #16]	@ (800a1ac <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a19a:	f7fe fc27 	bl	80089ec <USBD_GetString>
  return USBD_StrDesc;
 800a19e:	4b02      	ldr	r3, [pc, #8]	@ (800a1a8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	3708      	adds	r7, #8
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}
 800a1a8:	20004548 	.word	0x20004548
 800a1ac:	0800ac98 	.word	0x0800ac98

0800a1b0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b082      	sub	sp, #8
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	6039      	str	r1, [r7, #0]
 800a1ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a1bc:	683b      	ldr	r3, [r7, #0]
 800a1be:	221a      	movs	r2, #26
 800a1c0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a1c2:	f000 f843 	bl	800a24c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a1c6:	4b02      	ldr	r3, [pc, #8]	@ (800a1d0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	3708      	adds	r7, #8
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bd80      	pop	{r7, pc}
 800a1d0:	200000c4 	.word	0x200000c4

0800a1d4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a1d4:	b580      	push	{r7, lr}
 800a1d6:	b082      	sub	sp, #8
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	4603      	mov	r3, r0
 800a1dc:	6039      	str	r1, [r7, #0]
 800a1de:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a1e0:	79fb      	ldrb	r3, [r7, #7]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d105      	bne.n	800a1f2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a1e6:	683a      	ldr	r2, [r7, #0]
 800a1e8:	4907      	ldr	r1, [pc, #28]	@ (800a208 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a1ea:	4808      	ldr	r0, [pc, #32]	@ (800a20c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a1ec:	f7fe fbfe 	bl	80089ec <USBD_GetString>
 800a1f0:	e004      	b.n	800a1fc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a1f2:	683a      	ldr	r2, [r7, #0]
 800a1f4:	4904      	ldr	r1, [pc, #16]	@ (800a208 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a1f6:	4805      	ldr	r0, [pc, #20]	@ (800a20c <USBD_FS_ConfigStrDescriptor+0x38>)
 800a1f8:	f7fe fbf8 	bl	80089ec <USBD_GetString>
  }
  return USBD_StrDesc;
 800a1fc:	4b02      	ldr	r3, [pc, #8]	@ (800a208 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a1fe:	4618      	mov	r0, r3
 800a200:	3708      	adds	r7, #8
 800a202:	46bd      	mov	sp, r7
 800a204:	bd80      	pop	{r7, pc}
 800a206:	bf00      	nop
 800a208:	20004548 	.word	0x20004548
 800a20c:	0800aca8 	.word	0x0800aca8

0800a210 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b082      	sub	sp, #8
 800a214:	af00      	add	r7, sp, #0
 800a216:	4603      	mov	r3, r0
 800a218:	6039      	str	r1, [r7, #0]
 800a21a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a21c:	79fb      	ldrb	r3, [r7, #7]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d105      	bne.n	800a22e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a222:	683a      	ldr	r2, [r7, #0]
 800a224:	4907      	ldr	r1, [pc, #28]	@ (800a244 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a226:	4808      	ldr	r0, [pc, #32]	@ (800a248 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a228:	f7fe fbe0 	bl	80089ec <USBD_GetString>
 800a22c:	e004      	b.n	800a238 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a22e:	683a      	ldr	r2, [r7, #0]
 800a230:	4904      	ldr	r1, [pc, #16]	@ (800a244 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a232:	4805      	ldr	r0, [pc, #20]	@ (800a248 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a234:	f7fe fbda 	bl	80089ec <USBD_GetString>
  }
  return USBD_StrDesc;
 800a238:	4b02      	ldr	r3, [pc, #8]	@ (800a244 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a23a:	4618      	mov	r0, r3
 800a23c:	3708      	adds	r7, #8
 800a23e:	46bd      	mov	sp, r7
 800a240:	bd80      	pop	{r7, pc}
 800a242:	bf00      	nop
 800a244:	20004548 	.word	0x20004548
 800a248:	0800acb4 	.word	0x0800acb4

0800a24c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a24c:	b580      	push	{r7, lr}
 800a24e:	b084      	sub	sp, #16
 800a250:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a252:	4b0f      	ldr	r3, [pc, #60]	@ (800a290 <Get_SerialNum+0x44>)
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a258:	4b0e      	ldr	r3, [pc, #56]	@ (800a294 <Get_SerialNum+0x48>)
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a25e:	4b0e      	ldr	r3, [pc, #56]	@ (800a298 <Get_SerialNum+0x4c>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a264:	68fa      	ldr	r2, [r7, #12]
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	4413      	add	r3, r2
 800a26a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d009      	beq.n	800a286 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a272:	2208      	movs	r2, #8
 800a274:	4909      	ldr	r1, [pc, #36]	@ (800a29c <Get_SerialNum+0x50>)
 800a276:	68f8      	ldr	r0, [r7, #12]
 800a278:	f000 f814 	bl	800a2a4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a27c:	2204      	movs	r2, #4
 800a27e:	4908      	ldr	r1, [pc, #32]	@ (800a2a0 <Get_SerialNum+0x54>)
 800a280:	68b8      	ldr	r0, [r7, #8]
 800a282:	f000 f80f 	bl	800a2a4 <IntToUnicode>
  }
}
 800a286:	bf00      	nop
 800a288:	3710      	adds	r7, #16
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bd80      	pop	{r7, pc}
 800a28e:	bf00      	nop
 800a290:	1fff7a10 	.word	0x1fff7a10
 800a294:	1fff7a14 	.word	0x1fff7a14
 800a298:	1fff7a18 	.word	0x1fff7a18
 800a29c:	200000c6 	.word	0x200000c6
 800a2a0:	200000d6 	.word	0x200000d6

0800a2a4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a2a4:	b480      	push	{r7}
 800a2a6:	b087      	sub	sp, #28
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	60f8      	str	r0, [r7, #12]
 800a2ac:	60b9      	str	r1, [r7, #8]
 800a2ae:	4613      	mov	r3, r2
 800a2b0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	75fb      	strb	r3, [r7, #23]
 800a2ba:	e027      	b.n	800a30c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	0f1b      	lsrs	r3, r3, #28
 800a2c0:	2b09      	cmp	r3, #9
 800a2c2:	d80b      	bhi.n	800a2dc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	0f1b      	lsrs	r3, r3, #28
 800a2c8:	b2da      	uxtb	r2, r3
 800a2ca:	7dfb      	ldrb	r3, [r7, #23]
 800a2cc:	005b      	lsls	r3, r3, #1
 800a2ce:	4619      	mov	r1, r3
 800a2d0:	68bb      	ldr	r3, [r7, #8]
 800a2d2:	440b      	add	r3, r1
 800a2d4:	3230      	adds	r2, #48	@ 0x30
 800a2d6:	b2d2      	uxtb	r2, r2
 800a2d8:	701a      	strb	r2, [r3, #0]
 800a2da:	e00a      	b.n	800a2f2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	0f1b      	lsrs	r3, r3, #28
 800a2e0:	b2da      	uxtb	r2, r3
 800a2e2:	7dfb      	ldrb	r3, [r7, #23]
 800a2e4:	005b      	lsls	r3, r3, #1
 800a2e6:	4619      	mov	r1, r3
 800a2e8:	68bb      	ldr	r3, [r7, #8]
 800a2ea:	440b      	add	r3, r1
 800a2ec:	3237      	adds	r2, #55	@ 0x37
 800a2ee:	b2d2      	uxtb	r2, r2
 800a2f0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	011b      	lsls	r3, r3, #4
 800a2f6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a2f8:	7dfb      	ldrb	r3, [r7, #23]
 800a2fa:	005b      	lsls	r3, r3, #1
 800a2fc:	3301      	adds	r3, #1
 800a2fe:	68ba      	ldr	r2, [r7, #8]
 800a300:	4413      	add	r3, r2
 800a302:	2200      	movs	r2, #0
 800a304:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a306:	7dfb      	ldrb	r3, [r7, #23]
 800a308:	3301      	adds	r3, #1
 800a30a:	75fb      	strb	r3, [r7, #23]
 800a30c:	7dfa      	ldrb	r2, [r7, #23]
 800a30e:	79fb      	ldrb	r3, [r7, #7]
 800a310:	429a      	cmp	r2, r3
 800a312:	d3d3      	bcc.n	800a2bc <IntToUnicode+0x18>
  }
}
 800a314:	bf00      	nop
 800a316:	bf00      	nop
 800a318:	371c      	adds	r7, #28
 800a31a:	46bd      	mov	sp, r7
 800a31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a320:	4770      	bx	lr

0800a322 <STORAGE_Init_FS>:
  * @brief  Initializes the storage unit (medium) over USB FS IP
  * @param  lun: Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 800a322:	b480      	push	{r7}
 800a324:	b083      	sub	sp, #12
 800a326:	af00      	add	r7, sp, #0
 800a328:	4603      	mov	r3, r0
 800a32a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
 UNUSED(lun);

  return (USBD_OK);
 800a32c:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 800a32e:	4618      	mov	r0, r3
 800a330:	370c      	adds	r7, #12
 800a332:	46bd      	mov	sp, r7
 800a334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a338:	4770      	bx	lr

0800a33a <STORAGE_GetCapacity_FS>:
  * @param  block_num: Number of total block number.
  * @param  block_size: Block size.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 800a33a:	b480      	push	{r7}
 800a33c:	b085      	sub	sp, #20
 800a33e:	af00      	add	r7, sp, #0
 800a340:	4603      	mov	r3, r0
 800a342:	60b9      	str	r1, [r7, #8]
 800a344:	607a      	str	r2, [r7, #4]
 800a346:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  UNUSED(lun);

  *block_num  = STORAGE_BLK_NBR;
 800a348:	68bb      	ldr	r3, [r7, #8]
 800a34a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800a34e:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a356:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 800a358:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a35a:	4618      	mov	r0, r3
 800a35c:	3714      	adds	r7, #20
 800a35e:	46bd      	mov	sp, r7
 800a360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a364:	4770      	bx	lr

0800a366 <STORAGE_IsReady_FS>:
  * @brief   Checks whether the medium is ready.
  * @param  lun:  Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 800a366:	b480      	push	{r7}
 800a368:	b083      	sub	sp, #12
 800a36a:	af00      	add	r7, sp, #0
 800a36c:	4603      	mov	r3, r0
 800a36e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  UNUSED(lun);

  return (USBD_OK);
 800a370:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a372:	4618      	mov	r0, r3
 800a374:	370c      	adds	r7, #12
 800a376:	46bd      	mov	sp, r7
 800a378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a37c:	4770      	bx	lr

0800a37e <STORAGE_IsWriteProtected_FS>:
  * @brief  Checks whether the medium is write protected.
  * @param  lun: Logical unit number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 800a37e:	b480      	push	{r7}
 800a380:	b083      	sub	sp, #12
 800a382:	af00      	add	r7, sp, #0
 800a384:	4603      	mov	r3, r0
 800a386:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  UNUSED(lun);

  return (USBD_OK);
 800a388:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a38a:	4618      	mov	r0, r3
 800a38c:	370c      	adds	r7, #12
 800a38e:	46bd      	mov	sp, r7
 800a390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a394:	4770      	bx	lr

0800a396 <STORAGE_Read_FS>:
  * @param  blk_addr: Logical block address.
  * @param  blk_len: Blocks number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800a396:	b480      	push	{r7}
 800a398:	b085      	sub	sp, #20
 800a39a:	af00      	add	r7, sp, #0
 800a39c:	60b9      	str	r1, [r7, #8]
 800a39e:	607a      	str	r2, [r7, #4]
 800a3a0:	461a      	mov	r2, r3
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	73fb      	strb	r3, [r7, #15]
 800a3a6:	4613      	mov	r3, r2
 800a3a8:	81bb      	strh	r3, [r7, #12]
  UNUSED(lun);
  UNUSED(buf);
  UNUSED(blk_addr);
  UNUSED(blk_len);

  return (USBD_OK);
 800a3aa:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	3714      	adds	r7, #20
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b6:	4770      	bx	lr

0800a3b8 <STORAGE_Write_FS>:
  * @param  blk_addr: Logical block address.
  * @param  blk_len: Blocks number.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	b085      	sub	sp, #20
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	60b9      	str	r1, [r7, #8]
 800a3c0:	607a      	str	r2, [r7, #4]
 800a3c2:	461a      	mov	r2, r3
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	73fb      	strb	r3, [r7, #15]
 800a3c8:	4613      	mov	r3, r2
 800a3ca:	81bb      	strh	r3, [r7, #12]
  UNUSED(lun);
  UNUSED(buf);
  UNUSED(blk_addr);
  UNUSED(blk_len);

  return (USBD_OK);
 800a3cc:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 800a3ce:	4618      	mov	r0, r3
 800a3d0:	3714      	adds	r7, #20
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d8:	4770      	bx	lr

0800a3da <STORAGE_GetMaxLun_FS>:
  * @brief  Returns the Max Supported LUNs.
  * @param  None
  * @retval Lun(s) number.
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 800a3da:	b480      	push	{r7}
 800a3dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 800a3de:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800a3e0:	4618      	mov	r0, r3
 800a3e2:	46bd      	mov	sp, r7
 800a3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e8:	4770      	bx	lr
	...

0800a3ec <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a3ec:	b580      	push	{r7, lr}
 800a3ee:	b08a      	sub	sp, #40	@ 0x28
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a3f4:	f107 0314 	add.w	r3, r7, #20
 800a3f8:	2200      	movs	r2, #0
 800a3fa:	601a      	str	r2, [r3, #0]
 800a3fc:	605a      	str	r2, [r3, #4]
 800a3fe:	609a      	str	r2, [r3, #8]
 800a400:	60da      	str	r2, [r3, #12]
 800a402:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a40c:	d13a      	bne.n	800a484 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a40e:	2300      	movs	r3, #0
 800a410:	613b      	str	r3, [r7, #16]
 800a412:	4b1e      	ldr	r3, [pc, #120]	@ (800a48c <HAL_PCD_MspInit+0xa0>)
 800a414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a416:	4a1d      	ldr	r2, [pc, #116]	@ (800a48c <HAL_PCD_MspInit+0xa0>)
 800a418:	f043 0301 	orr.w	r3, r3, #1
 800a41c:	6313      	str	r3, [r2, #48]	@ 0x30
 800a41e:	4b1b      	ldr	r3, [pc, #108]	@ (800a48c <HAL_PCD_MspInit+0xa0>)
 800a420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a422:	f003 0301 	and.w	r3, r3, #1
 800a426:	613b      	str	r3, [r7, #16]
 800a428:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a42a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a42e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a430:	2302      	movs	r3, #2
 800a432:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a434:	2300      	movs	r3, #0
 800a436:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a438:	2303      	movs	r3, #3
 800a43a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a43c:	230a      	movs	r3, #10
 800a43e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a440:	f107 0314 	add.w	r3, r7, #20
 800a444:	4619      	mov	r1, r3
 800a446:	4812      	ldr	r0, [pc, #72]	@ (800a490 <HAL_PCD_MspInit+0xa4>)
 800a448:	f7f6 fd66 	bl	8000f18 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a44c:	4b0f      	ldr	r3, [pc, #60]	@ (800a48c <HAL_PCD_MspInit+0xa0>)
 800a44e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a450:	4a0e      	ldr	r2, [pc, #56]	@ (800a48c <HAL_PCD_MspInit+0xa0>)
 800a452:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a456:	6353      	str	r3, [r2, #52]	@ 0x34
 800a458:	2300      	movs	r3, #0
 800a45a:	60fb      	str	r3, [r7, #12]
 800a45c:	4b0b      	ldr	r3, [pc, #44]	@ (800a48c <HAL_PCD_MspInit+0xa0>)
 800a45e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a460:	4a0a      	ldr	r2, [pc, #40]	@ (800a48c <HAL_PCD_MspInit+0xa0>)
 800a462:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a466:	6453      	str	r3, [r2, #68]	@ 0x44
 800a468:	4b08      	ldr	r3, [pc, #32]	@ (800a48c <HAL_PCD_MspInit+0xa0>)
 800a46a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a46c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a470:	60fb      	str	r3, [r7, #12]
 800a472:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800a474:	2200      	movs	r2, #0
 800a476:	2105      	movs	r1, #5
 800a478:	2043      	movs	r0, #67	@ 0x43
 800a47a:	f7f6 fd23 	bl	8000ec4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a47e:	2043      	movs	r0, #67	@ 0x43
 800a480:	f7f6 fd3c 	bl	8000efc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a484:	bf00      	nop
 800a486:	3728      	adds	r7, #40	@ 0x28
 800a488:	46bd      	mov	sp, r7
 800a48a:	bd80      	pop	{r7, pc}
 800a48c:	40023800 	.word	0x40023800
 800a490:	40020000 	.word	0x40020000

0800a494 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a494:	b580      	push	{r7, lr}
 800a496:	b082      	sub	sp, #8
 800a498:	af00      	add	r7, sp, #0
 800a49a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a4a8:	4619      	mov	r1, r3
 800a4aa:	4610      	mov	r0, r2
 800a4ac:	f7fd f926 	bl	80076fc <USBD_LL_SetupStage>
}
 800a4b0:	bf00      	nop
 800a4b2:	3708      	adds	r7, #8
 800a4b4:	46bd      	mov	sp, r7
 800a4b6:	bd80      	pop	{r7, pc}

0800a4b8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b082      	sub	sp, #8
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	460b      	mov	r3, r1
 800a4c2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a4ca:	78fa      	ldrb	r2, [r7, #3]
 800a4cc:	6879      	ldr	r1, [r7, #4]
 800a4ce:	4613      	mov	r3, r2
 800a4d0:	00db      	lsls	r3, r3, #3
 800a4d2:	4413      	add	r3, r2
 800a4d4:	009b      	lsls	r3, r3, #2
 800a4d6:	440b      	add	r3, r1
 800a4d8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a4dc:	681a      	ldr	r2, [r3, #0]
 800a4de:	78fb      	ldrb	r3, [r7, #3]
 800a4e0:	4619      	mov	r1, r3
 800a4e2:	f7fd f960 	bl	80077a6 <USBD_LL_DataOutStage>
}
 800a4e6:	bf00      	nop
 800a4e8:	3708      	adds	r7, #8
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	bd80      	pop	{r7, pc}

0800a4ee <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4ee:	b580      	push	{r7, lr}
 800a4f0:	b082      	sub	sp, #8
 800a4f2:	af00      	add	r7, sp, #0
 800a4f4:	6078      	str	r0, [r7, #4]
 800a4f6:	460b      	mov	r3, r1
 800a4f8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a500:	78fa      	ldrb	r2, [r7, #3]
 800a502:	6879      	ldr	r1, [r7, #4]
 800a504:	4613      	mov	r3, r2
 800a506:	00db      	lsls	r3, r3, #3
 800a508:	4413      	add	r3, r2
 800a50a:	009b      	lsls	r3, r3, #2
 800a50c:	440b      	add	r3, r1
 800a50e:	3320      	adds	r3, #32
 800a510:	681a      	ldr	r2, [r3, #0]
 800a512:	78fb      	ldrb	r3, [r7, #3]
 800a514:	4619      	mov	r1, r3
 800a516:	f7fd fa02 	bl	800791e <USBD_LL_DataInStage>
}
 800a51a:	bf00      	nop
 800a51c:	3708      	adds	r7, #8
 800a51e:	46bd      	mov	sp, r7
 800a520:	bd80      	pop	{r7, pc}

0800a522 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a522:	b580      	push	{r7, lr}
 800a524:	b082      	sub	sp, #8
 800a526:	af00      	add	r7, sp, #0
 800a528:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a530:	4618      	mov	r0, r3
 800a532:	f7fd fb46 	bl	8007bc2 <USBD_LL_SOF>
}
 800a536:	bf00      	nop
 800a538:	3708      	adds	r7, #8
 800a53a:	46bd      	mov	sp, r7
 800a53c:	bd80      	pop	{r7, pc}

0800a53e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a53e:	b580      	push	{r7, lr}
 800a540:	b084      	sub	sp, #16
 800a542:	af00      	add	r7, sp, #0
 800a544:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a546:	2301      	movs	r3, #1
 800a548:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	79db      	ldrb	r3, [r3, #7]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d102      	bne.n	800a558 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a552:	2300      	movs	r3, #0
 800a554:	73fb      	strb	r3, [r7, #15]
 800a556:	e008      	b.n	800a56a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	79db      	ldrb	r3, [r3, #7]
 800a55c:	2b02      	cmp	r3, #2
 800a55e:	d102      	bne.n	800a566 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a560:	2301      	movs	r3, #1
 800a562:	73fb      	strb	r3, [r7, #15]
 800a564:	e001      	b.n	800a56a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a566:	f7f6 f9eb 	bl	8000940 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a570:	7bfa      	ldrb	r2, [r7, #15]
 800a572:	4611      	mov	r1, r2
 800a574:	4618      	mov	r0, r3
 800a576:	f7fd fae0 	bl	8007b3a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a580:	4618      	mov	r0, r3
 800a582:	f7fd fa87 	bl	8007a94 <USBD_LL_Reset>
}
 800a586:	bf00      	nop
 800a588:	3710      	adds	r7, #16
 800a58a:	46bd      	mov	sp, r7
 800a58c:	bd80      	pop	{r7, pc}
	...

0800a590 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b082      	sub	sp, #8
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a59e:	4618      	mov	r0, r3
 800a5a0:	f7fd fadb 	bl	8007b5a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	687a      	ldr	r2, [r7, #4]
 800a5b0:	6812      	ldr	r2, [r2, #0]
 800a5b2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a5b6:	f043 0301 	orr.w	r3, r3, #1
 800a5ba:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	7adb      	ldrb	r3, [r3, #11]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d005      	beq.n	800a5d0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a5c4:	4b04      	ldr	r3, [pc, #16]	@ (800a5d8 <HAL_PCD_SuspendCallback+0x48>)
 800a5c6:	691b      	ldr	r3, [r3, #16]
 800a5c8:	4a03      	ldr	r2, [pc, #12]	@ (800a5d8 <HAL_PCD_SuspendCallback+0x48>)
 800a5ca:	f043 0306 	orr.w	r3, r3, #6
 800a5ce:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a5d0:	bf00      	nop
 800a5d2:	3708      	adds	r7, #8
 800a5d4:	46bd      	mov	sp, r7
 800a5d6:	bd80      	pop	{r7, pc}
 800a5d8:	e000ed00 	.word	0xe000ed00

0800a5dc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b082      	sub	sp, #8
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f7fd fad1 	bl	8007b92 <USBD_LL_Resume>
}
 800a5f0:	bf00      	nop
 800a5f2:	3708      	adds	r7, #8
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	bd80      	pop	{r7, pc}

0800a5f8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b082      	sub	sp, #8
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
 800a600:	460b      	mov	r3, r1
 800a602:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a60a:	78fa      	ldrb	r2, [r7, #3]
 800a60c:	4611      	mov	r1, r2
 800a60e:	4618      	mov	r0, r3
 800a610:	f7fd fb29 	bl	8007c66 <USBD_LL_IsoOUTIncomplete>
}
 800a614:	bf00      	nop
 800a616:	3708      	adds	r7, #8
 800a618:	46bd      	mov	sp, r7
 800a61a:	bd80      	pop	{r7, pc}

0800a61c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a61c:	b580      	push	{r7, lr}
 800a61e:	b082      	sub	sp, #8
 800a620:	af00      	add	r7, sp, #0
 800a622:	6078      	str	r0, [r7, #4]
 800a624:	460b      	mov	r3, r1
 800a626:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a62e:	78fa      	ldrb	r2, [r7, #3]
 800a630:	4611      	mov	r1, r2
 800a632:	4618      	mov	r0, r3
 800a634:	f7fd fae5 	bl	8007c02 <USBD_LL_IsoINIncomplete>
}
 800a638:	bf00      	nop
 800a63a:	3708      	adds	r7, #8
 800a63c:	46bd      	mov	sp, r7
 800a63e:	bd80      	pop	{r7, pc}

0800a640 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a640:	b580      	push	{r7, lr}
 800a642:	b082      	sub	sp, #8
 800a644:	af00      	add	r7, sp, #0
 800a646:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a64e:	4618      	mov	r0, r3
 800a650:	f7fd fb3b 	bl	8007cca <USBD_LL_DevConnected>
}
 800a654:	bf00      	nop
 800a656:	3708      	adds	r7, #8
 800a658:	46bd      	mov	sp, r7
 800a65a:	bd80      	pop	{r7, pc}

0800a65c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b082      	sub	sp, #8
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a66a:	4618      	mov	r0, r3
 800a66c:	f7fd fb38 	bl	8007ce0 <USBD_LL_DevDisconnected>
}
 800a670:	bf00      	nop
 800a672:	3708      	adds	r7, #8
 800a674:	46bd      	mov	sp, r7
 800a676:	bd80      	pop	{r7, pc}

0800a678 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b082      	sub	sp, #8
 800a67c:	af00      	add	r7, sp, #0
 800a67e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	781b      	ldrb	r3, [r3, #0]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d13c      	bne.n	800a702 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a688:	4a20      	ldr	r2, [pc, #128]	@ (800a70c <USBD_LL_Init+0x94>)
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	4a1e      	ldr	r2, [pc, #120]	@ (800a70c <USBD_LL_Init+0x94>)
 800a694:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a698:	4b1c      	ldr	r3, [pc, #112]	@ (800a70c <USBD_LL_Init+0x94>)
 800a69a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a69e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a6a0:	4b1a      	ldr	r3, [pc, #104]	@ (800a70c <USBD_LL_Init+0x94>)
 800a6a2:	2204      	movs	r2, #4
 800a6a4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a6a6:	4b19      	ldr	r3, [pc, #100]	@ (800a70c <USBD_LL_Init+0x94>)
 800a6a8:	2202      	movs	r2, #2
 800a6aa:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a6ac:	4b17      	ldr	r3, [pc, #92]	@ (800a70c <USBD_LL_Init+0x94>)
 800a6ae:	2200      	movs	r2, #0
 800a6b0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a6b2:	4b16      	ldr	r3, [pc, #88]	@ (800a70c <USBD_LL_Init+0x94>)
 800a6b4:	2202      	movs	r2, #2
 800a6b6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a6b8:	4b14      	ldr	r3, [pc, #80]	@ (800a70c <USBD_LL_Init+0x94>)
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a6be:	4b13      	ldr	r3, [pc, #76]	@ (800a70c <USBD_LL_Init+0x94>)
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a6c4:	4b11      	ldr	r3, [pc, #68]	@ (800a70c <USBD_LL_Init+0x94>)
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a6ca:	4b10      	ldr	r3, [pc, #64]	@ (800a70c <USBD_LL_Init+0x94>)
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a6d0:	4b0e      	ldr	r3, [pc, #56]	@ (800a70c <USBD_LL_Init+0x94>)
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a6d6:	480d      	ldr	r0, [pc, #52]	@ (800a70c <USBD_LL_Init+0x94>)
 800a6d8:	f7f6 fded 	bl	80012b6 <HAL_PCD_Init>
 800a6dc:	4603      	mov	r3, r0
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d001      	beq.n	800a6e6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a6e2:	f7f6 f92d 	bl	8000940 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a6e6:	2180      	movs	r1, #128	@ 0x80
 800a6e8:	4808      	ldr	r0, [pc, #32]	@ (800a70c <USBD_LL_Init+0x94>)
 800a6ea:	f7f8 f846 	bl	800277a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a6ee:	2240      	movs	r2, #64	@ 0x40
 800a6f0:	2100      	movs	r1, #0
 800a6f2:	4806      	ldr	r0, [pc, #24]	@ (800a70c <USBD_LL_Init+0x94>)
 800a6f4:	f7f7 fffa 	bl	80026ec <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a6f8:	2280      	movs	r2, #128	@ 0x80
 800a6fa:	2101      	movs	r1, #1
 800a6fc:	4803      	ldr	r0, [pc, #12]	@ (800a70c <USBD_LL_Init+0x94>)
 800a6fe:	f7f7 fff5 	bl	80026ec <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a702:	2300      	movs	r3, #0
}
 800a704:	4618      	mov	r0, r3
 800a706:	3708      	adds	r7, #8
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}
 800a70c:	20004748 	.word	0x20004748

0800a710 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b084      	sub	sp, #16
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a718:	2300      	movs	r3, #0
 800a71a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a71c:	2300      	movs	r3, #0
 800a71e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a726:	4618      	mov	r0, r3
 800a728:	f7f6 fed4 	bl	80014d4 <HAL_PCD_Start>
 800a72c:	4603      	mov	r3, r0
 800a72e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a730:	7bfb      	ldrb	r3, [r7, #15]
 800a732:	4618      	mov	r0, r3
 800a734:	f000 f962 	bl	800a9fc <USBD_Get_USB_Status>
 800a738:	4603      	mov	r3, r0
 800a73a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a73c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a73e:	4618      	mov	r0, r3
 800a740:	3710      	adds	r7, #16
 800a742:	46bd      	mov	sp, r7
 800a744:	bd80      	pop	{r7, pc}

0800a746 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a746:	b580      	push	{r7, lr}
 800a748:	b084      	sub	sp, #16
 800a74a:	af00      	add	r7, sp, #0
 800a74c:	6078      	str	r0, [r7, #4]
 800a74e:	4608      	mov	r0, r1
 800a750:	4611      	mov	r1, r2
 800a752:	461a      	mov	r2, r3
 800a754:	4603      	mov	r3, r0
 800a756:	70fb      	strb	r3, [r7, #3]
 800a758:	460b      	mov	r3, r1
 800a75a:	70bb      	strb	r3, [r7, #2]
 800a75c:	4613      	mov	r3, r2
 800a75e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a760:	2300      	movs	r3, #0
 800a762:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a764:	2300      	movs	r3, #0
 800a766:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a76e:	78bb      	ldrb	r3, [r7, #2]
 800a770:	883a      	ldrh	r2, [r7, #0]
 800a772:	78f9      	ldrb	r1, [r7, #3]
 800a774:	f7f7 fba8 	bl	8001ec8 <HAL_PCD_EP_Open>
 800a778:	4603      	mov	r3, r0
 800a77a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a77c:	7bfb      	ldrb	r3, [r7, #15]
 800a77e:	4618      	mov	r0, r3
 800a780:	f000 f93c 	bl	800a9fc <USBD_Get_USB_Status>
 800a784:	4603      	mov	r3, r0
 800a786:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a788:	7bbb      	ldrb	r3, [r7, #14]
}
 800a78a:	4618      	mov	r0, r3
 800a78c:	3710      	adds	r7, #16
 800a78e:	46bd      	mov	sp, r7
 800a790:	bd80      	pop	{r7, pc}

0800a792 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a792:	b580      	push	{r7, lr}
 800a794:	b084      	sub	sp, #16
 800a796:	af00      	add	r7, sp, #0
 800a798:	6078      	str	r0, [r7, #4]
 800a79a:	460b      	mov	r3, r1
 800a79c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a79e:	2300      	movs	r3, #0
 800a7a0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a7ac:	78fa      	ldrb	r2, [r7, #3]
 800a7ae:	4611      	mov	r1, r2
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	f7f7 fbf3 	bl	8001f9c <HAL_PCD_EP_Close>
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7ba:	7bfb      	ldrb	r3, [r7, #15]
 800a7bc:	4618      	mov	r0, r3
 800a7be:	f000 f91d 	bl	800a9fc <USBD_Get_USB_Status>
 800a7c2:	4603      	mov	r3, r0
 800a7c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a7c6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	3710      	adds	r7, #16
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	bd80      	pop	{r7, pc}

0800a7d0 <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b084      	sub	sp, #16
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
 800a7d8:	460b      	mov	r3, r1
 800a7da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a7dc:	2300      	movs	r3, #0
 800a7de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a7ea:	78fa      	ldrb	r2, [r7, #3]
 800a7ec:	4611      	mov	r1, r2
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f7f7 fd95 	bl	800231e <HAL_PCD_EP_Flush>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a7f8:	7bfb      	ldrb	r3, [r7, #15]
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	f000 f8fe 	bl	800a9fc <USBD_Get_USB_Status>
 800a800:	4603      	mov	r3, r0
 800a802:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a804:	7bbb      	ldrb	r3, [r7, #14]
}
 800a806:	4618      	mov	r0, r3
 800a808:	3710      	adds	r7, #16
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd80      	pop	{r7, pc}

0800a80e <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a80e:	b580      	push	{r7, lr}
 800a810:	b084      	sub	sp, #16
 800a812:	af00      	add	r7, sp, #0
 800a814:	6078      	str	r0, [r7, #4]
 800a816:	460b      	mov	r3, r1
 800a818:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a81a:	2300      	movs	r3, #0
 800a81c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a81e:	2300      	movs	r3, #0
 800a820:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a822:	687b      	ldr	r3, [r7, #4]
 800a824:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a828:	78fa      	ldrb	r2, [r7, #3]
 800a82a:	4611      	mov	r1, r2
 800a82c:	4618      	mov	r0, r3
 800a82e:	f7f7 fc8c 	bl	800214a <HAL_PCD_EP_SetStall>
 800a832:	4603      	mov	r3, r0
 800a834:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a836:	7bfb      	ldrb	r3, [r7, #15]
 800a838:	4618      	mov	r0, r3
 800a83a:	f000 f8df 	bl	800a9fc <USBD_Get_USB_Status>
 800a83e:	4603      	mov	r3, r0
 800a840:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a842:	7bbb      	ldrb	r3, [r7, #14]
}
 800a844:	4618      	mov	r0, r3
 800a846:	3710      	adds	r7, #16
 800a848:	46bd      	mov	sp, r7
 800a84a:	bd80      	pop	{r7, pc}

0800a84c <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b084      	sub	sp, #16
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
 800a854:	460b      	mov	r3, r1
 800a856:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a858:	2300      	movs	r3, #0
 800a85a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a85c:	2300      	movs	r3, #0
 800a85e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a866:	78fa      	ldrb	r2, [r7, #3]
 800a868:	4611      	mov	r1, r2
 800a86a:	4618      	mov	r0, r3
 800a86c:	f7f7 fcd0 	bl	8002210 <HAL_PCD_EP_ClrStall>
 800a870:	4603      	mov	r3, r0
 800a872:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a874:	7bfb      	ldrb	r3, [r7, #15]
 800a876:	4618      	mov	r0, r3
 800a878:	f000 f8c0 	bl	800a9fc <USBD_Get_USB_Status>
 800a87c:	4603      	mov	r3, r0
 800a87e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a880:	7bbb      	ldrb	r3, [r7, #14]
}
 800a882:	4618      	mov	r0, r3
 800a884:	3710      	adds	r7, #16
 800a886:	46bd      	mov	sp, r7
 800a888:	bd80      	pop	{r7, pc}

0800a88a <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a88a:	b480      	push	{r7}
 800a88c:	b085      	sub	sp, #20
 800a88e:	af00      	add	r7, sp, #0
 800a890:	6078      	str	r0, [r7, #4]
 800a892:	460b      	mov	r3, r1
 800a894:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a89c:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a89e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	da0b      	bge.n	800a8be <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a8a6:	78fb      	ldrb	r3, [r7, #3]
 800a8a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a8ac:	68f9      	ldr	r1, [r7, #12]
 800a8ae:	4613      	mov	r3, r2
 800a8b0:	00db      	lsls	r3, r3, #3
 800a8b2:	4413      	add	r3, r2
 800a8b4:	009b      	lsls	r3, r3, #2
 800a8b6:	440b      	add	r3, r1
 800a8b8:	3316      	adds	r3, #22
 800a8ba:	781b      	ldrb	r3, [r3, #0]
 800a8bc:	e00b      	b.n	800a8d6 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a8be:	78fb      	ldrb	r3, [r7, #3]
 800a8c0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a8c4:	68f9      	ldr	r1, [r7, #12]
 800a8c6:	4613      	mov	r3, r2
 800a8c8:	00db      	lsls	r3, r3, #3
 800a8ca:	4413      	add	r3, r2
 800a8cc:	009b      	lsls	r3, r3, #2
 800a8ce:	440b      	add	r3, r1
 800a8d0:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800a8d4:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a8d6:	4618      	mov	r0, r3
 800a8d8:	3714      	adds	r7, #20
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e0:	4770      	bx	lr

0800a8e2 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a8e2:	b580      	push	{r7, lr}
 800a8e4:	b084      	sub	sp, #16
 800a8e6:	af00      	add	r7, sp, #0
 800a8e8:	6078      	str	r0, [r7, #4]
 800a8ea:	460b      	mov	r3, r1
 800a8ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a8fc:	78fa      	ldrb	r2, [r7, #3]
 800a8fe:	4611      	mov	r1, r2
 800a900:	4618      	mov	r0, r3
 800a902:	f7f7 fabd 	bl	8001e80 <HAL_PCD_SetAddress>
 800a906:	4603      	mov	r3, r0
 800a908:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a90a:	7bfb      	ldrb	r3, [r7, #15]
 800a90c:	4618      	mov	r0, r3
 800a90e:	f000 f875 	bl	800a9fc <USBD_Get_USB_Status>
 800a912:	4603      	mov	r3, r0
 800a914:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a916:	7bbb      	ldrb	r3, [r7, #14]
}
 800a918:	4618      	mov	r0, r3
 800a91a:	3710      	adds	r7, #16
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bd80      	pop	{r7, pc}

0800a920 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b086      	sub	sp, #24
 800a924:	af00      	add	r7, sp, #0
 800a926:	60f8      	str	r0, [r7, #12]
 800a928:	607a      	str	r2, [r7, #4]
 800a92a:	603b      	str	r3, [r7, #0]
 800a92c:	460b      	mov	r3, r1
 800a92e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a930:	2300      	movs	r3, #0
 800a932:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a934:	2300      	movs	r3, #0
 800a936:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a93e:	7af9      	ldrb	r1, [r7, #11]
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	687a      	ldr	r2, [r7, #4]
 800a944:	f7f7 fbc7 	bl	80020d6 <HAL_PCD_EP_Transmit>
 800a948:	4603      	mov	r3, r0
 800a94a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a94c:	7dfb      	ldrb	r3, [r7, #23]
 800a94e:	4618      	mov	r0, r3
 800a950:	f000 f854 	bl	800a9fc <USBD_Get_USB_Status>
 800a954:	4603      	mov	r3, r0
 800a956:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a958:	7dbb      	ldrb	r3, [r7, #22]
}
 800a95a:	4618      	mov	r0, r3
 800a95c:	3718      	adds	r7, #24
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}

0800a962 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800a962:	b580      	push	{r7, lr}
 800a964:	b086      	sub	sp, #24
 800a966:	af00      	add	r7, sp, #0
 800a968:	60f8      	str	r0, [r7, #12]
 800a96a:	607a      	str	r2, [r7, #4]
 800a96c:	603b      	str	r3, [r7, #0]
 800a96e:	460b      	mov	r3, r1
 800a970:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a972:	2300      	movs	r3, #0
 800a974:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a976:	2300      	movs	r3, #0
 800a978:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a980:	7af9      	ldrb	r1, [r7, #11]
 800a982:	683b      	ldr	r3, [r7, #0]
 800a984:	687a      	ldr	r2, [r7, #4]
 800a986:	f7f7 fb53 	bl	8002030 <HAL_PCD_EP_Receive>
 800a98a:	4603      	mov	r3, r0
 800a98c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a98e:	7dfb      	ldrb	r3, [r7, #23]
 800a990:	4618      	mov	r0, r3
 800a992:	f000 f833 	bl	800a9fc <USBD_Get_USB_Status>
 800a996:	4603      	mov	r3, r0
 800a998:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a99a:	7dbb      	ldrb	r3, [r7, #22]
}
 800a99c:	4618      	mov	r0, r3
 800a99e:	3718      	adds	r7, #24
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	bd80      	pop	{r7, pc}

0800a9a4 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b082      	sub	sp, #8
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
 800a9ac:	460b      	mov	r3, r1
 800a9ae:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a9b6:	78fa      	ldrb	r2, [r7, #3]
 800a9b8:	4611      	mov	r1, r2
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	f7f7 fb73 	bl	80020a6 <HAL_PCD_EP_GetRxCount>
 800a9c0:	4603      	mov	r3, r0
}
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	3708      	adds	r7, #8
 800a9c6:	46bd      	mov	sp, r7
 800a9c8:	bd80      	pop	{r7, pc}
	...

0800a9cc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a9cc:	b480      	push	{r7}
 800a9ce:	b083      	sub	sp, #12
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a9d4:	4b03      	ldr	r3, [pc, #12]	@ (800a9e4 <USBD_static_malloc+0x18>)
}
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	370c      	adds	r7, #12
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e0:	4770      	bx	lr
 800a9e2:	bf00      	nop
 800a9e4:	20004c2c 	.word	0x20004c2c

0800a9e8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a9e8:	b480      	push	{r7}
 800a9ea:	b083      	sub	sp, #12
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]

}
 800a9f0:	bf00      	nop
 800a9f2:	370c      	adds	r7, #12
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fa:	4770      	bx	lr

0800a9fc <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a9fc:	b480      	push	{r7}
 800a9fe:	b085      	sub	sp, #20
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	4603      	mov	r3, r0
 800aa04:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa06:	2300      	movs	r3, #0
 800aa08:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800aa0a:	79fb      	ldrb	r3, [r7, #7]
 800aa0c:	2b03      	cmp	r3, #3
 800aa0e:	d817      	bhi.n	800aa40 <USBD_Get_USB_Status+0x44>
 800aa10:	a201      	add	r2, pc, #4	@ (adr r2, 800aa18 <USBD_Get_USB_Status+0x1c>)
 800aa12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aa16:	bf00      	nop
 800aa18:	0800aa29 	.word	0x0800aa29
 800aa1c:	0800aa2f 	.word	0x0800aa2f
 800aa20:	0800aa35 	.word	0x0800aa35
 800aa24:	0800aa3b 	.word	0x0800aa3b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800aa28:	2300      	movs	r3, #0
 800aa2a:	73fb      	strb	r3, [r7, #15]
    break;
 800aa2c:	e00b      	b.n	800aa46 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800aa2e:	2303      	movs	r3, #3
 800aa30:	73fb      	strb	r3, [r7, #15]
    break;
 800aa32:	e008      	b.n	800aa46 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800aa34:	2301      	movs	r3, #1
 800aa36:	73fb      	strb	r3, [r7, #15]
    break;
 800aa38:	e005      	b.n	800aa46 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800aa3a:	2303      	movs	r3, #3
 800aa3c:	73fb      	strb	r3, [r7, #15]
    break;
 800aa3e:	e002      	b.n	800aa46 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800aa40:	2303      	movs	r3, #3
 800aa42:	73fb      	strb	r3, [r7, #15]
    break;
 800aa44:	bf00      	nop
  }
  return usb_status;
 800aa46:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa48:	4618      	mov	r0, r3
 800aa4a:	3714      	adds	r7, #20
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa52:	4770      	bx	lr

0800aa54 <memset>:
 800aa54:	4402      	add	r2, r0
 800aa56:	4603      	mov	r3, r0
 800aa58:	4293      	cmp	r3, r2
 800aa5a:	d100      	bne.n	800aa5e <memset+0xa>
 800aa5c:	4770      	bx	lr
 800aa5e:	f803 1b01 	strb.w	r1, [r3], #1
 800aa62:	e7f9      	b.n	800aa58 <memset+0x4>

0800aa64 <_reclaim_reent>:
 800aa64:	4b29      	ldr	r3, [pc, #164]	@ (800ab0c <_reclaim_reent+0xa8>)
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	4283      	cmp	r3, r0
 800aa6a:	b570      	push	{r4, r5, r6, lr}
 800aa6c:	4604      	mov	r4, r0
 800aa6e:	d04b      	beq.n	800ab08 <_reclaim_reent+0xa4>
 800aa70:	69c3      	ldr	r3, [r0, #28]
 800aa72:	b1ab      	cbz	r3, 800aaa0 <_reclaim_reent+0x3c>
 800aa74:	68db      	ldr	r3, [r3, #12]
 800aa76:	b16b      	cbz	r3, 800aa94 <_reclaim_reent+0x30>
 800aa78:	2500      	movs	r5, #0
 800aa7a:	69e3      	ldr	r3, [r4, #28]
 800aa7c:	68db      	ldr	r3, [r3, #12]
 800aa7e:	5959      	ldr	r1, [r3, r5]
 800aa80:	2900      	cmp	r1, #0
 800aa82:	d13b      	bne.n	800aafc <_reclaim_reent+0x98>
 800aa84:	3504      	adds	r5, #4
 800aa86:	2d80      	cmp	r5, #128	@ 0x80
 800aa88:	d1f7      	bne.n	800aa7a <_reclaim_reent+0x16>
 800aa8a:	69e3      	ldr	r3, [r4, #28]
 800aa8c:	4620      	mov	r0, r4
 800aa8e:	68d9      	ldr	r1, [r3, #12]
 800aa90:	f000 f864 	bl	800ab5c <_free_r>
 800aa94:	69e3      	ldr	r3, [r4, #28]
 800aa96:	6819      	ldr	r1, [r3, #0]
 800aa98:	b111      	cbz	r1, 800aaa0 <_reclaim_reent+0x3c>
 800aa9a:	4620      	mov	r0, r4
 800aa9c:	f000 f85e 	bl	800ab5c <_free_r>
 800aaa0:	6961      	ldr	r1, [r4, #20]
 800aaa2:	b111      	cbz	r1, 800aaaa <_reclaim_reent+0x46>
 800aaa4:	4620      	mov	r0, r4
 800aaa6:	f000 f859 	bl	800ab5c <_free_r>
 800aaaa:	69e1      	ldr	r1, [r4, #28]
 800aaac:	b111      	cbz	r1, 800aab4 <_reclaim_reent+0x50>
 800aaae:	4620      	mov	r0, r4
 800aab0:	f000 f854 	bl	800ab5c <_free_r>
 800aab4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800aab6:	b111      	cbz	r1, 800aabe <_reclaim_reent+0x5a>
 800aab8:	4620      	mov	r0, r4
 800aaba:	f000 f84f 	bl	800ab5c <_free_r>
 800aabe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aac0:	b111      	cbz	r1, 800aac8 <_reclaim_reent+0x64>
 800aac2:	4620      	mov	r0, r4
 800aac4:	f000 f84a 	bl	800ab5c <_free_r>
 800aac8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800aaca:	b111      	cbz	r1, 800aad2 <_reclaim_reent+0x6e>
 800aacc:	4620      	mov	r0, r4
 800aace:	f000 f845 	bl	800ab5c <_free_r>
 800aad2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800aad4:	b111      	cbz	r1, 800aadc <_reclaim_reent+0x78>
 800aad6:	4620      	mov	r0, r4
 800aad8:	f000 f840 	bl	800ab5c <_free_r>
 800aadc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800aade:	b111      	cbz	r1, 800aae6 <_reclaim_reent+0x82>
 800aae0:	4620      	mov	r0, r4
 800aae2:	f000 f83b 	bl	800ab5c <_free_r>
 800aae6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800aae8:	b111      	cbz	r1, 800aaf0 <_reclaim_reent+0x8c>
 800aaea:	4620      	mov	r0, r4
 800aaec:	f000 f836 	bl	800ab5c <_free_r>
 800aaf0:	6a23      	ldr	r3, [r4, #32]
 800aaf2:	b14b      	cbz	r3, 800ab08 <_reclaim_reent+0xa4>
 800aaf4:	4620      	mov	r0, r4
 800aaf6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800aafa:	4718      	bx	r3
 800aafc:	680e      	ldr	r6, [r1, #0]
 800aafe:	4620      	mov	r0, r4
 800ab00:	f000 f82c 	bl	800ab5c <_free_r>
 800ab04:	4631      	mov	r1, r6
 800ab06:	e7bb      	b.n	800aa80 <_reclaim_reent+0x1c>
 800ab08:	bd70      	pop	{r4, r5, r6, pc}
 800ab0a:	bf00      	nop
 800ab0c:	20000100 	.word	0x20000100

0800ab10 <__libc_init_array>:
 800ab10:	b570      	push	{r4, r5, r6, lr}
 800ab12:	4d0d      	ldr	r5, [pc, #52]	@ (800ab48 <__libc_init_array+0x38>)
 800ab14:	4c0d      	ldr	r4, [pc, #52]	@ (800ab4c <__libc_init_array+0x3c>)
 800ab16:	1b64      	subs	r4, r4, r5
 800ab18:	10a4      	asrs	r4, r4, #2
 800ab1a:	2600      	movs	r6, #0
 800ab1c:	42a6      	cmp	r6, r4
 800ab1e:	d109      	bne.n	800ab34 <__libc_init_array+0x24>
 800ab20:	4d0b      	ldr	r5, [pc, #44]	@ (800ab50 <__libc_init_array+0x40>)
 800ab22:	4c0c      	ldr	r4, [pc, #48]	@ (800ab54 <__libc_init_array+0x44>)
 800ab24:	f000 f870 	bl	800ac08 <_init>
 800ab28:	1b64      	subs	r4, r4, r5
 800ab2a:	10a4      	asrs	r4, r4, #2
 800ab2c:	2600      	movs	r6, #0
 800ab2e:	42a6      	cmp	r6, r4
 800ab30:	d105      	bne.n	800ab3e <__libc_init_array+0x2e>
 800ab32:	bd70      	pop	{r4, r5, r6, pc}
 800ab34:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab38:	4798      	blx	r3
 800ab3a:	3601      	adds	r6, #1
 800ab3c:	e7ee      	b.n	800ab1c <__libc_init_array+0xc>
 800ab3e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ab42:	4798      	blx	r3
 800ab44:	3601      	adds	r6, #1
 800ab46:	e7f2      	b.n	800ab2e <__libc_init_array+0x1e>
 800ab48:	0800ad08 	.word	0x0800ad08
 800ab4c:	0800ad08 	.word	0x0800ad08
 800ab50:	0800ad08 	.word	0x0800ad08
 800ab54:	0800ad0c 	.word	0x0800ad0c

0800ab58 <__retarget_lock_acquire_recursive>:
 800ab58:	4770      	bx	lr

0800ab5a <__retarget_lock_release_recursive>:
 800ab5a:	4770      	bx	lr

0800ab5c <_free_r>:
 800ab5c:	b538      	push	{r3, r4, r5, lr}
 800ab5e:	4605      	mov	r5, r0
 800ab60:	2900      	cmp	r1, #0
 800ab62:	d041      	beq.n	800abe8 <_free_r+0x8c>
 800ab64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab68:	1f0c      	subs	r4, r1, #4
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	bfb8      	it	lt
 800ab6e:	18e4      	addlt	r4, r4, r3
 800ab70:	f000 f83e 	bl	800abf0 <__malloc_lock>
 800ab74:	4a1d      	ldr	r2, [pc, #116]	@ (800abec <_free_r+0x90>)
 800ab76:	6813      	ldr	r3, [r2, #0]
 800ab78:	b933      	cbnz	r3, 800ab88 <_free_r+0x2c>
 800ab7a:	6063      	str	r3, [r4, #4]
 800ab7c:	6014      	str	r4, [r2, #0]
 800ab7e:	4628      	mov	r0, r5
 800ab80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab84:	f000 b83a 	b.w	800abfc <__malloc_unlock>
 800ab88:	42a3      	cmp	r3, r4
 800ab8a:	d908      	bls.n	800ab9e <_free_r+0x42>
 800ab8c:	6820      	ldr	r0, [r4, #0]
 800ab8e:	1821      	adds	r1, r4, r0
 800ab90:	428b      	cmp	r3, r1
 800ab92:	bf01      	itttt	eq
 800ab94:	6819      	ldreq	r1, [r3, #0]
 800ab96:	685b      	ldreq	r3, [r3, #4]
 800ab98:	1809      	addeq	r1, r1, r0
 800ab9a:	6021      	streq	r1, [r4, #0]
 800ab9c:	e7ed      	b.n	800ab7a <_free_r+0x1e>
 800ab9e:	461a      	mov	r2, r3
 800aba0:	685b      	ldr	r3, [r3, #4]
 800aba2:	b10b      	cbz	r3, 800aba8 <_free_r+0x4c>
 800aba4:	42a3      	cmp	r3, r4
 800aba6:	d9fa      	bls.n	800ab9e <_free_r+0x42>
 800aba8:	6811      	ldr	r1, [r2, #0]
 800abaa:	1850      	adds	r0, r2, r1
 800abac:	42a0      	cmp	r0, r4
 800abae:	d10b      	bne.n	800abc8 <_free_r+0x6c>
 800abb0:	6820      	ldr	r0, [r4, #0]
 800abb2:	4401      	add	r1, r0
 800abb4:	1850      	adds	r0, r2, r1
 800abb6:	4283      	cmp	r3, r0
 800abb8:	6011      	str	r1, [r2, #0]
 800abba:	d1e0      	bne.n	800ab7e <_free_r+0x22>
 800abbc:	6818      	ldr	r0, [r3, #0]
 800abbe:	685b      	ldr	r3, [r3, #4]
 800abc0:	6053      	str	r3, [r2, #4]
 800abc2:	4408      	add	r0, r1
 800abc4:	6010      	str	r0, [r2, #0]
 800abc6:	e7da      	b.n	800ab7e <_free_r+0x22>
 800abc8:	d902      	bls.n	800abd0 <_free_r+0x74>
 800abca:	230c      	movs	r3, #12
 800abcc:	602b      	str	r3, [r5, #0]
 800abce:	e7d6      	b.n	800ab7e <_free_r+0x22>
 800abd0:	6820      	ldr	r0, [r4, #0]
 800abd2:	1821      	adds	r1, r4, r0
 800abd4:	428b      	cmp	r3, r1
 800abd6:	bf04      	itt	eq
 800abd8:	6819      	ldreq	r1, [r3, #0]
 800abda:	685b      	ldreq	r3, [r3, #4]
 800abdc:	6063      	str	r3, [r4, #4]
 800abde:	bf04      	itt	eq
 800abe0:	1809      	addeq	r1, r1, r0
 800abe2:	6021      	streq	r1, [r4, #0]
 800abe4:	6054      	str	r4, [r2, #4]
 800abe6:	e7ca      	b.n	800ab7e <_free_r+0x22>
 800abe8:	bd38      	pop	{r3, r4, r5, pc}
 800abea:	bf00      	nop
 800abec:	20004ff0 	.word	0x20004ff0

0800abf0 <__malloc_lock>:
 800abf0:	4801      	ldr	r0, [pc, #4]	@ (800abf8 <__malloc_lock+0x8>)
 800abf2:	f7ff bfb1 	b.w	800ab58 <__retarget_lock_acquire_recursive>
 800abf6:	bf00      	nop
 800abf8:	20004fec 	.word	0x20004fec

0800abfc <__malloc_unlock>:
 800abfc:	4801      	ldr	r0, [pc, #4]	@ (800ac04 <__malloc_unlock+0x8>)
 800abfe:	f7ff bfac 	b.w	800ab5a <__retarget_lock_release_recursive>
 800ac02:	bf00      	nop
 800ac04:	20004fec 	.word	0x20004fec

0800ac08 <_init>:
 800ac08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac0a:	bf00      	nop
 800ac0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac0e:	bc08      	pop	{r3}
 800ac10:	469e      	mov	lr, r3
 800ac12:	4770      	bx	lr

0800ac14 <_fini>:
 800ac14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac16:	bf00      	nop
 800ac18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac1a:	bc08      	pop	{r3}
 800ac1c:	469e      	mov	lr, r3
 800ac1e:	4770      	bx	lr
