
*** Running vivado
    with args -log mb_interrupt_clk_wiz_1_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_interrupt_clk_wiz_1_1.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source mb_interrupt_clk_wiz_1_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 318.977 ; gain = 108.191
INFO: [Synth 8-638] synthesizing module 'mb_interrupt_clk_wiz_1_1' [c:/Prj/xilinxPrj/MicroblazePrj/Prj4Interrupt/Prj/mb_interrupt/mb_interrupt.srcs/sources_1/bd/mb_interrupt/ip/mb_interrupt_clk_wiz_1_1/mb_interrupt_clk_wiz_1_1.v:71]
INFO: [Synth 8-638] synthesizing module 'mb_interrupt_clk_wiz_1_1_clk_wiz' [c:/Prj/xilinxPrj/MicroblazePrj/Prj4Interrupt/Prj/mb_interrupt/mb_interrupt.srcs/sources_1/bd/mb_interrupt/ip/mb_interrupt_clk_wiz_1_1/mb_interrupt_clk_wiz_1_1_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/ToolSoftWare/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/ToolSoftWare/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/ToolSoftWare/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/ToolSoftWare/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/ToolSoftWare/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/ToolSoftWare/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'mb_interrupt_clk_wiz_1_1_clk_wiz' (4#1) [c:/Prj/xilinxPrj/MicroblazePrj/Prj4Interrupt/Prj/mb_interrupt/mb_interrupt.srcs/sources_1/bd/mb_interrupt/ip/mb_interrupt_clk_wiz_1_1/mb_interrupt_clk_wiz_1_1_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'mb_interrupt_clk_wiz_1_1' (5#1) [c:/Prj/xilinxPrj/MicroblazePrj/Prj4Interrupt/Prj/mb_interrupt/mb_interrupt.srcs/sources_1/bd/mb_interrupt/ip/mb_interrupt_clk_wiz_1_1/mb_interrupt_clk_wiz_1_1.v:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 356.336 ; gain = 145.551
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 356.336 ; gain = 145.551
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.171 . Memory (MB): peak = 581.371 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 581.371 ; gain = 370.586
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 581.371 ; gain = 370.586
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 581.371 ; gain = 370.586
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 581.371 ; gain = 370.586
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 581.371 ; gain = 370.586
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 617.586 ; gain = 406.801
Finished Timing Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 617.586 ; gain = 406.801
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 627.309 ; gain = 416.523
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 627.309 ; gain = 416.523
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 627.309 ; gain = 416.523
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 627.309 ; gain = 416.523
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 627.309 ; gain = 416.523
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 627.309 ; gain = 416.523
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 627.309 ; gain = 416.523

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |LUT1       |     1|
|3     |MMCME2_ADV |     1|
|4     |IBUF       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:13 . Memory (MB): peak = 627.309 ; gain = 416.523
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.617 ; gain = 360.211
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 1013.617 ; gain = 775.887
