// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_1_HH_
#define _dense_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_mac_muladd_9slbW.h"
#include "dense_1_dense_1_wjbC.h"
#include "dense_1_dense_1_bkbM.h"

namespace ap_rtl {

struct dense_1 : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<9> > flat_array_V_address0;
    sc_out< sc_logic > flat_array_V_ce0;
    sc_in< sc_lv<14> > flat_array_V_q0;
    sc_out< sc_lv<6> > dense_1_out_V_address0;
    sc_out< sc_logic > dense_1_out_V_ce0;
    sc_out< sc_logic > dense_1_out_V_we0;
    sc_out< sc_lv<13> > dense_1_out_V_d0;


    // Module declarations
    dense_1(sc_module_name name);
    SC_HAS_PROCESS(dense_1);

    ~dense_1();

    sc_trace_file* mVcdFile;

    dense_1_dense_1_wjbC* dense_1_weights_V_U;
    dense_1_dense_1_bkbM* dense_1_bias_V_U;
    cnn_mac_muladd_9slbW<1,1,9,14,22,22>* cnn_mac_muladd_9slbW_U50;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > dense_1_weights_V_address0;
    sc_signal< sc_logic > dense_1_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_1_weights_V_q0;
    sc_signal< sc_lv<6> > dense_1_bias_V_address0;
    sc_signal< sc_logic > dense_1_bias_V_ce0;
    sc_signal< sc_lv<6> > dense_1_bias_V_q0;
    sc_signal< sc_lv<6> > i_fu_163_p2;
    sc_signal< sc_lv<6> > i_reg_288;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > zext_ln14_fu_169_p1;
    sc_signal< sc_lv<64> > zext_ln14_reg_293;
    sc_signal< sc_lv<1> > icmp_ln9_fu_157_p2;
    sc_signal< sc_lv<15> > zext_ln13_fu_173_p1;
    sc_signal< sc_lv<15> > zext_ln13_reg_299;
    sc_signal< sc_lv<9> > j_fu_183_p2;
    sc_signal< sc_lv<9> > j_reg_307;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<15> > add_ln1117_1_fu_194_p2;
    sc_signal< sc_lv<15> > add_ln1117_1_reg_312;
    sc_signal< sc_lv<1> > icmp_ln13_fu_177_p2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<6> > i_0_reg_112;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<14> > p_Val2_s_reg_123;
    sc_signal< sc_lv<9> > j_0_reg_135;
    sc_signal< sc_lv<15> > phi_mul_reg_146;
    sc_signal< sc_lv<64> > zext_ln1117_fu_205_p1;
    sc_signal< sc_lv<64> > zext_ln14_2_fu_189_p1;
    sc_signal< sc_lv<15> > add_ln1117_fu_200_p2;
    sc_signal< sc_lv<22> > grp_fu_276_p3;
    sc_signal< sc_lv<6> > sext_ln1265_fu_235_p0;
    sc_signal< sc_lv<6> > sext_ln703_fu_243_p0;
    sc_signal< sc_lv<14> > sext_ln1265_fu_235_p1;
    sc_signal< sc_lv<13> > sext_ln703_fu_243_p1;
    sc_signal< sc_lv<13> > trunc_ln703_fu_239_p1;
    sc_signal< sc_lv<14> > add_ln703_fu_247_p2;
    sc_signal< sc_lv<1> > tmp_7_fu_259_p3;
    sc_signal< sc_lv<13> > add_ln203_fu_253_p2;
    sc_signal< sc_lv<22> > grp_fu_276_p2;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_state3;
    static const sc_lv<5> ap_ST_fsm_state4;
    static const sc_lv<5> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<15> ap_const_lv15_32;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<13> ap_const_lv13_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln1117_1_fu_194_p2();
    void thread_add_ln1117_fu_200_p2();
    void thread_add_ln203_fu_253_p2();
    void thread_add_ln703_fu_247_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_dense_1_bias_V_address0();
    void thread_dense_1_bias_V_ce0();
    void thread_dense_1_out_V_address0();
    void thread_dense_1_out_V_ce0();
    void thread_dense_1_out_V_d0();
    void thread_dense_1_out_V_we0();
    void thread_dense_1_weights_V_address0();
    void thread_dense_1_weights_V_ce0();
    void thread_flat_array_V_address0();
    void thread_flat_array_V_ce0();
    void thread_grp_fu_276_p2();
    void thread_i_fu_163_p2();
    void thread_icmp_ln13_fu_177_p2();
    void thread_icmp_ln9_fu_157_p2();
    void thread_j_fu_183_p2();
    void thread_sext_ln1265_fu_235_p0();
    void thread_sext_ln1265_fu_235_p1();
    void thread_sext_ln703_fu_243_p0();
    void thread_sext_ln703_fu_243_p1();
    void thread_tmp_7_fu_259_p3();
    void thread_trunc_ln703_fu_239_p1();
    void thread_zext_ln1117_fu_205_p1();
    void thread_zext_ln13_fu_173_p1();
    void thread_zext_ln14_2_fu_189_p1();
    void thread_zext_ln14_fu_169_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
