TimeQuest Timing Analyzer report for sdr_tx
Wed Oct 31 10:11:24 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1]'
 14. Slow 1200mV 85C Model Setup: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0]'
 16. Slow 1200mV 85C Model Hold: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1]'
 25. Slow 1200mV 0C Model Setup: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0]'
 26. Slow 1200mV 0C Model Hold: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0]'
 27. Slow 1200mV 0C Model Hold: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1]'
 35. Fast 1200mV 0C Model Setup: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0]'
 36. Fast 1200mV 0C Model Hold: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0]'
 37. Fast 1200mV 0C Model Hold: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; sdr_tx                                                  ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE22F17C6                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   7.0%      ;
;     Processor 3            ;   6.1%      ;
;     Processor 4            ;   6.0%      ;
;     Processors 5-6         ;   0.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; sdr_tx.sdc    ; OK     ; Wed Oct 31 10:11:21 2018 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                                                          ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                   ; Targets                                                    ;
+-------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------------------------------+------------------------------------------------------------+
; clk_50MHZ                                                                           ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                          ; { clk_50MHZ }                                              ;
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk_50MHZ ; pll3_inst1|altpll_component|auto_generated|pll1|inclk[0] ; { pll3_inst1|altpll_component|auto_generated|pll1|clk[0] } ;
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; Generated ; 3.333  ; 300.03 MHz ; 0.000 ; 1.666  ; 50.00      ; 1         ; 6           ;       ;        ;           ;            ; false    ; clk_50MHZ ; pll3_inst1|altpll_component|auto_generated|pll1|inclk[0] ; { pll3_inst1|altpll_component|auto_generated|pll1|clk[1] } ;
+-------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+----------------------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                        ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                          ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
; 130.74 MHz ; 130.74 MHz      ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ;      ;
; 217.11 MHz ; 217.11 MHz      ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ;      ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                          ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -1.273 ; -19.736       ;
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 12.351 ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                          ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.268 ; 0.000         ;
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.371 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                           ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 1.333 ; 0.000         ;
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 9.738 ; 0.000         ;
; clk_50MHZ                                                                           ; 9.835 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                          ;
+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.273 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.912      ;
; -1.267 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.906      ;
; -1.157 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.796      ;
; -1.151 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.790      ;
; -1.041 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.680      ;
; -1.035 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.674      ;
; -0.929 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.061     ; 4.216      ;
; -0.925 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.564      ;
; -0.923 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.061     ; 4.210      ;
; -0.919 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[25] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.558      ;
; -0.904 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.543      ;
; -0.859 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.498      ;
; -0.853 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.492      ;
; -0.846 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.485      ;
; -0.821 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.460      ;
; -0.813 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.061     ; 4.100      ;
; -0.809 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[22] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.448      ;
; -0.807 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.061     ; 4.094      ;
; -0.804 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.351      ;
; -0.803 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[23] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.442      ;
; -0.789 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.428      ;
; -0.788 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.427      ;
; -0.783 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.422      ;
; -0.763 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.402      ;
; -0.743 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.382      ;
; -0.737 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.376      ;
; -0.730 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.369      ;
; -0.724 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.271      ;
; -0.721 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.268      ;
; -0.720 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.267      ;
; -0.705 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.344      ;
; -0.699 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[14] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.063     ; 3.984      ;
; -0.693 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.332      ;
; -0.693 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[15] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.063     ; 3.978      ;
; -0.688 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.235      ;
; -0.687 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[21] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.326      ;
; -0.685 ; upr1:u1|data_reg[3]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.232      ;
; -0.673 ; dds_fm:dds1|Accum[7]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.312      ;
; -0.673 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.312      ;
; -0.672 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.311      ;
; -0.667 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.306      ;
; -0.647 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.286      ;
; -0.642 ; dds_fm:dds1|Accum[10] ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.281      ;
; -0.636 ; dds_fm:dds1|Accum[10] ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.275      ;
; -0.627 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.266      ;
; -0.621 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.260      ;
; -0.618 ; dds_fm:dds1|Accum[5]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.257      ;
; -0.614 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.253      ;
; -0.609 ; upr1:u1|data_reg[2]   ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.156      ;
; -0.608 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.155      ;
; -0.605 ; upr1:u1|data_reg[2]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.152      ;
; -0.605 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.152      ;
; -0.604 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.151      ;
; -0.602 ; upr1:u1|data_reg[3]   ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.149      ;
; -0.589 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.228      ;
; -0.588 ; dds_fm:dds1|Accum[7]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.227      ;
; -0.583 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[12] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.063     ; 3.868      ;
; -0.572 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.119      ;
; -0.571 ; upr1:u1|data_reg[5]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.118      ;
; -0.569 ; upr1:u1|data_reg[3]   ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.116      ;
; -0.560 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.061     ; 3.847      ;
; -0.557 ; dds_fm:dds1|Accum[9]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.196      ;
; -0.557 ; dds_fm:dds1|Accum[7]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.196      ;
; -0.557 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.196      ;
; -0.556 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[25] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.195      ;
; -0.551 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.190      ;
; -0.543 ; dds_fm:dds1|Accum[13] ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.074     ; 3.817      ;
; -0.538 ; upr1:u1|data_reg[11]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.085      ;
; -0.533 ; dds_fm:dds1|Accum[5]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.172      ;
; -0.531 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.170      ;
; -0.526 ; dds_fm:dds1|Accum[10] ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.165      ;
; -0.520 ; dds_fm:dds1|Accum[10] ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.159      ;
; -0.515 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.061     ; 3.802      ;
; -0.511 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.150      ;
; -0.509 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.061     ; 3.796      ;
; -0.505 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[25] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.144      ;
; -0.502 ; dds_fm:dds1|Accum[5]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.141      ;
; -0.502 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.061     ; 3.789      ;
; -0.498 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[25] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.137      ;
; -0.497 ; dds_fm:dds1|Accum[8]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.136      ;
; -0.494 ; upr1:u1|data_reg[4]   ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.041      ;
; -0.493 ; upr1:u1|data_reg[2]   ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.040      ;
; -0.492 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.039      ;
; -0.491 ; dds_fm:dds1|Accum[8]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.130      ;
; -0.490 ; upr1:u1|data_reg[4]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.037      ;
; -0.489 ; upr1:u1|data_reg[2]   ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.036      ;
; -0.489 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.036      ;
; -0.488 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.035      ;
; -0.486 ; upr1:u1|data_reg[5]   ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.033      ;
; -0.486 ; upr1:u1|data_reg[3]   ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.033      ;
; -0.477 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.061     ; 3.764      ;
; -0.473 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.112      ;
; -0.472 ; dds_fm:dds1|Accum[9]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.111      ;
; -0.472 ; dds_fm:dds1|Accum[7]  ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.111      ;
; -0.470 ; upr1:u1|data_reg[9]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.017      ;
; -0.467 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[10] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.063     ; 3.752      ;
; -0.462 ; dds_fm:dds1|Accum[6]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.291      ; 4.101      ;
; -0.461 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[11] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.063     ; 3.746      ;
; -0.460 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.153     ; 3.655      ;
; -0.459 ; upr1:u1|data_reg[7]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.199      ; 4.006      ;
+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node              ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 12.351 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a16        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.364     ; 7.300      ;
; 12.381 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a23        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.367     ; 7.267      ;
; 12.414 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a1         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.348     ; 7.253      ;
; 12.423 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a16        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.364     ; 7.228      ;
; 12.427 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a23        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.367     ; 7.221      ;
; 12.436 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a16        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.364     ; 7.215      ;
; 12.453 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a23        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.367     ; 7.195      ;
; 12.460 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a1         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.348     ; 7.207      ;
; 12.486 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a1         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.348     ; 7.181      ;
; 12.519 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a7         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.353     ; 7.143      ;
; 12.551 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a6         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.354     ; 7.110      ;
; 12.565 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a7         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.353     ; 7.097      ;
; 12.587 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a0         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.364     ; 7.064      ;
; 12.591 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a7         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.353     ; 7.071      ;
; 12.595 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a23        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.367     ; 7.053      ;
; 12.604 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a16        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.364     ; 7.047      ;
; 12.622 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a6         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.354     ; 7.039      ;
; 12.623 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a6         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.354     ; 7.038      ;
; 12.628 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a1         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.348     ; 7.039      ;
; 12.644 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a21        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.356     ; 7.015      ;
; 12.659 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a0         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.364     ; 6.992      ;
; 12.672 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a0         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.364     ; 6.979      ;
; 12.690 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a21        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.356     ; 6.969      ;
; 12.716 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a21        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.356     ; 6.943      ;
; 12.733 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a7         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.353     ; 6.929      ;
; 12.743 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a3         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.357     ; 6.915      ;
; 12.761 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.359     ; 6.895      ;
; 12.785 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a25        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.355     ; 6.875      ;
; 12.790 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a6         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.354     ; 6.871      ;
; 12.792 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a3         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.357     ; 6.866      ;
; 12.807 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a2         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.364     ; 6.844      ;
; 12.810 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.359     ; 6.846      ;
; 12.815 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a3         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.357     ; 6.843      ;
; 12.833 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.359     ; 6.823      ;
; 12.840 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a0         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.364     ; 6.811      ;
; 12.858 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a21        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.356     ; 6.801      ;
; 12.879 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a2         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.364     ; 6.772      ;
; 12.884 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a25        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.355     ; 6.776      ;
; 12.910 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|out_address_reg_a[0] ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.077     ; 7.028      ;
; 12.923 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a25        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.355     ; 6.737      ;
; 12.943 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a9         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.356     ; 6.716      ;
; 12.956 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|out_address_reg_a[0] ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.077     ; 6.982      ;
; 12.957 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a18        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.345     ; 6.713      ;
; 12.960 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a3         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.357     ; 6.698      ;
; 12.973 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a17        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.348     ; 6.694      ;
; 12.978 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.359     ; 6.678      ;
; 12.982 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|out_address_reg_a[0] ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.077     ; 6.956      ;
; 12.999 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a2         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.364     ; 6.652      ;
; 13.019 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a17        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.348     ; 6.648      ;
; 13.029 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a18        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.345     ; 6.641      ;
; 13.033 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a22        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.343     ; 6.639      ;
; 13.036 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a26        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.353     ; 6.626      ;
; 13.042 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a9         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.356     ; 6.617      ;
; 13.045 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a17        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.348     ; 6.622      ;
; 13.081 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a9         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.356     ; 6.578      ;
; 13.091 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a25        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.355     ; 6.569      ;
; 13.105 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a4         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.352     ; 6.558      ;
; 13.105 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a22        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.343     ; 6.567      ;
; 13.114 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a26        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.353     ; 6.548      ;
; 13.118 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a27        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.358     ; 6.539      ;
; 13.124 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|out_address_reg_a[0] ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.077     ; 6.814      ;
; 13.128 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a22        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.343     ; 6.544      ;
; 13.149 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a18        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.345     ; 6.521      ;
; 13.175 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a2         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.364     ; 6.476      ;
; 13.177 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a4         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.352     ; 6.486      ;
; 13.182 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a4         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.352     ; 6.481      ;
; 13.187 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a17        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.348     ; 6.480      ;
; 13.201 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a11        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.348     ; 6.466      ;
; 13.208 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a10        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.355     ; 6.452      ;
; 13.217 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a27        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.358     ; 6.440      ;
; 13.228 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a26        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.353     ; 6.434      ;
; 13.228 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a31        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.361     ; 6.426      ;
; 13.245 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a20        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.360     ; 6.410      ;
; 13.249 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a9         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.356     ; 6.410      ;
; 13.256 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a27        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.358     ; 6.401      ;
; 13.286 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a10        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.355     ; 6.374      ;
; 13.293 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a15        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.355     ; 6.367      ;
; 13.296 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a22        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.343     ; 6.376      ;
; 13.300 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a11        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.348     ; 6.367      ;
; 13.317 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a20        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.360     ; 6.338      ;
; 13.317 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a5         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.345     ; 6.353      ;
; 13.322 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a20        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.360     ; 6.333      ;
; 13.325 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a18        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.345     ; 6.345      ;
; 13.334 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a8         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.352     ; 6.329      ;
; 13.339 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a11        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.348     ; 6.328      ;
; 13.350 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a4         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.352     ; 6.313      ;
; 13.363 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a5         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.345     ; 6.307      ;
; 13.366 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a24        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.350     ; 6.299      ;
; 13.366 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a31        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.361     ; 6.288      ;
; 13.389 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a5         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.345     ; 6.281      ;
; 13.400 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a10        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.355     ; 6.260      ;
; 13.410 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a26        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.353     ; 6.252      ;
; 13.424 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a27        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.358     ; 6.233      ;
; 13.431 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a15        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.355     ; 6.229      ;
; 13.433 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a8         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.352     ; 6.230      ;
; 13.465 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a24        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.350     ; 6.200      ;
; 13.472 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a8         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.352     ; 6.191      ;
; 13.490 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a20        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.360     ; 6.165      ;
; 13.504 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a24        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.350     ; 6.161      ;
; 13.507 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a11        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.348     ; 6.160      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                       ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.268 ; upr1:u1|reg_adr_rom[1]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.378      ; 0.833      ;
; 0.341 ; upr1:u1|reg_adr_rom[3]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.378      ; 0.906      ;
; 0.352 ; upr1:u1|reg_adr_rom[2]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.378      ; 0.917      ;
; 0.357 ; debounce_better_version:db1|PB_state                                                          ; debounce_better_version:db1|PB_state                                                                          ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; test_led:tst1|led_reg[7]                                                                      ; test_led:tst1|led_reg[7]                                                                                      ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; upr1:u1|speed                                                                                 ; upr1:u1|speed                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; upr1:u1|reg_adr_rom[0]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.378      ; 0.926      ;
; 0.365 ; upr1:u1|reg_adr_rom[12]                                                                       ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.378      ; 0.930      ;
; 0.372 ; rst:rst1|a[1]                                                                                 ; rst:rst1|a[0]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; rst:rst1|a[2]                                                                                 ; rst:rst1|a[1]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; rst:rst1|a[8]                                                                                 ; rst:rst1|a[7]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; rst:rst1|a[16]                                                                                ; rst:rst1|a[15]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; rst:rst1|a[18]                                                                                ; rst:rst1|a[17]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; rst:rst1|a[23]                                                                                ; rst:rst1|a[22]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; rst:rst1|a[24]                                                                                ; rst:rst1|a[23]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; rst:rst1|a[26]                                                                                ; rst:rst1|a[25]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; rst:rst1|a[28]                                                                                ; rst:rst1|a[27]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; upr1:u1|speed                                                                                 ; upr1:u1|sampl_speed[0]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; rst:rst1|a[4]                                                                                 ; rst:rst1|a[3]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; rst:rst1|a[7]                                                                                 ; rst:rst1|a[6]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; rst:rst1|a[14]                                                                                ; rst:rst1|a[13]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; rst:rst1|a[15]                                                                                ; rst:rst1|a[14]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; rst:rst1|a[19]                                                                                ; rst:rst1|a[18]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; rst:rst1|a[25]                                                                                ; rst:rst1|a[24]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; rst:rst1|a[30]                                                                                ; rst:rst1|a[29]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; rst:rst1|a[20]                                                                                ; rst:rst1|a[19]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; rst:rst1|a[21]                                                                                ; rst:rst1|a[20]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; rst:rst1|a[27]                                                                                ; rst:rst1|a[26]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; rst:rst1|a[31]                                                                                ; rst:rst1|a[30]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|address_reg_a[0] ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|out_address_reg_a[0]             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; upr1:u1|front2[0]                                                                             ; upr1:u1|front2[1]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.377 ; upr1:u1|front2[1]                                                                             ; upr1:u1|speed                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.596      ;
; 0.381 ; upr1:u1|front2[2]                                                                             ; upr1:u1|front2[3]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.383 ; upr1:u1|front2[1]                                                                             ; upr1:u1|front2[2]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.602      ;
; 0.385 ; upr1:u1|reg_adr_rom[9]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.378      ; 0.950      ;
; 0.387 ; upr1:u1|reg_adr_rom[8]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.378      ; 0.952      ;
; 0.388 ; test_led:tst1|flag_clk[0]                                                                     ; test_led:tst1|flag_clk[1]                                                                                     ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.608      ;
; 0.390 ; upr1:u1|reg_adr_rom[7]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.378      ; 0.955      ;
; 0.422 ; rst:rst1|a[0]                                                                                 ; test_led:tst1|led_reg[5]                                                                                      ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.642      ;
; 0.424 ; rst:rst1|a[0]                                                                                 ; test_led:tst1|led_reg[4]                                                                                      ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.644      ;
; 0.507 ; test_led:tst1|led_reg[3]                                                                      ; test_led:tst1|led_reg[2]                                                                                      ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.726      ;
; 0.514 ; rst:rst1|a[9]                                                                                 ; rst:rst1|a[8]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.734      ;
; 0.515 ; rst:rst1|a[5]                                                                                 ; rst:rst1|a[4]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.735      ;
; 0.515 ; rst:rst1|a[13]                                                                                ; rst:rst1|a[12]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.735      ;
; 0.515 ; rst:rst1|a[29]                                                                                ; rst:rst1|a[28]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.735      ;
; 0.515 ; debounce_better_version:db1|PB_sync_0                                                         ; debounce_better_version:db1|PB_sync_1                                                                         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.735      ;
; 0.516 ; rst:rst1|a[3]                                                                                 ; rst:rst1|a[2]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.736      ;
; 0.516 ; rst:rst1|a[11]                                                                                ; rst:rst1|a[10]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.736      ;
; 0.517 ; rst:rst1|a[10]                                                                                ; rst:rst1|a[9]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.737      ;
; 0.517 ; rst:rst1|a[12]                                                                                ; rst:rst1|a[11]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.737      ;
; 0.518 ; rst:rst1|a[17]                                                                                ; rst:rst1|a[16]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.738      ;
; 0.523 ; test_led:tst1|accum[22]                                                                       ; test_led:tst1|flag_clk[0]                                                                                     ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.743      ;
; 0.526 ; upr1:u1|front1[1]                                                                             ; upr1:u1|front1[2]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.745      ;
; 0.531 ; test_led:tst1|flag_clk[1]                                                                     ; test_led:tst1|flag_clk[2]                                                                                     ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.751      ;
; 0.532 ; upr1:u1|reg_adr_rom[1]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a3~porta_address_reg0  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.376      ; 1.095      ;
; 0.541 ; upr1:u1|front1[0]                                                                             ; upr1:u1|front1[1]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.760      ;
; 0.542 ; debounce_better_version:db1|PB_cnt[14]                                                        ; debounce_better_version:db1|PB_state                                                                          ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.762      ;
; 0.547 ; upr1:u1|accum[15]                                                                             ; upr1:u1|accum[15]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.767      ;
; 0.547 ; upr1:u1|accum[13]                                                                             ; upr1:u1|accum[13]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.767      ;
; 0.548 ; upr1:u1|accum[29]                                                                             ; upr1:u1|accum[29]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; upr1:u1|accum[19]                                                                             ; upr1:u1|accum[19]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; upr1:u1|accum[5]                                                                              ; upr1:u1|accum[5]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; upr1:u1|accum[1]                                                                              ; upr1:u1|accum[1]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.768      ;
; 0.548 ; upr1:u1|accum[0]                                                                              ; upr1:u1|accum[0]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.768      ;
; 0.549 ; test_led:tst1|accum[10]                                                                       ; test_led:tst1|accum[10]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; test_led:tst1|accum[8]                                                                        ; test_led:tst1|accum[8]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; test_led:tst1|accum[1]                                                                        ; test_led:tst1|accum[1]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; upr1:u1|accum[27]                                                                             ; upr1:u1|accum[27]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.769      ;
; 0.549 ; upr1:u1|accum[21]                                                                             ; upr1:u1|accum[21]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.769      ;
; 0.550 ; test_led:tst1|accum[17]                                                                       ; test_led:tst1|accum[17]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; test_led:tst1|accum[14]                                                                       ; test_led:tst1|accum[14]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; test_led:tst1|accum[11]                                                                       ; test_led:tst1|accum[11]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; test_led:tst1|accum[9]                                                                        ; test_led:tst1|accum[9]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; test_led:tst1|accum[6]                                                                        ; test_led:tst1|accum[6]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; upr1:u1|accum[22]                                                                             ; upr1:u1|accum[22]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.770      ;
; 0.550 ; upr1:u1|accum[9]                                                                              ; upr1:u1|accum[9]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.770      ;
; 0.551 ; test_led:tst1|accum[16]                                                                       ; test_led:tst1|accum[16]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; test_led:tst1|accum[13]                                                                       ; test_led:tst1|accum[13]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; test_led:tst1|accum[7]                                                                        ; test_led:tst1|accum[7]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; upr1:u1|accum[25]                                                                             ; upr1:u1|accum[25]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.771      ;
; 0.551 ; upr1:u1|accum[23]                                                                             ; upr1:u1|accum[23]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.771      ;
; 0.551 ; upr1:u1|accum[14]                                                                             ; upr1:u1|accum[14]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.771      ;
; 0.551 ; upr1:u1|accum[7]                                                                              ; upr1:u1|accum[7]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.771      ;
; 0.551 ; upr1:u1|accum[2]                                                                              ; upr1:u1|accum[2]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.771      ;
; 0.552 ; test_led:tst1|accum[15]                                                                       ; test_led:tst1|accum[15]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; test_led:tst1|accum[12]                                                                       ; test_led:tst1|accum[12]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; test_led:tst1|accum[5]                                                                        ; test_led:tst1|accum[5]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; test_led:tst1|accum[3]                                                                        ; test_led:tst1|accum[3]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; upr1:u1|accum[30]                                                                             ; upr1:u1|accum[30]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; upr1:u1|accum[12]                                                                             ; upr1:u1|accum[12]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; upr1:u1|accum[4]                                                                              ; upr1:u1|accum[4]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.772      ;
; 0.553 ; test_led:tst1|accum[21]                                                                       ; test_led:tst1|accum[21]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; test_led:tst1|accum[19]                                                                       ; test_led:tst1|accum[19]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; upr1:u1|accum[28]                                                                             ; upr1:u1|accum[28]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; upr1:u1|accum[20]                                                                             ; upr1:u1|accum[20]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; upr1:u1|accum[10]                                                                             ; upr1:u1|accum[10]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; upr1:u1|accum[8]                                                                              ; upr1:u1|accum[8]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.773      ;
; 0.554 ; test_led:tst1|accum[4]                                                                        ; test_led:tst1|accum[4]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; test_led:tst1|accum[2]                                                                        ; test_led:tst1|accum[2]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; upr1:u1|accum[26]                                                                             ; upr1:u1|accum[26]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.063      ; 0.774      ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                          ;
+-------+-----------------------+-----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.371 ; rst:rst2|a[28]        ; rst:rst2|a[27]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.590      ;
; 0.372 ; rst:rst2|a[26]        ; rst:rst2|a[25]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; rst:rst2|a[2]         ; rst:rst2|a[1]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; rst:rst2|a[12]        ; rst:rst2|a[11]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; rst:rst2|a[8]         ; rst:rst2|a[7]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; rst:rst2|a[9]         ; rst:rst2|a[8]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; rst:rst2|a[10]        ; rst:rst2|a[9]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; rst:rst2|a[13]        ; rst:rst2|a[12]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; rst:rst2|a[14]        ; rst:rst2|a[13]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; rst:rst2|a[24]        ; rst:rst2|a[23]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; rst:rst2|a[29]        ; rst:rst2|a[28]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; rst:rst2|a[1]         ; rst:rst2|a[0]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; rst:rst2|a[15]        ; rst:rst2|a[14]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; rst:rst2|a[17]        ; rst:rst2|a[16]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; rst:rst2|a[20]        ; rst:rst2|a[19]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; rst:rst2|a[27]        ; rst:rst2|a[26]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; rst:rst2|a[30]        ; rst:rst2|a[29]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.515 ; rst:rst2|a[3]         ; rst:rst2|a[2]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.734      ;
; 0.516 ; rst:rst2|a[7]         ; rst:rst2|a[6]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.735      ;
; 0.516 ; rst:rst2|a[25]        ; rst:rst2|a[24]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.735      ;
; 0.517 ; rst:rst2|a[5]         ; rst:rst2|a[4]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; rst:rst2|a[19]        ; rst:rst2|a[18]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; rst:rst2|a[22]        ; rst:rst2|a[21]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; rst:rst2|a[23]        ; rst:rst2|a[22]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; rst:rst2|a[4]         ; rst:rst2|a[3]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; rst:rst2|a[6]         ; rst:rst2|a[5]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; rst:rst2|a[11]        ; rst:rst2|a[10]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; rst:rst2|a[16]        ; rst:rst2|a[15]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.061      ; 0.736      ;
; 0.518 ; rst:rst2|a[18]        ; rst:rst2|a[17]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; rst:rst2|a[21]        ; rst:rst2|a[20]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.062      ; 0.737      ;
; 0.712 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.431      ; 1.300      ;
; 0.712 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.431      ; 1.300      ;
; 0.712 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.431      ; 1.300      ;
; 0.712 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.431      ; 1.300      ;
; 0.712 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.431      ; 1.300      ;
; 0.712 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.431      ; 1.300      ;
; 0.712 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[25] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.431      ; 1.300      ;
; 0.712 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.431      ; 1.300      ;
; 0.712 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[23] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.431      ; 1.300      ;
; 0.712 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[22] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.431      ; 1.300      ;
; 0.712 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[21] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.431      ; 1.300      ;
; 0.712 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.431      ; 1.300      ;
; 0.717 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[13] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.429      ; 1.303      ;
; 0.753 ; rst:rst2|a[31]        ; rst:rst2|a[30]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.059      ; 0.969      ;
; 0.896 ; upr1:u1|data_reg[13]  ; dds_fm:dds1|Accum[13] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.519      ; 1.570      ;
; 0.963 ; upr1:u1|data_reg[19]  ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.520      ; 1.638      ;
; 0.980 ; upr1:u1|data_reg[18]  ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.520      ; 1.655      ;
; 1.056 ; upr1:u1|data_reg[4]   ; dds_fm:dds1|Accum[4]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.154      ; 1.365      ;
; 1.056 ; upr1:u1|data_reg[2]   ; dds_fm:dds1|Accum[2]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.154      ; 1.365      ;
; 1.058 ; upr1:u1|data_reg[18]  ; dds_fm:dds1|Accum[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.154      ; 1.367      ;
; 1.062 ; upr1:u1|data_reg[3]   ; dds_fm:dds1|Accum[3]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.154      ; 1.371      ;
; 1.065 ; upr1:u1|data_reg[8]   ; dds_fm:dds1|Accum[8]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.154      ; 1.374      ;
; 1.065 ; upr1:u1|data_reg[7]   ; dds_fm:dds1|Accum[7]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.154      ; 1.374      ;
; 1.066 ; upr1:u1|data_reg[19]  ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.154      ; 1.375      ;
; 1.067 ; upr1:u1|data_reg[19]  ; dds_fm:dds1|Accum[21] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.520      ; 1.742      ;
; 1.073 ; upr1:u1|data_reg[17]  ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.520      ; 1.748      ;
; 1.078 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.065      ; 1.300      ;
; 1.078 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.065      ; 1.300      ;
; 1.078 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.065      ; 1.300      ;
; 1.078 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.065      ; 1.300      ;
; 1.082 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[15] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.064      ; 1.303      ;
; 1.082 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[14] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.064      ; 1.303      ;
; 1.082 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[12] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.064      ; 1.303      ;
; 1.082 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[11] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.064      ; 1.303      ;
; 1.082 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[10] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.064      ; 1.303      ;
; 1.082 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[9]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.064      ; 1.303      ;
; 1.082 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[8]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.064      ; 1.303      ;
; 1.082 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[7]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.064      ; 1.303      ;
; 1.082 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[6]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.064      ; 1.303      ;
; 1.082 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[5]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.064      ; 1.303      ;
; 1.082 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[4]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.064      ; 1.303      ;
; 1.082 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[3]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.064      ; 1.303      ;
; 1.082 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[2]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.064      ; 1.303      ;
; 1.082 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[1]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.064      ; 1.303      ;
; 1.082 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[0]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.064      ; 1.303      ;
; 1.086 ; upr1:u1|data_reg[19]  ; dds_fm:dds1|Accum[22] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.520      ; 1.761      ;
; 1.087 ; upr1:u1|data_reg[16]  ; dds_fm:dds1|Accum[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.154      ; 1.396      ;
; 1.089 ; upr1:u1|data_reg[16]  ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.520      ; 1.764      ;
; 1.091 ; upr1:u1|data_reg[17]  ; dds_fm:dds1|Accum[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.154      ; 1.400      ;
; 1.091 ; upr1:u1|data_reg[6]   ; dds_fm:dds1|Accum[6]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.154      ; 1.400      ;
; 1.091 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[1]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.154      ; 1.400      ;
; 1.093 ; upr1:u1|data_reg[18]  ; dds_fm:dds1|Accum[21] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.520      ; 1.768      ;
; 1.094 ; upr1:u1|data_reg[5]   ; dds_fm:dds1|Accum[5]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.154      ; 1.403      ;
; 1.095 ; upr1:u1|data_reg[18]  ; dds_fm:dds1|Accum[22] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.520      ; 1.770      ;
; 1.120 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[0]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.154      ; 1.429      ;
; 1.132 ; dds_fm:dds1|Accum[31] ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.076      ; 1.365      ;
; 1.176 ; upr1:u1|data_reg[12]  ; dds_fm:dds1|Accum[13] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.519      ; 1.850      ;
; 1.179 ; upr1:u1|data_reg[19]  ; dds_fm:dds1|Accum[23] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.520      ; 1.854      ;
; 1.190 ; dds_fm:dds1|Accum[19] ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.428      ; 1.775      ;
; 1.194 ; upr1:u1|data_reg[9]   ; dds_fm:dds1|Accum[9]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.154      ; 1.503      ;
; 1.195 ; upr1:u1|data_reg[17]  ; dds_fm:dds1|Accum[21] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.520      ; 1.870      ;
; 1.197 ; upr1:u1|data_reg[19]  ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.520      ; 1.872      ;
; 1.205 ; upr1:u1|data_reg[18]  ; dds_fm:dds1|Accum[23] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.520      ; 1.880      ;
; 1.207 ; upr1:u1|data_reg[18]  ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.520      ; 1.882      ;
; 1.213 ; upr1:u1|data_reg[8]   ; dds_fm:dds1|Accum[13] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.519      ; 1.887      ;
; 1.223 ; upr1:u1|data_reg[17]  ; dds_fm:dds1|Accum[22] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.520      ; 1.898      ;
; 1.227 ; upr1:u1|data_reg[14]  ; dds_fm:dds1|Accum[14] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.154      ; 1.536      ;
; 1.228 ; upr1:u1|data_reg[10]  ; dds_fm:dds1|Accum[10] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.154      ; 1.537      ;
; 1.231 ; upr1:u1|data_reg[15]  ; dds_fm:dds1|Accum[15] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.154      ; 1.540      ;
; 1.234 ; upr1:u1|data_reg[16]  ; dds_fm:dds1|Accum[21] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.520      ; 1.909      ;
+-------+-----------------------+-----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.386 ns




+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                         ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                          ; Note ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
; 145.69 MHz ; 145.69 MHz      ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ;      ;
; 246.18 MHz ; 246.18 MHz      ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ;      ;
+------------+-----------------+-------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                           ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.729 ; -7.888        ;
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 13.136 ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                           ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.263 ; 0.000         ;
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.330 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                            ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 1.333 ; 0.000         ;
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 9.743 ; 0.000         ;
; clk_50MHZ                                                                           ; 9.818 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                           ;
+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.729 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 4.341      ;
; -0.711 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 4.323      ;
; -0.629 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 4.241      ;
; -0.611 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 4.223      ;
; -0.529 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 4.141      ;
; -0.511 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 4.123      ;
; -0.445 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.052     ; 3.741      ;
; -0.429 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 4.041      ;
; -0.427 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.052     ; 3.723      ;
; -0.411 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[25] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 4.023      ;
; -0.386 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.998      ;
; -0.356 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.968      ;
; -0.345 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.052     ; 3.641      ;
; -0.338 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.950      ;
; -0.331 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.943      ;
; -0.329 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[22] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.941      ;
; -0.327 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.052     ; 3.623      ;
; -0.311 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[23] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.923      ;
; -0.301 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.913      ;
; -0.300 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.830      ;
; -0.292 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.904      ;
; -0.286 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.898      ;
; -0.283 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.895      ;
; -0.256 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.868      ;
; -0.248 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[14] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.055     ; 3.541      ;
; -0.238 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.850      ;
; -0.237 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.849      ;
; -0.231 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.843      ;
; -0.230 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.760      ;
; -0.230 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[15] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.055     ; 3.523      ;
; -0.229 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.841      ;
; -0.215 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.745      ;
; -0.211 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[21] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.823      ;
; -0.206 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.736      ;
; -0.201 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.813      ;
; -0.200 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.730      ;
; -0.198 ; upr1:u1|data_reg[3]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.728      ;
; -0.192 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.804      ;
; -0.191 ; dds_fm:dds1|Accum[7]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.803      ;
; -0.186 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.798      ;
; -0.183 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.795      ;
; -0.180 ; dds_fm:dds1|Accum[10] ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.792      ;
; -0.162 ; dds_fm:dds1|Accum[10] ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.774      ;
; -0.156 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.768      ;
; -0.148 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[12] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.055     ; 3.441      ;
; -0.138 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.750      ;
; -0.137 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.749      ;
; -0.136 ; dds_fm:dds1|Accum[5]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.748      ;
; -0.131 ; upr1:u1|data_reg[2]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.661      ;
; -0.131 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.743      ;
; -0.130 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.660      ;
; -0.116 ; upr1:u1|data_reg[2]   ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.646      ;
; -0.115 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.645      ;
; -0.106 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.636      ;
; -0.104 ; upr1:u1|data_reg[3]   ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.634      ;
; -0.102 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.052     ; 3.398      ;
; -0.101 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.713      ;
; -0.100 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.630      ;
; -0.100 ; upr1:u1|data_reg[5]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.630      ;
; -0.098 ; upr1:u1|data_reg[3]   ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.628      ;
; -0.097 ; dds_fm:dds1|Accum[7]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.709      ;
; -0.092 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.704      ;
; -0.091 ; dds_fm:dds1|Accum[7]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.703      ;
; -0.086 ; dds_fm:dds1|Accum[9]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.698      ;
; -0.086 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[25] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.698      ;
; -0.085 ; dds_fm:dds1|Accum[13] ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.065     ; 3.368      ;
; -0.083 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.695      ;
; -0.080 ; dds_fm:dds1|Accum[10] ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.692      ;
; -0.073 ; upr1:u1|data_reg[11]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.603      ;
; -0.072 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.052     ; 3.368      ;
; -0.062 ; dds_fm:dds1|Accum[10] ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.674      ;
; -0.056 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.668      ;
; -0.054 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.052     ; 3.350      ;
; -0.053 ; dds_fm:dds1|Accum[8]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.665      ;
; -0.048 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[10] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.055     ; 3.341      ;
; -0.047 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.052     ; 3.343      ;
; -0.042 ; dds_fm:dds1|Accum[5]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.654      ;
; -0.038 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[25] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.650      ;
; -0.037 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.649      ;
; -0.036 ; dds_fm:dds1|Accum[5]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.648      ;
; -0.035 ; dds_fm:dds1|Accum[8]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.647      ;
; -0.032 ; upr1:u1|data_reg[4]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.562      ;
; -0.031 ; upr1:u1|data_reg[2]   ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.561      ;
; -0.031 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[25] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.643      ;
; -0.030 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.560      ;
; -0.030 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[11] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.055     ; 3.323      ;
; -0.017 ; upr1:u1|data_reg[9]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.547      ;
; -0.017 ; upr1:u1|data_reg[4]   ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.547      ;
; -0.017 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.052     ; 3.313      ;
; -0.016 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.134     ; 3.230      ;
; -0.016 ; upr1:u1|data_reg[2]   ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.546      ;
; -0.015 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.545      ;
; -0.008 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.052     ; 3.304      ;
; -0.006 ; upr1:u1|data_reg[5]   ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.536      ;
; -0.006 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.536      ;
; -0.006 ; dds_fm:dds1|Accum[6]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.618      ;
; -0.004 ; upr1:u1|data_reg[3]   ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.534      ;
; -0.003 ; upr1:u1|data_reg[7]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.182      ; 3.533      ;
; -0.002 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.052     ; 3.298      ;
; -0.001 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.264      ; 3.613      ;
+--------+-----------------------+-----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node              ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 13.136 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a23        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.330     ; 6.549      ;
; 13.154 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a23        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.330     ; 6.531      ;
; 13.184 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a16        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.325     ; 6.506      ;
; 13.197 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a23        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.330     ; 6.488      ;
; 13.241 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a1         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.311     ; 6.463      ;
; 13.245 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a16        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.325     ; 6.445      ;
; 13.249 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a16        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.325     ; 6.441      ;
; 13.266 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a1         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.311     ; 6.438      ;
; 13.274 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a7         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.315     ; 6.426      ;
; 13.292 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a7         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.315     ; 6.408      ;
; 13.299 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a23        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.330     ; 6.386      ;
; 13.302 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a1         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.311     ; 6.402      ;
; 13.335 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a7         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.315     ; 6.365      ;
; 13.344 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a6         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.316     ; 6.355      ;
; 13.385 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a0         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.325     ; 6.305      ;
; 13.394 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a16        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.325     ; 6.296      ;
; 13.405 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a6         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.316     ; 6.294      ;
; 13.411 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a1         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.311     ; 6.293      ;
; 13.411 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a6         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.316     ; 6.288      ;
; 13.429 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a21        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 6.269      ;
; 13.437 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a7         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.315     ; 6.263      ;
; 13.446 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a0         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.325     ; 6.244      ;
; 13.447 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a21        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 6.251      ;
; 13.450 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a0         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.325     ; 6.240      ;
; 13.490 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a21        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 6.208      ;
; 13.519 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.318     ; 6.178      ;
; 13.531 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a3         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 6.167      ;
; 13.556 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a6         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.316     ; 6.143      ;
; 13.577 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a3         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 6.121      ;
; 13.580 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.318     ; 6.117      ;
; 13.582 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.318     ; 6.115      ;
; 13.588 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a2         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.325     ; 6.102      ;
; 13.592 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a3         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 6.106      ;
; 13.592 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a21        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 6.106      ;
; 13.595 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a0         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.325     ; 6.095      ;
; 13.597 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a25        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 6.101      ;
; 13.649 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a2         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.325     ; 6.041      ;
; 13.674 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|out_address_reg_a[0] ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.067     ; 6.274      ;
; 13.683 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a25        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 6.015      ;
; 13.692 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|out_address_reg_a[0] ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.067     ; 6.256      ;
; 13.703 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a18        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.308     ; 6.004      ;
; 13.706 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a25        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 5.992      ;
; 13.722 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a3         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 5.976      ;
; 13.727 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.318     ; 5.970      ;
; 13.735 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|out_address_reg_a[0] ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.067     ; 6.213      ;
; 13.737 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a9         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 5.961      ;
; 13.744 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a2         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.325     ; 5.946      ;
; 13.752 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a22        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.304     ; 5.959      ;
; 13.753 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a17        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.311     ; 5.951      ;
; 13.764 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a18        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.308     ; 5.943      ;
; 13.780 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a26        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.314     ; 5.921      ;
; 13.781 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a17        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.311     ; 5.923      ;
; 13.813 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a22        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.304     ; 5.898      ;
; 13.814 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a17        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.311     ; 5.890      ;
; 13.819 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a22        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.304     ; 5.892      ;
; 13.823 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a9         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 5.875      ;
; 13.837 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|out_address_reg_a[0] ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.067     ; 6.111      ;
; 13.846 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a9         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 5.852      ;
; 13.848 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a26        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.314     ; 5.853      ;
; 13.851 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a25        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 5.847      ;
; 13.868 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a18        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.308     ; 5.839      ;
; 13.876 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a4         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.313     ; 5.826      ;
; 13.878 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a27        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.320     ; 5.817      ;
; 13.889 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a2         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.325     ; 5.801      ;
; 13.902 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a10        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 5.796      ;
; 13.908 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a4         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.313     ; 5.794      ;
; 13.920 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a11        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.310     ; 5.785      ;
; 13.926 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a17        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.311     ; 5.778      ;
; 13.937 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a4         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.313     ; 5.765      ;
; 13.951 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a31        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.322     ; 5.742      ;
; 13.964 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a22        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.304     ; 5.747      ;
; 13.964 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a27        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.320     ; 5.731      ;
; 13.970 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a10        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 5.728      ;
; 13.974 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a20        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.319     ; 5.722      ;
; 13.979 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a26        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.314     ; 5.722      ;
; 13.987 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a27        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.320     ; 5.708      ;
; 13.991 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a9         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 5.707      ;
; 14.000 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a20        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.319     ; 5.696      ;
; 14.006 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a11        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.310     ; 5.699      ;
; 14.013 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a18        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.308     ; 5.694      ;
; 14.017 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a15        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 5.681      ;
; 14.029 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a11        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.310     ; 5.676      ;
; 14.035 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a20        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.319     ; 5.661      ;
; 14.041 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a5         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.307     ; 5.667      ;
; 14.053 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a4         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.313     ; 5.649      ;
; 14.057 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a8         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.314     ; 5.644      ;
; 14.059 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a5         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.307     ; 5.649      ;
; 14.060 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a31        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.322     ; 5.633      ;
; 14.101 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a10        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 5.597      ;
; 14.102 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a5         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.307     ; 5.606      ;
; 14.102 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a24        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.310     ; 5.603      ;
; 14.124 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a26        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.314     ; 5.577      ;
; 14.126 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a15        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.317     ; 5.572      ;
; 14.132 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a27        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.320     ; 5.563      ;
; 14.143 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a8         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.314     ; 5.558      ;
; 14.145 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a20        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.319     ; 5.551      ;
; 14.166 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a8         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.314     ; 5.535      ;
; 14.172 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a23        ; upr1:u1|data_reg[15] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.333     ; 5.510      ;
; 14.174 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a11        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.310     ; 5.531      ;
; 14.188 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a24        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.310     ; 5.517      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                       ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.263 ; upr1:u1|reg_adr_rom[1]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.337      ; 0.769      ;
; 0.311 ; test_led:tst1|led_reg[7]                                                                      ; test_led:tst1|led_reg[7]                                                                                      ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; debounce_better_version:db1|PB_state                                                          ; debounce_better_version:db1|PB_state                                                                          ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; upr1:u1|speed                                                                                 ; upr1:u1|speed                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.331 ; rst:rst1|a[28]                                                                                ; rst:rst1|a[27]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.531      ;
; 0.331 ; upr1:u1|reg_adr_rom[3]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.337      ; 0.837      ;
; 0.331 ; upr1:u1|speed                                                                                 ; upr1:u1|sampl_speed[0]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.336 ; upr1:u1|front2[1]                                                                             ; upr1:u1|speed                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.535      ;
; 0.337 ; rst:rst1|a[16]                                                                                ; rst:rst1|a[15]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; rst:rst1|a[18]                                                                                ; rst:rst1|a[17]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; rst:rst1|a[23]                                                                                ; rst:rst1|a[22]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; rst:rst1|a[1]                                                                                 ; rst:rst1|a[0]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; rst:rst1|a[8]                                                                                 ; rst:rst1|a[7]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; rst:rst1|a[24]                                                                                ; rst:rst1|a[23]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; rst:rst1|a[26]                                                                                ; rst:rst1|a[25]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; rst:rst1|a[30]                                                                                ; rst:rst1|a[29]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; rst:rst1|a[2]                                                                                 ; rst:rst1|a[1]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; rst:rst1|a[7]                                                                                 ; rst:rst1|a[6]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; rst:rst1|a[14]                                                                                ; rst:rst1|a[13]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; rst:rst1|a[15]                                                                                ; rst:rst1|a[14]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; rst:rst1|a[19]                                                                                ; rst:rst1|a[18]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; rst:rst1|a[20]                                                                                ; rst:rst1|a[19]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; rst:rst1|a[25]                                                                                ; rst:rst1|a[24]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; rst:rst1|a[31]                                                                                ; rst:rst1|a[30]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|address_reg_a[0] ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|out_address_reg_a[0]             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; rst:rst1|a[4]                                                                                 ; rst:rst1|a[3]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; rst:rst1|a[21]                                                                                ; rst:rst1|a[20]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; rst:rst1|a[27]                                                                                ; rst:rst1|a[26]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; upr1:u1|front2[0]                                                                             ; upr1:u1|front2[1]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.343 ; upr1:u1|reg_adr_rom[2]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.337      ; 0.849      ;
; 0.345 ; upr1:u1|front2[2]                                                                             ; upr1:u1|front2[3]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.348 ; upr1:u1|front2[1]                                                                             ; upr1:u1|front2[2]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.350 ; test_led:tst1|flag_clk[0]                                                                     ; test_led:tst1|flag_clk[1]                                                                                     ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.549      ;
; 0.350 ; upr1:u1|reg_adr_rom[0]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.337      ; 0.856      ;
; 0.354 ; upr1:u1|reg_adr_rom[12]                                                                       ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.337      ; 0.860      ;
; 0.373 ; upr1:u1|reg_adr_rom[8]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.337      ; 0.879      ;
; 0.374 ; upr1:u1|reg_adr_rom[9]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.337      ; 0.880      ;
; 0.375 ; upr1:u1|reg_adr_rom[7]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.337      ; 0.881      ;
; 0.378 ; rst:rst1|a[0]                                                                                 ; test_led:tst1|led_reg[5]                                                                                      ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.577      ;
; 0.379 ; rst:rst1|a[0]                                                                                 ; test_led:tst1|led_reg[4]                                                                                      ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.578      ;
; 0.456 ; test_led:tst1|led_reg[3]                                                                      ; test_led:tst1|led_reg[2]                                                                                      ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.655      ;
; 0.463 ; rst:rst1|a[9]                                                                                 ; rst:rst1|a[8]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.663      ;
; 0.464 ; rst:rst1|a[13]                                                                                ; rst:rst1|a[12]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.664      ;
; 0.464 ; rst:rst1|a[29]                                                                                ; rst:rst1|a[28]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; debounce_better_version:db1|PB_sync_0                                                         ; debounce_better_version:db1|PB_sync_1                                                                         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; rst:rst1|a[3]                                                                                 ; rst:rst1|a[2]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; rst:rst1|a[5]                                                                                 ; rst:rst1|a[4]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; rst:rst1|a[10]                                                                                ; rst:rst1|a[9]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; rst:rst1|a[11]                                                                                ; rst:rst1|a[10]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; rst:rst1|a[12]                                                                                ; rst:rst1|a[11]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.666      ;
; 0.467 ; rst:rst1|a[17]                                                                                ; rst:rst1|a[16]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.667      ;
; 0.473 ; upr1:u1|front1[1]                                                                             ; upr1:u1|front1[2]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.672      ;
; 0.480 ; test_led:tst1|flag_clk[1]                                                                     ; test_led:tst1|flag_clk[2]                                                                                     ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.679      ;
; 0.481 ; test_led:tst1|accum[22]                                                                       ; test_led:tst1|flag_clk[0]                                                                                     ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.681      ;
; 0.491 ; upr1:u1|accum[15]                                                                             ; upr1:u1|accum[15]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.691      ;
; 0.491 ; upr1:u1|accum[13]                                                                             ; upr1:u1|accum[13]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.691      ;
; 0.491 ; debounce_better_version:db1|PB_cnt[14]                                                        ; debounce_better_version:db1|PB_state                                                                          ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.691      ;
; 0.492 ; upr1:u1|accum[29]                                                                             ; upr1:u1|accum[29]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.692      ;
; 0.492 ; upr1:u1|accum[19]                                                                             ; upr1:u1|accum[19]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.692      ;
; 0.492 ; upr1:u1|accum[5]                                                                              ; upr1:u1|accum[5]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.692      ;
; 0.493 ; test_led:tst1|accum[17]                                                                       ; test_led:tst1|accum[17]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; test_led:tst1|accum[14]                                                                       ; test_led:tst1|accum[14]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; test_led:tst1|accum[11]                                                                       ; test_led:tst1|accum[11]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; test_led:tst1|accum[10]                                                                       ; test_led:tst1|accum[10]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; test_led:tst1|accum[8]                                                                        ; test_led:tst1|accum[8]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; upr1:u1|accum[27]                                                                             ; upr1:u1|accum[27]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; upr1:u1|accum[21]                                                                             ; upr1:u1|accum[21]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; upr1:u1|accum[1]                                                                              ; upr1:u1|accum[1]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; upr1:u1|accum[0]                                                                              ; upr1:u1|accum[0]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.494 ; test_led:tst1|accum[16]                                                                       ; test_led:tst1|accum[16]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; test_led:tst1|accum[1]                                                                        ; test_led:tst1|accum[1]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.693      ;
; 0.494 ; upr1:u1|accum[22]                                                                             ; upr1:u1|accum[22]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.495 ; test_led:tst1|accum[13]                                                                       ; test_led:tst1|accum[13]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.695      ;
; 0.495 ; test_led:tst1|accum[9]                                                                        ; test_led:tst1|accum[9]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; test_led:tst1|accum[6]                                                                        ; test_led:tst1|accum[6]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; upr1:u1|accum[9]                                                                              ; upr1:u1|accum[9]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.695      ;
; 0.495 ; upr1:u1|accum[7]                                                                              ; upr1:u1|accum[7]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.695      ;
; 0.496 ; test_led:tst1|accum[15]                                                                       ; test_led:tst1|accum[15]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; test_led:tst1|accum[12]                                                                       ; test_led:tst1|accum[12]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; test_led:tst1|accum[7]                                                                        ; test_led:tst1|accum[7]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; upr1:u1|accum[25]                                                                             ; upr1:u1|accum[25]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; upr1:u1|accum[23]                                                                             ; upr1:u1|accum[23]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; upr1:u1|accum[14]                                                                             ; upr1:u1|accum[14]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; upr1:u1|accum[2]                                                                              ; upr1:u1|accum[2]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.497 ; test_led:tst1|accum[21]                                                                       ; test_led:tst1|accum[21]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; test_led:tst1|accum[19]                                                                       ; test_led:tst1|accum[19]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; test_led:tst1|accum[5]                                                                        ; test_led:tst1|accum[5]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; test_led:tst1|accum[3]                                                                        ; test_led:tst1|accum[3]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; upr1:u1|accum[30]                                                                             ; upr1:u1|accum[30]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; upr1:u1|accum[12]                                                                             ; upr1:u1|accum[12]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; upr1:u1|accum[10]                                                                             ; upr1:u1|accum[10]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; upr1:u1|accum[8]                                                                              ; upr1:u1|accum[8]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; upr1:u1|accum[4]                                                                              ; upr1:u1|accum[4]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.697      ;
; 0.498 ; test_led:tst1|accum[20]                                                                       ; test_led:tst1|accum[20]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.498 ; test_led:tst1|accum[4]                                                                        ; test_led:tst1|accum[4]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; upr1:u1|accum[28]                                                                             ; upr1:u1|accum[28]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.498 ; upr1:u1|accum[26]                                                                             ; upr1:u1|accum[26]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.498 ; upr1:u1|accum[24]                                                                             ; upr1:u1|accum[24]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.498 ; upr1:u1|accum[20]                                                                             ; upr1:u1|accum[20]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.499 ; test_led:tst1|accum[18]                                                                       ; test_led:tst1|accum[18]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.056      ; 0.699      ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                           ;
+-------+-----------------------+-----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.330 ; rst:rst2|a[28]        ; rst:rst2|a[27]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.529      ;
; 0.338 ; rst:rst2|a[12]        ; rst:rst2|a[11]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; rst:rst2|a[26]        ; rst:rst2|a[25]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; rst:rst2|a[2]         ; rst:rst2|a[1]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; rst:rst2|a[10]        ; rst:rst2|a[9]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; rst:rst2|a[1]         ; rst:rst2|a[0]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; rst:rst2|a[8]         ; rst:rst2|a[7]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; rst:rst2|a[9]         ; rst:rst2|a[8]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; rst:rst2|a[13]        ; rst:rst2|a[12]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; rst:rst2|a[14]        ; rst:rst2|a[13]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; rst:rst2|a[17]        ; rst:rst2|a[16]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; rst:rst2|a[20]        ; rst:rst2|a[19]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; rst:rst2|a[24]        ; rst:rst2|a[23]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; rst:rst2|a[29]        ; rst:rst2|a[28]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; rst:rst2|a[30]        ; rst:rst2|a[29]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; rst:rst2|a[15]        ; rst:rst2|a[14]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; rst:rst2|a[27]        ; rst:rst2|a[26]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.540      ;
; 0.464 ; rst:rst2|a[3]         ; rst:rst2|a[2]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.663      ;
; 0.465 ; rst:rst2|a[7]         ; rst:rst2|a[6]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.664      ;
; 0.465 ; rst:rst2|a[25]        ; rst:rst2|a[24]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.664      ;
; 0.466 ; rst:rst2|a[23]        ; rst:rst2|a[22]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; rst:rst2|a[4]         ; rst:rst2|a[3]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; rst:rst2|a[5]         ; rst:rst2|a[4]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; rst:rst2|a[6]         ; rst:rst2|a[5]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; rst:rst2|a[11]        ; rst:rst2|a[10]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; rst:rst2|a[18]        ; rst:rst2|a[17]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; rst:rst2|a[19]        ; rst:rst2|a[18]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; rst:rst2|a[21]        ; rst:rst2|a[20]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; rst:rst2|a[22]        ; rst:rst2|a[21]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 0.666      ;
; 0.473 ; rst:rst2|a[16]        ; rst:rst2|a[15]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.054      ; 0.671      ;
; 0.666 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.387      ; 1.197      ;
; 0.666 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.387      ; 1.197      ;
; 0.666 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.387      ; 1.197      ;
; 0.666 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.387      ; 1.197      ;
; 0.666 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.387      ; 1.197      ;
; 0.666 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.387      ; 1.197      ;
; 0.666 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[25] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.387      ; 1.197      ;
; 0.666 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.387      ; 1.197      ;
; 0.666 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[23] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.387      ; 1.197      ;
; 0.666 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[22] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.387      ; 1.197      ;
; 0.666 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[21] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.387      ; 1.197      ;
; 0.666 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.387      ; 1.197      ;
; 0.671 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[13] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.384      ; 1.199      ;
; 0.696 ; rst:rst2|a[31]        ; rst:rst2|a[30]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.052      ; 0.892      ;
; 0.827 ; upr1:u1|data_reg[13]  ; dds_fm:dds1|Accum[13] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.435      ;
; 0.874 ; upr1:u1|data_reg[19]  ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.482      ;
; 0.887 ; upr1:u1|data_reg[18]  ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.495      ;
; 0.952 ; upr1:u1|data_reg[19]  ; dds_fm:dds1|Accum[21] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.560      ;
; 0.959 ; upr1:u1|data_reg[4]   ; dds_fm:dds1|Accum[4]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.137      ; 1.238      ;
; 0.959 ; upr1:u1|data_reg[2]   ; dds_fm:dds1|Accum[2]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.137      ; 1.238      ;
; 0.961 ; upr1:u1|data_reg[18]  ; dds_fm:dds1|Accum[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.137      ; 1.240      ;
; 0.967 ; upr1:u1|data_reg[3]   ; dds_fm:dds1|Accum[3]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.137      ; 1.246      ;
; 0.968 ; upr1:u1|data_reg[17]  ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.576      ;
; 0.971 ; upr1:u1|data_reg[7]   ; dds_fm:dds1|Accum[7]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.137      ; 1.250      ;
; 0.972 ; upr1:u1|data_reg[19]  ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.137      ; 1.251      ;
; 0.972 ; upr1:u1|data_reg[8]   ; dds_fm:dds1|Accum[8]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.137      ; 1.251      ;
; 0.973 ; upr1:u1|data_reg[18]  ; dds_fm:dds1|Accum[21] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.581      ;
; 0.979 ; upr1:u1|data_reg[16]  ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.587      ;
; 0.984 ; upr1:u1|data_reg[19]  ; dds_fm:dds1|Accum[22] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.592      ;
; 0.986 ; upr1:u1|data_reg[18]  ; dds_fm:dds1|Accum[22] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.594      ;
; 0.990 ; upr1:u1|data_reg[16]  ; dds_fm:dds1|Accum[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.137      ; 1.269      ;
; 0.992 ; upr1:u1|data_reg[6]   ; dds_fm:dds1|Accum[6]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.137      ; 1.271      ;
; 0.994 ; upr1:u1|data_reg[17]  ; dds_fm:dds1|Accum[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.137      ; 1.273      ;
; 0.994 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[1]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.137      ; 1.273      ;
; 0.995 ; upr1:u1|data_reg[5]   ; dds_fm:dds1|Accum[5]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.137      ; 1.274      ;
; 0.995 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.058      ; 1.197      ;
; 0.995 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.058      ; 1.197      ;
; 0.995 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.058      ; 1.197      ;
; 0.995 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.058      ; 1.197      ;
; 1.000 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[15] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 1.199      ;
; 1.000 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[14] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 1.199      ;
; 1.000 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[12] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 1.199      ;
; 1.000 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[11] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 1.199      ;
; 1.000 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[10] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 1.199      ;
; 1.000 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[9]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 1.199      ;
; 1.000 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[8]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 1.199      ;
; 1.000 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[7]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 1.199      ;
; 1.000 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[6]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 1.199      ;
; 1.000 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[5]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 1.199      ;
; 1.000 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[4]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 1.199      ;
; 1.000 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[3]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 1.199      ;
; 1.000 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[2]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 1.199      ;
; 1.000 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[1]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 1.199      ;
; 1.000 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[0]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.055      ; 1.199      ;
; 1.020 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[0]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.137      ; 1.299      ;
; 1.035 ; dds_fm:dds1|Accum[31] ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.068      ; 1.247      ;
; 1.048 ; upr1:u1|data_reg[19]  ; dds_fm:dds1|Accum[23] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.656      ;
; 1.061 ; upr1:u1|data_reg[12]  ; dds_fm:dds1|Accum[13] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.669      ;
; 1.063 ; upr1:u1|data_reg[17]  ; dds_fm:dds1|Accum[21] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.671      ;
; 1.069 ; upr1:u1|data_reg[18]  ; dds_fm:dds1|Accum[23] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.677      ;
; 1.080 ; upr1:u1|data_reg[19]  ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.688      ;
; 1.082 ; upr1:u1|data_reg[18]  ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.690      ;
; 1.083 ; dds_fm:dds1|Accum[19] ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.384      ; 1.611      ;
; 1.084 ; upr1:u1|data_reg[8]   ; dds_fm:dds1|Accum[13] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.692      ;
; 1.091 ; upr1:u1|data_reg[9]   ; dds_fm:dds1|Accum[9]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.137      ; 1.370      ;
; 1.096 ; upr1:u1|data_reg[16]  ; dds_fm:dds1|Accum[21] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.704      ;
; 1.101 ; upr1:u1|data_reg[17]  ; dds_fm:dds1|Accum[22] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.709      ;
; 1.110 ; upr1:u1|data_reg[16]  ; dds_fm:dds1|Accum[22] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.466      ; 1.718      ;
; 1.126 ; upr1:u1|data_reg[15]  ; dds_fm:dds1|Accum[15] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.137      ; 1.405      ;
; 1.126 ; upr1:u1|data_reg[14]  ; dds_fm:dds1|Accum[14] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.137      ; 1.405      ;
+-------+-----------------------+-----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.652 ns




+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                           ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.761  ; 0.000         ;
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 15.554 ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                           ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.129 ; 0.000         ;
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.193 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                            ;
+-------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                               ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------+-------+---------------+
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 1.333 ; 0.000         ;
; clk_50MHZ                                                                           ; 9.587 ; 0.000         ;
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 9.749 ; 0.000         ;
+-------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                          ;
+-------+-----------------------+-----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.761 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.734      ;
; 0.769 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.726      ;
; 0.829 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.666      ;
; 0.837 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.658      ;
; 0.897 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.598      ;
; 0.905 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.590      ;
; 0.949 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.546      ;
; 0.960 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.535      ;
; 0.965 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[25] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.530      ;
; 0.973 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.522      ;
; 0.979 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.035     ; 2.326      ;
; 0.980 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.515      ;
; 0.984 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.511      ;
; 0.985 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.510      ;
; 0.987 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.035     ; 2.318      ;
; 0.996 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.499      ;
; 1.008 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.431      ;
; 1.017 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.478      ;
; 1.019 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.420      ;
; 1.024 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.471      ;
; 1.028 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.467      ;
; 1.028 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.467      ;
; 1.029 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.410      ;
; 1.033 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.406      ;
; 1.033 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[23] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.462      ;
; 1.041 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[22] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.454      ;
; 1.047 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.035     ; 2.258      ;
; 1.048 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.447      ;
; 1.052 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.443      ;
; 1.053 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.442      ;
; 1.055 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.035     ; 2.250      ;
; 1.064 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.431      ;
; 1.076 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.363      ;
; 1.079 ; upr1:u1|data_reg[3]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.360      ;
; 1.084 ; dds_fm:dds1|Accum[7]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.411      ;
; 1.085 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.410      ;
; 1.087 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.352      ;
; 1.090 ; upr1:u1|data_reg[3]   ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.349      ;
; 1.092 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.403      ;
; 1.096 ; upr1:u1|data_reg[2]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.343      ;
; 1.096 ; dds_fm:dds1|Accum[7]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.399      ;
; 1.096 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.399      ;
; 1.096 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.399      ;
; 1.097 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.342      ;
; 1.100 ; upr1:u1|data_reg[2]   ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.339      ;
; 1.101 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.338      ;
; 1.101 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[21] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.394      ;
; 1.109 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.386      ;
; 1.113 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[15] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.037     ; 2.190      ;
; 1.114 ; dds_fm:dds1|Accum[10] ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.381      ;
; 1.116 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.379      ;
; 1.117 ; dds_fm:dds1|Accum[5]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.378      ;
; 1.120 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.375      ;
; 1.121 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[14] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.037     ; 2.182      ;
; 1.121 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.374      ;
; 1.126 ; dds_fm:dds1|Accum[10] ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.369      ;
; 1.129 ; dds_fm:dds1|Accum[5]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.366      ;
; 1.132 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.363      ;
; 1.144 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.295      ;
; 1.147 ; upr1:u1|data_reg[5]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.292      ;
; 1.147 ; upr1:u1|data_reg[3]   ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.292      ;
; 1.152 ; dds_fm:dds1|Accum[7]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.343      ;
; 1.153 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[25] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.342      ;
; 1.154 ; dds_fm:dds1|Accum[9]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.341      ;
; 1.155 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.284      ;
; 1.158 ; upr1:u1|data_reg[3]   ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.281      ;
; 1.159 ; upr1:u1|data_reg[11]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.280      ;
; 1.159 ; upr1:u1|data_reg[5]   ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.280      ;
; 1.160 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.335      ;
; 1.164 ; upr1:u1|data_reg[4]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.275      ;
; 1.164 ; upr1:u1|data_reg[2]   ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.275      ;
; 1.164 ; dds_fm:dds1|Accum[7]  ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.331      ;
; 1.164 ; dds_fm:dds1|Accum[4]  ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.331      ;
; 1.164 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.331      ;
; 1.165 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.274      ;
; 1.166 ; dds_fm:dds1|Accum[9]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.329      ;
; 1.167 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.035     ; 2.138      ;
; 1.168 ; upr1:u1|data_reg[4]   ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.271      ;
; 1.168 ; upr1:u1|data_reg[2]   ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.271      ;
; 1.169 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.270      ;
; 1.171 ; upr1:u1|data_reg[11]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.268      ;
; 1.178 ; dds_fm:dds1|Accum[13] ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.043     ; 2.119      ;
; 1.178 ; dds_fm:dds1|Accum[3]  ; dds_fm:dds1|Accum[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.035     ; 2.127      ;
; 1.182 ; dds_fm:dds1|Accum[10] ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.313      ;
; 1.184 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[25] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.311      ;
; 1.185 ; dds_fm:dds1|Accum[5]  ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.310      ;
; 1.186 ; dds_fm:dds1|Accum[8]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.309      ;
; 1.188 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.307      ;
; 1.189 ; dds_fm:dds1|Accum[0]  ; dds_fm:dds1|Accum[12] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.037     ; 2.114      ;
; 1.189 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[25] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.306      ;
; 1.190 ; dds_fm:dds1|Accum[8]  ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.305      ;
; 1.190 ; dds_fm:dds1|Accum[13] ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.043     ; 2.107      ;
; 1.194 ; dds_fm:dds1|Accum[10] ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.301      ;
; 1.197 ; dds_fm:dds1|Accum[5]  ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.298      ;
; 1.198 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.035     ; 2.107      ;
; 1.200 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.295      ;
; 1.201 ; upr1:u1|data_reg[9]   ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.099      ; 2.238      ;
; 1.202 ; dds_fm:dds1|Accum[2]  ; dds_fm:dds1|Accum[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.035     ; 2.103      ;
; 1.203 ; dds_fm:dds1|Accum[6]  ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; 0.155      ; 2.292      ;
; 1.203 ; dds_fm:dds1|Accum[1]  ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 3.333        ; -0.035     ; 2.102      ;
+-------+-----------------------+-----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node              ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 15.554 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a23        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.220     ; 4.233      ;
; 15.582 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a16        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.216     ; 4.209      ;
; 15.597 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a1         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.205     ; 4.205      ;
; 15.606 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a23        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.220     ; 4.181      ;
; 15.634 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a16        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.216     ; 4.157      ;
; 15.639 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a7         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.207     ; 4.161      ;
; 15.647 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a23        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.220     ; 4.140      ;
; 15.649 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a1         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.205     ; 4.153      ;
; 15.675 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a16        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.216     ; 4.116      ;
; 15.681 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a6         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.208     ; 4.118      ;
; 15.690 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a1         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.205     ; 4.112      ;
; 15.691 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a7         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.207     ; 4.109      ;
; 15.714 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a0         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.216     ; 4.077      ;
; 15.732 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a7         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.207     ; 4.068      ;
; 15.733 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a6         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.208     ; 4.066      ;
; 15.752 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a23        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.220     ; 4.035      ;
; 15.766 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a0         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.216     ; 4.025      ;
; 15.767 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a21        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.209     ; 4.031      ;
; 15.774 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a6         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.208     ; 4.025      ;
; 15.780 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a16        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.216     ; 4.011      ;
; 15.795 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a1         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.205     ; 4.007      ;
; 15.807 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a0         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.216     ; 3.984      ;
; 15.817 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.209     ; 3.981      ;
; 15.819 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a21        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.209     ; 3.979      ;
; 15.820 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a25        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.210     ; 3.977      ;
; 15.822 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a3         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.208     ; 3.977      ;
; 15.837 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a7         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.207     ; 3.963      ;
; 15.851 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a2         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.215     ; 3.941      ;
; 15.860 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a21        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.209     ; 3.938      ;
; 15.869 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.209     ; 3.929      ;
; 15.874 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a3         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.208     ; 3.925      ;
; 15.879 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a6         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.208     ; 3.920      ;
; 15.889 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a25        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.210     ; 3.908      ;
; 15.903 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a2         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.215     ; 3.889      ;
; 15.910 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.209     ; 3.888      ;
; 15.912 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a0         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.216     ; 3.879      ;
; 15.913 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a25        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.210     ; 3.884      ;
; 15.915 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a3         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.208     ; 3.884      ;
; 15.931 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|out_address_reg_a[0] ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.045     ; 4.031      ;
; 15.936 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a9         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.209     ; 3.862      ;
; 15.944 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a2         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.215     ; 3.848      ;
; 15.949 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a17        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.204     ; 3.854      ;
; 15.962 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a18        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.202     ; 3.843      ;
; 15.965 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a21        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.209     ; 3.833      ;
; 15.981 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a26        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.206     ; 3.820      ;
; 15.983 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|out_address_reg_a[0] ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.045     ; 3.979      ;
; 15.994 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a22        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.199     ; 3.814      ;
; 16.001 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a17        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.204     ; 3.802      ;
; 16.005 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a9         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.209     ; 3.793      ;
; 16.014 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a18        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.202     ; 3.791      ;
; 16.015 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.209     ; 3.783      ;
; 16.020 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a3         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.208     ; 3.779      ;
; 16.024 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|out_address_reg_a[0] ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.045     ; 3.938      ;
; 16.027 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a27        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.213     ; 3.767      ;
; 16.029 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a9         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.209     ; 3.769      ;
; 16.031 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a25        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.210     ; 3.766      ;
; 16.038 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a26        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.206     ; 3.763      ;
; 16.042 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a17        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.204     ; 3.761      ;
; 16.046 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a22        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.199     ; 3.762      ;
; 16.047 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a4         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.205     ; 3.755      ;
; 16.049 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a2         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.215     ; 3.743      ;
; 16.055 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a18        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.202     ; 3.750      ;
; 16.074 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a26        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.206     ; 3.727      ;
; 16.082 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a10        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.209     ; 3.716      ;
; 16.084 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a11        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.201     ; 3.722      ;
; 16.085 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a31        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.214     ; 3.708      ;
; 16.087 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a22        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.199     ; 3.721      ;
; 16.096 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a27        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.213     ; 3.698      ;
; 16.099 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a4         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.205     ; 3.703      ;
; 16.108 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a20        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.210     ; 3.689      ;
; 16.120 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a27        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.213     ; 3.674      ;
; 16.129 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|out_address_reg_a[0] ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.045     ; 3.833      ;
; 16.134 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a15        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.210     ; 3.663      ;
; 16.139 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a10        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.209     ; 3.659      ;
; 16.140 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a4         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.205     ; 3.662      ;
; 16.147 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a17        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.204     ; 3.656      ;
; 16.147 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a9         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.209     ; 3.651      ;
; 16.153 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a11        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.201     ; 3.653      ;
; 16.160 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a18        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.202     ; 3.645      ;
; 16.160 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a20        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.210     ; 3.637      ;
; 16.161 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a8         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.207     ; 3.639      ;
; 16.175 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a10        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.209     ; 3.623      ;
; 16.177 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a11        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.201     ; 3.629      ;
; 16.178 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a31        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.214     ; 3.615      ;
; 16.184 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a26        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.206     ; 3.617      ;
; 16.192 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a5         ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.201     ; 3.614      ;
; 16.192 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a22        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.199     ; 3.616      ;
; 16.201 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a20        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.210     ; 3.596      ;
; 16.202 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a24        ; upr1:u1|data_reg[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.204     ; 3.601      ;
; 16.227 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a15        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.210     ; 3.570      ;
; 16.230 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a8         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.207     ; 3.570      ;
; 16.238 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a27        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.213     ; 3.556      ;
; 16.244 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a5         ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.201     ; 3.562      ;
; 16.245 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a4         ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.205     ; 3.557      ;
; 16.254 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a8         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.207     ; 3.546      ;
; 16.271 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a24        ; upr1:u1|data_reg[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.204     ; 3.532      ;
; 16.285 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a5         ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.201     ; 3.521      ;
; 16.285 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a10        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.209     ; 3.513      ;
; 16.295 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a24        ; upr1:u1|data_reg[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.204     ; 3.508      ;
; 16.295 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a11        ; upr1:u1|data_reg[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 20.000       ; -0.201     ; 3.511      ;
+--------+---------------------------------------------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                     ; To Node                                                                                                       ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.129 ; upr1:u1|reg_adr_rom[1]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.219      ; 0.452      ;
; 0.175 ; upr1:u1|reg_adr_rom[3]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.177 ; upr1:u1|reg_adr_rom[2]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.219      ; 0.500      ;
; 0.183 ; upr1:u1|reg_adr_rom[0]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.219      ; 0.506      ;
; 0.184 ; upr1:u1|reg_adr_rom[12]                                                                       ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.219      ; 0.507      ;
; 0.186 ; test_led:tst1|led_reg[7]                                                                      ; test_led:tst1|led_reg[7]                                                                                      ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; upr1:u1|speed                                                                                 ; upr1:u1|speed                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; debounce_better_version:db1|PB_state                                                          ; debounce_better_version:db1|PB_state                                                                          ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; rst:rst1|a[1]                                                                                 ; rst:rst1|a[0]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; rst:rst1|a[16]                                                                                ; rst:rst1|a[15]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; rst:rst1|a[23]                                                                                ; rst:rst1|a[22]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; rst:rst1|a[2]                                                                                 ; rst:rst1|a[1]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rst:rst1|a[4]                                                                                 ; rst:rst1|a[3]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rst:rst1|a[7]                                                                                 ; rst:rst1|a[6]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rst:rst1|a[8]                                                                                 ; rst:rst1|a[7]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rst:rst1|a[14]                                                                                ; rst:rst1|a[13]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rst:rst1|a[18]                                                                                ; rst:rst1|a[17]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rst:rst1|a[24]                                                                                ; rst:rst1|a[23]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rst:rst1|a[25]                                                                                ; rst:rst1|a[24]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rst:rst1|a[26]                                                                                ; rst:rst1|a[25]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rst:rst1|a[30]                                                                                ; rst:rst1|a[29]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; rst:rst1|a[15]                                                                                ; rst:rst1|a[14]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; rst:rst1|a[19]                                                                                ; rst:rst1|a[18]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; rst:rst1|a[20]                                                                                ; rst:rst1|a[19]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; rst:rst1|a[31]                                                                                ; rst:rst1|a[30]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; rst:rst1|a[21]                                                                                ; rst:rst1|a[20]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; rst:rst1|a[27]                                                                                ; rst:rst1|a[26]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|address_reg_a[0] ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|out_address_reg_a[0]             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; upr1:u1|front2[0]                                                                             ; upr1:u1|front2[1]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.197 ; upr1:u1|reg_adr_rom[9]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.219      ; 0.520      ;
; 0.197 ; upr1:u1|front2[1]                                                                             ; upr1:u1|speed                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; upr1:u1|reg_adr_rom[8]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.219      ; 0.521      ;
; 0.198 ; upr1:u1|front2[2]                                                                             ; upr1:u1|front2[3]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; upr1:u1|speed                                                                                 ; upr1:u1|sampl_speed[0]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; upr1:u1|front2[1]                                                                             ; upr1:u1|front2[2]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.200 ; rst:rst1|a[28]                                                                                ; rst:rst1|a[27]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; upr1:u1|reg_adr_rom[7]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a19~porta_address_reg0 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.219      ; 0.523      ;
; 0.202 ; test_led:tst1|flag_clk[0]                                                                     ; test_led:tst1|flag_clk[1]                                                                                     ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.323      ;
; 0.228 ; rst:rst1|a[0]                                                                                 ; test_led:tst1|led_reg[5]                                                                                      ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.349      ;
; 0.230 ; rst:rst1|a[0]                                                                                 ; test_led:tst1|led_reg[4]                                                                                      ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.351      ;
; 0.265 ; rst:rst1|a[9]                                                                                 ; rst:rst1|a[8]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; rst:rst1|a[3]                                                                                 ; rst:rst1|a[2]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; rst:rst1|a[5]                                                                                 ; rst:rst1|a[4]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; rst:rst1|a[13]                                                                                ; rst:rst1|a[12]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; rst:rst1|a[29]                                                                                ; rst:rst1|a[28]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; debounce_better_version:db1|PB_sync_0                                                         ; debounce_better_version:db1|PB_sync_1                                                                         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; rst:rst1|a[11]                                                                                ; rst:rst1|a[10]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; test_led:tst1|led_reg[3]                                                                      ; test_led:tst1|led_reg[2]                                                                                      ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; test_led:tst1|accum[22]                                                                       ; test_led:tst1|flag_clk[0]                                                                                     ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.038      ; 0.390      ;
; 0.268 ; rst:rst1|a[12]                                                                                ; rst:rst1|a[11]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; rst:rst1|a[10]                                                                                ; rst:rst1|a[9]                                                                                                 ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; rst:rst1|a[17]                                                                                ; rst:rst1|a[16]                                                                                                ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.273 ; upr1:u1|front1[1]                                                                             ; upr1:u1|front1[2]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.276 ; upr1:u1|reg_adr_rom[1]                                                                        ; rom5:rom_inst|altsyncram:altsyncram_component|altsyncram_pqb1:auto_generated|ram_block1a3~porta_address_reg0  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.218      ; 0.598      ;
; 0.277 ; upr1:u1|front1[0]                                                                             ; upr1:u1|front1[1]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.279 ; test_led:tst1|flag_clk[1]                                                                     ; test_led:tst1|flag_clk[2]                                                                                     ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; debounce_better_version:db1|PB_cnt[14]                                                        ; debounce_better_version:db1|PB_state                                                                          ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.292 ; test_led:tst1|accum[10]                                                                       ; test_led:tst1|accum[10]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; test_led:tst1|accum[1]                                                                        ; test_led:tst1|accum[1]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; upr1:u1|accum[15]                                                                             ; upr1:u1|accum[15]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; test_led:tst1|accum[17]                                                                       ; test_led:tst1|accum[17]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; test_led:tst1|accum[11]                                                                       ; test_led:tst1|accum[11]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; test_led:tst1|accum[9]                                                                        ; test_led:tst1|accum[9]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; test_led:tst1|accum[8]                                                                        ; test_led:tst1|accum[8]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; test_led:tst1|accum[6]                                                                        ; test_led:tst1|accum[6]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; test_led:tst1|accum[3]                                                                        ; test_led:tst1|accum[3]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; upr1:u1|accum[19]                                                                             ; upr1:u1|accum[19]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; upr1:u1|accum[13]                                                                             ; upr1:u1|accum[13]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; upr1:u1|accum[5]                                                                              ; upr1:u1|accum[5]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; upr1:u1|accum[1]                                                                              ; upr1:u1|accum[1]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; upr1:u1|accum[0]                                                                              ; upr1:u1|accum[0]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; test_led:tst1|accum[21]                                                                       ; test_led:tst1|accum[21]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; test_led:tst1|accum[19]                                                                       ; test_led:tst1|accum[19]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; test_led:tst1|accum[16]                                                                       ; test_led:tst1|accum[16]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; test_led:tst1|accum[15]                                                                       ; test_led:tst1|accum[15]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; test_led:tst1|accum[14]                                                                       ; test_led:tst1|accum[14]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; test_led:tst1|accum[13]                                                                       ; test_led:tst1|accum[13]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; test_led:tst1|accum[12]                                                                       ; test_led:tst1|accum[12]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; test_led:tst1|accum[7]                                                                        ; test_led:tst1|accum[7]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; test_led:tst1|accum[5]                                                                        ; test_led:tst1|accum[5]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; test_led:tst1|accum[2]                                                                        ; test_led:tst1|accum[2]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; upr1:u1|accum[29]                                                                             ; upr1:u1|accum[29]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; upr1:u1|accum[27]                                                                             ; upr1:u1|accum[27]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; upr1:u1|accum[21]                                                                             ; upr1:u1|accum[21]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; upr1:u1|accum[9]                                                                              ; upr1:u1|accum[9]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; upr1:u1|accum[7]                                                                              ; upr1:u1|accum[7]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; test_led:tst1|accum[20]                                                                       ; test_led:tst1|accum[20]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; test_led:tst1|accum[18]                                                                       ; test_led:tst1|accum[18]                                                                                       ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; test_led:tst1|accum[4]                                                                        ; test_led:tst1|accum[4]                                                                                        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; upr1:u1|accum[30]                                                                             ; upr1:u1|accum[30]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; upr1:u1|accum[25]                                                                             ; upr1:u1|accum[25]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; upr1:u1|accum[23]                                                                             ; upr1:u1|accum[23]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; upr1:u1|accum[22]                                                                             ; upr1:u1|accum[22]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; upr1:u1|accum[14]                                                                             ; upr1:u1|accum[14]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; upr1:u1|accum[12]                                                                             ; upr1:u1|accum[12]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; upr1:u1|accum[8]                                                                              ; upr1:u1|accum[8]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; upr1:u1|accum[4]                                                                              ; upr1:u1|accum[4]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; upr1:u1|accum[2]                                                                              ; upr1:u1|accum[2]                                                                                              ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; upr1:u1|accum[28]                                                                             ; upr1:u1|accum[28]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; upr1:u1|accum[26]                                                                             ; upr1:u1|accum[26]                                                                                             ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.416      ;
+-------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                           ;
+-------+-----------------------+-----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                                                                        ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.193 ; rst:rst2|a[2]         ; rst:rst2|a[1]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rst:rst2|a[8]         ; rst:rst2|a[7]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rst:rst2|a[9]         ; rst:rst2|a[8]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rst:rst2|a[10]        ; rst:rst2|a[9]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rst:rst2|a[12]        ; rst:rst2|a[11]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rst:rst2|a[26]        ; rst:rst2|a[25]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; rst:rst2|a[14]        ; rst:rst2|a[13]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; rst:rst2|a[29]        ; rst:rst2|a[28]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; rst:rst2|a[1]         ; rst:rst2|a[0]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; rst:rst2|a[13]        ; rst:rst2|a[12]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; rst:rst2|a[15]        ; rst:rst2|a[14]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; rst:rst2|a[24]        ; rst:rst2|a[23]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; rst:rst2|a[30]        ; rst:rst2|a[29]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; rst:rst2|a[17]        ; rst:rst2|a[16]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; rst:rst2|a[20]        ; rst:rst2|a[19]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; rst:rst2|a[27]        ; rst:rst2|a[26]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.198 ; rst:rst2|a[28]        ; rst:rst2|a[27]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.036      ; 0.318      ;
; 0.265 ; rst:rst2|a[3]         ; rst:rst2|a[2]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; rst:rst2|a[7]         ; rst:rst2|a[6]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; rst:rst2|a[5]         ; rst:rst2|a[4]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; rst:rst2|a[11]        ; rst:rst2|a[10]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; rst:rst2|a[23]        ; rst:rst2|a[22]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; rst:rst2|a[25]        ; rst:rst2|a[24]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; rst:rst2|a[6]         ; rst:rst2|a[5]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; rst:rst2|a[16]        ; rst:rst2|a[15]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.035      ; 0.387      ;
; 0.268 ; rst:rst2|a[18]        ; rst:rst2|a[17]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; rst:rst2|a[21]        ; rst:rst2|a[20]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; rst:rst2|a[22]        ; rst:rst2|a[21]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; rst:rst2|a[4]         ; rst:rst2|a[3]         ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; rst:rst2|a[19]        ; rst:rst2|a[18]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.036      ; 0.390      ;
; 0.368 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.239      ; 0.691      ;
; 0.368 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[30] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.239      ; 0.691      ;
; 0.368 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[29] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.239      ; 0.691      ;
; 0.368 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[28] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.239      ; 0.691      ;
; 0.368 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[27] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.239      ; 0.691      ;
; 0.368 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[26] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.239      ; 0.691      ;
; 0.368 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[25] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.239      ; 0.691      ;
; 0.368 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.239      ; 0.691      ;
; 0.368 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[23] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.239      ; 0.691      ;
; 0.368 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[22] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.239      ; 0.691      ;
; 0.368 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[21] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.239      ; 0.691      ;
; 0.368 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.239      ; 0.691      ;
; 0.372 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[13] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.237      ; 0.693      ;
; 0.402 ; rst:rst2|a[31]        ; rst:rst2|a[30]        ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.033      ; 0.519      ;
; 0.458 ; upr1:u1|data_reg[13]  ; dds_fm:dds1|Accum[13] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.290      ; 0.830      ;
; 0.506 ; upr1:u1|data_reg[19]  ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.291      ; 0.879      ;
; 0.519 ; upr1:u1|data_reg[18]  ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.291      ; 0.892      ;
; 0.555 ; upr1:u1|data_reg[2]   ; dds_fm:dds1|Accum[2]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.092      ; 0.729      ;
; 0.556 ; upr1:u1|data_reg[18]  ; dds_fm:dds1|Accum[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.093      ; 0.731      ;
; 0.557 ; upr1:u1|data_reg[4]   ; dds_fm:dds1|Accum[4]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.092      ; 0.731      ;
; 0.558 ; upr1:u1|data_reg[3]   ; dds_fm:dds1|Accum[3]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.092      ; 0.732      ;
; 0.559 ; upr1:u1|data_reg[19]  ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.093      ; 0.734      ;
; 0.559 ; upr1:u1|data_reg[8]   ; dds_fm:dds1|Accum[8]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.092      ; 0.733      ;
; 0.560 ; upr1:u1|data_reg[7]   ; dds_fm:dds1|Accum[7]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.092      ; 0.734      ;
; 0.566 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[19] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.041      ; 0.691      ;
; 0.566 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[18] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.041      ; 0.691      ;
; 0.566 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.041      ; 0.691      ;
; 0.566 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.041      ; 0.691      ;
; 0.568 ; upr1:u1|data_reg[16]  ; dds_fm:dds1|Accum[16] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.093      ; 0.743      ;
; 0.570 ; upr1:u1|data_reg[17]  ; dds_fm:dds1|Accum[17] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.093      ; 0.745      ;
; 0.570 ; upr1:u1|data_reg[17]  ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.291      ; 0.943      ;
; 0.570 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[15] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.039      ; 0.693      ;
; 0.570 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[14] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.039      ; 0.693      ;
; 0.570 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[12] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.039      ; 0.693      ;
; 0.570 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[11] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.039      ; 0.693      ;
; 0.570 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[10] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.039      ; 0.693      ;
; 0.570 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[9]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.039      ; 0.693      ;
; 0.570 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[8]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.039      ; 0.693      ;
; 0.570 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[7]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.039      ; 0.693      ;
; 0.570 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[6]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.039      ; 0.693      ;
; 0.570 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[5]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.039      ; 0.693      ;
; 0.570 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[4]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.039      ; 0.693      ;
; 0.570 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[3]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.039      ; 0.693      ;
; 0.570 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[2]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.039      ; 0.693      ;
; 0.570 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[1]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.039      ; 0.693      ;
; 0.570 ; rst:rst2|a[0]         ; dds_fm:dds1|Accum[0]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.039      ; 0.693      ;
; 0.571 ; upr1:u1|data_reg[1]   ; dds_fm:dds1|Accum[1]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.092      ; 0.745      ;
; 0.572 ; upr1:u1|data_reg[6]   ; dds_fm:dds1|Accum[6]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.092      ; 0.746      ;
; 0.573 ; upr1:u1|data_reg[19]  ; dds_fm:dds1|Accum[21] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.291      ; 0.946      ;
; 0.574 ; upr1:u1|data_reg[5]   ; dds_fm:dds1|Accum[5]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.092      ; 0.748      ;
; 0.576 ; upr1:u1|data_reg[19]  ; dds_fm:dds1|Accum[22] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.291      ; 0.949      ;
; 0.583 ; upr1:u1|data_reg[16]  ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.291      ; 0.956      ;
; 0.583 ; upr1:u1|data_reg[18]  ; dds_fm:dds1|Accum[21] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.291      ; 0.956      ;
; 0.586 ; upr1:u1|data_reg[0]   ; dds_fm:dds1|Accum[0]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.092      ; 0.760      ;
; 0.586 ; upr1:u1|data_reg[18]  ; dds_fm:dds1|Accum[22] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.291      ; 0.959      ;
; 0.589 ; dds_fm:dds1|Accum[31] ; dds_fm:dds1|Accum[31] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.045      ; 0.718      ;
; 0.614 ; upr1:u1|data_reg[12]  ; dds_fm:dds1|Accum[13] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.290      ; 0.986      ;
; 0.626 ; upr1:u1|data_reg[9]   ; dds_fm:dds1|Accum[9]  ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.092      ; 0.800      ;
; 0.626 ; dds_fm:dds1|Accum[19] ; dds_fm:dds1|Accum[20] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 0.000        ; 0.235      ; 0.945      ;
; 0.638 ; upr1:u1|data_reg[14]  ; dds_fm:dds1|Accum[14] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.092      ; 0.812      ;
; 0.639 ; upr1:u1|data_reg[19]  ; dds_fm:dds1|Accum[23] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.291      ; 1.012      ;
; 0.639 ; upr1:u1|data_reg[10]  ; dds_fm:dds1|Accum[10] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.092      ; 0.813      ;
; 0.642 ; upr1:u1|data_reg[19]  ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.291      ; 1.015      ;
; 0.642 ; upr1:u1|data_reg[15]  ; dds_fm:dds1|Accum[15] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.092      ; 0.816      ;
; 0.649 ; upr1:u1|data_reg[18]  ; dds_fm:dds1|Accum[23] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.291      ; 1.022      ;
; 0.650 ; upr1:u1|data_reg[17]  ; dds_fm:dds1|Accum[21] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.291      ; 1.023      ;
; 0.652 ; upr1:u1|data_reg[8]   ; dds_fm:dds1|Accum[13] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.290      ; 1.024      ;
; 0.652 ; upr1:u1|data_reg[18]  ; dds_fm:dds1|Accum[24] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.291      ; 1.025      ;
; 0.653 ; upr1:u1|data_reg[12]  ; dds_fm:dds1|Accum[12] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.092      ; 0.827      ;
; 0.653 ; upr1:u1|data_reg[17]  ; dds_fm:dds1|Accum[22] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -0.002       ; 0.291      ; 1.026      ;
+-------+-----------------------+-----------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.589 ns




+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                               ;
+--------------------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                                                ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                     ; -1.273  ; 0.129 ; N/A      ; N/A     ; 1.333               ;
;  clk_50MHZ                                                                           ; N/A     ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 12.351  ; 0.129 ; N/A      ; N/A     ; 9.738               ;
;  pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -1.273  ; 0.193 ; N/A      ; N/A     ; 1.333               ;
; Design-wide TNS                                                                      ; -19.736 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_50MHZ                                                                           ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; -19.736 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_LED0     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_LED1     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_LED2     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_LED3     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_LED4     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_LED5     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_LED6     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_LED7     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_tx        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T_TEST1       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T_TEST2       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; uart_rx                 ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; push_btn2               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; push_btn1               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; push_btn3               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_50MHZ               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED0     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED1     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED2     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED3     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED4     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; FPGA_LED5     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; FPGA_LED6     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.12 V              ; -0.0416 V           ; 0.22 V                               ; 0.194 V                              ; 6.6e-10 s                   ; 6.46e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.12 V             ; -0.0416 V          ; 0.22 V                              ; 0.194 V                             ; 6.6e-10 s                  ; 6.46e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED7     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.09 V              ; -0.0054 V           ; 0.289 V                              ; 0.269 V                              ; 5.45e-09 s                  ; 5.34e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.47e-08 V                  ; 3.09 V             ; -0.0054 V          ; 0.289 V                             ; 0.269 V                             ; 5.45e-09 s                 ; 5.34e-09 s                 ; Yes                       ; No                        ;
; SDR_tx        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.47e-08 V                   ; 3.11 V              ; -0.0361 V           ; 0.311 V                              ; 0.293 V                              ; 9.52e-10 s                  ; 9.14e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.47e-08 V                  ; 3.11 V             ; -0.0361 V          ; 0.311 V                             ; 0.293 V                             ; 9.52e-10 s                 ; 9.14e-10 s                 ; No                        ; Yes                       ;
; T_TEST1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; T_TEST2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.56e-08 V                   ; 3.11 V              ; -0.0364 V           ; 0.238 V                              ; 0.209 V                              ; 6.74e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.56e-08 V                  ; 3.11 V             ; -0.0364 V          ; 0.238 V                             ; 0.209 V                             ; 6.74e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED0     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED1     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED2     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED3     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED4     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; FPGA_LED5     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; FPGA_LED6     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.018 V            ; 0.094 V                              ; 0.187 V                              ; 8.32e-10 s                  ; 8.33e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.018 V           ; 0.094 V                             ; 0.187 V                             ; 8.32e-10 s                 ; 8.33e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_LED7     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.09 V              ; -0.00237 V          ; 0.121 V                              ; 0.213 V                              ; 6.61e-09 s                  ; 6.63e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.09 V             ; -0.00237 V         ; 0.121 V                             ; 0.213 V                             ; 6.61e-09 s                 ; 6.63e-09 s                 ; Yes                       ; Yes                       ;
; SDR_tx        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-06 V                   ; 3.1 V               ; -0.0166 V           ; 0.106 V                              ; 0.184 V                              ; 1.19e-09 s                  ; 1.24e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.19e-06 V                  ; 3.1 V              ; -0.0166 V          ; 0.106 V                             ; 0.184 V                             ; 1.19e-09 s                 ; 1.24e-09 s                 ; Yes                       ; Yes                       ;
; T_TEST1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; T_TEST2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.76e-06 V                   ; 3.09 V              ; -0.0169 V           ; 0.103 V                              ; 0.102 V                              ; 8.54e-10 s                  ; 8.47e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.76e-06 V                  ; 3.09 V             ; -0.0169 V          ; 0.103 V                             ; 0.102 V                             ; 8.54e-10 s                 ; 8.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; FPGA_LED0     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; FPGA_LED1     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; FPGA_LED2     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; FPGA_LED3     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; FPGA_LED4     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; FPGA_LED5     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; FPGA_LED6     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; FPGA_LED7     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; SDR_tx        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; T_TEST1       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; T_TEST2       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 8673     ; 0        ; 0        ; 0        ;
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 5620     ; 0        ; 0        ; 0        ;
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 6047     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; 8673     ; 0        ; 0        ; 0        ;
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 5620     ; 0        ; 0        ; 0        ;
; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; 6047     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 1     ; 1    ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                   ;
+--------------------------------------------------------+-------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                 ; Clock                                                                               ; Type      ; Status      ;
+--------------------------------------------------------+-------------------------------------------------------------------------------------+-----------+-------------+
; clk_50MHZ                                              ; clk_50MHZ                                                                           ; Base      ; Constrained ;
; pll3_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] ; Generated ; Constrained ;
; pll3_inst1|altpll_component|auto_generated|pll1|clk[1] ; pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] ; Generated ; Constrained ;
+--------------------------------------------------------+-------------------------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; push_btn3  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FPGA_LED0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_LED1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_LED2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_LED3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_LED4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_LED5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_LED6   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_LED7   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDR_tx      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; push_btn3  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FPGA_LED0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_LED1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_LED2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_LED3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_LED4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_LED5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_LED6   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FPGA_LED7   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDR_tx      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Wed Oct 31 10:11:19 2018
Info: Command: quartus_sta sdr_tx -c sdr_tx
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'sdr_tx.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] (Rise) to pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] (Rise) to pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] (Rise) to pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.273
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.273             -19.736 pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):    12.351               0.000 pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] 
Info (332146): Worst-case hold slack is 0.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.268               0.000 pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):     0.371               0.000 pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.333               0.000 pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):     9.738               0.000 pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):     9.835               0.000 clk_50MHZ 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.386 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] (Rise) to pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] (Rise) to pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] (Rise) to pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.729
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.729              -7.888 pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):    13.136               0.000 pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] 
Info (332146): Worst-case hold slack is 0.263
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.263               0.000 pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):     0.330               0.000 pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.333               0.000 pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):     9.743               0.000 pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):     9.818               0.000 clk_50MHZ 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.652 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] (Rise) to pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] (Rise) to pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] (Rise) (setup and hold)
    Critical Warning (332169): From pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] (Rise) to pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 0.761
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.761               0.000 pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):    15.554               0.000 pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] 
Info (332146): Worst-case hold slack is 0.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.129               0.000 pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):     0.193               0.000 pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.333               0.000 pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):     9.587               0.000 clk_50MHZ 
    Info (332119):     9.749               0.000 pll3:pll3_inst1|altpll:altpll_component|pll3_altpll:auto_generated|wire_pll1_clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.589 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 670 megabytes
    Info: Processing ended: Wed Oct 31 10:11:24 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:03


