/**
 * \file IfxLeth_Eth.c
 * \brief LETH ETH details
 *
 * \version iLLD-TC4-v2.2.0
 * \copyright Copyright (c) 2025 Infineon Technologies AG. All rights reserved.
 *
 *
 *
 *                                 IMPORTANT NOTICE
 *
 * Use of this file is subject to the terms of use agreed between (i) you or
 * the company in which ordinary course of business you are acting and (ii)
 * Infineon Technologies AG or its licensees. If and as long as no such terms
 * of use are agreed, use of this file is subject to following:
 *
 * Boost Software License - Version 1.0 - August 17th, 2003
 *
 * Permission is hereby granted, free of charge, to any person or organization
 * obtaining a copy of the software and accompanying documentation covered by
 * this license (the "Software") to use, reproduce, display, distribute,
 * execute, and transmit the Software, and to prepare derivative works of the
 * Software, and to permit third-parties to whom the Software is furnished to
 * do so, all subject to the following:
 *
 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 *
 *
 */

/******************************************************************************/
/*----------------------------------Includes----------------------------------*/
/******************************************************************************/

#include "IfxLeth_Eth.h"

/******************************************************************************/
/*-----------------------Exported Variables/Constants-------------------------*/
/******************************************************************************/

IFX_ALIGN(8) IfxLeth_RxDescrList IfxLeth_Eth_rxDescrList[IFXLETH_NUM_RX_CHANNELS];

IFX_ALIGN(8) IfxLeth_TxDescrList IfxLeth_Eth_txDescrList[IFXLETH_NUM_TX_CHANNELS];

/******************************************************************************/
/*-------------------------Function Implementations---------------------------*/
/******************************************************************************/

void IfxLeth_Eth_writeHeader(uint8 *txBuffer, uint8 *destinationAddress, uint8 *sourceAddress, uint32 payloadLength)
{
    uint32 i;

    /* Destination Address */
    for (i = 0; i < 6; i++)
    {
        *txBuffer++ = *destinationAddress++;
    }

    /* Source Address */
    for (i = 0; i < 6; i++)
    {
        *txBuffer++ = *sourceAddress++;
    }

    /* packet size */
    *txBuffer++ = (uint8)(payloadLength / 256);
    *txBuffer   = (uint8)(payloadLength % 256);
}


void IfxLeth_Eth_startReceiver(IfxLeth_Eth *leth, IfxLeth_PortIndex portIndex, IfxLeth_RxDmaChannel channelId)
{
    Ifx_LETH *lethSFR = leth->lethSFR;
    lethSFR->PORT[portIndex].CORE.MAC_CONFIGURATION.B.RE = 1;
    lethSFR->DMA.CH[channelId].RX_CONTROL.B.SR           = 1;
}


void IfxLeth_Eth_startTransmitter(IfxLeth_Eth *leth, IfxLeth_PortIndex portIndex, IfxLeth_TxDmaChannel channelId)
{
    Ifx_LETH *lethSFR = leth->lethSFR;
    lethSFR->PORT[portIndex].CORE.MAC_CONFIGURATION.B.TE = 1;
    lethSFR->DMA.CH[channelId].TX_CONTROL.B.ST           = 1;
}


void IfxLeth_Eth_singlePortInitConfig(IfxLeth_Eth_SinglePortConfig *config, Ifx_LETH *lethSFR)
{
    const IfxLeth_Eth_SinglePortConfig defaultConfig = {
        .lethSFR          = NULL_PTR,
        .interface        = IfxLeth_PhyInterface_rmii_100,
        .macAddress       = {0x00,                                                         0x11,                          0x22, 0x33, 0x44, 0x55},
        .enableLoopback   = FALSE,
        .duplexMode       = TRUE,
        .disableCrcCheck  = TRUE,
        .txQueueSize      = 0,
        .rxQueueSize      = 0,
        .txConfigChannel0 = {
            .txDescrList           = (IfxLeth_TxDescrList *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &IfxLeth_Eth_txDescrList[0]),
            .txBuffer1StartAddress = NULL_PTR,
            .txBuffer1Size         = 128,
            .channelEnable         = TRUE,
            .channelId             = IfxLeth_TxDmaChannel_0,
            .maxBurstLength        = IfxLeth_DmaBurstLength_16,
            .enableOSF             = FALSE,
        },
        .rxConfigChannel0                 = {
            .rxDescrList           = (IfxLeth_RxDescrList *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &IfxLeth_Eth_rxDescrList[0]),
            .rxBuffer1StartAddress = NULL_PTR,
            .rxBuffer1Size         = 128,
            .channelEnable         = TRUE,
            .channelId             = IfxLeth_RxDmaChannel_0,
            .maxBurstLength        = IfxLeth_DmaBurstLength_16,
        },
        .interruptConfig                  = {
            .dmaTx0                       = {
                .priority = 0,
                .provider = IfxSrc_Tos_cpu0,
                .vmId     = IfxSrc_VmId_0
            },
            .dmaRx0                       = {
                .priority = 0,
                .provider = IfxSrc_Tos_cpu0,
                .vmId     = IfxSrc_VmId_0
            },
            .mtl                          = {
                .priority = 0,
                .provider = IfxSrc_Tos_cpu0,
                .vmId     = IfxSrc_VmId_0
            },
        },
        .txQueueUnderflowInterruptEnabled = FALSE,
        .rxQueueOverflowInterruptEnabled  = FALSE
    };

    /* Default Configuration */
    *config = defaultConfig;

    /* take over module pointer */
    config->lethSFR = lethSFR;
}


void IfxLeth_Eth_singlePortInit(IfxLeth_Eth *leth, IfxLeth_PortIndex portIndex, IfxLeth_Eth_SinglePortConfig *config)
{
    Ifx_LETH *lethSFR = config->lethSFR;

    leth->lethSFR = lethSFR;

    /* Light weight API for Single Port (Configured though portIndex), Single DMA Channel 0, MTL Q0 mode across different interfaces (Application to initialize pins appropriate to the interface after calling this API) */
    /* Application must clear required SRAMs using VMT */
    IfxLeth_enableModule(lethSFR); /*Application to provide internal clock to LETH IP before this point*/

    /*Provide clock to required Port*/
    IfxLeth_enablePortClock(lethSFR, portIndex);

#ifndef IFXLETH_DISABLE_RESET     /*Temporarily bypass reset until RTL is fixed. To be defined in application to bypass kernel reset. Can also be used for silicon sequence to bringup by external tranceivers*/

    IfxLeth_resetModule(lethSFR); /*Application to provide all external clocks to MAC before this point*/

#endif

    /*Interface Select Phase 1*/
    IfxLeth_setPhyInterface(lethSFR, portIndex, config->interface, IfxLeth_PhyInterfacePhase_1);

    IfxLeth_Dma_applySoftwareReset(lethSFR);

    /*Bridge*/
    lethSFR->BRIDGE.ETHBR_FWD_CTRL_REG.B.Q_CH_MAPPING_EN = 0;         /*Single Port*/
    lethSFR->BRIDGE.ETHBR_FWD_CTRL_REG.B.PORT_SEL        = portIndex; /* Port Selection */
    /*Dma*/

    Ifx_LETH_DMA *dma = (Ifx_LETH_DMA *)&(lethSFR->DMA.MODE.U);

    {
        dma->SYSBUS_MODE.B.FB     = 1;
        dma->SYSBUS_MODE.B.BLEN16 = 1;
        dma->SYSBUS_MODE.B.AAL    = 1;

        /*Dma Channel 0*/
        Ifx_LETH_DMA_CH *dmaCh0 = (Ifx_LETH_DMA_CH *)&(lethSFR->DMA.CH[0].CONTROL.U);

        dmaCh0->TX_CONTROL.B.TXPBL = IfxLeth_DmaBurstLength_16;
        dmaCh0->RX_CONTROL.B.RXPBL = IfxLeth_DmaBurstLength_16;
        dmaCh0->TX_CONTROL.B.OSF   = config->enableOSF;
        {
            /*Initialize Descriptors*/

            {
                config->txConfigChannel0.channelId = IfxLeth_TxDmaChannel_0;
                IfxLeth_Eth_initTransmitDescriptors(leth, &config->txConfigChannel0);
            }

            {
                config->rxConfigChannel0.channelId = IfxLeth_RxDmaChannel_0;
                IfxLeth_Eth_initReceiveDescriptors(leth, &config->rxConfigChannel0);
            }
        }
    }

    /*Interface Select Phase 2*/
    IfxLeth_setPhyInterface(lethSFR, portIndex, config->interface, IfxLeth_PhyInterfacePhase_2);

    /*Mtl*/
    {
        Ifx_LETH_PORT_MTL *mtl = (Ifx_LETH_PORT_MTL *)&(lethSFR->PORT[portIndex].MTL.MTL_OPERATION_MODE.U);

        mtl->MTL_RXQ_DMA_MAP0.B.Q0DDMACH        = 0;
        mtl->MTL_RXQ_DMA_MAP0.B.Q0MDMACH        = 0; /*Rx DMA Ch 0*/

        mtl->Q0.MTL_TXQ0_OPERATION_MODE.B.TXQEN = 2; /* MTL TXQ0 enabled*/
        mtl->Q0.MTL_TXQ0_OPERATION_MODE.B.TSF   = 1;
        mtl->Q0.MTL_TXQ0_OPERATION_MODE.B.TQS   = config->txQueueSize;

        if (config->txQueueUnderflowInterruptEnabled)
        {
            mtl->Q0.MTL_Q0_INTERRUPT_CONTROL_STATUS.B.TXUIE = 1;
        }

        mtl->Q0.MTL_RXQ0_OPERATION_MODE.B.RSF = 1;
        mtl->Q0.MTL_RXQ0_OPERATION_MODE.B.FUP = 1;
        mtl->Q0.MTL_RXQ0_OPERATION_MODE.B.RQS = config->rxQueueSize;

        if (config->rxQueueOverflowInterruptEnabled)
        {
            mtl->Q0.MTL_Q0_INTERRUPT_CONTROL_STATUS.B.RXOIE = 1;
        }
    }

    /*Mac*/
    {
        Ifx_LETH_PORT_CORE *mac = (Ifx_LETH_PORT_CORE *)&(lethSFR->PORT[portIndex].CORE.MAC_CONFIGURATION.U);

        mac->MAC_ADDRESS0_HIGH.B.ADDRHI = ((config->macAddress[5]) << 8) + (config->macAddress[4]);
        mac->MAC_ADDRESS0_LOW.U         = ((config->macAddress[3]) << 24) + ((config->macAddress[2]) << 16) + ((config->macAddress[1]) << 8) + (config->macAddress[0]);

        /*Basic Filter*/
        {
            mac->MAC_PACKET_FILTER.B.RA = 1;
            mac->MAC_PACKET_FILTER.B.PR = 1;
        }

        mac->MAC_CSR_SW_CTRL.B.RCWE        = 1; /*Interrupt flags clear on Write of 1*/

        mac->MAC_CONFIGURATION.B.LM        = config->enableLoopback;
        mac->MAC_CONFIGURATION.B.DM        = config->duplexMode;

        mac->MAC_EXT_CONFIGURATION.B.DCRCC = config->disableCrcCheck;

        mac->MAC_RXQ_CTRL0.B.RXQ0EN        = 2;
    }

    /*Interrupts*/
    if (config->interruptConfig.mtl.priority > 0)
    {
        volatile Ifx_SRC_SRCR *srcSFR;
        srcSFR = IfxLeth_getSrcPointer(IfxLeth_ServiceRequest_Intr);
        IfxSrc_init(srcSFR, config->interruptConfig.mtl.provider, config->interruptConfig.mtl.priority, config->interruptConfig.mtl.vmId);
        IfxSrc_enable(srcSFR);
    }

    if ((config->interruptConfig.dmaTx0.priority > 0) || (config->interruptConfig.dmaTx0.provider == IfxSrc_Tos_dma0) || (config->interruptConfig.dmaTx0.provider == IfxSrc_Tos_dma1))
    {
        dma->CH[0].INTERRUPT_ENABLE.B.TIE = 1;
        dma->CH[0].INTERRUPT_ENABLE.B.NIE = 1;

        volatile Ifx_SRC_SRCR *srcSFR;
        srcSFR = IfxLeth_getSrcPointer(IfxLeth_ServiceRequest_DmaTx_0); /*DMA Tx Channel 0*/
        IfxSrc_init(srcSFR, config->interruptConfig.dmaTx0.provider, config->interruptConfig.dmaTx0.priority, config->interruptConfig.dmaTx0.vmId);
        IfxSrc_enable(srcSFR);
    }

    if ((config->interruptConfig.dmaRx0.priority > 0) || (config->interruptConfig.dmaRx0.provider == IfxSrc_Tos_dma0) || (config->interruptConfig.dmaRx0.provider == IfxSrc_Tos_dma1))
    {
        dma->CH[0].INTERRUPT_ENABLE.B.RIE = 1;

        if (dma->CH[0].INTERRUPT_ENABLE.B.NIE != 1)
        {
            dma->CH[0].INTERRUPT_ENABLE.B.NIE = 1;
        }

        volatile Ifx_SRC_SRCR *srcSFR;
        srcSFR = IfxLeth_getSrcPointer(IfxLeth_ServiceRequest_DmaRx_0); /*DMA Rx Channel 0*/
        IfxSrc_init(srcSFR, config->interruptConfig.dmaRx0.provider, config->interruptConfig.dmaRx0.priority, config->interruptConfig.dmaRx0.vmId);
        IfxSrc_enable(srcSFR);
    }
}


void IfxLeth_Eth_initTransmitDescriptors(IfxLeth_Eth *leth, IfxLeth_Eth_TxChannelConfig *config)
{
    int                  i;
    uint32               buffer1StartAddress = (uint32)config->txBuffer1StartAddress;

    IfxLeth_TxDmaChannel channelId           = config->channelId;

    /*Store parameters in leth handle*/
    leth->txChannel[channelId].channelId      = channelId;
    leth->txChannel[channelId].txDescrList    = config->txDescrList;
    leth->txChannel[channelId].txBuf1Size     = (uint16)config->txBuffer1Size;
    leth->txChannel[channelId].buffer1Address = buffer1StartAddress;

    // leth->txChannel[channelId].checksumControl      = config->checksumControl;
    //leth->txChannel[channelId].sourceAddressControl = config->sourceAddressControl;
    //leth->txChannel[channelId].crcControl           = config->crcControl;

    /*Optional Features*/
    // leth->txChannel[channelId].vlanTagControl  = config->vlanTagControl;
    // leth->txChannel[channelId].timeStampEnable = config->timeStampEnable;
    // leth->txChannel[channelId].avbSlotNumber   = config->avbSlotNumber;

    volatile IfxLeth_TxDescr *descr = IfxLeth_Eth_getBaseTxDescriptor(leth, channelId);

    leth->txChannel[channelId].txDescrPtr = descr;

    IFX_ASSERT(IFX_VERBOSE_LEVEL_ERROR, (config->txBuffer1Size) % 4 == 0);

    /* Initialize descriptors in ring mode */
    for (i = 0; i < IFXLETH_MAX_TX_DESCRIPTORS; i++)
    {
        descr->TDES0.U     = (uint32)(config->txBuffer1Size * i) + buffer1StartAddress;
        descr->TDES1.U     = 0;       /* buffer2 not used */
        descr->TDES2.U     = 0;
        descr->TDES3.U     = 0;

        descr->TDES2.R.B1L = config->txBuffer1Size;
        // descr->TDES2.R.VTIR      = config->vlanTagControl; /* optional feature: Vlan Tag Deletion, Insertion and Replacement */
        descr->TDES2.R.B2L = 0;       /* buffer2 not used */
        // descr->TDES2.R.TTSE      = config->timeStampEnable; /* optional feature: time-stamping of tx packets */
        descr->TDES2.R.IOC = 0;       /* interrupt disabled */

        /* TDES3 will be configured while transmitting each packet */

        descr = &descr[1];
    }

    Ifx_LETH        *lethSFR  = leth->lethSFR;

    Ifx_LETH_DMA_CH *dmaChSfr = (Ifx_LETH_DMA_CH *)&(lethSFR->DMA.CH[channelId].CONTROL.U);

    dmaChSfr->TXDESC_LIST_ADDRESS.U     = (uint32)IfxLeth_Eth_getBaseTxDescriptor(leth, channelId);

    dmaChSfr->TXDESC_RING_LENGTH.B.TDRL = (IFXLETH_MAX_TX_DESCRIPTORS - 1); /*0 = Ring Length of 1*/
}


void IfxLeth_Eth_initReceiveDescriptors(IfxLeth_Eth *leth, IfxLeth_Eth_RxChannelConfig *config)
{
    int                  i;
    uint32               buffer1StartAddress = (uint32)config->rxBuffer1StartAddress;

    IfxLeth_RxDmaChannel channelId           = config->channelId;

    leth->rxChannel[channelId].channelId      = channelId;
    leth->rxChannel[channelId].rxDescrList    = config->rxDescrList;
    leth->rxChannel[channelId].buffer1Address = buffer1StartAddress;
    leth->rxChannel[channelId].bufferSize     = (uint32)(config->rxBuffer1Size);

    volatile IfxLeth_RxDescr *descr = IfxLeth_Eth_getBaseRxDescriptor(leth, channelId);

    volatile IfxLeth_RxDescr *tail  = &descr[IFXLETH_MAX_RX_DESCRIPTORS - 1]; /* Point to last descriptor in the ring */

    /* Initialize descriptors in ring mode */
    for (i = 0; i < IFXLETH_MAX_RX_DESCRIPTORS; i++)
    {
        descr->RDES0.U       = (uint32)(config->rxBuffer1Size * i) + buffer1StartAddress;
        descr->RDES2.U       = 0;   /* buffer2 not used */
        descr->RDES3.R.BUF1V = 1;   /* buffer 1 valid */
        descr->RDES3.R.IOC   = 1;   /* interrupt enabled */
        descr->RDES3.R.OWN   = 1;   /* owned by DMA */

        descr                = &descr[1];
    }

    /* rest the current pointer to base pointer in the handle */
    leth->rxChannel[channelId].rxDescrPtr = IfxLeth_Eth_getBaseRxDescriptor(leth, channelId);

    Ifx_LETH        *lethSFR = leth->lethSFR;

    /* set the buffer size */
    Ifx_LETH_DMA_CH *dmaChSfr = (Ifx_LETH_DMA_CH *)&(lethSFR->DMA.CH[channelId].CONTROL.U);

    dmaChSfr->RX_CONTROL.B.RBSZ_13_Y = (config->rxBuffer1Size >> 2);
    dmaChSfr->RXDESC_LIST_ADDRESS.U  = (uint32)IfxLeth_Eth_getBaseRxDescriptor(leth, channelId);
    dmaChSfr->RX_CONTROL2.B.RDRL     = (IFXLETH_MAX_RX_DESCRIPTORS - 1);
    dmaChSfr->RXDESC_TAIL_POINTER.U  = (uint32)tail;
}


void IfxLeth_Eth_shuffleTxDescriptor(IfxLeth_Eth *leth, IfxLeth_TxDmaChannel channelId)
{
    volatile IfxLeth_TxDescr *currentDescr = leth->txChannel[channelId].txDescrPtr;
    volatile IfxLeth_TxDescr *lastDescr    = &leth->txChannel[channelId].txDescrList->descr[IFXLETH_MAX_TX_DESCRIPTORS - 1];

    /* re-Initialize descriptor */
    {
        uint32 descrIndex = ((unsigned)currentDescr - (unsigned)leth->txChannel[channelId].txDescrList) / sizeof(IfxLeth_TxDescr);
        currentDescr->TDES0.U = (uint32)(leth->txChannel[channelId].txBuf1Size * descrIndex) + leth->txChannel[channelId].buffer1Address;
        currentDescr->TDES1.U = 0;           /* buffer2 not used */
    }

    if (currentDescr == lastDescr)
    {
        volatile IfxLeth_TxDescr *descr = IfxLeth_Eth_getBaseTxDescriptor(leth, channelId);

        /* wrap around the descriptors */
        leth->txChannel[channelId].txDescrPtr = descr;
    }
    else
    {
        /* point to the next descriptor */
        leth->txChannel[channelId].txDescrPtr = &leth->txChannel[channelId].txDescrPtr[1];
    }
}


void IfxLeth_Eth_shuffleRxDescriptor(IfxLeth_Eth *leth, IfxLeth_RxDmaChannel channelId)
{
    volatile IfxLeth_RxDescr *currentDescr = leth->rxChannel[channelId].rxDescrPtr;
    volatile IfxLeth_RxDescr *lastDescr    = &leth->rxChannel[channelId].rxDescrList->descr[IFXLETH_MAX_RX_DESCRIPTORS - 1];

    /*Re-initialise Rx Descriptor of the channel*/
    uint32                    descrIndex         = ((unsigned)currentDescr - (unsigned)leth->rxChannel[channelId].rxDescrList) / sizeof(IfxLeth_RxDescr);

    uint32                    nextTailDescrIndex = descrIndex; /* Move tail (last available rx descriptor in ring) after update of descriptor. Next tail will be same as one being released by application*/

    {
        currentDescr->RDES0.U       = (uint32)(leth->rxChannel[channelId].bufferSize * descrIndex) + leth->rxChannel[channelId].buffer1Address;
        currentDescr->RDES2.U       = 0; /* buffer2 not used */

        currentDescr->RDES3.U       = 0;
        currentDescr->RDES3.R.BUF1V = 1; /* buffer 1 valid */
        currentDescr->RDES3.R.IOC   = 1; /* interrupt enabled */
        currentDescr->RDES3.R.OWN   = 1; /* owned by DMA */
    }

    if (currentDescr == lastDescr)
    {
        volatile IfxLeth_RxDescr *descr = IfxLeth_Eth_getBaseRxDescriptor(leth, channelId);

        /* wrap around the descriptors */
        leth->rxChannel[channelId].rxDescrPtr = descr;
    }
    else
    {
        /* point to the next descriptor */
        leth->rxChannel[channelId].rxDescrPtr = &leth->rxChannel[channelId].rxDescrPtr[1];
    }

    leth->lethSFR->DMA.CH[channelId].RXDESC_TAIL_POINTER.U = (uint32)&leth->rxChannel[channelId].rxDescrList->descr[nextTailDescrIndex];  /* Update tail and it also triggers sync of descriptor memory to H/w */
}


void IfxLeth_Eth_sendTransmitBuffer(IfxLeth_Eth *leth, IfxLeth_PortIndex portIndex, uint32 packetLength, IfxLeth_TxDmaChannel channelId)
{
    uint32                    i;
    volatile IfxLeth_TxDescr *firstDescr       = IfxLeth_Eth_getActualTxDescriptor(leth, channelId);
    volatile IfxLeth_TxDescr *descr            = firstDescr;
    volatile IfxLeth_TxDescr *nextDescr        = &firstDescr[1];
    uint32                    bufferLength     = leth->txChannel[channelId].txBuf1Size; /* get the configured buffer length */
    /* calculate the number of descriptors needed for the frame based on buffer length */
    uint32                    numOfDescriptors = packetLength / bufferLength;

    if (packetLength % bufferLength)
    {
        numOfDescriptors += 1;
    }

    /* configure the first descriptor */
    firstDescr->TDES3.R.FL = packetLength;   /* total length of the packet */

    // firstDescr->TDES3.R.SAIC = leth->txChannel[channelId].sourceAddressControl;          /* Source Address Insertion control. Only valid for first descriptor. Default: IfxLeth_SourceAddressControl_notIncluded */
    // firstDescr->TDES3.R.CPC  = leth->txChannel[channelId].crcControl;                     /* CRC and PAD Insertion control. Only valid for first descriptor. Default: IfxLeth_CrcControl_insertCrcAndPad */

    /* configure every other descriptor including first descriptor for the frame transmission */
    for (i = 0; i < numOfDescriptors; i++)
    {
        if (i == (numOfDescriptors - 1))
        {
            descr->TDES3.R.LD  = 1;                                              /* last descriptor of the frame */
            descr->TDES2.R.IOC = 1;                                              /* last descriptor of the frame set IOC */
            descr->TDES3.R.FD  = 0;
            descr->TDES2.R.B1L = packetLength;
        }
        else
        {
            descr->TDES3.R.LD  = 0;
            descr->TDES3.R.FD  = 0;
            descr->TDES2.R.IOC = 0;                                          /* Clear the IOC bits for intermediate buffers */
            descr->TDES2.R.B1L = leth->txChannel[channelId].txBuf1Size;
            packetLength      -= bufferLength;
        }

        descr->TDES2.R.VTIR = 0;
        descr->TDES2.R.B2L  = 0;    /* buffer2 not used */
        //descr->TDES2.R.TTSE    = leth->txChannel[channelId].timeStampEnable;

        //descr->TDES3.R.CIC     = leth->txChannel[channelId].checksumControl;
        //descr->TDES3.R.SLOTNUM = leth->txChannel[channelId].avbSlotNumber;       /* AVB Slot number */
        descr->TDES3.R.CTXT = 0U;                                                 /* Normal Descriptor */

        descr->TDES3.R.OWN  = 1U;                                                 /* release to DMA */
        IfxLeth_Eth_shuffleTxDescriptor(leth, channelId);                         /* Point to next descriptor in ring*/
        descr               = IfxLeth_Eth_getActualTxDescriptor(leth, channelId); /* update the descr pointer */
        nextDescr           = descr;
    }

    firstDescr->TDES3.R.FD                = 1;          /* first descriptor of the frame */
    leth->txChannel[channelId].txDescrPtr = firstDescr;

    Ifx_LETH *lethSFR = leth->lethSFR;
    lethSFR->DMA.CH[channelId].TXDESC_TAIL_POINTER.U = (uint32)nextDescr; /*last descriptor based on packet size*/

    if (lethSFR->DMA.CH[channelId].STATUS.B.TI)
    {
        lethSFR->DMA.CH[channelId].STATUS.U = 1; /* Clear TI*/
    }

    if (lethSFR->DMA.CH[channelId].STATUS.B.TPS)
    {
        lethSFR->DMA.CH[channelId].STATUS.U = 2; /* Clear TPS*/
    }

    if (lethSFR->DMA.CH[channelId].STATUS.B.TBU)
    {
        lethSFR->DMA.CH[channelId].STATUS.U = 4; /* Clear TBU*/
    }

    if (lethSFR->PORT[portIndex].MTL.Q0.MTL_Q0_INTERRUPT_CONTROL_STATUS.B.TXUNFIS)
    {
        lethSFR->PORT[portIndex].MTL.Q0.MTL_Q0_INTERRUPT_CONTROL_STATUS.B.TXUNFIS = 1;
    }

    if ((lethSFR->PORT[portIndex].CORE.MAC_CONFIGURATION.B.TE == 0) || (lethSFR->DMA.CH[channelId].TX_CONTROL.B.ST == 0))
    {
        IfxLeth_Eth_startTransmitter(leth, portIndex, channelId);
    }

    leth->txChannel[channelId].txDescrPtr = nextDescr;                           /* update the handle pointer to next descriptor */

    leth->txChannel[channelId].txCount++;
}


void IfxLeth_Eth_configureMacCore(IfxLeth_Eth *leth, IfxLeth_PortIndex portIndex, IfxLeth_Eth_MacConfig *config)
{
    Ifx_LETH           *lethSFR = leth->lethSFR;

    Ifx_LETH_PORT_CORE *mac     = (Ifx_LETH_PORT_CORE *)&(lethSFR->PORT[portIndex].CORE.MAC_CONFIGURATION.U);

    mac->MAC_ADDRESS0_HIGH.B.ADDRHI = ((config->macAddress[5]) << 8) + (config->macAddress[4]);
    mac->MAC_ADDRESS0_HIGH.B.DCS    = config->channelSelectMacAddress0;
    mac->MAC_ADDRESS0_LOW.U         = ((config->macAddress[3]) << 24) + ((config->macAddress[2]) << 16) + ((config->macAddress[1]) << 8) + (config->macAddress[0]);

    /*Basic Filter*/
    {
        mac->MAC_PACKET_FILTER.B.RA = 1;
        mac->MAC_PACKET_FILTER.B.PR = 1;
    }

    mac->MAC_CSR_SW_CTRL.B.RCWE        = 1; /*Interrupt flags clear on Write of 1*/

    mac->MAC_CONFIGURATION.B.LM        = config->enableLoopback;
    mac->MAC_CONFIGURATION.B.DM        = config->duplexMode;

    mac->MAC_EXT_CONFIGURATION.B.DCRCC = config->disableCrcCheck;
}


void IfxLeth_Eth_configureDMA(IfxLeth_Eth *leth, IfxLeth_Eth_DmaConfig *config)
{
    Ifx_LETH *lethSFR = leth->lethSFR;

    /*S/w Reset done by setting bit DMA_Mode.SWR*/
    IfxLeth_Dma_applySoftwareReset(lethSFR);

    Ifx_LETH_DMA *dma = (Ifx_LETH_DMA *)&(lethSFR->DMA.MODE.U);

    {
        dma->SYSBUS_MODE.B.FB     = 1;
        dma->SYSBUS_MODE.B.BLEN16 = 1;
        dma->SYSBUS_MODE.B.AAL    = config->addressAlignedBeatsEnabled; /*Address Aligned Burst Transfer*/

        uint8 channelIndex = 0;

        /*Descriptors and channel initialization*/
        for (channelIndex = 0; channelIndex < IFXLETH_NUM_DMA_CHANNELS; channelIndex++)
        {
            Ifx_LETH_DMA_CH *dmaCh = (Ifx_LETH_DMA_CH *)&(lethSFR->DMA.CH[channelIndex].CONTROL.U);

            if (config->txChannel[channelIndex].channelEnable)
            {
                IfxLeth_Eth_initTransmitDescriptors(leth, &config->txChannel[channelIndex]);

                dmaCh->TX_CONTROL.B.TXPBL = IfxLeth_DmaBurstLength_16;
                dmaCh->TX_CONTROL.B.OSF   = config->txChannel[channelIndex].enableOSF;

                if ((config->interrupt.dmaTx[channelIndex].priority > 0) || (config->interrupt.dmaTx[channelIndex].provider == IfxSrc_Tos_dma0) || (config->interrupt.dmaTx[channelIndex].provider == IfxSrc_Tos_dma1))
                {
                    dmaCh->INTERRUPT_ENABLE.B.TIE = 1;
                    dmaCh->INTERRUPT_ENABLE.B.NIE = 1;

                    volatile Ifx_SRC_SRCR *srcSFR;
                    srcSFR = IfxLeth_getSrcPointer((IfxLeth_ServiceRequest)(IfxLeth_ServiceRequest_DmaTx_0 + channelIndex)); /* Leth DMA Tx Channel node indexed by (IfxLeth_ServiceRequest_DmaTx_0 + channelIndex) */
                    IfxSrc_init(srcSFR, config->interrupt.dmaTx[channelIndex].provider, config->interrupt.dmaTx[channelIndex].priority, config->interrupt.dmaTx[channelIndex].vmId);
                    IfxSrc_enable(srcSFR);
                }
            }

            if (config->rxChannel[channelIndex].channelEnable)
            {
                IfxLeth_Eth_initReceiveDescriptors(leth, &config->rxChannel[channelIndex]);

                dmaCh->RX_CONTROL.B.RXPBL = IfxLeth_DmaBurstLength_16;

                if ((config->interrupt.dmaRx[channelIndex].priority > 0) || (config->interrupt.dmaRx[channelIndex].provider == IfxSrc_Tos_dma0) || (config->interrupt.dmaRx[channelIndex].provider == IfxSrc_Tos_dma1))
                {
                    dmaCh->INTERRUPT_ENABLE.B.RIE = 1;

                    if (dmaCh->INTERRUPT_ENABLE.B.NIE != 1)
                    {
                        dmaCh->INTERRUPT_ENABLE.B.NIE = 1;
                    }

                    volatile Ifx_SRC_SRCR *srcSFR;
                    srcSFR = IfxLeth_getSrcPointer((IfxLeth_ServiceRequest)(IfxLeth_ServiceRequest_DmaRx_0 + channelIndex)); /* Leth DMA Rx Channel node indexed by (IfxLeth_ServiceRequest_DmaRx_0 + channelIndex) */
                    IfxSrc_init(srcSFR, config->interrupt.dmaRx[channelIndex].provider, config->interrupt.dmaRx[channelIndex].priority, config->interrupt.dmaRx[channelIndex].vmId);
                    IfxSrc_enable(srcSFR);
                }
            }
        }
    }
}


void IfxLeth_Eth_configureMTL(IfxLeth_Eth *leth, IfxLeth_PortIndex portIndex, IfxLeth_Eth_MtlConfig *config)
{
    Ifx_LETH           *lethSFR = leth->lethSFR;

    Ifx_LETH_PORT_MTL  *mtl     = (Ifx_LETH_PORT_MTL *)&(lethSFR->PORT[portIndex].MTL.MTL_OPERATION_MODE.U);

    Ifx_LETH_PORT_CORE *mac     = (Ifx_LETH_PORT_CORE *)&(lethSFR->PORT[portIndex].CORE.MAC_CONFIGURATION.U);

    /*MTL TX*/
    /*By default we use strict priority for supporting multiple channels per port*/
    mtl->MTL_OPERATION_MODE.B.SCHALG = 3;

    /*TXQ 0*/
    IfxLeth_TxMtlQueue txQueueIndex = IfxLeth_TxMtlQueue_0;

    if (config->txQueue[txQueueIndex].enable == 1)
    {
        mtl->Q0.MTL_TXQ0_OPERATION_MODE.B.TXQEN = config->txQueue[txQueueIndex].mode; /* MTL TXQ0 enabled. If AVB is chosen, it does not support CBS in Q0*/
        mtl->Q0.MTL_TXQ0_OPERATION_MODE.B.TSF   = 1;
        mtl->Q0.MTL_TXQ0_OPERATION_MODE.B.TQS   = config->txQueue[txQueueIndex].txQueueSize;

        if (config->txQueue[txQueueIndex].txQueueUnderflowInterruptEnabled)
        {
            mtl->Q0.MTL_Q0_INTERRUPT_CONTROL_STATUS.B.TXUIE = 1;
        }
    }

    /*TXQ 1*/
    txQueueIndex = IfxLeth_TxMtlQueue_1;

    if (config->txQueue[txQueueIndex].enable == 1)
    {
        mtl->Q1.MTL_TXQ1_OPERATION_MODE.B.TXQEN = config->txQueue[txQueueIndex].mode; /* MTL TXQ0 enabled*/
        mtl->Q1.MTL_TXQ1_OPERATION_MODE.B.TSF   = 1;
        mtl->Q1.MTL_TXQ1_OPERATION_MODE.B.TQS   = config->txQueue[txQueueIndex].txQueueSize;

        if (config->txQueue[txQueueIndex].txQueueUnderflowInterruptEnabled)
        {
            mtl->Q1.MTL_Q1_INTERRUPT_CONTROL_STATUS.B.TXUIE = 1;
        }
    }

    /*TXQ 2*/
    txQueueIndex = IfxLeth_TxMtlQueue_2;

    if (config->txQueue[txQueueIndex].enable == 1)
    {
        mtl->Q2.MTL_TXQ2_OPERATION_MODE.B.TXQEN = config->txQueue[txQueueIndex].mode; /* MTL TXQ0 enabled*/
        mtl->Q2.MTL_TXQ2_OPERATION_MODE.B.TSF   = 1;
        mtl->Q2.MTL_TXQ2_OPERATION_MODE.B.TQS   = config->txQueue[txQueueIndex].txQueueSize;

        if (config->txQueue[txQueueIndex].txQueueUnderflowInterruptEnabled)
        {
            mtl->Q2.MTL_Q2_INTERRUPT_CONTROL_STATUS.B.TXUIE = 1;
        }
    }

    /*TXQ 3*/
    txQueueIndex = IfxLeth_TxMtlQueue_3;

    if (config->txQueue[txQueueIndex].enable == 1)
    {
        mtl->Q3.MTL_TXQ3_OPERATION_MODE.B.TXQEN = config->txQueue[txQueueIndex].mode; /* MTL TXQ0 enabled*/
        mtl->Q3.MTL_TXQ3_OPERATION_MODE.B.TSF   = 1;
        mtl->Q3.MTL_TXQ3_OPERATION_MODE.B.TQS   = config->txQueue[txQueueIndex].txQueueSize;

        if (config->txQueue[txQueueIndex].txQueueUnderflowInterruptEnabled)
        {
            mtl->Q3.MTL_Q3_INTERRUPT_CONTROL_STATUS.B.TXUIE = 1;
        }
    }

    /*TXQ 4*/
    txQueueIndex = IfxLeth_TxMtlQueue_4;

    if (config->txQueue[txQueueIndex].enable == 1)
    {
        mtl->Q4.MTL_TXQ4_OPERATION_MODE.B.TXQEN = config->txQueue[txQueueIndex].mode; /* MTL TXQ0 enabled*/
        mtl->Q4.MTL_TXQ4_OPERATION_MODE.B.TSF   = 1;
        mtl->Q4.MTL_TXQ4_OPERATION_MODE.B.TQS   = config->txQueue[txQueueIndex].txQueueSize;

        if (config->txQueue[txQueueIndex].txQueueUnderflowInterruptEnabled)
        {
            mtl->Q4.MTL_Q4_INTERRUPT_CONTROL_STATUS.B.TXUIE = 1;
        }
    }

    /*MTL RX*/
    /*RXQ 0*/
    IfxLeth_RxMtlQueue rxQueueIndex = IfxLeth_RxMtlQueue_0;

    if (config->rxQueue[rxQueueIndex].enable == 1)
    {
        /*Rx Queue(x) to DMA Channel(x) mappings
         * Only Static Mapping is configured here*/
        mtl->MTL_RXQ_DMA_MAP0.B.Q0DDMACH      = 0;
        mtl->MTL_RXQ_DMA_MAP0.B.Q0MDMACH      = config->rxQueue[rxQueueIndex].rxDmaChannelMap;

        mtl->Q0.MTL_RXQ0_OPERATION_MODE.B.RSF = 1;
        mtl->Q0.MTL_RXQ0_OPERATION_MODE.B.FUP = 1;
        mtl->Q0.MTL_RXQ0_OPERATION_MODE.B.RQS = config->rxQueue[rxQueueIndex].rxQueueSize;

        if (config->rxQueue[rxQueueIndex].rxQueueOverflowInterruptEnabled)
        {
            mtl->Q0.MTL_Q0_INTERRUPT_CONTROL_STATUS.B.RXOIE = 1;
        }

        mac->MAC_RXQ_CTRL0.B.RXQ0EN = config->rxQueue[rxQueueIndex].mode;
    }

    /*RXQ 1*/
    rxQueueIndex = IfxLeth_RxMtlQueue_1;

    if (config->rxQueue[rxQueueIndex].enable == 1)
    {
        /*Rx Queue(x) to DMA Channel(x) mappings
         * Only Static Mapping is configured here*/
        mtl->MTL_RXQ_DMA_MAP0.B.Q1DDMACH      = 0;
        mtl->MTL_RXQ_DMA_MAP0.B.Q1MDMACH      = config->rxQueue[rxQueueIndex].rxDmaChannelMap;

        mtl->Q1.MTL_RXQ1_OPERATION_MODE.B.RSF = 1;
        mtl->Q1.MTL_RXQ1_OPERATION_MODE.B.FUP = 1;
        mtl->Q1.MTL_RXQ1_OPERATION_MODE.B.RQS = config->rxQueue[rxQueueIndex].rxQueueSize;

        if (config->rxQueue[rxQueueIndex].rxQueueOverflowInterruptEnabled)
        {
            mtl->Q1.MTL_Q1_INTERRUPT_CONTROL_STATUS.B.RXOIE = 1;
        }

        mac->MAC_RXQ_CTRL0.B.RXQ1EN = config->rxQueue[rxQueueIndex].mode;
    }
}


void IfxLeth_Eth_initBridge(IfxLeth_Eth *leth, IfxLeth_Eth_BridgeConfig *config)
{
    IfxLeth_PortIndex       portIndex      = IfxLeth_PortIndex_0;
    IfxLeth_TxMtlQueue      txQueueIndex   = IfxLeth_TxMtlQueue_0;
    IfxLeth_BridgeRxChannel rxChannelIndex = IfxLeth_BridgeRxChannel_0;
    Ifx_LETH               *lethSFR        = leth->lethSFR;

    /* Application should make sure to choose valid set of configurations for all following set of registers*/

    /*Single Port or Multi Port Selection and Queue to Channel Mapping Enable*/
    IfxLeth_Bridge_setPortMode(lethSFR, config->mode);

    if (lethSFR->BRIDGE.ETHBR_FWD_CTRL_REG.B.Q_CH_MAPPING_EN) /* Following registers are configured only for multi port mode */
    {
        for (portIndex = IfxLeth_PortIndex_0; portIndex < IFXLETH_NUM_PORTS; portIndex++)
        {
            /*Loop is executed once per Port*/

            for (txQueueIndex = IfxLeth_TxMtlQueue_0; txQueueIndex < IFXLETH_NUM_TX_QUEUES; txQueueIndex++)
            {
                /*Map a particular Tx Queue to DMA Tx Channel*/
                IfxLeth_Bridge_mapTxQueue(lethSFR, portIndex, txQueueIndex, config->portConfig[portIndex].txMap[txQueueIndex]);
            }

            for (rxChannelIndex = IfxLeth_BridgeRxChannel_0; rxChannelIndex < IFXLETH_NUM_RX_CHANNELS; rxChannelIndex++)
            {
                /*Map a particular Bridge Rx Channel to DMA Rx Channel*/
                IfxLeth_Bridge_mapRxChannel(lethSFR, portIndex, rxChannelIndex, config->portConfig[portIndex].rxMap[rxChannelIndex]);
            }
        }

        /*PORTi_CTRL_REG must be configured after all PORTi_TXQ_MAP and PORTi_RXC_MAP are configured.*/
        for (portIndex = IfxLeth_PortIndex_0; portIndex < IFXLETH_NUM_PORTS; portIndex++)
        {
            /*Enable/Disable the IFXLETH_NUM_TX_QUEUES Tx Queues and IFXLETH_NUM_RX_CHANNELS Rx Channels of a Port individually based on application needs. */
            IfxLeth_Bridge_enablePortTxQueuesAndRxChannels(leth->lethSFR, portIndex, config->portConfig[portIndex].enableTxQueuesAndRxChannels);
        }

        /*Advanced Bridge Configurations in Forwarding mode*/
        if (config->forwardingConfig.enable)
        {
            Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG forwardControl;
            forwardControl.U                     = lethSFR->BRIDGE.ETHBR_FWD_CTRL_REG.U;

            forwardControl.B.MAX_PKT_LENGTH      = config->forwardingConfig.maxPacketLength;
            forwardControl.B.FW_DIS_EIN          = config->forwardingConfig.disableErrorInjectForAllRxPacketErrorTypes;
            forwardControl.B.PYLD_CHKERR_FWEI    = config->forwardingConfig.enableErrorInjectForRxWithPayloadChecksumError;
            forwardControl.B.IP_HDRERR_FWEI      = config->forwardingConfig.enableErrorInjectForRxWithIpHeaderError;
            forwardControl.B.GIANT_PKT_FWEI      = config->forwardingConfig.enableErrorInjectForGiantPackets;
            forwardControl.B.P2P_RUNT_PKT_FWEI   = config->forwardingConfig.enableErrorInjectForGoodRuntPackets;
            forwardControl.B.PBL                 = config->forwardingConfig.txBurstLength;

            lethSFR->BRIDGE.ETHBR_FWD_CTRL_REG.U = forwardControl.U;

            /*Enable forwarding for each Tx Queue in a given Port*/
            for (portIndex = IfxLeth_PortIndex_0; portIndex < IFXLETH_NUM_PORTS; portIndex++)
            {
                lethSFR->BRIDGE.PORT_CTRL_MAP[portIndex].CTRL_REG.B.FWD_EN = config->forwardingConfig.enablePortForwardingPaths[portIndex]; /*Enable given tx queue lines for forwarding*/

                /*Map the port to be connected to the Tx Queue*/

                lethSFR->BRIDGE.PORT_CTRL_MAP[portIndex].FWD_PORT_MAP.B.TXQ0_FWD_PORT_NUM = config->forwardingConfig.forwardPortMapForTxQueue0[portIndex];
                lethSFR->BRIDGE.PORT_CTRL_MAP[portIndex].FWD_PORT_MAP.B.TXQ1_FWD_PORT_NUM = config->forwardingConfig.forwardPortMapForTxQueue1[portIndex];
                lethSFR->BRIDGE.PORT_CTRL_MAP[portIndex].FWD_PORT_MAP.B.TXQ2_FWD_PORT_NUM = config->forwardingConfig.forwardPortMapForTxQueue2[portIndex];
                lethSFR->BRIDGE.PORT_CTRL_MAP[portIndex].FWD_PORT_MAP.B.TXQ3_FWD_PORT_NUM = config->forwardingConfig.forwardPortMapForTxQueue3[portIndex];
                lethSFR->BRIDGE.PORT_CTRL_MAP[portIndex].FWD_PORT_MAP.B.TXQ4_FWD_PORT_NUM = config->forwardingConfig.forwardPortMapForTxQueue4[portIndex];

                lethSFR->BRIDGE.PORT_TX_WRR_WEIGHTS.U                                     = ((lethSFR->BRIDGE.PORT_TX_WRR_WEIGHTS.U & (~(0x7F << (IFXLETH_BRIDGE_WRR_WEIGHTS_PORT_OFFSET * portIndex)))) | (config->forwardingConfig.portTxWrrWeight[portIndex] << (IFXLETH_BRIDGE_WRR_WEIGHTS_PORT_OFFSET * portIndex)));
                lethSFR->BRIDGE.PORT_RX_WRR_WEIGHTS.U                                     = ((lethSFR->BRIDGE.PORT_RX_WRR_WEIGHTS.U & (~(0x7F << (IFXLETH_BRIDGE_WRR_WEIGHTS_PORT_OFFSET * portIndex)))) | (config->forwardingConfig.portRxWrrWeight[portIndex] << (IFXLETH_BRIDGE_WRR_WEIGHTS_PORT_OFFSET * portIndex)));
            }
        }
    }
}


void IfxLeth_Eth_initBridgeConfig(IfxLeth_Eth_BridgeConfig *config)
{
    const IfxLeth_Eth_BridgeConfig defaultConfig = {
        .mode       = IfxLeth_BridgePortMode_singlePort0,
        .portConfig = {
            {
                .enableTxQueuesAndRxChannels                ={
                    .txQueues   = 1,
                    .rxChannels = 1,
                },
                .txMap                                      ={
                    IfxLeth_BridgeTxQueueMap_TxDma0,
                    IfxLeth_BridgeTxQueueMap_TxDma0,
                    IfxLeth_BridgeTxQueueMap_TxDma0,
                    IfxLeth_BridgeTxQueueMap_TxDma0,
                    IfxLeth_BridgeTxQueueMap_TxDma0
                },
                .rxMap                                      ={
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0
                },
            },
            {
                .enableTxQueuesAndRxChannels                ={
                    .txQueues   = 1,
                    .rxChannels = 1,
                },
                .txMap                                      ={
                    IfxLeth_BridgeTxQueueMap_TxDma0,
                    IfxLeth_BridgeTxQueueMap_TxDma0,
                    IfxLeth_BridgeTxQueueMap_TxDma0,
                    IfxLeth_BridgeTxQueueMap_TxDma0,
                    IfxLeth_BridgeTxQueueMap_TxDma0
                },
                .rxMap                                      ={
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0
                },
            },
            {
                .enableTxQueuesAndRxChannels                ={
                    .txQueues   = 1,
                    .rxChannels = 1,
                },
                .txMap                                      ={
                    IfxLeth_BridgeTxQueueMap_TxDma0,
                    IfxLeth_BridgeTxQueueMap_TxDma0,
                    IfxLeth_BridgeTxQueueMap_TxDma0,
                    IfxLeth_BridgeTxQueueMap_TxDma0,
                    IfxLeth_BridgeTxQueueMap_TxDma0
                },
                .rxMap                                      ={
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0
                },
            },
            {
                .enableTxQueuesAndRxChannels                ={
                    .txQueues   = 1,
                    .rxChannels = 1,
                },
                .txMap                                      ={
                    IfxLeth_BridgeTxQueueMap_TxDma0,
                    IfxLeth_BridgeTxQueueMap_TxDma0,
                    IfxLeth_BridgeTxQueueMap_TxDma0,
                    IfxLeth_BridgeTxQueueMap_TxDma0,
                    IfxLeth_BridgeTxQueueMap_TxDma0
                },
                .rxMap                                      ={
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0,
                    IfxLeth_BridgeRxCMap_RxDma0
                },
            },
        },
        .forwardingConfig                                   = {
            .enable                                         = FALSE,
            .maxPacketLength                                = 0x0040,
            .disableErrorInjectForAllRxPacketErrorTypes     = FALSE,
            .enableErrorInjectForRxWithPayloadChecksumError = FALSE,
            .enableErrorInjectForRxWithIpHeaderError        = FALSE,
            .enableErrorInjectForGiantPackets               = FALSE,
            .enableErrorInjectForGoodRuntPackets            = FALSE,
            .txBurstLength                                  = 16,
            .enablePortForwardingPaths                      = {0,    0,                                 0,     0      },
            .forwardPortMapForTxQueue0                      = {0,    0,                                 0,     0      },
            .forwardPortMapForTxQueue1                      = {0,    0,                                 0,     0      },
            .forwardPortMapForTxQueue2                      = {0,    0,                                 0,     0      },
            .forwardPortMapForTxQueue3                      = {0,    0,                                 0,     0      },
            .forwardPortMapForTxQueue4                      = {0,    0,                                 0,     0      },
            .portTxWrrWeight                                = {0x40, 0x40,                              0x40,  0x40   },
            .portRxWrrWeight                                = {0x40, 0x40,                              0x40,  0x40   },
        },
    };
    /* Default Configuration */
    *config = defaultConfig;
}


void IfxLeth_Eth_initModuleConfig(IfxLeth_Eth_Config *config, Ifx_LETH *lethSFR)
{
    const IfxLeth_Eth_Config defaultConfig = {
        .lethSFR = NULL_PTR,
        .port    = {
            {
                .enable           = TRUE,
                .phyInterfaceMode = IfxLeth_PhyInterface_rmii_100,
                .mac              = {
                    .macAddress               = {0x01, 0x22,             0x11,                                                         0x33,                          0x55, 0x44},
                    .enableLoopback           = FALSE,
                    .duplexMode               = TRUE,
                    .disableCrcCheck          = TRUE,
                    .channelSelectMacAddress0 = IfxLeth_RxDmaChannel_0,
                },
                .mtl                                          ={
                    .txQueue                                  ={
                        {
                            .enable                           = TRUE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                           = FALSE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                           = FALSE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                           = FALSE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                           = FALSE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                    },
                    .rxQueue                                  ={
                        {
                            .enable                          = TRUE,
                            .rxQueueSize                     = 0,
                            .rxDmaChannelMap                 = IfxLeth_RxDmaChannel_0,
                            .rxQueueOverflowInterruptEnabled = FALSE,
                            .mode                            = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                          = FALSE,
                            .rxQueueSize                     = 0,
                            .rxDmaChannelMap                 = IfxLeth_RxDmaChannel_0,
                            .rxQueueOverflowInterruptEnabled = FALSE,
                            .mode                            = IfxLeth_QueueMode_generic,
                        },
                    },
                },
            },
            {
                .enable           = FALSE,
                .phyInterfaceMode = IfxLeth_PhyInterface_rmii_100,
                .mac              = {
                    .macAddress               = {0x11, 0x22,             0x11,                                                         0x33,                          0x55, 0x44},
                    .enableLoopback           = FALSE,
                    .duplexMode               = TRUE,
                    .disableCrcCheck          = TRUE,
                    .channelSelectMacAddress0 = IfxLeth_RxDmaChannel_0,
                },
                .mtl                                          ={
                    .txQueue                                  ={
                        {
                            .enable                           = TRUE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                           = FALSE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                           = FALSE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                           = FALSE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                           = FALSE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                    },
                    .rxQueue                                  ={
                        {
                            .enable                          = TRUE,
                            .rxQueueSize                     = 0,
                            .rxDmaChannelMap                 = IfxLeth_RxDmaChannel_0,
                            .rxQueueOverflowInterruptEnabled = FALSE,
                            .mode                            = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                          = FALSE,
                            .rxQueueSize                     = 0,
                            .rxDmaChannelMap                 = IfxLeth_RxDmaChannel_0,
                            .rxQueueOverflowInterruptEnabled = FALSE,
                            .mode                            = IfxLeth_QueueMode_generic,
                        },
                    },
                },
            },
            {
                .enable           = FALSE,
                .phyInterfaceMode = IfxLeth_PhyInterface_rmii_100,
                .mac              = {
                    .macAddress               = {0x21, 0x22,             0x11,                                                         0x33,                          0x55, 0x44},
                    .enableLoopback           = FALSE,
                    .duplexMode               = TRUE,
                    .disableCrcCheck          = TRUE,
                    .channelSelectMacAddress0 = IfxLeth_RxDmaChannel_0,
                },
                .mtl                                          ={
                    .txQueue                                  ={
                        {
                            .enable                           = TRUE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                           = FALSE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                           = FALSE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                           = FALSE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                           = FALSE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                    },
                    .rxQueue                                  ={
                        {
                            .enable                          = TRUE,
                            .rxQueueSize                     = 0,
                            .rxDmaChannelMap                 = IfxLeth_RxDmaChannel_0,
                            .rxQueueOverflowInterruptEnabled = FALSE,
                            .mode                            = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                          = FALSE,
                            .rxQueueSize                     = 0,
                            .rxDmaChannelMap                 = IfxLeth_RxDmaChannel_0,
                            .rxQueueOverflowInterruptEnabled = FALSE,
                            .mode                            = IfxLeth_QueueMode_generic,
                        },
                    },
                },
            },
            {
                .enable           = FALSE,
                .phyInterfaceMode = IfxLeth_PhyInterface_rmii_100,
                .mac              = {
                    .macAddress               = {0x31, 0x22,             0x11,                                                         0x33,                          0x55, 0x44},
                    .enableLoopback           = FALSE,
                    .duplexMode               = TRUE,
                    .disableCrcCheck          = TRUE,
                    .channelSelectMacAddress0 = IfxLeth_RxDmaChannel_0,
                },
                .mtl                                          ={
                    .txQueue                                  ={
                        {
                            .enable                           = TRUE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                           = FALSE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                           = FALSE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                           = FALSE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                           = FALSE,
                            .txQueueSize                      = 0,
                            .txQueueUnderflowInterruptEnabled = FALSE,
                            .mode                             = IfxLeth_QueueMode_generic,
                        },
                    },
                    .rxQueue                                  ={
                        {
                            .enable                          = TRUE,
                            .rxQueueSize                     = 0,
                            .rxDmaChannelMap                 = IfxLeth_RxDmaChannel_0,
                            .rxQueueOverflowInterruptEnabled = FALSE,
                            .mode                            = IfxLeth_QueueMode_generic,
                        },
                        {
                            .enable                          = FALSE,
                            .rxQueueSize                     = 0,
                            .rxDmaChannelMap                 = IfxLeth_RxDmaChannel_0,
                            .rxQueueOverflowInterruptEnabled = FALSE,
                            .mode                            = IfxLeth_QueueMode_generic,
                        }
                    },
                },
            },
        },

        .interrupt                                            = {
            .priority = 0,
            .provider = IfxSrc_Tos_cpu0,
            .vmId     = IfxSrc_VmId_0
        },

        .dma                                                  = {
            .addressAlignedBeatsEnabled = TRUE,

            .txChannel                  = {
                {
                    .txDescrList           = (IfxLeth_TxDescrList *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &IfxLeth_Eth_txDescrList[0]),
                    .txBuffer1StartAddress = NULL_PTR,
                    .txBuffer1Size         = 128,
                    .channelEnable         = TRUE,
                    .channelId             = IfxLeth_TxDmaChannel_0,
                    .maxBurstLength        = IfxLeth_DmaBurstLength_16,
                    .enableOSF             = FALSE,
                },
                {
                    .txDescrList           = (IfxLeth_TxDescrList *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &IfxLeth_Eth_txDescrList[1]),
                    .txBuffer1StartAddress = NULL_PTR,
                    .txBuffer1Size         = 128,
                    .channelEnable         = FALSE,
                    .channelId             = IfxLeth_TxDmaChannel_1,
                    .maxBurstLength        = IfxLeth_DmaBurstLength_16,
                    .enableOSF             = FALSE,
                },
                {
                    .txDescrList           = (IfxLeth_TxDescrList *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &IfxLeth_Eth_txDescrList[2]),
                    .txBuffer1StartAddress = NULL_PTR,
                    .txBuffer1Size         = 128,
                    .channelEnable         = FALSE,
                    .channelId             = IfxLeth_TxDmaChannel_2,
                    .maxBurstLength        = IfxLeth_DmaBurstLength_16,
                    .enableOSF             = FALSE,
                },
                {
                    .txDescrList           = (IfxLeth_TxDescrList *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &IfxLeth_Eth_txDescrList[3]),
                    .txBuffer1StartAddress = NULL_PTR,
                    .txBuffer1Size         = 128,
                    .channelEnable         = FALSE,
                    .channelId             = IfxLeth_TxDmaChannel_3,
                    .maxBurstLength        = IfxLeth_DmaBurstLength_16,
                    .enableOSF             = FALSE,
                },
                {
                    .txDescrList           = (IfxLeth_TxDescrList *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &IfxLeth_Eth_txDescrList[4]),
                    .txBuffer1StartAddress = NULL_PTR,
                    .txBuffer1Size         = 128,
                    .channelEnable         = FALSE,
                    .channelId             = IfxLeth_TxDmaChannel_4,
                    .maxBurstLength        = IfxLeth_DmaBurstLength_16,
                    .enableOSF             = FALSE,
                },
                {
                    .txDescrList           = (IfxLeth_TxDescrList *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &IfxLeth_Eth_txDescrList[5]),
                    .txBuffer1StartAddress = NULL_PTR,
                    .txBuffer1Size         = 128,
                    .channelEnable         = FALSE,
                    .channelId             = IfxLeth_TxDmaChannel_5,
                    .maxBurstLength        = IfxLeth_DmaBurstLength_16,
                    .enableOSF             = FALSE,
                },
                {
                    .txDescrList           = (IfxLeth_TxDescrList *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &IfxLeth_Eth_txDescrList[6]),
                    .txBuffer1StartAddress = NULL_PTR,
                    .txBuffer1Size         = 128,
                    .channelEnable         = FALSE,
                    .channelId             = IfxLeth_TxDmaChannel_6,
                    .maxBurstLength        = IfxLeth_DmaBurstLength_16,
                    .enableOSF             = FALSE,
                },
                {
                    .txDescrList           = (IfxLeth_TxDescrList *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &IfxLeth_Eth_txDescrList[7]),
                    .txBuffer1StartAddress = NULL_PTR,
                    .txBuffer1Size         = 128,
                    .channelEnable         = FALSE,
                    .channelId             = IfxLeth_TxDmaChannel_7,
                    .maxBurstLength        = IfxLeth_DmaBurstLength_16,
                    .enableOSF             = FALSE,
                },
            },

            .rxChannel                                        = {
                {
                    .rxDescrList           = (IfxLeth_RxDescrList *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &IfxLeth_Eth_rxDescrList[0]),
                    .rxBuffer1StartAddress = NULL_PTR,
                    .rxBuffer1Size         = 128,
                    .channelEnable         = TRUE,
                    .channelId             = IfxLeth_RxDmaChannel_0,
                    .maxBurstLength        = IfxLeth_DmaBurstLength_16,
                },
                {
                    .rxDescrList           = (IfxLeth_RxDescrList *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &IfxLeth_Eth_rxDescrList[1]),
                    .rxBuffer1StartAddress = NULL_PTR,
                    .rxBuffer1Size         = 128,
                    .channelEnable         = FALSE,
                    .channelId             = IfxLeth_RxDmaChannel_1,
                    .maxBurstLength        = IfxLeth_DmaBurstLength_16,
                },
                {
                    .rxDescrList           = (IfxLeth_RxDescrList *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &IfxLeth_Eth_rxDescrList[2]),
                    .rxBuffer1StartAddress = NULL_PTR,
                    .rxBuffer1Size         = 128,
                    .channelEnable         = FALSE,
                    .channelId             = IfxLeth_RxDmaChannel_2,
                    .maxBurstLength        = IfxLeth_DmaBurstLength_16,
                },
                {
                    .rxDescrList           = (IfxLeth_RxDescrList *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &IfxLeth_Eth_rxDescrList[3]),
                    .rxBuffer1StartAddress = NULL_PTR,
                    .rxBuffer1Size         = 128,
                    .channelEnable         = FALSE,
                    .channelId             = IfxLeth_RxDmaChannel_3,
                    .maxBurstLength        = IfxLeth_DmaBurstLength_16,
                },
                {
                    .rxDescrList           = (IfxLeth_RxDescrList *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &IfxLeth_Eth_rxDescrList[4]),
                    .rxBuffer1StartAddress = NULL_PTR,
                    .rxBuffer1Size         = 128,
                    .channelEnable         = FALSE,
                    .channelId             = IfxLeth_RxDmaChannel_4,
                    .maxBurstLength        = IfxLeth_DmaBurstLength_16,
                },
                {
                    .rxDescrList           = (IfxLeth_RxDescrList *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &IfxLeth_Eth_rxDescrList[5]),
                    .rxBuffer1StartAddress = NULL_PTR,
                    .rxBuffer1Size         = 128,
                    .channelEnable         = FALSE,
                    .channelId             = IfxLeth_RxDmaChannel_5,
                    .maxBurstLength        = IfxLeth_DmaBurstLength_16,
                },
                {
                    .rxDescrList           = (IfxLeth_RxDescrList *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &IfxLeth_Eth_rxDescrList[6]),
                    .rxBuffer1StartAddress = NULL_PTR,
                    .rxBuffer1Size         = 128,
                    .channelEnable         = FALSE,
                    .channelId             = IfxLeth_RxDmaChannel_6,
                    .maxBurstLength        = IfxLeth_DmaBurstLength_16,
                },
                {
                    .rxDescrList           = (IfxLeth_RxDescrList *)IFXCPU_GLB_ADDR_DSPR(IfxCpu_getCoreId(), &IfxLeth_Eth_rxDescrList[7]),
                    .rxBuffer1StartAddress = NULL_PTR,
                    .rxBuffer1Size         = 128,
                    .channelEnable         = FALSE,
                    .channelId             = IfxLeth_RxDmaChannel_7,
                    .maxBurstLength        = IfxLeth_DmaBurstLength_16,
                },
            },

            .interrupt                                        = {
                .dmaTx                                        = {
                    {
                        .priority = 0,
                        .provider = IfxSrc_Tos_cpu0,
                        .vmId     = IfxSrc_VmId_0,
                    },
                    {
                        .priority = 0,
                        .provider = IfxSrc_Tos_cpu0,
                        .vmId     = IfxSrc_VmId_0,
                    },
                    {
                        .priority = 0,
                        .provider = IfxSrc_Tos_cpu0,
                        .vmId     = IfxSrc_VmId_0,
                    },
                    {
                        .priority = 0,
                        .provider = IfxSrc_Tos_cpu0,
                        .vmId     = IfxSrc_VmId_0,
                    },
                    {
                        .priority = 0,
                        .provider = IfxSrc_Tos_cpu0,
                        .vmId     = IfxSrc_VmId_0,
                    },
                    {
                        .priority = 0,
                        .provider = IfxSrc_Tos_cpu0,
                        .vmId     = IfxSrc_VmId_0,
                    },
                    {
                        .priority = 0,
                        .provider = IfxSrc_Tos_cpu0,
                        .vmId     = IfxSrc_VmId_0,
                    },
                    {
                        .priority = 0,
                        .provider = IfxSrc_Tos_cpu0,
                        .vmId     = IfxSrc_VmId_0,
                    },
                },

                .dmaRx                                        = {
                    {
                        .priority = 0,
                        .provider = IfxSrc_Tos_cpu0,
                        .vmId     = IfxSrc_VmId_0,
                    },
                    {
                        .priority = 0,
                        .provider = IfxSrc_Tos_cpu0,
                        .vmId     = IfxSrc_VmId_0,
                    },
                    {
                        .priority = 0,
                        .provider = IfxSrc_Tos_cpu0,
                        .vmId     = IfxSrc_VmId_0,
                    },
                    {
                        .priority = 0,
                        .provider = IfxSrc_Tos_cpu0,
                        .vmId     = IfxSrc_VmId_0,
                    },
                    {
                        .priority = 0,
                        .provider = IfxSrc_Tos_cpu0,
                        .vmId     = IfxSrc_VmId_0,
                    },
                    {
                        .priority = 0,
                        .provider = IfxSrc_Tos_cpu0,
                        .vmId     = IfxSrc_VmId_0,
                    },
                    {
                        .priority = 0,
                        .provider = IfxSrc_Tos_cpu0,
                        .vmId     = IfxSrc_VmId_0,
                    },
                    {
                        .priority = 0,
                        .provider = IfxSrc_Tos_cpu0,
                        .vmId     = IfxSrc_VmId_0,
                    },
                },
            },
        },
    };

    /* Default Configuration */
    *config = defaultConfig;

    /* Bridge Configuration */
    IfxLeth_Eth_initBridgeConfig(&config->bridge);
    /* take over module pointer */
    config->lethSFR = lethSFR;
}


void IfxLeth_Eth_initModule(IfxLeth_Eth *leth, IfxLeth_Eth_Config *config)
{
    Ifx_LETH *lethSFR = config->lethSFR;

    leth->lethSFR = lethSFR;

    /* Enable Module */
    /* Application must clear required SRAMs using VMT */
    IfxLeth_enableModule(lethSFR); /*Application to provide internal clock to LETH IP before this point*/

    /*Provide clock to all required Ports*/

    IfxLeth_PortIndex portIndex = IfxLeth_PortIndex_0;

    for (portIndex = IfxLeth_PortIndex_0; portIndex < IFXLETH_NUM_PORTS; portIndex++)
    {
        if (config->port[portIndex].enable)
        {
            IfxLeth_enablePortClock(lethSFR, portIndex);
        }
    }

#ifndef IFXLETH_DISABLE_RESET     /*Temporarily bypass reset until RTL is fixed. To be defined in application to bypass kernel reset. Can also be used for silicon sequence to bringup by external tranceivers*/

    IfxLeth_resetModule(lethSFR); /*Application to provide all external clocks to MAC before this point*/

#endif

    for (portIndex = IfxLeth_PortIndex_0; portIndex < IFXLETH_NUM_PORTS; portIndex++)
    {
        if (config->port[portIndex].enable)
        {
            /*Interface Select Phase 1*/
            IfxLeth_setPhyInterface(lethSFR, portIndex, config->port[portIndex].phyInterfaceMode, IfxLeth_PhyInterfacePhase_1);
        }
    }

    IfxLeth_Dma_applySoftwareReset(lethSFR);

    /* Configure DMA */
    IfxLeth_Eth_configureDMA(leth, &config->dma);

    /* Configure Bridge */
    IfxLeth_Eth_initBridge(leth, &config->bridge);

    for (portIndex = IfxLeth_PortIndex_0; portIndex < IFXLETH_NUM_PORTS; portIndex++)
    {
        if (config->port[portIndex].enable)
        {
            /*Interface Select Phase 2*/
            IfxLeth_setPhyInterface(lethSFR, portIndex, config->port[portIndex].phyInterfaceMode, IfxLeth_PhyInterfacePhase_2);

            /* Configure MAC Core */
            IfxLeth_Eth_configureMacCore(leth, portIndex, &config->port[portIndex].mac);

            /* Configure MTL */
            IfxLeth_Eth_configureMTL(leth, portIndex, &config->port[portIndex].mtl);
        }
    }

    if (config->interrupt.priority > 0)
    {
        volatile Ifx_SRC_SRCR *srcSFR;
        srcSFR = IfxLeth_getSrcPointer(IfxLeth_ServiceRequest_Intr);
        IfxSrc_init(srcSFR, config->interrupt.provider, config->interrupt.priority, config->interrupt.vmId);
        IfxSrc_enable(srcSFR);
    }
}


void *IfxLeth_Eth_getReceiveBuffer(IfxLeth_Eth *leth, IfxLeth_RxDmaChannel channelId)
{
    void                     *result = 0;
    volatile IfxLeth_RxDescr *descr1, *descr2;

    if (IfxLeth_Eth_isRxDataAvailable(leth, channelId))
    {
        /*OWN = 0, Descriptor is owned by Application*/
        leth->rxChannel[channelId].rxCount++;
        descr1 = IfxLeth_Eth_getBaseRxDescriptor(leth, channelId);
        descr2 = IfxLeth_Eth_getActualRxDescriptor(leth, channelId);
        uint32 descrIndex = (descr2 - descr1);
        result = (void *)(uint32)((uint32)(leth->rxChannel[channelId].bufferSize * descrIndex) + leth->rxChannel[channelId].buffer1Address);
    }

    return result;
}


void *IfxLeth_Eth_getTransmitBuffer(IfxLeth_Eth *leth, IfxLeth_TxDmaChannel channelId)
{
    void                     *buffer = NULL_PTR;
    volatile IfxLeth_TxDescr *descr1, *descr2;

    descr2 = IfxLeth_Eth_getActualTxDescriptor(leth, channelId);

    /* check if descriptor / buffer is free. */
    if (descr2->TDES3.R.OWN == 0)
    {
        descr1 = IfxLeth_Eth_getBaseTxDescriptor(leth, channelId);
        uint32 descrIndex = (descr2 - descr1);
        buffer = ((void *)(uint32)((uint32)(leth->txChannel[channelId].txBuf1Size * descrIndex) + leth->txChannel[channelId].buffer1Address));
    }

    return buffer;
}


void IfxLeth_Eth_initMdio(IfxLeth_Eth *leth, IfxLeth_PortIndex portIndex, IfxLeth_Eth_MdioConfig *config)
{
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.CR     = config->appClockRangeSel;
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.BTB    = config->backToBackTransc;
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.NTC    = config->trailClkCycles;
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.PSE    = config->preambleSuppression;
    leth->lethSFR->PORT[portIndex].CORE.MAC_10BT1S_CTRL_STS.B.RAT = config->registerAccessType;
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.SKAP   = config->skipAddrPacket;
}


void IfxLeth_Eth_mdio_write_clause22(IfxLeth_Eth *leth, IfxLeth_PortIndex portIndex, uint8 phyAddress, uint8 regAddress, uint16 data)
{
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.C45E  = 0;

    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.GOC_0 = 1;
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.GOC_1 = 0;

    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.PA    = phyAddress;
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.RDA   = regAddress;

    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_DATA.B.GD       = data;

    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.GB    = 1;

    while (leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.GB == 1)
    {}
}


uint16 IfxLeth_Eth_mdio_read_clause22(IfxLeth_Eth *leth, IfxLeth_PortIndex portIndex, uint8 phyAddress, uint8 regAddress)
{
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.C45E  = 0;

    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.GOC_0 = 1;
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.GOC_1 = 1;

    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.PA    = phyAddress;
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.RDA   = regAddress;

    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.GB    = 1;

    while (leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.GB == 1)
    {}

    return (uint16)leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_DATA.B.GD;
}


void IfxLeth_Eth_mdio_write_clause45(IfxLeth_Eth *leth, IfxLeth_PortIndex portIndex, uint8 phyAddress, uint8 devAddress, uint16 regAddress, uint16 data)
{
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.C45E  = 1;

    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.GOC_0 = 1;
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.GOC_1 = 0;

    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.PA    = phyAddress;
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.RDA   = devAddress;
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_DATA.B.RA       = regAddress;

    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_DATA.B.GD       = data;

    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.GB    = 1;

    while (leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.GB == 1)
    {}
}


uint16 IfxLeth_Eth_mdio_read_clause45(IfxLeth_Eth *leth, IfxLeth_PortIndex portIndex, uint8 phyAddress, uint8 devAddress, uint16 regAddress, IfxLeth_MdioClause45ReadMode opMode)
{
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.C45E  = 1;

    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.GOC_0 = (opMode & (IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_GOC_0_MSK));
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.GOC_1 = ((opMode & (0x2)) >> IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_GOC_1_LEN);

    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.PA    = phyAddress;
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.RDA   = devAddress;
    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_DATA.B.RA       = regAddress;

    leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.GB    = 1;

    while (leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_ADDRESS.B.GB == 1)
    {}

    return (uint16)leth->lethSFR->PORT[portIndex].CORE.MAC_MDIO_DATA.B.GD;
}


void IfxLeth_Eth_initMmc(IfxLeth_Eth *leth, IfxLeth_PortIndex portIndex, IfxLeth_Eth_MmcConfig *mmcConfig)
{
    Ifx_LETH_PORT_CORE_MMC_CONTROL mmcControl;
    mmcControl.U                                                    = 0;
    mmcControl.B.CNTRST                                             = mmcConfig->controlConfig.counterReset;
    mmcControl.B.CNTSTOPRO                                          = mmcConfig->controlConfig.counterStopRollover;
    mmcControl.B.RSTONRD                                            = mmcConfig->controlConfig.counterResetOnRead;
    mmcControl.B.CNTPRST                                            = mmcConfig->controlConfig.counterPreset;
    mmcControl.B.CNTPRSTLVL                                         = mmcConfig->controlConfig.counterFullHalfPreset;
    mmcControl.B.UCDBC                                              = mmcConfig->controlConfig.counterUpdateBroadcastPacket;
    leth->lethSFR->PORT[portIndex].CORE.MMC_CONTROL.U               = mmcControl.U;

    leth->lethSFR->PORT[portIndex].CORE.MMC_TX_INTERRUPT.U          = mmcConfig->interruptConfig.txInterruptEnable.U;
    leth->lethSFR->PORT[portIndex].CORE.MMC_TX_INTERRUPT_MASK.U     = mmcConfig->interruptConfig.txInterruptMask.U;

    leth->lethSFR->PORT[portIndex].CORE.MMC_RX_INTERRUPT.U          = mmcConfig->interruptConfig.rxInterruptEnable.U;
    leth->lethSFR->PORT[portIndex].CORE.MMC_RX_INTERRUPT_MASK.U     = mmcConfig->interruptConfig.rxInterruptMask.U;

    leth->lethSFR->PORT[portIndex].CORE.MMC_IPC_RX_INTERRUPT.U      = mmcConfig->interruptConfig.rxIpcInterrupt.U;
    leth->lethSFR->PORT[portIndex].CORE.MMC_IPC_RX_INTERRUPT_MASK.U = mmcConfig->interruptConfig.rxIpcInterruptMask.U;
}


void IfxLeth_Eth_readMmcCounters(IfxLeth_Eth *leth, IfxLeth_PortIndex portIndex, IfxLeth_Eth_MmcCounters *mmcCounters)
{
    mmcCounters->txOctetCountGoodBad              = leth->lethSFR->PORT[portIndex].CORE.TX_OCTET_COUNT_GOOD_BAD.U;
    mmcCounters->txPacketCountGoodBad             = leth->lethSFR->PORT[portIndex].CORE.TX_PACKET_COUNT_GOOD_BAD.U;
    mmcCounters->txBroadcastPacketsGood           = leth->lethSFR->PORT[portIndex].CORE.TX_BROADCAST_PACKETS_GOOD.U;
    mmcCounters->txMulticastPacketsGood           = leth->lethSFR->PORT[portIndex].CORE.TX_MULTICAST_PACKETS_GOOD.U;
    mmcCounters->tx64OctetsPacketsGoodBad         = leth->lethSFR->PORT[portIndex].CORE.TX_64OCTETS_PACKETS_GOOD_BAD.U;
    mmcCounters->tx65to127OctetsPacketsGoodBad    = leth->lethSFR->PORT[portIndex].CORE.TX_65TO127OCTETS_PACKETS_GOOD_BAD.U;
    mmcCounters->tx128to255OctetsPacketsGoodBad   = leth->lethSFR->PORT[portIndex].CORE.TX_128TO255OCTETS_PACKETS_GOOD_BAD.U;
    mmcCounters->tx256to511OctetsPacketsGoodBad   = leth->lethSFR->PORT[portIndex].CORE.TX_256TO511OCTETS_PACKETS_GOOD_BAD.U;
    mmcCounters->tx512to1023OctetsPacketsGoodBad  = leth->lethSFR->PORT[portIndex].CORE.TX_512TO1023OCTETS_PACKETS_GOOD_BAD.U;
    mmcCounters->tx1024toMaxOctetsPacketsGoodBad  = leth->lethSFR->PORT[portIndex].CORE.TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD.U;
    mmcCounters->txUnicastPacketsGoodBad          = leth->lethSFR->PORT[portIndex].CORE.TX_UNICAST_PACKETS_GOOD_BAD.U;
    mmcCounters->txMulticastPacketsGoodBad        = leth->lethSFR->PORT[portIndex].CORE.TX_MULTICAST_PACKETS_GOOD_BAD.U;
    mmcCounters->txBroadcastPacketsGoodBad        = leth->lethSFR->PORT[portIndex].CORE.TX_BROADCAST_PACKETS_GOOD_BAD.U;
    mmcCounters->txUnderflowErrorPackets          = leth->lethSFR->PORT[portIndex].CORE.TX_UNDERFLOW_ERROR_PACKETS.U;
    mmcCounters->txSingleCollisonGoodPockets      = leth->lethSFR->PORT[portIndex].CORE.TX_SINGLE_COLLISION_GOOD_PACKETS.U;
    mmcCounters->txMultipleCollisionGoodPackets   = leth->lethSFR->PORT[portIndex].CORE.TX_MULTIPLE_COLLISION_GOOD_PACKETS.U;
    mmcCounters->txDeferredPackets                = leth->lethSFR->PORT[portIndex].CORE.TX_DEFERRED_PACKETS.U;
    mmcCounters->txLateCollisionPackets           = leth->lethSFR->PORT[portIndex].CORE.TX_LATE_COLLISION_PACKETS.U;
    mmcCounters->txExcessiveCollisionPackets      = leth->lethSFR->PORT[portIndex].CORE.TX_EXCESSIVE_COLLISION_PACKETS.U;
    mmcCounters->txCarrierErrorPackets            = leth->lethSFR->PORT[portIndex].CORE.TX_CARRIER_ERROR_PACKETS.U;
    mmcCounters->txOctetCountGood                 = leth->lethSFR->PORT[portIndex].CORE.TX_OCTET_COUNT_GOOD.U;
    mmcCounters->txPacketCountGood                = leth->lethSFR->PORT[portIndex].CORE.TX_PACKET_COUNT_GOOD.U;
    mmcCounters->txExcessiveDeferralError         = leth->lethSFR->PORT[portIndex].CORE.TX_EXCESSIVE_DEFERRAL_ERROR.U;
    mmcCounters->txPausePackets                   = leth->lethSFR->PORT[portIndex].CORE.TX_PAUSE_PACKETS.U;
    mmcCounters->txVlanPacketsGood                = leth->lethSFR->PORT[portIndex].CORE.TX_VLAN_PACKETS_GOOD.U;
    mmcCounters->txOsizePacketsGood               = leth->lethSFR->PORT[portIndex].CORE.TX_OSIZE_PACKETS_GOOD.U;
    mmcCounters->rxPacketCountGoodBad             = leth->lethSFR->PORT[portIndex].CORE.RX_PACKETS_COUNT_GOOD_BAD.U;
    mmcCounters->rxOctetCountGoodBad              = leth->lethSFR->PORT[portIndex].CORE.RX_OCTET_COUNT_GOOD_BAD.U;
    mmcCounters->rxOctetCountGood                 = leth->lethSFR->PORT[portIndex].CORE.RX_OCTET_COUNT_GOOD.U;
    mmcCounters->rxBroadcastPacketsGood           = leth->lethSFR->PORT[portIndex].CORE.RX_BROADCAST_PACKETS_GOOD.U;
    mmcCounters->rxMulticastPacketsGood           = leth->lethSFR->PORT[portIndex].CORE.RX_MULTICAST_PACKETS_GOOD.U;
    mmcCounters->rxCrcErrorPackets                = leth->lethSFR->PORT[portIndex].CORE.RX_CRC_ERROR_PACKETS.U;
    mmcCounters->rxAlignmentErrorPackets          = leth->lethSFR->PORT[portIndex].CORE.RX_ALIGNMENT_ERROR_PACKETS.U;
    mmcCounters->rxRuntErrorPackets               = leth->lethSFR->PORT[portIndex].CORE.RX_RUNT_ERROR_PACKETS.U;
    mmcCounters->rxJabberErrorPackets             = leth->lethSFR->PORT[portIndex].CORE.RX_JABBER_ERROR_PACKETS.U;
    mmcCounters->rxUndersizePacketsGood           = leth->lethSFR->PORT[portIndex].CORE.RX_UNDERSIZE_PACKETS_GOOD.U;
    mmcCounters->rxOversizePacketsGood            = leth->lethSFR->PORT[portIndex].CORE.RX_OVERSIZE_PACKETS_GOOD.U;
    mmcCounters->rx64OctetsPacketsGoodBad         = leth->lethSFR->PORT[portIndex].CORE.RX_64OCTETS_PACKETS_GOOD_BAD.U;
    mmcCounters->rx65to127OctetsPacketsGoodBad    = leth->lethSFR->PORT[portIndex].CORE.RX_65TO127OCTETS_PACKETS_GOOD_BAD.U;
    mmcCounters->rx128to255OctetsPacketsGoodBad   = leth->lethSFR->PORT[portIndex].CORE.RX_128TO255OCTETS_PACKETS_GOOD_BAD.U;
    mmcCounters->rx256to511OctetsPacketsGoodBad   = leth->lethSFR->PORT[portIndex].CORE.RX_256TO511OCTETS_PACKETS_GOOD_BAD.U;
    mmcCounters->rx512to1023OctetsPacketsGoodBad  = leth->lethSFR->PORT[portIndex].CORE.RX_512TO1023OCTETS_PACKETS_GOOD_BAD.U;
    mmcCounters->rx1024toMaxOctetsGoodBad         = leth->lethSFR->PORT[portIndex].CORE.RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD.U;
    mmcCounters->rxUnicastPacketsGood             = leth->lethSFR->PORT[portIndex].CORE.RX_UNICAST_PACKETS_GOOD.U;
    mmcCounters->rxLengthErrorPackets             = leth->lethSFR->PORT[portIndex].CORE.RX_LENGTH_ERROR_PACKETS.U;
    mmcCounters->rxOutOfRangeTypePackets          = leth->lethSFR->PORT[portIndex].CORE.RX_OUT_OF_RANGE_TYPE_PACKETS.U;
    mmcCounters->rxPausePackets                   = leth->lethSFR->PORT[portIndex].CORE.RX_PAUSE_PACKETS.U;
    mmcCounters->rxFifoOverflowPackets            = leth->lethSFR->PORT[portIndex].CORE.RX_FIFO_OVERFLOW_PACKETS.U;
    mmcCounters->rxVlanPacketsGoodBad             = leth->lethSFR->PORT[portIndex].CORE.RX_VLAN_PACKETS_GOOD_BAD.U;
    mmcCounters->rxWatchdogErrorPackets           = leth->lethSFR->PORT[portIndex].CORE.RX_WATCHDOG_ERROR_PACKETS.U;
    mmcCounters->receiveErrorPackets              = leth->lethSFR->PORT[portIndex].CORE.RX_RECEIVE_ERROR_PACKETS.U;
    mmcCounters->rxControlPacketsGood             = leth->lethSFR->PORT[portIndex].CORE.RX_CONTROL_PACKETS_GOOD.U;
    mmcCounters->rxIpV4GoodPackets                = leth->lethSFR->PORT[portIndex].CORE.RXIPV4_GOOD_PACKETS.U,
    mmcCounters->rxIpV4HeaderErrorPackets         = leth->lethSFR->PORT[portIndex].CORE.RXIPV4_HEADER_ERROR_PACKETS.U;
    mmcCounters->rxIpV4NoPayloadPackets           = leth->lethSFR->PORT[portIndex].CORE.RXIPV4_NO_PAYLOAD_PACKETS.U;
    mmcCounters->rxIpV4FragmentedPackets          = leth->lethSFR->PORT[portIndex].CORE.RXIPV4_FRAGMENTED_PACKETS.U;
    mmcCounters->rxIpV4UdpChecksumDisabledPackets = leth->lethSFR->PORT[portIndex].CORE.RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS.U;
    mmcCounters->rxIpV6GoodPackets                = leth->lethSFR->PORT[portIndex].CORE.RXIPV6_GOOD_PACKETS.U;
    mmcCounters->rxIpV6HeaderErrorPackets         = leth->lethSFR->PORT[portIndex].CORE.RXIPV6_HEADER_ERROR_PACKETS.U;
    mmcCounters->rxIpV6NoPayloadPackets           = leth->lethSFR->PORT[portIndex].CORE.RXIPV6_NO_PAYLOAD_PACKETS.U;
    mmcCounters->rxUdpRxUdpGoodPackets            = leth->lethSFR->PORT[portIndex].CORE.RXUDP_GOOD_PACKETS.U;
    mmcCounters->rxUdpErrorPackets                = leth->lethSFR->PORT[portIndex].CORE.RXUDP_ERROR_PACKETS.U;
    mmcCounters->rxTcpGoodPackets                 = leth->lethSFR->PORT[portIndex].CORE.RXTCP_GOOD_PACKETS.U;
    mmcCounters->rxTcpErrorPackets                = leth->lethSFR->PORT[portIndex].CORE.RXTCP_ERROR_PACKETS.U;
    mmcCounters->rxIcmpGoodPackets                = leth->lethSFR->PORT[portIndex].CORE.RXICMP_GOOD_PACKETS.U;
    mmcCounters->rxIcmpErrorPackets               = leth->lethSFR->PORT[portIndex].CORE.RXICMP_ERROR_PACKETS.U;
    mmcCounters->rxIpV4GoodOctets                 = leth->lethSFR->PORT[portIndex].CORE.RXIPV4_GOOD_OCTETS.U;
    mmcCounters->rxIpV4HeaderErrorOctets          = leth->lethSFR->PORT[portIndex].CORE.RXIPV4_HEADER_ERROR_OCTETS.U;
    mmcCounters->rxIpV4NoPayloadOctets            = leth->lethSFR->PORT[portIndex].CORE.RXIPV4_NO_PAYLOAD_OCTETS.U;
    mmcCounters->rxIpV4FragmentedOctets           = leth->lethSFR->PORT[portIndex].CORE.RXIPV4_FRAGMENTED_OCTETS.U;
    mmcCounters->rxIpV4UdpChecksumDisableOctets   = leth->lethSFR->PORT[portIndex].CORE.RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS.U;
    mmcCounters->rxIpV6GoodOctets                 = leth->lethSFR->PORT[portIndex].CORE.RXIPV6_GOOD_OCTETS.U;
    mmcCounters->rxIpV6HeaderErrorOctets          = leth->lethSFR->PORT[portIndex].CORE.RXIPV6_HEADER_ERROR_OCTETS.U;
    mmcCounters->rxIpV6NopayloadOctets            = leth->lethSFR->PORT[portIndex].CORE.RXIPV6_NO_PAYLOAD_OCTETS.U;
    mmcCounters->rxUdpGoodOctets                  = leth->lethSFR->PORT[portIndex].CORE.RXUDP_GOOD_OCTETS.U;
    mmcCounters->rxUdpErrorOctets                 = leth->lethSFR->PORT[portIndex].CORE.RXUDP_ERROR_OCTETS.U;
    mmcCounters->rxTcpGoodOctets                  = leth->lethSFR->PORT[portIndex].CORE.RXTCP_GOOD_OCTETS.U;
    mmcCounters->rxTcpErrorOctets                 = leth->lethSFR->PORT[portIndex].CORE.RXTCP_ERROR_OCTETS.U;
    mmcCounters->rxIcmpGoodOctets                 = leth->lethSFR->PORT[portIndex].CORE.RXICMP_GOOD_OCTETS.U;
    mmcCounters->rxIcmpErrorOctets                = leth->lethSFR->PORT[portIndex].CORE.RXICMP_ERROR_OCTETS.U;
}


void IfxLeth_Eth_configureTxQueuePriority(IfxLeth_Eth *leth, IfxLeth_PortIndex portIndex, IfxLeth_TxMtlQueue txQueueIndex, IfxLeth_Eth_TxQueuePriorityConfig *config)
{
    Ifx_LETH          *lethSFR = leth->lethSFR;

    Ifx_LETH_PORT_MTL *mtl     = (Ifx_LETH_PORT_MTL *)&(lethSFR->PORT[portIndex].MTL.MTL_OPERATION_MODE.U);

    switch (txQueueIndex)
    {
    case IfxLeth_TxMtlQueue_0:
    {
        /*CBS is not available for Q0*/
        if (config->algo == IfxLeth_AvAlgorithm_strict)
        {                                                                    /*Strict Priority*/
            mtl->Q0.MTL_TXQ0_QUANTUM_WEIGHT.B.ISCQW = config->quantumWeight; /*Weight for WRR algorithm*/
        }

        break;
    }
    case IfxLeth_TxMtlQueue_1:
    {
        if (config->algo)
        {       /*CBS*/
            mtl->Q1.MTL_TXQ1_ETS_CONTROL.B.AVALG    = 1;
            mtl->Q1.MTL_TXQ1_ETS_CONTROL.B.CC       = config->creditControl;
            mtl->Q1.MTL_TXQ1_ETS_CONTROL.B.SLC      = config->slotCount;

            mtl->Q1.MTL_TXQ1_SENDSLOPECREDIT.B.SSC  = config->sendSlopeCredit;
            mtl->Q1.MTL_TXQ1_HICREDIT.B.HC          = config->hiCredit;
            mtl->Q1.MTL_TXQ1_LOCREDIT.B.LC          = config->loCredit;

            mtl->Q1.MTL_TXQ1_QUANTUM_WEIGHT.B.ISCQW = config->idleSlopeCredit; /*Idle Slope Credit value in CBS algorithm*/
        }
        else
        {                                                                      /*Strict Priority*/
            mtl->Q1.MTL_TXQ1_ETS_CONTROL.U          = 0;
            mtl->Q1.MTL_TXQ1_SENDSLOPECREDIT.U      = 0;
            mtl->Q1.MTL_TXQ1_HICREDIT.U             = 0;
            mtl->Q1.MTL_TXQ1_LOCREDIT.U             = 0;

            mtl->Q1.MTL_TXQ1_QUANTUM_WEIGHT.B.ISCQW = config->quantumWeight;     /*Weight for WRR algorithm*/
        }

        break;
    }
    case IfxLeth_TxMtlQueue_2:
    {
        if (config->algo)
        {       /*CBS*/
            mtl->Q2.MTL_TXQ2_ETS_CONTROL.B.AVALG    = 1;
            mtl->Q2.MTL_TXQ2_ETS_CONTROL.B.CC       = config->creditControl;
            mtl->Q2.MTL_TXQ2_ETS_CONTROL.B.SLC      = config->slotCount;

            mtl->Q2.MTL_TXQ2_SENDSLOPECREDIT.B.SSC  = config->sendSlopeCredit;
            mtl->Q2.MTL_TXQ2_HICREDIT.B.HC          = config->hiCredit;
            mtl->Q2.MTL_TXQ2_LOCREDIT.B.LC          = config->loCredit;

            mtl->Q2.MTL_TXQ2_QUANTUM_WEIGHT.B.ISCQW = config->idleSlopeCredit; /*Idle Slope Credit value in CBS algorithm*/
        }
        else
        {                                                                      /*Strict Priority*/
            mtl->Q2.MTL_TXQ2_ETS_CONTROL.U          = 0;
            mtl->Q2.MTL_TXQ2_SENDSLOPECREDIT.U      = 0;
            mtl->Q2.MTL_TXQ2_HICREDIT.U             = 0;
            mtl->Q2.MTL_TXQ2_LOCREDIT.U             = 0;

            mtl->Q2.MTL_TXQ2_QUANTUM_WEIGHT.B.ISCQW = config->quantumWeight;     /*Weight for WRR algorithm*/
        }

        break;
    }
    case IfxLeth_TxMtlQueue_3:
    {
        if (config->algo)
        {       /*CBS*/
            mtl->Q3.MTL_TXQ3_ETS_CONTROL.B.AVALG    = 1;
            mtl->Q3.MTL_TXQ3_ETS_CONTROL.B.CC       = config->creditControl;
            mtl->Q3.MTL_TXQ3_ETS_CONTROL.B.SLC      = config->slotCount;

            mtl->Q3.MTL_TXQ3_SENDSLOPECREDIT.B.SSC  = config->sendSlopeCredit;
            mtl->Q3.MTL_TXQ3_HICREDIT.B.HC          = config->hiCredit;
            mtl->Q3.MTL_TXQ3_LOCREDIT.B.LC          = config->loCredit;

            mtl->Q3.MTL_TXQ3_QUANTUM_WEIGHT.B.ISCQW = config->idleSlopeCredit; /*Idle Slope Credit value in CBS algorithm*/
        }
        else
        {                                                                      /*Strict Priority*/
            mtl->Q3.MTL_TXQ3_ETS_CONTROL.U          = 0;
            mtl->Q3.MTL_TXQ3_SENDSLOPECREDIT.U      = 0;
            mtl->Q3.MTL_TXQ3_HICREDIT.U             = 0;
            mtl->Q3.MTL_TXQ3_LOCREDIT.U             = 0;

            mtl->Q3.MTL_TXQ3_QUANTUM_WEIGHT.B.ISCQW = config->quantumWeight;     /*Weight for WRR algorithm*/
        }

        break;
    }
    case IfxLeth_TxMtlQueue_4:
    {
        if (config->algo)
        {       /*CBS*/
            mtl->Q4.MTL_TXQ4_ETS_CONTROL.B.AVALG    = 1;
            mtl->Q4.MTL_TXQ4_ETS_CONTROL.B.CC       = config->creditControl;
            mtl->Q4.MTL_TXQ4_ETS_CONTROL.B.SLC      = config->slotCount;

            mtl->Q4.MTL_TXQ4_SENDSLOPECREDIT.B.SSC  = config->sendSlopeCredit;
            mtl->Q4.MTL_TXQ4_HICREDIT.B.HC          = config->hiCredit;
            mtl->Q4.MTL_TXQ4_LOCREDIT.B.LC          = config->loCredit;

            mtl->Q4.MTL_TXQ4_QUANTUM_WEIGHT.B.ISCQW = config->idleSlopeCredit; /*Idle Slope Credit value in CBS algorithm*/
        }
        else
        {                                                                      /*Strict Priority*/
            mtl->Q4.MTL_TXQ4_ETS_CONTROL.U          = 0;
            mtl->Q4.MTL_TXQ4_SENDSLOPECREDIT.U      = 0;
            mtl->Q4.MTL_TXQ4_HICREDIT.U             = 0;
            mtl->Q4.MTL_TXQ4_LOCREDIT.U             = 0;

            mtl->Q4.MTL_TXQ4_QUANTUM_WEIGHT.B.ISCQW = config->quantumWeight;     /*Weight for WRR algorithm*/
        }

        break;
    }
    default:
    {}
    }
}
