
---------- Begin Simulation Statistics ----------
final_tick                                13567966500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 263577                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706012                       # Number of bytes of host memory used
host_op_rate                                   264322                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    37.94                       # Real time elapsed on the host
host_tick_rate                              357618384                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10028308                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.013568                       # Number of seconds simulated
sim_ticks                                 13567966500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.744866                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300294                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               304111                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7165                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603871                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                128                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             420                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              292                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716825                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6950                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10028308                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.713593                       # CPI: cycles per instruction
system.cpu.discardedOps                         15353                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2169437                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5801207                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1454467                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12635451                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.368515                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         27135933                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2830128     28.22%     28.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20549      0.20%     28.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                5721911     57.06%     85.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1455702     14.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10028308                       # Class of committed instruction
system.cpu.tickCycles                        14500482                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        45487                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        123830                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          495                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        87323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          164                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       175064                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            164                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  13567966500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              27859                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36460                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9020                       # Transaction distribution
system.membus.trans_dist::ReadExReq             50491                       # Transaction distribution
system.membus.trans_dist::ReadExResp            50491                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         27859                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       202180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 202180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14695680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14695680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             78350                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   78350    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               78350                       # Request fanout histogram
system.membus.respLayer1.occupancy          727364750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           435306000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13567966500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             33361                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        92558                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          403                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           40000                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            54386                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           54386                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           577                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32784                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       261254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                262811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       125440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     18338304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18463744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           45644                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4666880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           133391                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004985                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070431                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 132726     99.50%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    665      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             133391                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          200534000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         217927495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1442500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  13567966500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  218                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 9174                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9392                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 218                       # number of overall hits
system.l2.overall_hits::.cpu.data                9174                       # number of overall hits
system.l2.overall_hits::total                    9392                       # number of overall hits
system.l2.demand_misses::.cpu.inst                359                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              77996                       # number of demand (read+write) misses
system.l2.demand_misses::total                  78355                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               359                       # number of overall misses
system.l2.overall_misses::.cpu.data             77996                       # number of overall misses
system.l2.overall_misses::total                 78355                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30961000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   6918572500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6949533500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30961000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   6918572500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6949533500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              577                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            87170                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                87747                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             577                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           87170                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               87747                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.622184                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.894757                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.892965                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.622184                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.894757                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.892965                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86242.339833                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88704.196369                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88692.916853                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86242.339833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88704.196369                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88692.916853                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               36460                       # number of writebacks
system.l2.writebacks::total                     36460                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         77991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             78350                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        77991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            78350                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27371000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6138299500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6165670500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27371000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6138299500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6165670500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.622184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.894700                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.892908                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.622184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.894700                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.892908                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76242.339833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78705.228808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78693.943842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76242.339833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78705.228808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78693.943842                       # average overall mshr miss latency
system.l2.replacements                          45644                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        56098                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            56098                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        56098                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        56098                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          382                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              382                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          382                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          382                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3895                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3895                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           50491                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               50491                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4627927500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4627927500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         54386                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             54386                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.928382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.928382                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91658.463885                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91658.463885                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        50491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          50491                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4123017500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4123017500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.928382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.928382                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81658.463885                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81658.463885                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          359                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              359                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30961000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30961000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          577                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            577                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.622184                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.622184                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86242.339833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86242.339833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          359                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          359                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27371000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27371000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.622184                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.622184                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76242.339833                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76242.339833                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5279                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5279                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        27505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27505                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2290645000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2290645000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        32784                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32784                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.838976                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.838976                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83281.039811                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83281.039811                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        27500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        27500                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2015282000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2015282000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.838824                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.838824                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73282.981818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73282.981818                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13567966500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25685.700535                       # Cycle average of tags in use
system.l2.tags.total_refs                      174564                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     78412                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.226241                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.588905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       122.142018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25531.969612                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.779174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.783865                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22916                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9680                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    776688                       # Number of tag accesses
system.l2.tags.data_accesses                   776688                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13567966500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          45952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9982848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10028800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        45952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4666880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4666880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           77991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               78350                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        36460                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36460                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3386801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         735765968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             739152768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3386801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3386801                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      343963113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            343963113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      343963113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3386801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        735765968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1083115882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     72920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    155961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000776516250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4550                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4550                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              264681                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              68443                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       78350                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36460                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156700                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    72920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     21                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4508                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2549879750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  783395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5487611000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16274.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35024.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   144703                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   67105                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156700                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                72920                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   62746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   15589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        17775                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    826.624360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   702.717146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   323.815523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          165      0.93%      0.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1762      9.91%     10.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          833      4.69%     15.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          685      3.85%     19.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          660      3.71%     23.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          443      2.49%     25.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          672      3.78%     29.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          645      3.63%     33.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11910     67.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        17775                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4550                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.420440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.398201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    137.862345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4548     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4550                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4550                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.023077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.020810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.290759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4517     99.27%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               17      0.37%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.20%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4550                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10027456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1344                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4665920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10028800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4666880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       739.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       343.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    739.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    343.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.69                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   13563885000                       # Total gap between requests
system.mem_ctrls.avgGap                     118142.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        45952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9981504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4665920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3386800.814993167762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 735666910.734191417694                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 343892358.519605696201                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          718                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       155982                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        72920                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23460000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5464151000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 305182844750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32674.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35030.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4185173.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             61425420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             32648385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           555156420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          188901360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1070702880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2982685170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2698364640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7589884275                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.397333                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6966758500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    452920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6148288000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             65495220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             34807740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           563531640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          191662740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1070702880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3505125510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2258414880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7689740610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.757046                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5817858500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    452920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7297188000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     13567966500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13567966500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1038511                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1038511                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1038511                       # number of overall hits
system.cpu.icache.overall_hits::total         1038511                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          577                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            577                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          577                       # number of overall misses
system.cpu.icache.overall_misses::total           577                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34806000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34806000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34806000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34806000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1039088                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1039088                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1039088                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1039088                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000555                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000555                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000555                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000555                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60322.357019                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60322.357019                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60322.357019                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60322.357019                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          403                       # number of writebacks
system.cpu.icache.writebacks::total               403                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          577                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          577                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          577                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          577                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34229000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34229000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34229000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34229000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000555                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000555                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000555                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000555                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59322.357019                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59322.357019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59322.357019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59322.357019                       # average overall mshr miss latency
system.cpu.icache.replacements                    403                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1038511                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1038511                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          577                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           577                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34806000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34806000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1039088                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1039088                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000555                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000555                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60322.357019                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60322.357019                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          577                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          577                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34229000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34229000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000555                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000555                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59322.357019                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59322.357019                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13567966500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           162.850055                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1039088                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               577                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1800.845754                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   162.850055                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.636133                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.636133                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          174                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1039665                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1039665                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13567966500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13567966500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13567966500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7034258                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7034258                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7034392                       # number of overall hits
system.cpu.dcache.overall_hits::total         7034392                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106979                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106979                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       108458                       # number of overall misses
system.cpu.dcache.overall_misses::total        108458                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8794940500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8794940500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8794940500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8794940500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7141237                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7141237                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7142850                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7142850                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014980                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014980                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015184                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015184                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82211.840642                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82211.840642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81090.749415                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81090.749415                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        56098                       # number of writebacks
system.cpu.dcache.writebacks::total             56098                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20572                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20572                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20572                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20572                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        86407                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        86407                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        87170                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        87170                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7086403000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7086403000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7161810000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7161810000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012100                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012100                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012204                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012204                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82011.908757                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82011.908757                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82159.114374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82159.114374                       # average overall mshr miss latency
system.cpu.dcache.replacements                  86914                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5652894                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5652894                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32845                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32845                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2405058000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2405058000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5685739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5685739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005777                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005777                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73224.478612                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73224.478612                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          824                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          824                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32021                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2328529500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2328529500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005632                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72718.825146                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72718.825146                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1381364                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1381364                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        74134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        74134                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6389882500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6389882500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.050934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.050934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86193.683060                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86193.683060                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19748                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19748                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        54386                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        54386                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4757873500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4757873500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.037366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87483.424043                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87483.424043                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          134                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           134                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1479                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1479                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1613                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.916925                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.916925                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          763                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          763                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     75407000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     75407000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.473032                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.473032                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98829.619921                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98829.619921                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13567966500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           238.084935                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7121638                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             87170                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.698268                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   238.084935                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.930019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.930019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7230096                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7230096                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13567966500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  13567966500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
