{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656494150863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 Patches 0.01std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656494150863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 29 11:15:50 2022 " "Processing started: Wed Jun 29 11:15:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656494150863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656494150863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_NCMF -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_NCMF -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656494150864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656494151636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656494151636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/bin_to_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/bin_to_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_seg-rtl " "Found design unit 1: bin_to_seg-rtl" {  } { { "src/bin_to_seg.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/bin_to_seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656494164046 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_seg " "Found entity 1: bin_to_seg" {  } { { "src/bin_to_seg.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/bin_to_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656494164046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656494164046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-rtl " "Found design unit 1: comparator-rtl" {  } { { "src/comparator.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/comparator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656494164048 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "src/comparator.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/comparator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656494164048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656494164048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/manhattan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/manhattan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 manhattan-rtl " "Found design unit 1: manhattan-rtl" {  } { { "src/manhattan.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/manhattan.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656494164050 ""} { "Info" "ISGN_ENTITY_NAME" "1 manhattan " "Found entity 1: manhattan" {  } { { "src/manhattan.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/manhattan.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656494164050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656494164050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/node_loader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/node_loader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 node_loader-rtl " "Found design unit 1: node_loader-rtl" {  } { { "src/node_loader.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/node_loader.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656494164051 ""} { "Info" "ISGN_ENTITY_NAME" "1 node_loader " "Found entity 1: node_loader" {  } { { "src/node_loader.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/node_loader.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656494164051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656494164051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-struct " "Found design unit 1: top-struct" {  } { { "src/top.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/top.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656494164054 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656494164054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656494164054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tree_import_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tree_import_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tree_import_module-rtl " "Found design unit 1: tree_import_module-rtl" {  } { { "src/tree_import_module.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/tree_import_module.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656494164056 ""} { "Info" "ISGN_ENTITY_NAME" "1 tree_import_module " "Found entity 1: tree_import_module" {  } { { "src/tree_import_module.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/tree_import_module.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656494164056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656494164056 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "clk top.vhd(18) " "VHDL Association List error at top.vhd(18): formal \"clk\" does not exist" {  } { { "src/top.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/top.vhd" 18 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1656494164058 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "rst top.vhd(16) " "VHDL error at top.vhd(16): formal port or parameter \"rst\" must have actual or default value" {  } { { "src/top.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/top.vhd" 16 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1656494164058 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "rst manhattan.vhd(11) " "HDL error at manhattan.vhd(11): see declaration for object \"rst\"" {  } { { "src/manhattan.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/manhattan.vhd" 11 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656494164058 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "A top.vhd(16) " "VHDL error at top.vhd(16): formal port or parameter \"A\" must have actual or default value" {  } { { "src/top.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/top.vhd" 16 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1656494164058 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "A manhattan.vhd(12) " "HDL error at manhattan.vhd(12): see declaration for object \"A\"" {  } { { "src/manhattan.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/manhattan.vhd" 12 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656494164058 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "B top.vhd(16) " "VHDL error at top.vhd(16): formal port or parameter \"B\" must have actual or default value" {  } { { "src/top.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/top.vhd" 16 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1656494164058 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "B manhattan.vhd(13) " "HDL error at manhattan.vhd(13): see declaration for object \"B\"" {  } { { "src/manhattan.vhd" "" { Text "C:/Users/yannv/Desktop/Intel_FPGA_Ressources/Quartus_Projects/FPGA_NCMF/src/manhattan.vhd" 13 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656494164058 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656494164275 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 29 11:16:04 2022 " "Processing ended: Wed Jun 29 11:16:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656494164275 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656494164275 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656494164275 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656494164275 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656494164971 ""}
