{"Source Block": ["oh/elink/hdl/elink_example.v@71:81@HdlIdDef", "   wire \t        rxrd_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrd_packet;\t\t// From elink of elink.v\n   wire\t\t        rxwr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n   wire\t\t        rxrr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrr_packet;\t\t// From elink of elink.v\n\n   \n   //######\n   //ELINK\n   //######\n"], "Clone Blocks": [["oh/elink/hdl/erx.v@56:66", "   /*AUTOOUTPUT*/\n   /*AUTOINPUT*/\n\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tecfg_access;\t\t// From erx_cfgif of ecfg_if.v\n   wire [PW-1:0]\tecfg_packet;\t\t// From erx_cfgif of ecfg_if.v\n   wire\t\t\tedma_access;\t\t// From erx_dma of edma.v\n   wire\t\t\tedma_wait;\t\t// From erx_disty of erx_disty.v\n   wire\t\t\temesh_remap_access;\t// From erx_remap of erx_remap.v\n   wire [PW-1:0]\temesh_remap_packet;\t// From erx_remap of erx_remap.v\n"], ["oh/elink/hdl/elink_example.v@69:79", "   wire\t\t        rxrd_wait;\t\t// To elink of elink.v\n   wire \t\trxwr_wait;\t\t// To elink of elink.v\n   wire \t        rxrd_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrd_packet;\t\t// From elink of elink.v\n   wire\t\t        rxwr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n   wire\t\t        rxrr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrr_packet;\t\t// From elink of elink.v\n\n   \n   //######\n"], ["oh/elink/hdl/elink_example.v@64:74", "   // End of automatics\n   \n   //local wires\n   wire \t\temem_access;\n   wire [PW-1:0]\temem_packet;\n   wire\t\t        rxrd_wait;\t\t// To elink of elink.v\n   wire \t\trxwr_wait;\t\t// To elink of elink.v\n   wire \t        rxrd_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrd_packet;\t\t// From elink of elink.v\n   wire\t\t        rxwr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n"], ["oh/elink/hdl/elink_example.v@70:80", "   wire \t\trxwr_wait;\t\t// To elink of elink.v\n   wire \t        rxrd_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrd_packet;\t\t// From elink of elink.v\n   wire\t\t        rxwr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxwr_packet;\t\t// From elink of elink.v\n   wire\t\t        rxrr_access;\t\t// From elink of elink.v\n   wire [PW-1:0]\trxrr_packet;\t\t// From elink of elink.v\n\n   \n   //######\n   //ELINK\n"], ["oh/elink/hdl/elink_example.v@49:59", "\n   /*AUTOINPUT*/\n\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tdone;\t\t\t// From egen_txwr of egen.v\n   wire\t\t\ttxrd_access;\t\t// From egen_txrd of egen.v\n   wire [PW-1:0]\ttxrd_packet;\t\t// From egen_txrd of egen.v\n   wire\t\t\ttxrd_wait;\t\t// From elink of elink.v\n   wire\t\t\ttxrr_access;\t\t// From emem of ememory.v\n   wire [PW-1:0]\ttxrr_packet;\t\t// From emem of ememory.v\n"]], "Diff Content": {"Delete": [], "Add": [[76, "   wire \t\tclkin;\n"], [76, "   wire \t\tsys_clk_io;\n"], [76, "   wire \t\tsys_clk;\n"], [76, "   IBUFGDS clk_buf1 (\n"], [76, "\t\t         .I      (clkin_p),\n"], [76, "\t\t         .IB     (clkin_n),\n"], [76, "\t\t         .O      (clkin)\n"], [76, "\t\t\t );\n"], [76, "   BUFG clk_buf2 (.I (clkin),\n"], [76, "\t\t  .O (pll_clkin)\n"], [76, "\t\t  );\n"], [76, "   IBUFGDS clk_buf3 (\n"], [76, "\t\t         .I      (sys_clk_p),\n"], [76, "\t\t         .IB     (sys_clk_n),\n"], [76, "\t\t         .O      (sys_clk_io)\n"], [76, "\t\t\t );\n"], [76, "   BUFG clk_buf4 (.I (sys_clk_io),\n"], [76, "\t\t  .O (sys_clk)\n"], [76, "\t\t  );\n"]]}}