digraph G {
    labelloc = "t"; 
    labeldistance = 3.0;
    label = "RISC_CPU Architecture (simplified)\n\n";
    rankdir = LR;
    node [shape = box];
    controller -> Icache;
    Icache -> Execute;
    Execute -> ALU;
    Execute -> FPU;
    Execute -> MMX;
    ALU -> Dcache;
    FPU -> Dcache;
    MMX -> Dcache;
    Dcache -> BIOS;
    }
