INFO: [VRFC 10-2263] Analyzing Verilog file "/home/marko/vivadoProjekti/RTL1/RTL1.sim/sim_1/impl/timing/xsim/rtlsab1_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rtlsab1
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marko/vivadoProjekti/RTL1/RTL1.srcs/sim_1/new/rtlsab1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rtlsab1_tb'
