# Verilog-Design-and-Simulation-of-MUX-Based-Logic-and-JK-Synchronous-Counter