// Seed: 3612501475
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output tri id_5,
    output tri id_6,
    input uwire id_7,
    output tri0 id_8
);
  wire  id_10;
  logic id_11;
  ;
endmodule
module module_1 #(
    parameter id_0  = 32'd31,
    parameter id_11 = 32'd39,
    parameter id_16 = 32'd96,
    parameter id_17 = 32'd4,
    parameter id_5  = 32'd38
) (
    input tri _id_0,
    input wand id_1,
    input wire id_2,
    input wor id_3,
    input tri1 id_4,
    input supply1 _id_5,
    output tri1 id_6,
    input wire id_7,
    output tri1 id_8,
    input uwire id_9[id_5 : 1 'b0 -  id_17],
    input wand id_10,
    output tri1 _id_11[~  1 'b0 : id_0  !==  id_16],
    output tri1 id_12,
    output wand id_13,
    output wor id_14,
    input wire id_15,
    input tri1 _id_16,
    input supply0 _id_17
);
  logic id_19 = id_19;
  logic id_20[id_11 : -1];
  ;
  wire id_21;
  module_0 modCall_1 (
      id_2,
      id_12,
      id_12,
      id_4,
      id_10,
      id_6,
      id_13,
      id_3,
      id_14
  );
  assign modCall_1.id_6 = 0;
endmodule
