IDRViewer.config = {"pagecount":3336,"title":"AMD64 Architecture Programmer’s Manual, Volumes 1-5, 40332, 24592, 24593, 24594, 26568, 26569","author":"AMD","subject":"AMD64 Architecture Programmer’s Manual, Volumes 1-5, 40332, 24592, 24593, 24594, 26568, 26569","keywords":"AMD64; Architecture Programmer’s Manual;APM;Volumes 1-5;40332;1-5","creator":"Adobe Acrobat Pro (32-bit) 22.3.20310","producer":"Adobe Acrobat Pro (32-bit) 22.3.20310","creationdate":"D:20230629162052-07'00'","moddate":"D:20230629164244-07'00'","trapped":"","fileName":"AMD64 Architecture Programmer's Manual.pdf","bounds":[[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210]],"bookmarks":[{"title":"AMD64 Architecture  Programmer’s Manual  Volumes 1–5","page":1,"zoom":"FitH 1216","children":[{"title":"AMD64 Architecture  Programmer’s Manual  Volume 1:  Application Programming","page":3,"zoom":"FitH 1216","children":[{"title":"Contents","page":5,"zoom":"XYZ 93 1069 null"},{"title":"Figures","page":13,"zoom":"XYZ 93 1069 null"},{"title":"Tables","page":17,"zoom":"XYZ 93 1069 null"},{"title":"Revision History","page":19,"zoom":"XYZ 93 1069 null"},{"title":"Preface","page":21,"zoom":"XYZ 93 1069 null","children":[{"title":"About This Book","page":21,"zoom":"XYZ 93 982 null"},{"title":"Audience","page":21,"zoom":"XYZ 93 653 null"},{"title":"Organization","page":21,"zoom":"XYZ 93 339 null"},{"title":"Conventions and Definitions","page":22,"zoom":"XYZ 93 817 null","children":[{"title":"Notational Conventions","page":22,"zoom":"XYZ 93 626 null"},{"title":"Definitions","page":23,"zoom":"XYZ 93 751 null"},{"title":"Registers","page":31,"zoom":"XYZ 93 794 null"},{"title":"Endian Order","page":34,"zoom":"XYZ 93 999 null"}]},{"title":"Related Documents","page":34,"zoom":"XYZ 93 849 null"}]},{"title":"1 Overview of the AMD64 Architecture","page":37,"zoom":"XYZ 93 1069 null","children":[{"title":"1.1 Introduction","page":37,"zoom":"XYZ 93 982 null","children":[{"title":"1.1.1 AMD64 Features","page":37,"zoom":"XYZ 93 647 null"},{"title":"1.1.2 Registers","page":39,"zoom":"XYZ 93 1064 null"},{"title":"1.1.3 Instruction Set","page":40,"zoom":"XYZ 93 1064 null"},{"title":"1.1.4 Media Instructions","page":40,"zoom":"XYZ 93 307 null"},{"title":"1.1.5 Floating-Point Instructions","page":41,"zoom":"XYZ 93 632 null"}]},{"title":"1.2 Modes of Operation","page":42,"zoom":"XYZ 93 1066 null","children":[{"title":"1.2.1 Long Mode","page":42,"zoom":"XYZ 93 918 null"},{"title":"1.2.2 64-Bit Mode","page":42,"zoom":"XYZ 93 679 null"},{"title":"1.2.3 Compatibility Mode","page":43,"zoom":"XYZ 93 924 null"},{"title":"1.2.4 Legacy Mode","page":43,"zoom":"XYZ 93 586 null"}]}]},{"title":"2 Memory Model","page":45,"zoom":"XYZ 93 1069 null","children":[{"title":"2.1 Memory Organization","page":45,"zoom":"XYZ 93 883 null","children":[{"title":"2.1.1 Virtual Memory","page":45,"zoom":"XYZ 93 832 null"},{"title":"2.1.2 Segment Registers","page":46,"zoom":"XYZ 93 374 null"},{"title":"2.1.3 Physical Memory","page":47,"zoom":"XYZ 93 652 null"},{"title":"2.1.4 Memory Management","page":47,"zoom":"XYZ 93 349 null"}]},{"title":"2.2 Memory Addressing","page":50,"zoom":"XYZ 93 1066 null","children":[{"title":"2.2.1 Byte Ordering","page":50,"zoom":"XYZ 93 1017 null"},{"title":"2.2.2 64-Bit Canonical Addresses","page":51,"zoom":"XYZ 93 646 null"},{"title":"2.2.3 Effective Addresses","page":51,"zoom":"XYZ 93 464 null"},{"title":"2.2.4 Address-Size Prefix","page":53,"zoom":"XYZ 93 664 null"},{"title":"2.2.5 RIP-Relative Addressing","page":54,"zoom":"XYZ 93 630 null"}]},{"title":"2.3 Pointers","page":55,"zoom":"XYZ 93 843 null","children":[{"title":"2.3.1 Near and Far Pointers","page":55,"zoom":"XYZ 93 716 null"}]},{"title":"2.4 Stack Operation","page":55,"zoom":"XYZ 93 270 null"},{"title":"2.5 Instruction Pointer","page":56,"zoom":"XYZ 93 279 null"}]},{"title":"3 General-Purpose Programming","page":59,"zoom":"XYZ 93 1069 null","children":[{"title":"3.1 Registers","page":59,"zoom":"XYZ 93 698 null","children":[{"title":"3.1.1 Legacy Registers","page":60,"zoom":"XYZ 93 198 null"},{"title":"3.1.2 64-Bit-Mode Registers","page":62,"zoom":"XYZ 93 1064 null"},{"title":"3.1.3 Implicit Uses of GPRs","page":66,"zoom":"XYZ 93 534 null"},{"title":"3.1.4 Flags Register","page":70,"zoom":"XYZ 93 927 null"},{"title":"3.1.5 Instruction Pointer Register","page":72,"zoom":"XYZ 93 600 null"}]},{"title":"3.2 Operands","page":72,"zoom":"XYZ 93 472 null","children":[{"title":"3.2.1 Fundamental Data Types","page":72,"zoom":"XYZ 93 345 null"},{"title":"3.2.2 General-Purpose Instruction Data types","page":74,"zoom":"XYZ 93 858 null"},{"title":"3.2.3 Operand Sizes and Overrides","page":77,"zoom":"XYZ 93 809 null"},{"title":"3.2.4 Operand Addressing","page":79,"zoom":"XYZ 93 1003 null"},{"title":"3.2.5 Data Alignment","page":79,"zoom":"XYZ 93 365 null"}]},{"title":"3.3 Instruction Summary","page":80,"zoom":"XYZ 93 765 null","children":[{"title":"3.3.1 Syntax","page":80,"zoom":"XYZ 93 617 null"},{"title":"3.3.2 Data Transfer","page":81,"zoom":"XYZ 93 904 null"},{"title":"3.3.3 Data Conversion","page":85,"zoom":"XYZ 93 644 null"},{"title":"3.3.4 Load Segment Registers","page":88,"zoom":"XYZ 93 1064 null"},{"title":"3.3.5 Load Effective Address","page":88,"zoom":"XYZ 93 528 null"},{"title":"3.3.6 Arithmetic","page":89,"zoom":"XYZ 93 941 null"},{"title":"3.3.7 Rotate and Shift","page":91,"zoom":"XYZ 93 1064 null"},{"title":"3.3.8 Bit Manipulation","page":92,"zoom":"XYZ 93 421 null"},{"title":"3.3.9 Compare and Test","page":95,"zoom":"XYZ 93 1003 null"},{"title":"3.3.10 Logical","page":97,"zoom":"XYZ 93 661 null"},{"title":"3.3.11 String","page":98,"zoom":"XYZ 93 1064 null"},{"title":"3.3.12 Control Transfer","page":99,"zoom":"XYZ 93 611 null"},{"title":"3.3.13 Flags","page":103,"zoom":"XYZ 93 620 null"},{"title":"3.3.14 Input/Output","page":104,"zoom":"XYZ 93 304 null"},{"title":"3.3.15 Semaphores","page":105,"zoom":"XYZ 93 206 null"},{"title":"3.3.16 Processor Information","page":106,"zoom":"XYZ 93 383 null"},{"title":"3.3.17 Cache and Memory Management","page":107,"zoom":"XYZ 93 1025 null"},{"title":"3.3.18 No Operation","page":108,"zoom":"XYZ 93 1064 null"},{"title":"3.3.19 System Calls","page":108,"zoom":"XYZ 93 919 null"},{"title":"3.3.20 Application-Targeted Accelerator Instructions","page":108,"zoom":"XYZ 93 436 null"}]},{"title":"3.4 General Rules for Instructions in 64-Bit Mode","page":108,"zoom":"XYZ 93 267 null","children":[{"title":"3.4.1 Address Size","page":109,"zoom":"XYZ 93 1064 null"},{"title":"3.4.2 Canonical Address Format","page":109,"zoom":"XYZ 93 904 null"},{"title":"3.4.3 Branch-Displacement Size","page":109,"zoom":"XYZ 93 786 null"},{"title":"3.4.4 Operand Size","page":109,"zoom":"XYZ 93 669 null"},{"title":"3.4.5 High 32 Bits","page":110,"zoom":"XYZ 93 1064 null"},{"title":"3.4.6 Invalid and Reassigned Instructions","page":110,"zoom":"XYZ 93 776 null"},{"title":"3.4.7 Instructions with 64-Bit Default Operand Size","page":111,"zoom":"XYZ 93 779 null"}]},{"title":"3.5 Instruction Prefixes","page":112,"zoom":"XYZ 93 737 null","children":[{"title":"3.5.1 Legacy Prefixes","page":112,"zoom":"XYZ 93 383 null"},{"title":"3.5.2 REX Prefixes","page":115,"zoom":"XYZ 93 855 null"},{"title":"3.5.3 VEX and XOP Prefixes","page":115,"zoom":"XYZ 93 412 null"}]},{"title":"3.6 Feature Detection","page":115,"zoom":"XYZ 93 227 null","children":[{"title":"3.6.1 Feature Detection in a Virtualized Environment","page":116,"zoom":"XYZ 93 783 null"}]},{"title":"3.7 Control Transfers","page":116,"zoom":"XYZ 93 392 null","children":[{"title":"3.7.1 Overview","page":116,"zoom":"XYZ 93 343 null"},{"title":"3.7.2 Privilege Levels","page":117,"zoom":"XYZ 93 982 null"},{"title":"3.7.3 Procedure Stack","page":117,"zoom":"XYZ 93 339 null"},{"title":"3.7.4 Jumps","page":118,"zoom":"XYZ 93 551 null"},{"title":"3.7.5 Procedure Calls","page":119,"zoom":"XYZ 93 459 null"},{"title":"3.7.6 Returning from Procedures","page":122,"zoom":"XYZ 93 436 null"},{"title":"3.7.7 System Calls","page":125,"zoom":"XYZ 93 912 null"},{"title":"3.7.8 General Considerations for Branching","page":126,"zoom":"XYZ 93 1064 null"},{"title":"3.7.9 Branching in 64-Bit Mode","page":126,"zoom":"XYZ 93 770 null"},{"title":"3.7.10 Interrupts and Exceptions","page":127,"zoom":"XYZ 93 605 null"}]},{"title":"3.8 Input/Output","page":131,"zoom":"XYZ 93 236 null","children":[{"title":"3.8.1 I/O Addressing","page":132,"zoom":"XYZ 93 719 null"},{"title":"3.8.2 I/O Ordering","page":133,"zoom":"XYZ 93 806 null"},{"title":"3.8.3 Protected-Mode I/O","page":134,"zoom":"XYZ 93 904 null"}]},{"title":"3.9 Memory Optimization","page":134,"zoom":"XYZ 93 418 null","children":[{"title":"3.9.1 Accessing Memory","page":135,"zoom":"XYZ 93 1064 null"},{"title":"3.9.2 Forcing Memory Order","page":136,"zoom":"XYZ 93 490 null"},{"title":"3.9.3 Caches","page":138,"zoom":"XYZ 93 1064 null"},{"title":"3.9.4 Cache Operation","page":139,"zoom":"XYZ 93 365 null"},{"title":"3.9.5 Cache Pollution","page":140,"zoom":"XYZ 93 302 null"},{"title":"3.9.6 Cache-Control Instructions","page":141,"zoom":"XYZ 93 693 null"}]},{"title":"3.10 Performance Considerations","page":143,"zoom":"XYZ 93 806 null","children":[{"title":"3.10.1 Use Large Operand Sizes","page":143,"zoom":"XYZ 93 580 null"},{"title":"3.10.2 Use Short Instructions","page":143,"zoom":"XYZ 93 484 null"},{"title":"3.10.3 Align Data","page":143,"zoom":"XYZ 93 388 null"},{"title":"3.10.4 Avoid Branches","page":143,"zoom":"XYZ 93 249 null"},{"title":"3.10.5 Prefetch Data","page":144,"zoom":"XYZ 93 1064 null"},{"title":"3.10.6 Keep Common Operands in Registers","page":144,"zoom":"XYZ 93 791 null"},{"title":"3.10.7 Avoid True Dependencies","page":144,"zoom":"XYZ 93 695 null"},{"title":"3.10.8 Avoid Store-to-Load Dependencies","page":144,"zoom":"XYZ 93 598 null"},{"title":"3.10.9 Optimize Stack Allocation","page":144,"zoom":"XYZ 93 395 null"},{"title":"3.10.10 Consider Repeat-Prefix Setup Time","page":144,"zoom":"XYZ 93 235 null"},{"title":"3.10.11 Replace GPR with Media Instructions","page":145,"zoom":"XYZ 93 1064 null"},{"title":"3.10.12 Organize Data in Memory Blocks","page":145,"zoom":"XYZ 93 904 null"}]}]},{"title":"4 Streaming SIMD Extensions Media and Scientific Programming","page":147,"zoom":"XYZ 93 1069 null","children":[{"title":"4.1 Overview","page":147,"zoom":"XYZ 93 803 null","children":[{"title":"4.1.1 Capabilities","page":147,"zoom":"XYZ 93 653 null"},{"title":"4.1.2 Origins","page":148,"zoom":"XYZ 93 740 null"},{"title":"4.1.3 Compatibility","page":149,"zoom":"XYZ 93 1064 null"}]},{"title":"4.2 Registers","page":149,"zoom":"XYZ 93 618 null","children":[{"title":"4.2.1 SSE Registers","page":149,"zoom":"XYZ 93 449 null"},{"title":"4.2.2 MXCSR Register","page":151,"zoom":"XYZ 93 1003 null"},{"title":"4.2.3 Other Data Registers","page":153,"zoom":"XYZ 93 275 null"},{"title":"4.2.4 Effect on rFLAGS Register","page":154,"zoom":"XYZ 93 1003 null"}]},{"title":"4.3 Operands","page":154,"zoom":"XYZ 93 875 null","children":[{"title":"4.3.1 Operand Addressing","page":154,"zoom":"XYZ 93 684 null"},{"title":"4.3.2 Data Alignment","page":156,"zoom":"XYZ 93 948 null"},{"title":"4.3.3 SSE Instruction Data Types","page":157,"zoom":"XYZ 93 783 null"},{"title":"4.3.4 Operand Sizes and Overrides","page":172,"zoom":"XYZ 93 982 null"}]},{"title":"4.4 Vector Operations","page":172,"zoom":"XYZ 93 776 null","children":[{"title":"4.4.1 Integer Vector Operations","page":172,"zoom":"XYZ 93 727 null"},{"title":"4.4.2 Floating-Point Vector Operations","page":173,"zoom":"XYZ 93 675 null"}]},{"title":"4.5 Instruction Overview","page":174,"zoom":"XYZ 93 380 null","children":[{"title":"4.5.1 Instruction Syntax","page":174,"zoom":"XYZ 93 331 null"},{"title":"4.5.2 Mnemonics","page":176,"zoom":"XYZ 93 918 null"},{"title":"4.5.3 Move Operations","page":177,"zoom":"XYZ 93 939 null"},{"title":"4.5.4 Data Conversion and Reordering","page":180,"zoom":"XYZ 93 1064 null"},{"title":"4.5.5 Matrix and Special Arithmetic Operations","page":181,"zoom":"XYZ 93 649 null"},{"title":"4.5.6 Branch Removal","page":183,"zoom":"XYZ 93 883 null"}]},{"title":"4.6 Instruction Summary—Integer Instructions","page":185,"zoom":"XYZ 93 1066 null","children":[{"title":"4.6.1 Data Transfer","page":186,"zoom":"XYZ 93 1064 null"},{"title":"4.6.2 Data Conversion","page":191,"zoom":"XYZ 93 670 null"},{"title":"4.6.3 Data Reordering","page":193,"zoom":"XYZ 93 216 null"},{"title":"4.6.4 Arithmetic","page":200,"zoom":"XYZ 93 592 null"},{"title":"4.6.5 Enhanced Media","page":206,"zoom":"XYZ 93 469 null"},{"title":"4.6.6 Shift and Rotate","page":211,"zoom":"XYZ 93 947 null"},{"title":"4.6.7 Compare","page":213,"zoom":"XYZ 93 424 null"},{"title":"4.6.8 Logical","page":218,"zoom":"XYZ 93 1025 null"},{"title":"4.6.9 Save and Restore State","page":219,"zoom":"XYZ 93 620 null"}]},{"title":"4.7 Instruction Summary—Floating-Point Instructions","page":220,"zoom":"XYZ 93 843 null","children":[{"title":"4.7.1 Data Transfer","page":221,"zoom":"XYZ 93 939 null"},{"title":"4.7.2 Data Conversion","page":226,"zoom":"XYZ 93 623 null"},{"title":"4.7.3 Data Reordering","page":230,"zoom":"XYZ 93 1064 null"},{"title":"4.7.4 Arithmetic","page":233,"zoom":"XYZ 93 742 null"},{"title":"4.7.5 Fused Multiply-Add Instructions","page":242,"zoom":"XYZ 93 754 null"},{"title":"4.7.6 Compare","page":249,"zoom":"XYZ 93 829 null"},{"title":"4.7.7 Logical","page":252,"zoom":"XYZ 93 589 null"}]},{"title":"4.8 Instruction Prefixes","page":253,"zoom":"XYZ 93 498 null","children":[{"title":"4.8.1 Supported Prefixes","page":253,"zoom":"XYZ 93 392 null"}]},{"title":"4.9 Feature Detection","page":254,"zoom":"XYZ 93 580 null"},{"title":"4.10 Exceptions","page":254,"zoom":"XYZ 93 378 null","children":[{"title":"4.10.1 General-Purpose Exceptions","page":255,"zoom":"XYZ 93 939 null"},{"title":"4.10.2 SIMD Floating-Point Exception Causes","page":256,"zoom":"XYZ 93 495 null"},{"title":"4.10.3 SIMD Floating-Point Exception Priority","page":260,"zoom":"XYZ 93 1064 null"},{"title":"4.10.4 SIMD Floating-Point Exception Masking","page":262,"zoom":"XYZ 93 1064 null"}]},{"title":"4.11 Saving, Clearing, and Passing State","page":267,"zoom":"XYZ 93 1066 null","children":[{"title":"4.11.1 Saving and Restoring State","page":267,"zoom":"XYZ 93 1017 null"},{"title":"4.11.2 Parameter Passing","page":267,"zoom":"XYZ 93 693 null"},{"title":"4.11.3 Accessing Operands in MMX™ Registers","page":268,"zoom":"XYZ 93 1064 null"}]},{"title":"4.12 Performance Considerations","page":268,"zoom":"XYZ 93 815 null","children":[{"title":"4.12.1 Use Small Operand Sizes","page":268,"zoom":"XYZ 93 589 null"},{"title":"4.12.2 Reorganize Data for Parallel Operations","page":268,"zoom":"XYZ 93 472 null"},{"title":"4.12.3 Remove Branches","page":268,"zoom":"XYZ 93 190 null"},{"title":"4.12.4 Use Streaming Loads and Stores","page":269,"zoom":"XYZ 93 925 null"},{"title":"4.12.5 Align Data","page":272,"zoom":"XYZ 93 1064 null"},{"title":"4.12.6 Organize Data for Cacheability","page":272,"zoom":"XYZ 93 890 null"},{"title":"4.12.7 Prefetch Data","page":272,"zoom":"XYZ 93 695 null"},{"title":"4.12.8 Use SSE Code for Moving Data","page":272,"zoom":"XYZ 93 392 null"},{"title":"4.12.9 Retain Intermediate Results in SSE Registers","page":272,"zoom":"XYZ 93 275 null"},{"title":"4.12.10 Replace GPR Code with SSE Code.","page":273,"zoom":"XYZ 93 1064 null"},{"title":"4.12.11 Replace x87 Code with SSE Code","page":273,"zoom":"XYZ 93 904 null"}]}]},{"title":"5 64-Bit Media Programming","page":275,"zoom":"XYZ 93 1069 null","children":[{"title":"5.1 Origins","page":275,"zoom":"XYZ 93 684 null"},{"title":"5.2 Compatibility","page":275,"zoom":"XYZ 93 340 null"},{"title":"5.3 Capabilities","page":276,"zoom":"XYZ 93 829 null","children":[{"title":"5.3.1 Parallel Operations","page":276,"zoom":"XYZ 93 375 null"},{"title":"5.3.2 Data Conversion and Reordering","page":277,"zoom":"XYZ 93 702 null"},{"title":"5.3.3 Matrix Operations","page":278,"zoom":"XYZ 93 294 null"},{"title":"5.3.4 Saturation","page":279,"zoom":"XYZ 93 340 null"},{"title":"5.3.5 Branch Removal","page":280,"zoom":"XYZ 93 1064 null"},{"title":"5.3.6 Floating-Point (3DNow!™) Vector Operations","page":281,"zoom":"XYZ 93 1064 null"}]},{"title":"5.4 Registers","page":282,"zoom":"XYZ 93 1066 null","children":[{"title":"5.4.1 MMX™ Registers","page":282,"zoom":"XYZ 93 1017 null"},{"title":"5.4.2 Other Registers","page":282,"zoom":"XYZ 93 357 null"}]},{"title":"5.5 Operands","page":283,"zoom":"XYZ 93 1066 null","children":[{"title":"5.5.1 Data Types","page":283,"zoom":"XYZ 93 918 null"},{"title":"5.5.2 Operand Sizes and Overrides","page":285,"zoom":"XYZ 93 1064 null"},{"title":"5.5.3 Operand Addressing","page":285,"zoom":"XYZ 93 847 null"},{"title":"5.5.4 Data Alignment","page":285,"zoom":"XYZ 93 230 null"},{"title":"5.5.5 Integer Data Types","page":286,"zoom":"XYZ 93 828 null"},{"title":"5.5.6 Floating-Point Data Types","page":287,"zoom":"XYZ 93 360 null"}]},{"title":"5.6 Instruction Summary—Integer Instructions","page":289,"zoom":"XYZ 93 326 null","children":[{"title":"5.6.1 Syntax","page":290,"zoom":"XYZ 93 939 null"},{"title":"5.6.2 Exit Media State","page":291,"zoom":"XYZ 93 488 null"},{"title":"5.6.3 Data Transfer","page":292,"zoom":"XYZ 93 1064 null"},{"title":"5.6.4 Data Conversion","page":293,"zoom":"XYZ 93 232 null"},{"title":"5.6.5 Data Reordering","page":294,"zoom":"XYZ 93 597 null"},{"title":"5.6.6 Arithmetic","page":298,"zoom":"XYZ 93 731 null"},{"title":"5.6.7 Shift","page":302,"zoom":"XYZ 93 704 null"},{"title":"5.6.8 Compare","page":303,"zoom":"XYZ 93 698 null"},{"title":"5.6.9 Logical","page":304,"zoom":"XYZ 93 403 null"},{"title":"5.6.10 Save and Restore State","page":305,"zoom":"XYZ 93 394 null"}]},{"title":"5.7 Instruction Summary—Floating-Point Instructions","page":306,"zoom":"XYZ 93 615 null","children":[{"title":"5.7.1 Syntax","page":306,"zoom":"XYZ 93 226 null"},{"title":"5.7.2 Data Conversion","page":307,"zoom":"XYZ 93 1025 null"},{"title":"5.7.3 Arithmetic","page":308,"zoom":"XYZ 93 1064 null"},{"title":"5.7.4 Compare","page":310,"zoom":"XYZ 93 293 null"}]},{"title":"5.8 Instruction Effects on Flags","page":311,"zoom":"XYZ 93 644 null"},{"title":"5.9 Instruction Prefixes","page":311,"zoom":"XYZ 93 485 null","children":[{"title":"5.9.1 Supported Prefixes","page":311,"zoom":"XYZ 93 380 null"},{"title":"5.9.2 Special-Use and Reserved Prefixes","page":312,"zoom":"XYZ 93 847 null"},{"title":"5.9.3 Prefixes That Cause Exceptions","page":312,"zoom":"XYZ 93 693 null"}]},{"title":"5.10 Feature Detection","page":312,"zoom":"XYZ 93 556 null"},{"title":"5.11 Exceptions","page":313,"zoom":"XYZ 93 806 null","children":[{"title":"5.11.1 General-Purpose Exceptions","page":313,"zoom":"XYZ 93 586 null"},{"title":"5.11.2 x87 Floating-Point Exceptions (#MF)","page":314,"zoom":"XYZ 93 510 null"}]},{"title":"5.12 Actions Taken on Executing 64-Bit Media Instructions","page":314,"zoom":"XYZ 93 317 null"},{"title":"5.13 Mixing Media Code with x87 Code","page":316,"zoom":"XYZ 93 815 null","children":[{"title":"5.13.1 Mixing Code","page":316,"zoom":"XYZ 93 766 null"},{"title":"5.13.2 Clearing MMX™ State","page":316,"zoom":"XYZ 93 606 null"}]},{"title":"5.14 State-Saving","page":316,"zoom":"XYZ 93 314 null","children":[{"title":"5.14.1 Saving and Restoring State","page":316,"zoom":"XYZ 93 265 null"},{"title":"5.14.2 State-Saving Instructions","page":317,"zoom":"XYZ 93 904 null"}]},{"title":"5.15 Performance Considerations","page":318,"zoom":"XYZ 93 1066 null","children":[{"title":"5.15.1 Use Small Operand Sizes","page":318,"zoom":"XYZ 93 840 null"},{"title":"5.15.2 Reorganize Data for Parallel Operations","page":318,"zoom":"XYZ 93 701 null"},{"title":"5.15.3 Remove Branches","page":318,"zoom":"XYZ 93 398 null"},{"title":"5.15.4 Align Data","page":318,"zoom":"XYZ 93 259 null"},{"title":"5.15.5 Organize Data for Cacheability","page":319,"zoom":"XYZ 93 1003 null"},{"title":"5.15.6 Prefetch Data","page":319,"zoom":"XYZ 93 808 null"},{"title":"5.15.7 Retain Intermediate Results in MMX™ Registers","page":319,"zoom":"XYZ 93 527 null"}]}]},{"title":"6 x87 Floating-Point Programming","page":321,"zoom":"XYZ 93 1069 null","children":[{"title":"6.1 Overview","page":321,"zoom":"XYZ 93 861 null","children":[{"title":"6.1.1 Capabilities","page":321,"zoom":"XYZ 93 690 null"},{"title":"6.1.2 Origins","page":322,"zoom":"XYZ 93 925 null"},{"title":"6.1.3 Compatibility","page":322,"zoom":"XYZ 93 580 null"}]},{"title":"6.2 Registers","page":322,"zoom":"XYZ 93 352 null","children":[{"title":"6.2.1 x87 Data Registers","page":323,"zoom":"XYZ 93 462 null"},{"title":"6.2.2 x87 Status Word Register (FSW)","page":325,"zoom":"XYZ 93 818 null"},{"title":"6.2.3 x87 Control Word Register (FCW)","page":328,"zoom":"XYZ 93 534 null"},{"title":"6.2.4 x87 Tag Word Register (FTW)","page":330,"zoom":"XYZ 93 252 null"},{"title":"6.2.5 Pointers and Opcode State","page":331,"zoom":"XYZ 93 261 null"},{"title":"6.2.6 x87 Environment","page":333,"zoom":"XYZ 93 763 null"},{"title":"6.2.7 Floating-Point Emulation (CR0.EM)","page":334,"zoom":"XYZ 93 750 null"}]},{"title":"6.3 Operands","page":334,"zoom":"XYZ 93 557 null","children":[{"title":"6.3.1 Operand Addressing","page":334,"zoom":"XYZ 93 508 null"},{"title":"6.3.2 Data Types","page":335,"zoom":"XYZ 93 927 null"},{"title":"6.3.3 Number Representation","page":338,"zoom":"XYZ 93 502 null"},{"title":"6.3.4 Number Encodings","page":341,"zoom":"XYZ 93 614 null"},{"title":"6.3.5 Precision","page":345,"zoom":"XYZ 93 803 null"},{"title":"6.3.6 Rounding","page":345,"zoom":"XYZ 93 363 null"}]},{"title":"6.4 Instruction Summary","page":346,"zoom":"XYZ 93 305 null","children":[{"title":"6.4.1 Syntax","page":347,"zoom":"XYZ 93 1003 null"},{"title":"6.4.2 Data Transfer and Conversion","page":348,"zoom":"XYZ 93 534 null"},{"title":"6.4.3 Load Constants","page":350,"zoom":"XYZ 93 265 null"},{"title":"6.4.4 Arithmetic","page":351,"zoom":"XYZ 93 799 null"},{"title":"6.4.5 Transcendental Functions","page":354,"zoom":"XYZ 93 525 null"},{"title":"6.4.6 Compare and Test","page":356,"zoom":"XYZ 93 950 null"},{"title":"6.4.7 Stack Management","page":358,"zoom":"XYZ 93 586 null"},{"title":"6.4.8 No Operation","page":358,"zoom":"XYZ 93 197 null"},{"title":"6.4.9 Control","page":359,"zoom":"XYZ 93 968 null"}]},{"title":"6.5 Instruction Effects on rFLAGS","page":362,"zoom":"XYZ 93 1066 null"},{"title":"6.6 Instruction Prefixes","page":362,"zoom":"XYZ 93 539 null"},{"title":"6.7 Feature Detection","page":363,"zoom":"XYZ 93 763 null"},{"title":"6.8 Exceptions","page":363,"zoom":"XYZ 93 273 null","children":[{"title":"6.8.1 General-Purpose Exceptions","page":364,"zoom":"XYZ 93 844 null"},{"title":"6.8.2 x87 Floating-Point Exception Causes","page":365,"zoom":"XYZ 93 880 null"},{"title":"6.8.3 x87 Floating-Point Exception Priority","page":368,"zoom":"XYZ 93 1064 null"},{"title":"6.8.4 x87 Floating-Point Exception Masking","page":369,"zoom":"XYZ 93 982 null"}]},{"title":"6.9 State-Saving","page":375,"zoom":"XYZ 93 502 null","children":[{"title":"6.9.1 State-Saving Instructions","page":375,"zoom":"XYZ 93 333 null"}]},{"title":"6.10 Performance Considerations","page":376,"zoom":"XYZ 93 550 null","children":[{"title":"6.10.1 Replace x87 Code with 128-Bit Media Code","page":376,"zoom":"XYZ 93 323 null"},{"title":"6.10.2 Use FCOMI-FCMOVx Branching","page":377,"zoom":"XYZ 93 1064 null"},{"title":"6.10.3 Use FSINCOS Instead of FSIN and FCOS","page":377,"zoom":"XYZ 93 925 null"},{"title":"6.10.4 Break Up Dependency Chains","page":377,"zoom":"XYZ 93 786 null"}]}]},{"title":"Index","page":379,"zoom":"XYZ 93 1069 null"}]},{"title":"AMD64 Architecture  Programmer’s Manual  Volume 2:  System Programming","page":395,"zoom":"FitH 1216","children":[{"title":"Contents","page":397,"zoom":"XYZ 96 1069 null"},{"title":"Figures","page":414,"zoom":"XYZ 96 1069 null"},{"title":"Tables","page":424,"zoom":"XYZ 96 1069 null"},{"title":"Revision History","page":429,"zoom":"XYZ 96 1069 null"},{"title":"Preface","page":441,"zoom":"XYZ 96 1069 null","children":[{"title":"About This Book","page":441,"zoom":"XYZ 96 982 null"},{"title":"Audience","page":441,"zoom":"XYZ 96 653 null"},{"title":"Organization","page":441,"zoom":"XYZ 96 360 null"},{"title":"Conventions and Definitions","page":442,"zoom":"XYZ 96 349 null","children":[{"title":"Notational Conventions","page":443,"zoom":"XYZ 96 1064 null"},{"title":"Definitions","page":444,"zoom":"XYZ 96 977 null"},{"title":"Registers","page":450,"zoom":"XYZ 96 273 null"},{"title":"Endian Order","page":453,"zoom":"XYZ 96 392 null"}]},{"title":"Related Documents","page":453,"zoom":"XYZ 96 242 null"}]},{"title":"1 System-Programming Overview","page":456,"zoom":"XYZ 96 1069 null","children":[{"title":"1.1 Memory Model","page":456,"zoom":"XYZ 96 473 null","children":[{"title":"1.1.1 Memory Addressing","page":457,"zoom":"XYZ 96 1064 null"},{"title":"1.1.2 Memory Organization","page":458,"zoom":"XYZ 96 669 null"},{"title":"1.1.3 Canonical Address Form","page":459,"zoom":"XYZ 96 522 null"}]},{"title":"1.2 Memory Management","page":460,"zoom":"XYZ 96 1066 null","children":[{"title":"1.2.1 Segmentation","page":460,"zoom":"XYZ 96 939 null"},{"title":"1.2.2 Paging","page":462,"zoom":"XYZ 96 553 null"},{"title":"1.2.3 Mixing Segmentation and Paging","page":463,"zoom":"XYZ 96 355 null"},{"title":"1.2.4 Real Addressing","page":465,"zoom":"XYZ 96 1064 null"}]},{"title":"1.3 Operating Modes","page":466,"zoom":"XYZ 96 1066 null","children":[{"title":"1.3.1 Long Mode","page":467,"zoom":"XYZ 96 374 null"},{"title":"1.3.2 64-Bit Mode","page":468,"zoom":"XYZ 96 1003 null"},{"title":"1.3.3 Compatibility Mode","page":468,"zoom":"XYZ 96 507 null"},{"title":"1.3.4 Legacy Modes","page":469,"zoom":"XYZ 96 1064 null"},{"title":"1.3.5 System Management Mode (SMM)","page":470,"zoom":"XYZ 96 1064 null"}]},{"title":"1.4 System Registers","page":470,"zoom":"XYZ 96 794 null"},{"title":"1.5 System-Data Structures","page":472,"zoom":"XYZ 96 641 null"},{"title":"1.6 Interrupts","page":474,"zoom":"XYZ 96 702 null"},{"title":"1.7 Additional System-Programming Facilities","page":475,"zoom":"XYZ 96 328 null","children":[{"title":"1.7.1 Hardware Multitasking","page":475,"zoom":"XYZ 96 279 null"},{"title":"1.7.2 Machine Check","page":476,"zoom":"XYZ 96 550 null"},{"title":"1.7.3 Software Debugging","page":476,"zoom":"XYZ 96 290 null"},{"title":"1.7.4 Performance Monitoring","page":477,"zoom":"XYZ 96 733 null"}]}]},{"title":"2 x86 and AMD64 Architecture Differences","page":478,"zoom":"XYZ 96 1069 null","children":[{"title":"2.1 Operating Modes","page":478,"zoom":"XYZ 96 762 null","children":[{"title":"2.1.1 Long Mode","page":478,"zoom":"XYZ 96 655 null"},{"title":"2.1.2 Legacy Mode","page":478,"zoom":"XYZ 96 197 null"},{"title":"2.1.3 System-Management Mode","page":479,"zoom":"XYZ 96 960 null"}]},{"title":"2.2 Memory Model","page":479,"zoom":"XYZ 96 528 null","children":[{"title":"2.2.1 Memory Addressing","page":479,"zoom":"XYZ 96 401 null"},{"title":"2.2.2 Page Translation","page":480,"zoom":"XYZ 96 983 null"},{"title":"2.2.3 Segmentation","page":481,"zoom":"XYZ 96 855 null"}]},{"title":"2.3 Protection Checks","page":482,"zoom":"XYZ 96 279 null"},{"title":"2.4 Registers","page":483,"zoom":"XYZ 96 881 null","children":[{"title":"2.4.1 General-Purpose Registers","page":483,"zoom":"XYZ 96 754 null"},{"title":"2.4.2 YMM/XMM Registers","page":483,"zoom":"XYZ 96 537 null"},{"title":"2.4.3 Flags Register","page":483,"zoom":"XYZ 96 420 null"},{"title":"2.4.4 Instruction Pointer","page":483,"zoom":"XYZ 96 302 null"},{"title":"2.4.5 Stack Pointer","page":484,"zoom":"XYZ 96 1064 null"},{"title":"2.4.6 Control Registers","page":484,"zoom":"XYZ 96 947 null"},{"title":"2.4.7 Debug Registers","page":484,"zoom":"XYZ 96 786 null"},{"title":"2.4.8 Extended Feature Register (EFER)","page":484,"zoom":"XYZ 96 647 null"},{"title":"2.4.9 Memory Type Range Registers (MTRRs)","page":484,"zoom":"XYZ 96 551 null"},{"title":"2.4.10 Other Model-Specific Registers (MSRs)","page":484,"zoom":"XYZ 96 391 null"}]},{"title":"2.5 Instruction Set","page":485,"zoom":"XYZ 96 1066 null","children":[{"title":"2.5.1 REX Prefixes","page":485,"zoom":"XYZ 96 1017 null"},{"title":"2.5.2 Segment-Override Prefixes in 64-Bit Mode","page":485,"zoom":"XYZ 96 592 null"},{"title":"2.5.3 Operands and Results","page":485,"zoom":"XYZ 96 333 null"},{"title":"2.5.4 Address Calculations","page":486,"zoom":"XYZ 96 1003 null"},{"title":"2.5.5 Instructions that Reference RSP","page":486,"zoom":"XYZ 96 502 null"},{"title":"2.5.6 Branches","page":487,"zoom":"XYZ 96 780 null"},{"title":"2.5.7 NOP Instruction","page":489,"zoom":"XYZ 96 860 null"},{"title":"2.5.8 Single-Byte INC and DEC Instructions","page":489,"zoom":"XYZ 96 579 null"},{"title":"2.5.9 MOVSXD Instruction","page":489,"zoom":"XYZ 96 418 null"},{"title":"2.5.10 Invalid Instructions","page":489,"zoom":"XYZ 96 236 null"},{"title":"2.5.11 Reassigned Opcodes","page":491,"zoom":"XYZ 96 1064 null"},{"title":"2.5.12 FXSAVE and FXRSTOR Instructions","page":491,"zoom":"XYZ 96 730 null"}]},{"title":"2.6 Interrupts and Exceptions","page":491,"zoom":"XYZ 96 239 null","children":[{"title":"2.6.1 Interrupt Descriptor Table","page":492,"zoom":"XYZ 96 982 null"},{"title":"2.6.2 Stack Frame Pushes","page":492,"zoom":"XYZ 96 821 null"},{"title":"2.6.3 Stack Switching","page":492,"zoom":"XYZ 96 661 null"},{"title":"2.6.4 IRET Instruction","page":492,"zoom":"XYZ 96 233 null"},{"title":"2.6.5 Task-Priority Register (CR8)","page":493,"zoom":"XYZ 96 789 null"},{"title":"2.6.6 New Exception Conditions","page":493,"zoom":"XYZ 96 572 null"}]},{"title":"2.7 Hardware Task Switching","page":493,"zoom":"XYZ 96 423 null"},{"title":"2.8 Long-Mode vs. Legacy-Mode Differences","page":494,"zoom":"XYZ 96 950 null"}]},{"title":"3 System Resources","page":495,"zoom":"XYZ 96 1069 null","children":[{"title":"3.1 System-Control Registers","page":495,"zoom":"XYZ 96 534 null","children":[{"title":"3.1.1 CR0 Register","page":496,"zoom":"XYZ 96 635 null"},{"title":"3.1.2 CR2 and CR3 Registers","page":499,"zoom":"XYZ 96 314 null"},{"title":"3.1.3 CR4 Register","page":501,"zoom":"XYZ 96 617 null"},{"title":"3.1.4 Additional Control Registers in 64-Bit-Mode","page":506,"zoom":"XYZ 96 644 null"},{"title":"3.1.5 CR8 (Task Priority Register, TPR)","page":506,"zoom":"XYZ 96 406 null"},{"title":"3.1.6 RFLAGS Register","page":506,"zoom":"XYZ 96 267 null"},{"title":"3.1.7 Extended Feature Enable Register (EFER)","page":510,"zoom":"XYZ 96 438 null"},{"title":"3.1.8 Extended Control Registers (XCRn)","page":513,"zoom":"XYZ 96 291 null"}]},{"title":"3.2 Model-Specific Registers (MSRs)","page":514,"zoom":"XYZ 96 1066 null","children":[{"title":"3.2.1 System Configuration Register (SYSCFG)","page":515,"zoom":"XYZ 96 374 null"},{"title":"3.2.2 System-Linkage Registers","page":517,"zoom":"XYZ 96 684 null"},{"title":"3.2.3 Memory-Typing Registers","page":518,"zoom":"XYZ 96 1064 null"},{"title":"3.2.4 Debug-Extension Registers","page":518,"zoom":"XYZ 96 475 null"},{"title":"3.2.5 Performance-Monitoring Registers","page":519,"zoom":"XYZ 96 1064 null"},{"title":"3.2.6 Machine-Check Registers","page":519,"zoom":"XYZ 96 586 null"},{"title":"3.2.7 Shadow Stack Registers","page":520,"zoom":"XYZ 96 296 null"},{"title":"3.2.8 Extended State Save MSRs","page":521,"zoom":"XYZ 96 872 null"},{"title":"3.2.9 Speculation Control MSRs","page":521,"zoom":"XYZ 96 348 null"},{"title":"3.2.10 Hardware Configuration Register (HWCR)","page":525,"zoom":"XYZ 96 507 null"}]},{"title":"3.3 Processor Feature Identification","page":526,"zoom":"XYZ 96 973 null"}]},{"title":"4 Segmented Virtual Memory","page":528,"zoom":"XYZ 96 1069 null","children":[{"title":"4.1 Real Mode Segmentation","page":528,"zoom":"XYZ 96 377 null"},{"title":"4.2 Virtual-8086 Mode Segmentation","page":529,"zoom":"XYZ 96 802 null"},{"title":"4.3 Protected Mode Segmented-Memory Models","page":529,"zoom":"XYZ 96 401 null","children":[{"title":"4.3.1 Multi-Segmented Model","page":529,"zoom":"XYZ 96 275 null"},{"title":"4.3.2 Flat-Memory Model","page":530,"zoom":"XYZ 96 904 null"},{"title":"4.3.3 Segmentation in 64-Bit Mode","page":530,"zoom":"XYZ 96 701 null"}]},{"title":"4.4 Segmentation Data Structures and Registers","page":530,"zoom":"XYZ 96 444 null"},{"title":"4.5 Segment Selectors and Registers","page":532,"zoom":"XYZ 96 562 null","children":[{"title":"4.5.1 Segment Selectors","page":532,"zoom":"XYZ 96 511 null"},{"title":"4.5.2 Segment Registers","page":534,"zoom":"XYZ 96 1064 null"},{"title":"4.5.3 Segment Registers in 64-Bit Mode","page":535,"zoom":"XYZ 96 904 null"}]},{"title":"4.6 Descriptor Tables","page":537,"zoom":"XYZ 96 1066 null","children":[{"title":"4.6.1 Global Descriptor Table","page":537,"zoom":"XYZ 96 719 null"},{"title":"4.6.2 Global Descriptor-Table Register","page":538,"zoom":"XYZ 96 566 null"},{"title":"4.6.3 Local Descriptor Table","page":539,"zoom":"XYZ 96 456 null"},{"title":"4.6.4 Local Descriptor-Table Register","page":540,"zoom":"XYZ 96 583 null"},{"title":"4.6.5 Interrupt Descriptor Table","page":542,"zoom":"XYZ 96 580 null"},{"title":"4.6.6 Interrupt Descriptor-Table Register","page":543,"zoom":"XYZ 96 575 null"}]},{"title":"4.7 Legacy Segment Descriptors","page":543,"zoom":"XYZ 96 326 null","children":[{"title":"4.7.1 Descriptor Format","page":543,"zoom":"XYZ 96 278 null"},{"title":"4.7.2 Code-Segment Descriptors","page":546,"zoom":"XYZ 96 1005 null"},{"title":"4.7.3 Data-Segment Descriptors","page":547,"zoom":"XYZ 96 591 null"},{"title":"4.7.4 System Descriptors","page":549,"zoom":"XYZ 96 884 null"},{"title":"4.7.5 Gate Descriptors","page":550,"zoom":"XYZ 96 655 null"}]},{"title":"4.8 Long-Mode Segment Descriptors","page":552,"zoom":"XYZ 96 887 null","children":[{"title":"4.8.1 Code-Segment Descriptors","page":552,"zoom":"XYZ 96 760 null"},{"title":"4.8.2 Data-Segment Descriptors","page":553,"zoom":"XYZ 96 608 null"},{"title":"4.8.3 System Descriptors","page":554,"zoom":"XYZ 96 721 null"},{"title":"4.8.4 Gate Descriptors","page":556,"zoom":"XYZ 96 1003 null"},{"title":"4.8.5 Long Mode Descriptor Summary","page":558,"zoom":"XYZ 96 1005 null"}]},{"title":"4.9 Segment-Protection Overview","page":559,"zoom":"XYZ 96 479 null","children":[{"title":"4.9.1 Privilege-Level Concept","page":560,"zoom":"XYZ 96 1064 null"},{"title":"4.9.2 Privilege-Level Types","page":560,"zoom":"XYZ 96 250 null"}]},{"title":"4.10 Data-Access Privilege Checks","page":561,"zoom":"XYZ 96 692 null","children":[{"title":"4.10.1 Accessing Data Segments","page":561,"zoom":"XYZ 96 641 null"},{"title":"4.10.2 Accessing Stack Segments","page":562,"zoom":"XYZ 96 194 null"}]},{"title":"4.11 Control-Transfer Privilege Checks","page":564,"zoom":"XYZ 96 1066 null","children":[{"title":"4.11.1 Direct Control Transfers","page":564,"zoom":"XYZ 96 458 null"},{"title":"4.11.2 Control Transfers Through Call Gates","page":568,"zoom":"XYZ 96 1064 null"},{"title":"4.11.3 Return Control Transfers","page":575,"zoom":"XYZ 96 1064 null"}]},{"title":"4.12 Limit Checks","page":576,"zoom":"XYZ 96 592 null","children":[{"title":"4.12.1 Determining Limit Violations","page":576,"zoom":"XYZ 96 323 null"},{"title":"4.12.2 Data Limit Checks in 64-bit Mode","page":578,"zoom":"XYZ 96 1064 null"}]},{"title":"4.13 Type Checks","page":578,"zoom":"XYZ 96 603 null","children":[{"title":"4.13.1 Type Checks in Legacy and Compatibility Modes","page":578,"zoom":"XYZ 96 412 null"},{"title":"4.13.2 Long Mode Type Check Differences","page":579,"zoom":"XYZ 96 333 null"}]}]},{"title":"5 Page Translation and Protection","page":581,"zoom":"XYZ 96 1069 null","children":[{"title":"5.1 Page Translation Overview","page":582,"zoom":"XYZ 96 928 null","children":[{"title":"5.1.1 Page-Translation Options","page":584,"zoom":"XYZ 96 982 null"},{"title":"5.1.2 Page-Translation Enable (PG) Bit","page":584,"zoom":"XYZ 96 385 null"},{"title":"5.1.3 Physical-Address Extensions (PAE) Bit","page":584,"zoom":"XYZ 96 232 null"},{"title":"5.1.4 Page-Size Extensions (PSE) Bit","page":585,"zoom":"XYZ 96 925 null"},{"title":"5.1.5 Page-Directory Page Size (PS) Bit","page":585,"zoom":"XYZ 96 339 null"}]},{"title":"5.2 Legacy-Mode Page Translation","page":586,"zoom":"XYZ 96 936 null","children":[{"title":"5.2.1 CR3 Register","page":586,"zoom":"XYZ 96 339 null"},{"title":"5.2.2 Normal (Non-PAE) Paging","page":587,"zoom":"XYZ 96 308 null"},{"title":"5.2.3 PAE Paging","page":590,"zoom":"XYZ 96 200 null"}]},{"title":"5.3 Long-Mode Page Translation","page":594,"zoom":"XYZ 96 579 null","children":[{"title":"5.3.1 Canonical Address Form","page":595,"zoom":"XYZ 96 1003 null"},{"title":"5.3.2 CR3","page":595,"zoom":"XYZ 96 843 null"},{"title":"5.3.3 4-Kbyte Page Translation","page":596,"zoom":"XYZ 96 808 null"},{"title":"5.3.4 2-Mbyte Page Translation","page":600,"zoom":"XYZ 96 673 null"},{"title":"5.3.5 1-Gbyte Page Translation","page":604,"zoom":"XYZ 96 673 null"}]},{"title":"5.4 Page-Translation-Table Entry Fields","page":608,"zoom":"XYZ 96 464 null","children":[{"title":"5.4.1 Field Definitions","page":608,"zoom":"XYZ 96 252 null"},{"title":"5.4.2 Notes on Accessed and Dirty Bits","page":612,"zoom":"XYZ 96 1064 null"}]},{"title":"5.5 Translation-Lookaside Buffer (TLB)","page":612,"zoom":"XYZ 96 487 null","children":[{"title":"5.5.1 Process Context Identifier","page":613,"zoom":"XYZ 96 960 null"},{"title":"5.5.2 Global Pages","page":613,"zoom":"XYZ 96 452 null"},{"title":"5.5.3 TLB Management","page":614,"zoom":"XYZ 96 982 null"}]},{"title":"5.6 Page-Protection Checks","page":616,"zoom":"XYZ 96 268 null","children":[{"title":"5.6.1 User/Supervisor (U/S) Bit","page":617,"zoom":"XYZ 96 363 null"},{"title":"5.6.2 Read/Write (R/W) Bit","page":618,"zoom":"XYZ 96 947 null"},{"title":"5.6.3 No Execute (NX) Bit","page":618,"zoom":"XYZ 96 768 null"},{"title":"5.6.4 Write Protect (CR0.WP) Bit","page":618,"zoom":"XYZ 96 420 null"},{"title":"5.6.5 Supervisor-Mode Execution Prevention (CR4.SMEP) Bit","page":618,"zoom":"XYZ 96 224 null"},{"title":"5.6.6 Supervisor-Mode Access Prevention(CR4.SMAP) Bit","page":619,"zoom":"XYZ 96 925 null"},{"title":"5.6.7 Memory Protection Keys (MPK) Bit","page":619,"zoom":"XYZ 96 524 null"}]},{"title":"5.7 Shadow Stack Protection","page":620,"zoom":"XYZ 96 669 null","children":[{"title":"5.7.1 Shadow Stack Accesses","page":620,"zoom":"XYZ 96 499 null"},{"title":"5.7.2 Shadow Stack Pages","page":620,"zoom":"XYZ 96 296 null"},{"title":"5.7.3 Shadow Stack Protection Checks","page":621,"zoom":"XYZ 96 982 null"}]},{"title":"5.8 Protection Across Paging Hierarchy","page":621,"zoom":"XYZ 96 404 null","children":[{"title":"5.8.1 Access to User Pages when CR0.WP=1","page":623,"zoom":"XYZ 96 716 null"}]},{"title":"5.9 Effects of Segment Protection","page":623,"zoom":"XYZ 96 588 null"},{"title":"5.10 Upper Address Ignore","page":623,"zoom":"XYZ 96 386 null","children":[{"title":"5.10.1 Detecting and Enabling Upper Address Ignore","page":623,"zoom":"XYZ 96 238 null"},{"title":"5.10.2 Upper Address Ignore Operation","page":624,"zoom":"XYZ 96 1064 null"},{"title":"5.10.3 Address Tag Storage","page":624,"zoom":"XYZ 96 805 null"},{"title":"5.10.4 Debug Breakpoint Behavior with Upper Address Ignore","page":624,"zoom":"XYZ 96 623 null"}]}]},{"title":"6 System Instructions","page":625,"zoom":"XYZ 96 1069 null","children":[{"title":"6.1 Fast System Call and Return","page":628,"zoom":"XYZ 96 255 null","children":[{"title":"6.1.1 SYSCALL and SYSRET","page":629,"zoom":"XYZ 96 643 null"},{"title":"6.1.2 SYSENTER and SYSEXIT (Legacy Mode Only)","page":631,"zoom":"XYZ 96 912 null"},{"title":"6.1.3 SWAPGS Instruction","page":631,"zoom":"XYZ 96 268 null"}]},{"title":"6.2 System Status and Control","page":632,"zoom":"XYZ 96 708 null","children":[{"title":"6.2.1 Processor Feature Identification (CPUID)","page":632,"zoom":"XYZ 96 582 null"},{"title":"6.2.2 Accessing Control Registers","page":632,"zoom":"XYZ 96 420 null"},{"title":"6.2.3 Accessing the RFLAGS Register","page":633,"zoom":"XYZ 96 919 null"},{"title":"6.2.4 Accessing Debug Registers","page":633,"zoom":"XYZ 96 527 null"},{"title":"6.2.5 Accessing Model-Specific Registers","page":633,"zoom":"XYZ 96 388 null"}]},{"title":"6.3 Segment Register and Descriptor Register Access","page":634,"zoom":"XYZ 96 973 null","children":[{"title":"6.3.1 Accessing Segment Registers","page":634,"zoom":"XYZ 96 867 null"},{"title":"6.3.2 Accessing Segment Register Hidden State","page":634,"zoom":"XYZ 96 414 null"},{"title":"6.3.3 Accessing Descriptor-Table Registers","page":634,"zoom":"XYZ 96 194 null"}]},{"title":"6.4 Protection Checking","page":635,"zoom":"XYZ 96 812 null","children":[{"title":"6.4.1 Checking Access Rights","page":635,"zoom":"XYZ 96 664 null"},{"title":"6.4.2 Checking Segment Limits","page":635,"zoom":"XYZ 96 481 null"},{"title":"6.4.3 Checking Read/Write Rights","page":635,"zoom":"XYZ 96 317 null"},{"title":"6.4.4 Adjusting Access Rights","page":636,"zoom":"XYZ 96 1064 null"}]},{"title":"6.5 Processor Halt","page":636,"zoom":"XYZ 96 777 null"},{"title":"6.6 Cache and TLB Management","page":636,"zoom":"XYZ 96 499 null","children":[{"title":"6.6.1 Cache Management","page":636,"zoom":"XYZ 96 330 null"},{"title":"6.6.2 TLB Invalidation","page":637,"zoom":"XYZ 96 962 null"}]},{"title":"6.7 Shadow Stack Management","page":637,"zoom":"XYZ 96 592 null"}]},{"title":"7 Memory System","page":639,"zoom":"XYZ 96 1069 null","children":[{"title":"7.1 Single-Processor Memory Access Ordering","page":642,"zoom":"XYZ 96 1066 null","children":[{"title":"7.1.1 Read Ordering","page":642,"zoom":"XYZ 96 647 null"},{"title":"7.1.2 Write Ordering","page":643,"zoom":"XYZ 96 933 null"},{"title":"7.1.3 Read/Write Barriers","page":644,"zoom":"XYZ 96 1064 null"}]},{"title":"7.2 Multiprocessor Memory Access Ordering","page":644,"zoom":"XYZ 96 773 null"},{"title":"7.3 Memory Coherency and Protocol","page":647,"zoom":"XYZ 96 910 null","children":[{"title":"7.3.1 Special Coherency Considerations","page":649,"zoom":"XYZ 96 643 null"},{"title":"7.3.2 Access Atomicity","page":650,"zoom":"XYZ 96 960 null"},{"title":"7.3.3 Cacheable Locks and Bus Locks","page":650,"zoom":"XYZ 96 666 null"}]},{"title":"7.4 Memory Types","page":651,"zoom":"XYZ 96 634 null","children":[{"title":"7.4.1 Instruction Fetching from Uncacheable Memory","page":654,"zoom":"XYZ 96 1064 null"},{"title":"7.4.2 Memory Barrier Interaction with Memory Types","page":654,"zoom":"XYZ 96 719 null"}]},{"title":"7.5 Buffering and Combining Memory Writes","page":656,"zoom":"XYZ 96 968 null","children":[{"title":"7.5.1 Write Buffering","page":656,"zoom":"XYZ 96 919 null"},{"title":"7.5.2 Write Combining","page":657,"zoom":"XYZ 96 982 null"}]},{"title":"7.6 Memory Caches","page":658,"zoom":"XYZ 96 719 null","children":[{"title":"7.6.1 Cache Organization and Operation","page":658,"zoom":"XYZ 96 507 null"},{"title":"7.6.2 Cache Control Mechanisms","page":661,"zoom":"XYZ 96 213 null"},{"title":"7.6.3 Cache and Memory Management Instructions","page":664,"zoom":"XYZ 96 1064 null"},{"title":"7.6.4 Serializing Instructions","page":665,"zoom":"XYZ 96 867 null"},{"title":"7.6.5 Cache and Processor Topology","page":666,"zoom":"XYZ 96 883 null"},{"title":"7.6.6 L3 Cache Range Reservation","page":667,"zoom":"XYZ 96 666 null","children":[{"title":"L3 Range Reserve Base Address","page":668,"zoom":"XYZ 96 1064 null"},{"title":"L3 Range Reserve Maximum Address","page":668,"zoom":"XYZ 96 716 null"},{"title":"L3 Range Reserve Way Mask","page":669,"zoom":"XYZ 96 1064 null"}]}]},{"title":"7.7 Memory-Type Range Registers","page":671,"zoom":"XYZ 96 773 null","children":[{"title":"7.7.1 MTRR Type Fields","page":671,"zoom":"XYZ 96 262 null"},{"title":"7.7.2 MTRRs","page":672,"zoom":"XYZ 96 345 null"},{"title":"7.7.3 Using MTRRs","page":678,"zoom":"XYZ 96 362 null"},{"title":"7.7.4 MTRRs and Page Cache Controls","page":679,"zoom":"XYZ 96 412 null"},{"title":"7.7.5 MTRRs in Multi-Processing Environments","page":681,"zoom":"XYZ 96 860 null"}]},{"title":"7.8 Page-Attribute Table Mechanism","page":681,"zoom":"XYZ 96 667 null","children":[{"title":"7.8.1 PAT Register","page":681,"zoom":"XYZ 96 476 null"},{"title":"7.8.2 PAT Indexing","page":682,"zoom":"XYZ 96 394 null"},{"title":"7.8.3 Identifying PAT Support","page":683,"zoom":"XYZ 96 571 null"},{"title":"7.8.4 PAT Accesses","page":683,"zoom":"XYZ 96 261 null"},{"title":"7.8.5 Combined Effect of MTRRs and PAT","page":684,"zoom":"XYZ 96 780 null"},{"title":"7.8.6 PATs in Multi-Processing Environments","page":685,"zoom":"XYZ 96 843 null"},{"title":"7.8.7 Changing Memory Type","page":685,"zoom":"XYZ 96 647 null"}]},{"title":"7.9 Memory-Mapped I/O","page":686,"zoom":"XYZ 96 715 null","children":[{"title":"7.9.1 Extended Fixed-Range MTRR Type-Field Encodings","page":686,"zoom":"XYZ 96 381 null"},{"title":"7.9.2 IORRs","page":688,"zoom":"XYZ 96 464 null"},{"title":"7.9.3 IORR Overlapping","page":690,"zoom":"XYZ 96 624 null"},{"title":"7.9.4 Top of Memory","page":690,"zoom":"XYZ 96 528 null"}]},{"title":"7.10 Secure Memory Encryption","page":692,"zoom":"XYZ 96 893 null","children":[{"title":"7.10.1 Determining Support for Secure Memory Encryption","page":692,"zoom":"XYZ 96 611 null"},{"title":"7.10.2 Enabling Memory Encryption Extensions","page":692,"zoom":"XYZ 96 273 null"},{"title":"7.10.3 Supported Operating Modes","page":693,"zoom":"XYZ 96 1003 null"},{"title":"7.10.4 Page Table Support","page":693,"zoom":"XYZ 96 907 null"},{"title":"7.10.5 I/O Accesses","page":694,"zoom":"XYZ 96 1064 null"},{"title":"7.10.6 Restrictions","page":694,"zoom":"XYZ 96 869 null"},{"title":"7.10.7 SMM Interaction","page":694,"zoom":"XYZ 96 531 null"},{"title":"7.10.8 Encrypt-in-Place","page":694,"zoom":"XYZ 96 414 null"},{"title":"7.10.9 Secure Multi-Key Memory Encryption","page":695,"zoom":"XYZ 96 835 null"}]}]},{"title":"8 Exceptions and Interrupts","page":696,"zoom":"XYZ 96 1069 null","children":[{"title":"8.1 General Characteristics","page":696,"zoom":"XYZ 96 328 null","children":[{"title":"8.1.1 Precision","page":696,"zoom":"XYZ 96 221 null"},{"title":"8.1.2 Instruction Restart","page":697,"zoom":"XYZ 96 826 null"},{"title":"8.1.3 Types of Exceptions","page":697,"zoom":"XYZ 96 430 null"},{"title":"8.1.4 Masking External Interrupts","page":698,"zoom":"XYZ 96 1064 null"},{"title":"8.1.5 Masking Floating-Point and Media Instructions","page":698,"zoom":"XYZ 96 426 null"},{"title":"8.1.6 Disabling Exceptions","page":699,"zoom":"XYZ 96 1064 null"}]},{"title":"8.2 Vectors","page":699,"zoom":"XYZ 96 687 null","children":[{"title":"8.2.1 #DE—Divide-by-Zero-Error Exception (Vector 0)","page":702,"zoom":"XYZ 96 1064 null"},{"title":"8.2.2 #DB—Debug Exception (Vector 1)","page":702,"zoom":"XYZ 96 837 null"},{"title":"8.2.3 NMI—Non-Maskable-Interrupt Exception (Vector 2)","page":703,"zoom":"XYZ 96 682 null"},{"title":"8.2.4 #BP—Breakpoint Exception (Vector 3)","page":703,"zoom":"XYZ 96 410 null"},{"title":"8.2.5 #OF—Overflow Exception (Vector 4)","page":704,"zoom":"XYZ 96 1003 null"},{"title":"8.2.6 #BR—Bound-Range Exception (Vector 5)","page":704,"zoom":"XYZ 96 776 null"},{"title":"8.2.7 #UD—Invalid-Opcode Exception (Vector 6)","page":704,"zoom":"XYZ 96 528 null"},{"title":"8.2.8 #NM—Device-Not-Available Exception (Vector 7)","page":705,"zoom":"XYZ 96 663 null"},{"title":"8.2.9 #DF—Double-Fault Exception (Vector 8)","page":705,"zoom":"XYZ 96 281 null"},{"title":"8.2.10 Coprocessor-Segment-Overrun Exception (Vector 9)","page":706,"zoom":"XYZ 96 325 null"},{"title":"8.2.11 #TS—Invalid-TSS Exception (Vector 10)","page":707,"zoom":"XYZ 96 1064 null"},{"title":"8.2.12 #NP—Segment-Not-Present Exception (Vector 11)","page":708,"zoom":"XYZ 96 1064 null"},{"title":"8.2.13 #SS—Stack Exception (Vector 12)","page":708,"zoom":"XYZ 96 420 null"},{"title":"8.2.14 #GP—General-Protection Exception (Vector 13)","page":709,"zoom":"XYZ 96 820 null"},{"title":"8.2.15 #PF—Page-Fault Exception (Vector 14)","page":710,"zoom":"XYZ 96 652 null"},{"title":"8.2.16 #MF—x87 Floating-Point Exception-Pending (Vector 16)","page":711,"zoom":"XYZ 96 776 null"},{"title":"8.2.17 #AC—Alignment-Check Exception (Vector 17)","page":712,"zoom":"XYZ 96 803 null"},{"title":"8.2.18 #MC—Machine-Check Exception (Vector 18)","page":713,"zoom":"XYZ 96 780 null"},{"title":"8.2.19 #XF—SIMD Floating-Point Exception (Vector 19)","page":713,"zoom":"XYZ 96 383 null"},{"title":"8.2.20 #CP—Control-Protection Exception (Vector 21)","page":714,"zoom":"XYZ 96 484 null"},{"title":"8.2.21 #HV—Hypervisor Injection Exception (Vector 28)","page":715,"zoom":"XYZ 96 982 null"},{"title":"8.2.22 #VC—VMM Communication Exception (Vector 29)","page":715,"zoom":"XYZ 96 886 null"},{"title":"8.2.23 #SX—Security Exception (Vector 30)","page":715,"zoom":"XYZ 96 789 null"},{"title":"8.2.24 User-Defined Interrupts (Vectors 32–255)","page":715,"zoom":"XYZ 96 693 null"}]},{"title":"8.3 Exceptions During a Task Switch","page":716,"zoom":"XYZ 96 1066 null"},{"title":"8.4 Error Codes","page":716,"zoom":"XYZ 96 829 null","children":[{"title":"8.4.1 Selector-Error Code","page":716,"zoom":"XYZ 96 681 null"},{"title":"8.4.2 Page-Fault Error Code","page":717,"zoom":"XYZ 96 1064 null"},{"title":"8.4.3 Control-Protection Error Code","page":717,"zoom":"XYZ 96 255 null"}]},{"title":"8.5 Priorities","page":718,"zoom":"XYZ 96 650 null","children":[{"title":"8.5.1 Floating-Point Exception Priorities","page":719,"zoom":"XYZ 96 302 null"},{"title":"8.5.2 External Interrupt Priorities","page":721,"zoom":"XYZ 96 828 null"}]},{"title":"8.6 Real-Mode Interrupt Control Transfers","page":722,"zoom":"XYZ 96 672 null"},{"title":"8.7 Legacy Protected-Mode Interrupt Control Transfers","page":724,"zoom":"XYZ 96 545 null","children":[{"title":"8.7.1 Locating the Interrupt Handler","page":725,"zoom":"XYZ 96 1064 null"},{"title":"8.7.2 Interrupt To Same Privilege","page":726,"zoom":"XYZ 96 282 null"},{"title":"8.7.3 Interrupt To Higher Privilege","page":727,"zoom":"XYZ 96 426 null"},{"title":"8.7.4 Privilege Checks","page":728,"zoom":"XYZ 96 334 null"},{"title":"8.7.5 Returning From Interrupt Procedures","page":731,"zoom":"XYZ 96 925 null"},{"title":"8.7.6 Shadow Stack Support for Interrupts and Exceptions","page":731,"zoom":"XYZ 96 326 null"}]},{"title":"8.8 Virtual-8086 Mode Interrupt Control Transfers","page":732,"zoom":"XYZ 96 620 null","children":[{"title":"8.8.1 Protected-Mode Handler Control Transfer","page":733,"zoom":"XYZ 96 670 null"},{"title":"8.8.2 Virtual-8086 Handler Control Transfer","page":734,"zoom":"XYZ 96 443 null"}]},{"title":"8.9 Long-Mode Interrupt Control Transfers","page":735,"zoom":"XYZ 96 1066 null","children":[{"title":"8.9.1 Interrupt Gates and Trap Gates","page":735,"zoom":"XYZ 96 673 null"},{"title":"8.9.2 Locating the Interrupt Handler","page":735,"zoom":"XYZ 96 414 null"},{"title":"8.9.3 Interrupt Stack Frame","page":736,"zoom":"XYZ 96 386 null"},{"title":"8.9.4 Interrupt-Stack Table","page":739,"zoom":"XYZ 96 551 null"},{"title":"8.9.5 Returning From Interrupt Procedures","page":741,"zoom":"XYZ 96 960 null"}]},{"title":"8.10 Virtual Interrupts","page":742,"zoom":"XYZ 96 1066 null","children":[{"title":"8.10.1 Virtual-8086 Mode Extensions","page":742,"zoom":"XYZ 96 803 null"},{"title":"8.10.2 Protected Mode Virtual Interrupts","page":745,"zoom":"XYZ 96 812 null"},{"title":"8.10.3 Effect of Instructions that Modify EFLAGS.IF","page":745,"zoom":"XYZ 96 553 null"}]}]},{"title":"9 Machine Check Architecture","page":750,"zoom":"XYZ 96 1069 null","children":[{"title":"9.1 Introduction","page":750,"zoom":"XYZ 96 783 null","children":[{"title":"9.1.1 Reliability, Availability, and Serviceability","page":750,"zoom":"XYZ 96 470 null"},{"title":"9.1.2 Error Detection, Logging, and Reporting","page":751,"zoom":"XYZ 96 805 null"},{"title":"9.1.3 Error Recovery","page":753,"zoom":"XYZ 96 982 null"}]},{"title":"9.2 Determining Machine-Check Architecture Support","page":754,"zoom":"XYZ 96 794 null"},{"title":"9.3 Machine Check Architecture MSRs","page":755,"zoom":"XYZ 96 1066 null","children":[{"title":"9.3.1 Global Status and Control Registers","page":755,"zoom":"XYZ 96 407 null"},{"title":"9.3.2 Error-Reporting Register Banks","page":760,"zoom":"XYZ 96 896 null"},{"title":"9.3.3 Machine-Check Architecture Extension Registers","page":768,"zoom":"XYZ 96 323 null"}]},{"title":"9.4 Initializing the Machine-Check Mechanism","page":773,"zoom":"XYZ 96 632 null"},{"title":"9.5 Using MCA Features","page":774,"zoom":"XYZ 96 774 null","children":[{"title":"9.5.1 Determining the Scope of Detected Errors","page":774,"zoom":"XYZ 96 374 null"},{"title":"9.5.2 Handling Machine Check Exceptions","page":775,"zoom":"XYZ 96 681 null"},{"title":"9.5.3 Reporting Corrected Errors","page":777,"zoom":"XYZ 96 1003 null"}]}]},{"title":"10 System-Management Mode","page":778,"zoom":"XYZ 96 1069 null","children":[{"title":"10.1 SMM Differences","page":778,"zoom":"XYZ 96 349 null"},{"title":"10.2 SMM Resources","page":779,"zoom":"XYZ 96 852 null","children":[{"title":"10.2.1 SMRAM","page":779,"zoom":"XYZ 96 725 null"},{"title":"10.2.2 SMBASE Register","page":780,"zoom":"XYZ 96 640 null"},{"title":"10.2.3 SMRAM State-Save Area","page":781,"zoom":"XYZ 96 883 null"},{"title":"10.2.4 SMM-Revision Identifier","page":785,"zoom":"XYZ 96 348 null"},{"title":"10.2.5 SMRAM Protected Areas","page":786,"zoom":"XYZ 96 459 null"}]},{"title":"10.3 Using SMM","page":788,"zoom":"XYZ 96 860 null","children":[{"title":"10.3.1 System-Management Interrupt (SMI)","page":788,"zoom":"XYZ 96 811 null"},{"title":"10.3.2 SMM Operating-Environment","page":788,"zoom":"XYZ 96 551 null"},{"title":"10.3.3 Exceptions and Interrupts","page":789,"zoom":"XYZ 96 699 null"},{"title":"10.3.4 Invalidating the Caches","page":790,"zoom":"XYZ 96 487 null"},{"title":"10.3.5 Saving Additional Processor State","page":791,"zoom":"XYZ 96 1064 null"},{"title":"10.3.6 Operating in Protected Mode and Long Mode","page":791,"zoom":"XYZ 96 319 null"},{"title":"10.3.7 Auto-Halt Restart","page":791,"zoom":"XYZ 96 201 null"},{"title":"10.3.8 I/O Instruction Restart","page":792,"zoom":"XYZ 96 641 null"},{"title":"10.3.9 SMM Page Configuration Lock","page":793,"zoom":"XYZ 96 207 null"}]},{"title":"10.4 Leaving SMM","page":794,"zoom":"XYZ 96 736 null"},{"title":"10.5 Multiprocessor Considerations","page":795,"zoom":"XYZ 96 766 null"}]},{"title":"11 SSE, MMX, and x87 Programming","page":796,"zoom":"XYZ 96 1069 null","children":[{"title":"11.1 Overview of System-Software Considerations","page":796,"zoom":"XYZ 96 740 null"},{"title":"11.2 Determining Media and x87 Feature Support","page":796,"zoom":"XYZ 96 410 null"},{"title":"11.3 Enabling SSE Instructions","page":798,"zoom":"XYZ 96 1066 null","children":[{"title":"11.3.1 Enabling Legacy SSE Instruction Execution","page":798,"zoom":"XYZ 96 896 null"},{"title":"11.3.2 Enabling Extended SSE Instruction Execution","page":798,"zoom":"XYZ 96 572 null"},{"title":"11.3.3 SIMD Floating-Point Exception Handling","page":799,"zoom":"XYZ 96 594 null"}]},{"title":"11.4 Media and x87 Processor State","page":799,"zoom":"XYZ 96 380 null","children":[{"title":"11.4.1 SSE Execution Unit State","page":799,"zoom":"XYZ 96 253 null"},{"title":"11.4.2 MMX Execution Unit State","page":800,"zoom":"XYZ 96 265 null"},{"title":"11.4.3 x87 Execution Unit State","page":801,"zoom":"XYZ 96 220 null"},{"title":"11.4.4 Saving Media and x87 Execution Unit State","page":803,"zoom":"XYZ 96 420 null"}]},{"title":"11.5 XSAVE/XRSTOR Instructions","page":809,"zoom":"XYZ 96 583 null","children":[{"title":"11.5.1 CPUID Enhancements","page":809,"zoom":"XYZ 96 267 null"},{"title":"11.5.2 XFEATURE_ENABLED_MASK","page":810,"zoom":"XYZ 96 956 null"},{"title":"11.5.3 Extended Save Area","page":811,"zoom":"XYZ 96 977 null"},{"title":"11.5.4 Instruction Functions","page":811,"zoom":"XYZ 96 401 null"},{"title":"11.5.5 YMM States and Supported Operating Modes","page":812,"zoom":"XYZ 96 1066 null"},{"title":"11.5.6 Extended SSE Execution State Management","page":812,"zoom":"XYZ 96 795 null"},{"title":"11.5.7 Saving Processor State","page":813,"zoom":"XYZ 96 634 null"},{"title":"11.5.8 Restoring Processor State","page":813,"zoom":"XYZ 96 320 null"},{"title":"11.5.9 MXCSR State Management","page":814,"zoom":"XYZ 96 663 null"},{"title":"11.5.10 Mode-Specific XSAVE/XRSTOR State Management","page":814,"zoom":"XYZ 96 557 null"}]}]},{"title":"12 Task Management","page":820,"zoom":"XYZ 96 1069 null","children":[{"title":"12.1 Hardware Multitasking Overview","page":820,"zoom":"XYZ 96 861 null"},{"title":"12.2 Task-Management Resources","page":821,"zoom":"XYZ 96 1066 null","children":[{"title":"12.2.1 TSS Selector","page":823,"zoom":"XYZ 96 1064 null"},{"title":"12.2.2 TSS Descriptor","page":823,"zoom":"XYZ 96 475 null"},{"title":"12.2.3 Task Register","page":824,"zoom":"XYZ 96 707 null"},{"title":"12.2.4 Legacy Task-State Segment","page":826,"zoom":"XYZ 96 1003 null"},{"title":"12.2.5 64-Bit Task State Segment","page":830,"zoom":"XYZ 96 508 null"},{"title":"12.2.6 Task Gate Descriptor (Legacy Mode Only)","page":833,"zoom":"XYZ 96 1064 null"}]},{"title":"12.3 Hardware Task-Management in Legacy Mode","page":833,"zoom":"XYZ 96 491 null","children":[{"title":"12.3.1 Task Memory-Mapping","page":833,"zoom":"XYZ 96 365 null"},{"title":"12.3.2 Switching Tasks","page":834,"zoom":"XYZ 96 511 null"},{"title":"12.3.3 Task Switches Using Task Gates","page":839,"zoom":"XYZ 96 580 null"},{"title":"12.3.4 Nesting Tasks","page":841,"zoom":"XYZ 96 284 null"}]}]},{"title":"13 Software Debug and Performance Resources","page":844,"zoom":"XYZ 96 1069 null","children":[{"title":"13.1 Software-Debug Resources","page":845,"zoom":"XYZ 96 1066 null","children":[{"title":"13.1.1 Debug Registers","page":846,"zoom":"XYZ 96 1066 null"},{"title":"13.1.2 Setting Breakpoints","page":856,"zoom":"XYZ 96 285 null"},{"title":"13.1.3 Using Breakpoints","page":858,"zoom":"XYZ 96 391 null"},{"title":"13.1.4 Single Stepping","page":862,"zoom":"XYZ 96 980 null"},{"title":"13.1.5 Breakpoint Instruction (INT3)","page":862,"zoom":"XYZ 96 394 null"},{"title":"13.1.6 Control-Transfer Breakpoint Features","page":863,"zoom":"XYZ 96 1066 null"},{"title":"13.1.7 Debug Breakpoint Address Masking","page":864,"zoom":"XYZ 96 750 null"},{"title":"13.1.8 Last Branch Record Stack","page":864,"zoom":"XYZ 96 440 null"}]},{"title":"13.2 Performance Monitoring Counters","page":865,"zoom":"XYZ 96 699 null","children":[{"title":"13.2.1 Performance Counter MSRs","page":865,"zoom":"XYZ 96 271 null"},{"title":"13.2.2 Detecting Hardware Support for Performance Counters","page":875,"zoom":"XYZ 96 296 null"},{"title":"13.2.3 Using Performance Counters","page":876,"zoom":"XYZ 96 641 null"},{"title":"13.2.4 Time-Stamp Counter","page":877,"zoom":"XYZ 96 1066 null"}]},{"title":"13.3 Instruction-Based Sampling","page":878,"zoom":"XYZ 96 936 null","children":[{"title":"13.3.1 IBS Fetch Sampling","page":878,"zoom":"XYZ 96 311 null"},{"title":"13.3.2 IBS Fetch Sampling Registers","page":879,"zoom":"XYZ 96 545 null"},{"title":"13.3.3 IBS Execution Sampling","page":883,"zoom":"XYZ 96 1066 null"},{"title":"13.3.4 IBS Execution Sampling Registers","page":883,"zoom":"XYZ 96 212 null"},{"title":"13.3.5 IBS Filtering","page":890,"zoom":"XYZ 96 209 null"}]},{"title":"13.4 Lightweight Profiling","page":892,"zoom":"XYZ 96 1066 null","children":[{"title":"13.4.1 Overview","page":892,"zoom":"XYZ 96 540 null"},{"title":"13.4.2 Events and Event Records","page":896,"zoom":"XYZ 96 1066 null"},{"title":"13.4.3 Detecting LWP","page":905,"zoom":"XYZ 96 322 null"},{"title":"13.4.4 LWP Registers","page":909,"zoom":"XYZ 96 698 null"},{"title":"13.4.5 LWP Instructions","page":911,"zoom":"XYZ 96 754 null"},{"title":"13.4.6 LWP Control Block","page":915,"zoom":"XYZ 96 330 null"},{"title":"13.4.7 XSAVE/XRSTOR","page":925,"zoom":"XYZ 96 511 null"},{"title":"13.4.8 Implementation Notes","page":929,"zoom":"XYZ 96 646 null"}]}]},{"title":"14 Processor Initialization and Long Mode Activation","page":934,"zoom":"XYZ 96 1069 null","children":[{"title":"14.1 Processor Initialization","page":934,"zoom":"XYZ 96 846 null","children":[{"title":"14.1.1 Built-In Self Test (BIST)","page":934,"zoom":"XYZ 96 462 null"},{"title":"14.1.2 Clock Multiplier Selection","page":935,"zoom":"XYZ 96 1003 null"},{"title":"14.1.3 Processor Initialization State","page":935,"zoom":"XYZ 96 843 null"},{"title":"14.1.4 Multiple Processor Initialization","page":937,"zoom":"XYZ 96 669 null"},{"title":"14.1.5 Fetching the First Instruction","page":937,"zoom":"XYZ 96 508 null"}]},{"title":"14.2 Hardware Configuration","page":938,"zoom":"XYZ 96 1066 null","children":[{"title":"14.2.1 Processor Implementation Information","page":938,"zoom":"XYZ 96 1017 null"},{"title":"14.2.2 Enabling Internal Caches","page":938,"zoom":"XYZ 96 608 null"},{"title":"14.2.3 Initializing Media and x87 Processor State","page":938,"zoom":"XYZ 96 304 null"},{"title":"14.2.4 Model-Specific Initialization","page":940,"zoom":"XYZ 96 664 null"}]},{"title":"14.3 Initializing Real Mode","page":941,"zoom":"XYZ 96 950 null"},{"title":"14.4 Initializing Protected Mode","page":941,"zoom":"XYZ 96 374 null"},{"title":"14.5 Initializing Long Mode","page":942,"zoom":"XYZ 96 682 null"},{"title":"14.6 Enabling and Activating Long Mode","page":943,"zoom":"XYZ 96 682 null","children":[{"title":"14.6.1 Activating Long Mode","page":944,"zoom":"XYZ 96 401 null"},{"title":"14.6.2 Consistency Checks","page":945,"zoom":"XYZ 96 783 null"},{"title":"14.6.3 Updating System Descriptor Table References","page":945,"zoom":"XYZ 96 227 null"},{"title":"14.6.4 Relocating Page-Translation Tables","page":946,"zoom":"XYZ 96 740 null"}]},{"title":"14.7 Leaving Long Mode","page":946,"zoom":"XYZ 96 527 null"},{"title":"14.8 Long-Mode Initialization Example","page":947,"zoom":"XYZ 96 1066 null"}]},{"title":"15 Secure Virtual Machine","page":952,"zoom":"XYZ 96 1069 null","children":[{"title":"15.1 The Virtual Machine Monitor","page":952,"zoom":"XYZ 96 861 null"},{"title":"15.2 SVM Hardware Overview","page":952,"zoom":"XYZ 96 496 null","children":[{"title":"15.2.1 Virtualization Support","page":952,"zoom":"XYZ 96 368 null"},{"title":"15.2.2 Guest Mode","page":953,"zoom":"XYZ 96 1064 null"},{"title":"15.2.3 External Access Protection","page":953,"zoom":"XYZ 96 791 null"},{"title":"15.2.4 Interrupt Support","page":953,"zoom":"XYZ 96 695 null"},{"title":"15.2.5 Restartable Instructions","page":953,"zoom":"XYZ 96 279 null"},{"title":"15.2.6 Security Support","page":954,"zoom":"XYZ 96 1064 null"}]},{"title":"15.3 SVM Processor and Platform Extensions","page":954,"zoom":"XYZ 96 701 null"},{"title":"15.4 Enabling SVM","page":954,"zoom":"XYZ 96 346 null"},{"title":"15.5 VMRUN Instruction","page":955,"zoom":"XYZ 96 759 null","children":[{"title":"15.5.1 Basic Operation","page":955,"zoom":"XYZ 96 490 null"},{"title":"15.5.2 VMSAVE and VMLOAD Instructions","page":960,"zoom":"XYZ 96 684 null"}]},{"title":"15.6 #VMEXIT","page":961,"zoom":"XYZ 96 1066 null"},{"title":"15.7 Intercept Operation","page":962,"zoom":"XYZ 96 1066 null","children":[{"title":"15.7.1 State Saved on Exit","page":962,"zoom":"XYZ 96 537 null"},{"title":"15.7.2 Intercepts During IDT Interrupt Delivery","page":963,"zoom":"XYZ 96 727 null"},{"title":"15.7.3 EXITINTINFO Pseudo-Code","page":964,"zoom":"XYZ 96 360 null"}]},{"title":"15.8 Decode Assists","page":965,"zoom":"XYZ 96 774 null","children":[{"title":"15.8.1 MOV CRx/DRx Intercepts","page":965,"zoom":"XYZ 96 647 null"},{"title":"15.8.2 INTn Intercepts","page":966,"zoom":"XYZ 96 1005 null"},{"title":"15.8.3 INVLPG and INVLPGA Intercepts","page":966,"zoom":"XYZ 96 771 null"},{"title":"15.8.4 Nested and intercepted #PF","page":966,"zoom":"XYZ 96 546 null"}]},{"title":"15.9 Instruction Intercepts","page":967,"zoom":"XYZ 96 916 null"},{"title":"15.10 IOIO Intercepts","page":970,"zoom":"XYZ 96 534 null","children":[{"title":"15.10.1 I/O Permissions Map","page":970,"zoom":"XYZ 96 429 null"},{"title":"15.10.2 IN and OUT Behavior","page":971,"zoom":"XYZ 96 1064 null"},{"title":"15.10.3 (REP) OUTS and INS","page":971,"zoom":"XYZ 96 310 null"}]},{"title":"15.11 MSR Intercepts","page":972,"zoom":"XYZ 96 993 null"},{"title":"15.12 Exception Intercepts","page":973,"zoom":"XYZ 96 994 null","children":[{"title":"15.12.1 #DE (Divide By Zero)","page":973,"zoom":"XYZ 96 389 null"},{"title":"15.12.2 #DB (Debug)","page":973,"zoom":"XYZ 96 314 null"},{"title":"15.12.3 Vector 2 (Reserved)","page":974,"zoom":"XYZ 96 960 null"},{"title":"15.12.4 #BP (Breakpoint)","page":974,"zoom":"XYZ 96 864 null"},{"title":"15.12.5 #OF (Overflow)","page":974,"zoom":"XYZ 96 747 null"},{"title":"15.12.6 #BR (Bound-Range)","page":974,"zoom":"XYZ 96 650 null"},{"title":"15.12.7 #UD (Invalid Opcode)","page":974,"zoom":"XYZ 96 554 null"},{"title":"15.12.8 #NM (Device-Not-Available)","page":974,"zoom":"XYZ 96 479 null"},{"title":"15.12.9 #DF (Double Fault)","page":974,"zoom":"XYZ 96 404 null"},{"title":"15.12.10 Vector 9 (Reserved)","page":974,"zoom":"XYZ 96 265 null"},{"title":"15.12.11 #TS (Invalid TSS)","page":975,"zoom":"XYZ 96 1064 null"},{"title":"15.12.12 #NP (Segment Not Present)","page":975,"zoom":"XYZ 96 947 null"},{"title":"15.12.13 #SS (Stack Fault)","page":975,"zoom":"XYZ 96 850 null"},{"title":"15.12.14 #GP (General Protection)","page":975,"zoom":"XYZ 96 754 null"},{"title":"15.12.15 #PF (Page Fault)","page":975,"zoom":"XYZ 96 679 null"},{"title":"15.12.16 #MF (X87 Floating Point)","page":975,"zoom":"XYZ 96 498 null"},{"title":"15.12.17 #AC (Alignment Check)","page":975,"zoom":"XYZ 96 401 null"},{"title":"15.12.18 #MC (Machine Check)","page":975,"zoom":"XYZ 96 305 null"},{"title":"15.12.19 #XF (SIMD Floating Point)","page":976,"zoom":"XYZ 96 960 null"},{"title":"15.12.20 #SX (Security Exception)","page":976,"zoom":"XYZ 96 864 null"},{"title":"15.12.21 #CP (Control Protection)","page":976,"zoom":"XYZ 96 768 null"}]},{"title":"15.13 Interrupt Intercepts","page":976,"zoom":"XYZ 96 661 null","children":[{"title":"15.13.1 INTR Intercept","page":976,"zoom":"XYZ 96 513 null"},{"title":"15.13.2 NMI Intercept","page":976,"zoom":"XYZ 96 417 null"},{"title":"15.13.3 SMI Intercept","page":976,"zoom":"XYZ 96 320 null"},{"title":"15.13.4 INIT Intercept","page":977,"zoom":"XYZ 96 235 null"},{"title":"15.13.5 Virtual Interrupt Intercept","page":978,"zoom":"XYZ 96 1064 null"}]},{"title":"15.14 Miscellaneous Intercepts","page":978,"zoom":"XYZ 96 915 null","children":[{"title":"15.14.1 Task Switch Intercept","page":978,"zoom":"XYZ 96 809 null"},{"title":"15.14.2 Ferr_Freeze Intercept","page":978,"zoom":"XYZ 96 305 null"},{"title":"15.14.3 Shutdown Intercept","page":979,"zoom":"XYZ 96 1064 null"},{"title":"15.14.4 Pause Intercept Filtering","page":979,"zoom":"XYZ 96 968 null"},{"title":"15.14.5 Bus Lock Threshold","page":979,"zoom":"XYZ 96 432 null"}]},{"title":"15.15 VMCB State Caching","page":980,"zoom":"XYZ 96 971 null","children":[{"title":"15.15.1 VMCB Clean Bits","page":980,"zoom":"XYZ 96 702 null"},{"title":"15.15.2 Guidelines for Clearing VMCB Clean Bits","page":980,"zoom":"XYZ 96 407 null"},{"title":"15.15.3 VMCB Clean Field","page":981,"zoom":"XYZ 96 847 null"}]},{"title":"15.16 TLB Control","page":982,"zoom":"XYZ 96 782 null","children":[{"title":"15.16.1 TLB Flush","page":983,"zoom":"XYZ 96 997 null"},{"title":"15.16.2 Invalidate Page, Alternate ASID","page":984,"zoom":"XYZ 96 1064 null"}]},{"title":"15.17 Global Interrupt Flag, STGI and CLGI Instructions","page":984,"zoom":"XYZ 96 893 null"},{"title":"15.18 VMMCALL Instruction","page":985,"zoom":"XYZ 96 1066 null"},{"title":"15.19 Paged Real Mode","page":985,"zoom":"XYZ 96 915 null"},{"title":"15.20 Event Injection","page":985,"zoom":"XYZ 96 656 null"},{"title":"15.21 Interrupt and Local APIC Support","page":986,"zoom":"XYZ 96 250 null","children":[{"title":"15.21.1 Physical (INTR) Interrupt Masking in EFLAGS","page":987,"zoom":"XYZ 96 1064 null"},{"title":"15.21.2 Virtualizing APIC.TPR","page":987,"zoom":"XYZ 96 802 null"},{"title":"15.21.3 TPR Access in 32-Bit Mode","page":987,"zoom":"XYZ 96 498 null"},{"title":"15.21.4 Injecting Virtual (INTR) Interrupts","page":988,"zoom":"XYZ 96 1064 null"},{"title":"15.21.5 Interrupt Shadows","page":988,"zoom":"XYZ 96 224 null"},{"title":"15.21.6 Virtual Interrupt Intercept","page":989,"zoom":"XYZ 96 1003 null"},{"title":"15.21.7 Interrupt Masking in Local APIC","page":989,"zoom":"XYZ 96 843 null"},{"title":"15.21.8 INIT Support","page":989,"zoom":"XYZ 96 476 null"},{"title":"15.21.9 NMI Support","page":990,"zoom":"XYZ 96 673 null"},{"title":"15.21.10 NMI Virtualization","page":990,"zoom":"XYZ 96 432 null"}]},{"title":"15.22 SMM Support","page":991,"zoom":"XYZ 96 426 null","children":[{"title":"15.22.1 Sources of SMI","page":991,"zoom":"XYZ 96 342 null"},{"title":"15.22.2 Response to SMI","page":992,"zoom":"XYZ 96 1003 null"},{"title":"15.22.3 Containerizing Platform SMM","page":992,"zoom":"XYZ 96 685 null"}]},{"title":"15.23 Last Branch Record Virtualization","page":993,"zoom":"XYZ 96 430 null","children":[{"title":"15.23.1 Hardware Acceleration for LBR Virtualization","page":994,"zoom":"XYZ 96 960 null"},{"title":"15.23.2 LBR Virtualization CPUID Feature Detection","page":994,"zoom":"XYZ 96 291 null"}]},{"title":"15.24 External Access Protection","page":995,"zoom":"XYZ 96 1066 null","children":[{"title":"15.24.1 Device IDs and Protection Domains","page":995,"zoom":"XYZ 96 875 null"},{"title":"15.24.2 Device Exclusion Vector (DEV)","page":995,"zoom":"XYZ 96 736 null"},{"title":"15.24.3 Access Checking","page":996,"zoom":"XYZ 96 919 null"},{"title":"15.24.4 DEV Capability Block","page":997,"zoom":"XYZ 96 510 null"},{"title":"15.24.5 DEV Register Access Mechanism","page":998,"zoom":"XYZ 96 803 null"},{"title":"15.24.6 DEV Control and Status Registers","page":999,"zoom":"XYZ 96 918 null"},{"title":"15.24.7 Unauthorized Access Logging","page":1001,"zoom":"XYZ 96 786 null"},{"title":"15.24.8 Secure Initialization Support","page":1001,"zoom":"XYZ 96 690 null"}]},{"title":"15.25 Nested Paging","page":1001,"zoom":"XYZ 96 398 null","children":[{"title":"15.25.1 Traditional Paging versus Nested Paging","page":1001,"zoom":"XYZ 96 293 null"},{"title":"15.25.2 Replicated State","page":1003,"zoom":"XYZ 96 363 null"},{"title":"15.25.3 Enabling Nested Paging","page":1004,"zoom":"XYZ 96 1064 null"},{"title":"15.25.4 Nested Paging and VMRUN/#VMEXIT","page":1004,"zoom":"XYZ 96 812 null"},{"title":"15.25.5 Nested Table Walk","page":1004,"zoom":"XYZ 96 252 null"},{"title":"15.25.6 Nested versus Guest Page Faults, Fault Ordering","page":1005,"zoom":"XYZ 96 520 null"},{"title":"15.25.7 Combining Nested and Guest Attributes","page":1006,"zoom":"XYZ 96 383 null"},{"title":"15.25.8 Combining Memory Types, MTRRs","page":1007,"zoom":"XYZ 96 869 null"},{"title":"15.25.9 Page Splintering","page":1009,"zoom":"XYZ 96 1064 null"},{"title":"15.25.10 Legacy PAE Mode","page":1009,"zoom":"XYZ 96 968 null"},{"title":"15.25.11 A20 Masking","page":1009,"zoom":"XYZ 96 751 null"},{"title":"15.25.12 Detecting Nested Paging Support","page":1009,"zoom":"XYZ 96 655 null"},{"title":"15.25.13 Guest Mode Execute Trap Extension","page":1009,"zoom":"XYZ 96 516 null"},{"title":"15.25.14 Supervisor Shadow Stacks","page":1010,"zoom":"XYZ 96 747 null"}]},{"title":"15.26 Security","page":1011,"zoom":"XYZ 96 759 null"},{"title":"15.27 Secure Startup with SKINIT","page":1011,"zoom":"XYZ 96 482 null","children":[{"title":"15.27.1 Secure Loader","page":1011,"zoom":"XYZ 96 270 null"},{"title":"15.27.2 Secure Loader Image","page":1012,"zoom":"XYZ 96 982 null"},{"title":"15.27.3 Secure Loader Block","page":1012,"zoom":"XYZ 96 637 null"},{"title":"15.27.4 Trusted Platform Module","page":1013,"zoom":"XYZ 96 368 null"},{"title":"15.27.5 System Interface, Memory Controller and I/O Hub Logic","page":1014,"zoom":"XYZ 96 1064 null"},{"title":"15.27.6 SKINIT Operation","page":1014,"zoom":"XYZ 96 869 null"},{"title":"15.27.7 SL Abort","page":1015,"zoom":"XYZ 96 649 null"},{"title":"15.27.8 Secure Multiprocessor Initialization","page":1015,"zoom":"XYZ 96 553 null"}]},{"title":"15.28 Security Exception (#SX)","page":1017,"zoom":"XYZ 96 1066 null"},{"title":"15.29 Advanced Virtual Interrupt Controller","page":1017,"zoom":"XYZ 96 687 null","children":[{"title":"15.29.1 Introduction","page":1017,"zoom":"XYZ 96 517 null"},{"title":"15.29.2 Local APIC Register Virtualization","page":1018,"zoom":"XYZ 96 658 null"},{"title":"15.29.3 AVIC Backing Page","page":1019,"zoom":"XYZ 96 1064 null"},{"title":"15.29.4 VMCB Changes for AVIC","page":1024,"zoom":"XYZ 96 1064 null"},{"title":"15.29.5 AVIC Memory Data Structures","page":1026,"zoom":"XYZ 96 548 null"},{"title":"15.29.6 Interrupt Delivery","page":1031,"zoom":"XYZ 96 592 null"},{"title":"15.29.7 AVIC CPUID Feature Flags","page":1033,"zoom":"XYZ 96 1003 null"},{"title":"15.29.8 New Processor Mechanisms","page":1033,"zoom":"XYZ 96 808 null"},{"title":"15.29.9 AVIC Exit Codes","page":1034,"zoom":"XYZ 96 232 null"},{"title":"15.29.10 x2AVIC","page":1037,"zoom":"XYZ 96 235 null"}]},{"title":"15.30 SVM Related MSRs","page":1038,"zoom":"XYZ 96 716 null","children":[{"title":"15.30.1 VM_CR MSR (C001_0114h)","page":1038,"zoom":"XYZ 96 568 null"},{"title":"15.30.2 IGNNE MSR (C001_0115h)","page":1039,"zoom":"XYZ 96 939 null"},{"title":"15.30.3 SMM_CTL MSR (C001_0116h)","page":1039,"zoom":"XYZ 96 821 null"},{"title":"15.30.4 VM_HSAVE_PA MSR (C001_0117h)","page":1040,"zoom":"XYZ 96 982 null"},{"title":"15.30.5 TSC Ratio MSR (C000_0104h)","page":1040,"zoom":"XYZ 96 750 null"}]},{"title":"15.31 SVM-Lock","page":1041,"zoom":"XYZ 96 568 null","children":[{"title":"15.31.1 SVM_KEY MSR (C001_0118h)","page":1041,"zoom":"XYZ 96 362 null"}]},{"title":"15.32 SMM-Lock","page":1042,"zoom":"XYZ 96 957 null","children":[{"title":"15.32.1 SmmLock Bit — HWCR[0]","page":1042,"zoom":"XYZ 96 852 null"},{"title":"15.32.2 SMM_KEY MSR (C001_0119h)","page":1042,"zoom":"XYZ 96 670 null"}]},{"title":"15.33 Nested Virtualization","page":1042,"zoom":"XYZ 96 337 null","children":[{"title":"15.33.1 VMSAVE and VMLOAD Virtualization","page":1043,"zoom":"XYZ 96 1064 null"},{"title":"15.33.2 Virtual GIF (VGIF)","page":1043,"zoom":"XYZ 96 783 null"}]},{"title":"15.34 Secure Encrypted Virtualization","page":1043,"zoom":"XYZ 96 355 null","children":[{"title":"15.34.1 Determining Support for SEV","page":1044,"zoom":"XYZ 96 982 null"},{"title":"15.34.2 Key Management","page":1044,"zoom":"XYZ 96 623 null"},{"title":"15.34.3 Enabling SEV","page":1044,"zoom":"XYZ 96 320 null"},{"title":"15.34.4 Supported Operating Modes","page":1045,"zoom":"XYZ 96 742 null"},{"title":"15.34.5 SEV Encryption Behavior","page":1045,"zoom":"XYZ 96 603 null"},{"title":"15.34.6 Page Table Support","page":1045,"zoom":"XYZ 96 300 null"},{"title":"15.34.7 Restrictions","page":1046,"zoom":"XYZ 96 383 null"},{"title":"15.34.8 SEV Interaction with SME","page":1047,"zoom":"XYZ 96 1064 null"},{"title":"15.34.9 Page Flush MSR","page":1048,"zoom":"XYZ 96 872 null"},{"title":"15.34.10 SEV_STATUS MSR","page":1048,"zoom":"XYZ 96 241 null"},{"title":"15.34.11 Virtual Transparent Encryption (VTE)","page":1049,"zoom":"XYZ 96 336 null"}]},{"title":"15.35 Encrypted State (SEV-ES)","page":1050,"zoom":"XYZ 96 936 null","children":[{"title":"15.35.1 Determining Support for SEV-ES","page":1050,"zoom":"XYZ 96 689 null"},{"title":"15.35.2 Enabling SEV-ES","page":1050,"zoom":"XYZ 96 592 null"},{"title":"15.35.3 SEV-ES Overview","page":1050,"zoom":"XYZ 96 255 null"},{"title":"15.35.4 Types of Exits","page":1051,"zoom":"XYZ 96 740 null"},{"title":"15.35.5 #VC Exception","page":1052,"zoom":"XYZ 96 511 null"},{"title":"15.35.6 VMGExit","page":1054,"zoom":"XYZ 96 1064 null"},{"title":"15.35.7 GHCB","page":1054,"zoom":"XYZ 96 684 null"},{"title":"15.35.8 VMRUN","page":1054,"zoom":"XYZ 96 316 null"},{"title":"15.35.9 Automatic Exits","page":1055,"zoom":"XYZ 96 536 null"},{"title":"15.35.10 Control Register Write Traps","page":1056,"zoom":"XYZ 96 1064 null"},{"title":"15.35.11 Interaction with SMI and #MC","page":1056,"zoom":"XYZ 96 805 null"}]},{"title":"15.36 Secure Nested Paging (SEV-SNP)","page":1056,"zoom":"XYZ 96 513 null","children":[{"title":"15.36.1 Determining Support for SEV-SNP","page":1057,"zoom":"XYZ 96 1003 null"},{"title":"15.36.2 Enabling SEV-SNP","page":1057,"zoom":"XYZ 96 808 null"},{"title":"15.36.3 Reverse Map Table","page":1057,"zoom":"XYZ 96 267 null"},{"title":"15.36.4 Initializing the RMP","page":1059,"zoom":"XYZ 96 1003 null"},{"title":"15.36.5 Hypervisor RMP Management","page":1059,"zoom":"XYZ 96 410 null"},{"title":"15.36.6 Page Validation","page":1060,"zoom":"XYZ 96 620 null"},{"title":"15.36.7 Virtual Machine Privilege Levels","page":1061,"zoom":"XYZ 96 1064 null"},{"title":"15.36.8 Virtual Top-of-Memory","page":1062,"zoom":"XYZ 96 684 null"},{"title":"15.36.9 Reflect #VC","page":1062,"zoom":"XYZ 96 282 null"},{"title":"15.36.10 RMP and VMPL Access Checks","page":1063,"zoom":"XYZ 96 470 null"},{"title":"15.36.11 Large Page Management","page":1065,"zoom":"XYZ 96 414 null"},{"title":"15.36.12 Running SNP-Active Virtual Machines","page":1066,"zoom":"XYZ 96 605 null"},{"title":"15.36.13 Debug Registers","page":1068,"zoom":"XYZ 96 1064 null"},{"title":"15.36.14 Memory Types","page":1068,"zoom":"XYZ 96 912 null"},{"title":"15.36.15 TLB management","page":1068,"zoom":"XYZ 96 617 null"},{"title":"15.36.16 Interrupt Injection Restrictions","page":1069,"zoom":"XYZ 96 1064 null"},{"title":"15.36.17 Side-Channel Protection","page":1070,"zoom":"XYZ 96 860 null"},{"title":"15.36.18 Secure TSC","page":1071,"zoom":"XYZ 96 294 null"},{"title":"15.36.19 SEV-SNP Instruction Virtualization","page":1072,"zoom":"XYZ 96 826 null"}]},{"title":"15.37 SPEC_CTRL Virtualization","page":1072,"zoom":"XYZ 96 259 null"},{"title":"15.38 Instruction-Based Sampling Virtualization","page":1073,"zoom":"XYZ 96 850 null"}]},{"title":"16 Advanced Programmable Interrupt Controller (APIC)","page":1075,"zoom":"XYZ 96 1069 null","children":[{"title":"16.1 Sources of Interrupts to the Local APIC","page":1076,"zoom":"XYZ 96 1066 null"},{"title":"16.2 Interrupt Control","page":1076,"zoom":"XYZ 96 210 null"},{"title":"16.3 Local APIC","page":1077,"zoom":"XYZ 96 718 null","children":[{"title":"16.3.1 Local APIC Enable","page":1077,"zoom":"XYZ 96 669 null"},{"title":"16.3.2 APIC Registers","page":1078,"zoom":"XYZ 96 308 null"},{"title":"16.3.3 Local APIC ID","page":1080,"zoom":"XYZ 96 1064 null"},{"title":"16.3.4 APIC Version Register","page":1080,"zoom":"XYZ 96 577 null"},{"title":"16.3.5 Extended APIC Feature Register","page":1081,"zoom":"XYZ 96 854 null"},{"title":"16.3.6 Extended APIC Control Register","page":1081,"zoom":"XYZ 96 207 null"}]},{"title":"16.4 Local Interrupts","page":1082,"zoom":"XYZ 96 562 null","children":[{"title":"16.4.1 APIC Timer Interrupt","page":1084,"zoom":"XYZ 96 884 null"},{"title":"16.4.2 Local Interrupts LINT0 and LINT1","page":1086,"zoom":"XYZ 96 806 null"},{"title":"16.4.3 Performance Monitor Counter Interrupts","page":1086,"zoom":"XYZ 96 355 null"},{"title":"16.4.4 Thermal Sensor Interrupts","page":1087,"zoom":"XYZ 96 1064 null"},{"title":"16.4.5 Extended Interrupts","page":1087,"zoom":"XYZ 96 794 null"},{"title":"16.4.6 APIC Error Interrupts","page":1087,"zoom":"XYZ 96 435 null"},{"title":"16.4.7 Spurious Interrupts","page":1088,"zoom":"XYZ 96 406 null"}]},{"title":"16.5 Interprocessor Interrupts (IPI)","page":1089,"zoom":"XYZ 96 456 null"},{"title":"16.6 Local APIC Handling of Interrupts","page":1093,"zoom":"XYZ 96 1066 null","children":[{"title":"16.6.1 Receiving System and IPI Interrupts","page":1093,"zoom":"XYZ 96 1017 null"},{"title":"16.6.2 Lowest Priority Messages and Arbitration","page":1094,"zoom":"XYZ 96 453 null"},{"title":"16.6.3 Accepting System and IPI Interrupts","page":1095,"zoom":"XYZ 96 389 null"},{"title":"16.6.4 Selecting and Handling Interrupts","page":1098,"zoom":"XYZ 96 766 null"}]},{"title":"16.7 SVM Support for Interrupts and the Local APIC","page":1100,"zoom":"XYZ 96 554 null","children":[{"title":"16.7.1 Specific End of Interrupt Register","page":1100,"zoom":"XYZ 96 363 null"},{"title":"16.7.2 Interrupt Enable Register","page":1101,"zoom":"XYZ 96 925 null"}]},{"title":"16.8 x2APIC Mode","page":1102,"zoom":"XYZ 96 993 null","children":[{"title":"16.8.1 x2APIC Terminology","page":1102,"zoom":"XYZ 96 589 null"}]},{"title":"16.9 Detecting and Enabling x2APIC Mode","page":1102,"zoom":"XYZ 96 440 null","children":[{"title":"16.9.1 Enabling x2APIC Mode","page":1104,"zoom":"XYZ 96 583 null"}]},{"title":"16.10 x2APIC Initialization","page":1105,"zoom":"XYZ 96 1066 null"},{"title":"16.11 Accessing x2APIC Register","page":1105,"zoom":"XYZ 96 850 null","children":[{"title":"16.11.1 x2APIC Register Address Space","page":1105,"zoom":"XYZ 96 461 null"},{"title":"16.11.2 WRMSR / RDMSR serialization for x2APIC Register","page":1107,"zoom":"XYZ 96 982 null"},{"title":"16.11.3 Reserved Bit Checking in x2APIC Mode","page":1107,"zoom":"XYZ 96 701 null"}]},{"title":"16.12 x2APIC_ID","page":1107,"zoom":"XYZ 96 333 null"},{"title":"16.13 x2APIC Interrupt Command Register (ICR) Operations","page":1108,"zoom":"XYZ 96 386 null"},{"title":"16.14 Logical Destination Register","page":1109,"zoom":"XYZ 96 398 null"},{"title":"16.15 Self_IPI Register","page":1110,"zoom":"XYZ 96 355 null"}]},{"title":"17 Hardware Performance Monitoring and Control","page":1112,"zoom":"XYZ 96 1069 null","children":[{"title":"17.1 P-State Control","page":1112,"zoom":"XYZ 96 577 null"},{"title":"17.2 Core Performance Boost","page":1114,"zoom":"XYZ 96 719 null"},{"title":"17.3 Determining Processor Effective Frequency","page":1115,"zoom":"XYZ 96 742 null","children":[{"title":"17.3.1 Actual Performance Frequency Clock Count (APERF)","page":1116,"zoom":"XYZ 96 924 null"},{"title":"17.3.2 Maximum Performance Frequency Clock Count (MPERF)","page":1116,"zoom":"XYZ 96 655 null"},{"title":"17.3.3 APERF Read-only (AperfReadOnly)","page":1117,"zoom":"XYZ 96 1066 null"},{"title":"17.3.4 MPERF Read-only (MperfReadOnly)","page":1117,"zoom":"XYZ 96 797 null"}]},{"title":"17.4 Processor Feedback Interface","page":1117,"zoom":"XYZ 96 507 null"},{"title":"17.5 Processor Core Power Reporting","page":1117,"zoom":"XYZ 96 326 null","children":[{"title":"17.5.1 Processor Facilities","page":1118,"zoom":"XYZ 96 1066 null"},{"title":"17.5.2 Software Algorithm","page":1118,"zoom":"XYZ 96 583 null"}]},{"title":"17.6 Collaborative Processor Performance Control","page":1119,"zoom":"XYZ 96 924 null","children":[{"title":"17.6.1 Detecting Support for CPPC","page":1119,"zoom":"XYZ 96 653 null"},{"title":"17.6.2 CPPC Model Specific Registers","page":1119,"zoom":"XYZ 96 575 null"},{"title":"17.6.3 Enabling CPPC","page":1119,"zoom":"XYZ 96 259 null"},{"title":"17.6.4 CPPC Performance Levels and Capabilities","page":1120,"zoom":"XYZ 96 582 null"},{"title":"17.6.5 Using CPPC to Manage Processor Performance","page":1122,"zoom":"XYZ 96 548 null"},{"title":"17.6.6 CPPC Feedback Mechanisms","page":1124,"zoom":"XYZ 96 1002 null"}]}]},{"title":"18 Shadow Stacks","page":1126,"zoom":"XYZ 96 1069 null","children":[{"title":"18.1 Shadow Stack Overview","page":1126,"zoom":"XYZ 96 705 null","children":[{"title":"18.1.1 Detecting and Enabling Shadow Stack Support","page":1126,"zoom":"XYZ 96 391 null"}]},{"title":"18.2 The Shadow Stack Pointer","page":1127,"zoom":"XYZ 96 1066 null"},{"title":"18.3 Shadow Stack Operation for CALL (near) and RET (near)","page":1127,"zoom":"XYZ 96 808 null"},{"title":"18.4 Shadow Stack Operation for Far Transfers","page":1127,"zoom":"XYZ 96 464 null"},{"title":"18.5 Far Transfer to the Same Privilege Level","page":1128,"zoom":"XYZ 96 811 null"},{"title":"18.6 Far Transfer to Different Privilege Level","page":1128,"zoom":"XYZ 96 630 null","children":[{"title":"18.6.1 Shadow Stack Switching","page":1128,"zoom":"XYZ 96 481 null"},{"title":"18.6.2 Handling CS, LIP and SSP on Privilege Transistions","page":1130,"zoom":"XYZ 96 1066 null"},{"title":"18.6.3 Supervisor Shadow Stack Token","page":1130,"zoom":"XYZ 96 676 null"},{"title":"18.6.4 Shadow Stack Token Validation for Inter-privilege CALL (far) and Interrupts/Exceptions","page":1131,"zoom":"XYZ 96 317 null"},{"title":"18.6.5 Shadow Stack Token Validation for Inter-privilege RET and IRET","page":1132,"zoom":"XYZ 96 771 null"}]},{"title":"18.7 Shadow Stack Operation for SYSCALL and SYSRET","page":1132,"zoom":"XYZ 96 351 null"},{"title":"18.8 Shadow Stack Operation for Task Switches","page":1133,"zoom":"XYZ 96 708 null"},{"title":"18.9 Restricting Speculative Execution of RET targets","page":1134,"zoom":"XYZ 96 928 null"},{"title":"18.10 Shadow Stack Switching Using RSTORSSP","page":1134,"zoom":"XYZ 96 791 null"},{"title":"18.11 Shadow Stack Management Instructions","page":1137,"zoom":"XYZ 96 702 null"},{"title":"18.12 Shadow Stack MSRs","page":1138,"zoom":"XYZ 96 837 null"},{"title":"18.13 XSAVE/XRSTOR","page":1139,"zoom":"XYZ 96 1066 null"}]},{"title":"19 Platform Quality of Service (PQOS) Extension","page":1140,"zoom":"XYZ 96 1069 null","children":[{"title":"19.1 PQOS Extension Overview","page":1140,"zoom":"XYZ 96 704 null","children":[{"title":"19.1.1 Detecting Support for PQOS","page":1141,"zoom":"XYZ 96 809 null"},{"title":"19.1.2 Identifying PQM and PQE Capabilities","page":1142,"zoom":"XYZ 96 1064 null"}]},{"title":"19.2 PQOS Monitoring (PQM) Overview","page":1142,"zoom":"XYZ 96 850 null","children":[{"title":"19.2.1 Detecting PQM Monitoring Resources and Capabilities","page":1142,"zoom":"XYZ 96 702 null"}]},{"title":"19.3 L3 Cache Monitoring","page":1144,"zoom":"XYZ 96 1066 null","children":[{"title":"19.3.1 PQM MSRs","page":1144,"zoom":"XYZ 96 400 null"},{"title":"19.3.2 Monitoring L3 Occupancy","page":1148,"zoom":"XYZ 96 765 null"},{"title":"19.3.3 Monitoring L3 Memory Bandwidth (MBM)","page":1149,"zoom":"XYZ 96 715 null"}]},{"title":"19.4 PQOS Enforcement (PQE)","page":1156,"zoom":"XYZ 96 365 null","children":[{"title":"19.4.1 Identifying support for PQE","page":1157,"zoom":"XYZ 96 861 null"},{"title":"19.4.2 L3 Cache Allocation Enforcement (CAT)","page":1157,"zoom":"XYZ 96 320 null"},{"title":"19.4.3 Code and Data Prioritization (CDP)","page":1159,"zoom":"XYZ 96 579 null"},{"title":"19.4.4 AMD Bandwidth Enforcement","page":1161,"zoom":"XYZ 96 834 null"},{"title":"19.4.5 L3 External Bandwidth Enforcement (L3BE)","page":1161,"zoom":"XYZ 96 472 null","children":[{"title":".","page":1162,"zoom":"XYZ 96 1029 null"}]},{"title":"19.4.6 L3 Slow Memory Bandwidth Enforcement (L3SMBE)","page":1163,"zoom":"XYZ 96 519 null"},{"title":"19.4.7 L3 Smart Data Cache Injection Allocation Enforcement (SDCIAE)","page":1164,"zoom":"XYZ 96 279 null"}]}]},{"title":"Appendix A MSR Cross-Reference","page":1166,"zoom":"XYZ 96 1069 null","children":[{"title":"A.1 MSR Cross-Reference by MSR Address","page":1166,"zoom":"XYZ 96 748 null"},{"title":"A.2 System-Software MSRs","page":1174,"zoom":"XYZ 96 708 null"},{"title":"A.3 Memory-Typing MSRs","page":1175,"zoom":"XYZ 96 690 null"},{"title":"A.4 Machine-Check MSRs","page":1177,"zoom":"XYZ 96 1066 null"},{"title":"A.5 Software-Debug MSRs","page":1178,"zoom":"XYZ 96 403 null"},{"title":"A.6 Performance-Monitoring MSRs","page":1179,"zoom":"XYZ 96 505 null"},{"title":"A.7 Secure Virtual Machine MSRs","page":1181,"zoom":"XYZ 96 886 null"},{"title":"A.8 System Management Mode MSRs","page":1182,"zoom":"XYZ 96 1066 null"},{"title":"A.9 CPUID Name MSR Cross-Reference","page":1182,"zoom":"XYZ 96 487 null"},{"title":"A.10 Shadow Stack MSRs","page":1183,"zoom":"XYZ 96 1066 null"},{"title":"A.11 Speculation Control MSRs","page":1183,"zoom":"XYZ 96 699 null"},{"title":"A.12 Memory Cache MSRs","page":1183,"zoom":"XYZ 96 429 null"},{"title":"A.13 Quality of Service MSRs","page":1184,"zoom":"XYZ 96 1066 null"},{"title":"A.14 Collaborative Processor Performance Control MSRs","page":1184,"zoom":"XYZ 96 556 null"}]},{"title":"Appendix B Layout of VMCB","page":1185,"zoom":"XYZ 96 1069 null"},{"title":"Appendix C SVM Intercept Exit Codes","page":1200,"zoom":"XYZ 96 1069 null"},{"title":"Appendix D SMM Containerization","page":1203,"zoom":"XYZ 96 1069 null","children":[{"title":"D.1 SMM Containerization Pseudocode","page":1203,"zoom":"XYZ 96 883 null"}]},{"title":"Appendix E OS-Visible Workarounds","page":1209,"zoom":"XYZ 96 1069 null","children":[{"title":"E.1 Erratum Process Overview","page":1211,"zoom":"XYZ 96 1066 null"}]},{"title":"Index","page":1212,"zoom":"XYZ 96 1069 null"}]},{"title":"AMD64 Architecture  Programmer’s Manual  Volume 3:  General-Purpose and  System Instructions","page":1228,"zoom":"FitH 1216","children":[{"title":"Contents","page":1230,"zoom":"XYZ 96 1069 null"},{"title":"Figures","page":1240,"zoom":"XYZ 96 1069 null"},{"title":"Tables","page":1242,"zoom":"XYZ 96 1069 null"},{"title":"Revision History","page":1246,"zoom":"XYZ 96 1069 null"},{"title":"Preface","page":1252,"zoom":"XYZ 96 1069 null","children":[{"title":"About This Book","page":1252,"zoom":"XYZ 96 982 null"},{"title":"Audience","page":1252,"zoom":"XYZ 96 653 null"},{"title":"Organization","page":1252,"zoom":"XYZ 96 473 null"},{"title":"Conventions and Definitions","page":1253,"zoom":"XYZ 96 993 null","children":[{"title":"The following section Notational Conventions describes notational conventions used in this volume and in the remaining APM volumes. This is followed by a Definitions section which lists a number of terms used in the manual along with their technical ...","page":1253,"zoom":"XYZ 96 944 null"},{"title":"Definitions","page":1254,"zoom":"XYZ 96 773 null"},{"title":"Registers","page":1261,"zoom":"XYZ 96 820 null"},{"title":"Endian Order","page":1264,"zoom":"XYZ 96 999 null"}]},{"title":"Related Documents","page":1265,"zoom":"XYZ 96 1066 null"}]},{"title":"1 Instruction Encoding","page":1268,"zoom":"XYZ 96 1069 null","children":[{"title":"1.1 Instruction Encoding Overview","page":1268,"zoom":"XYZ 96 608 null","children":[{"title":"1.1.1 Encoding Syntax","page":1268,"zoom":"XYZ 96 436 null"},{"title":"1.1.2 Representation in Memory","page":1271,"zoom":"XYZ 96 378 null"}]},{"title":"1.2 Instruction Prefixes","page":1272,"zoom":"XYZ 96 414 null","children":[{"title":"1.2.1 Summary of Legacy Prefixes","page":1273,"zoom":"XYZ 96 947 null"},{"title":"1.2.2 Operand-Size Override Prefix","page":1274,"zoom":"XYZ 96 218 null"},{"title":"1.2.3 Address-Size Override Prefix","page":1276,"zoom":"XYZ 96 889 null"},{"title":"1.2.4 Segment-Override Prefixes","page":1277,"zoom":"XYZ 96 218 null"},{"title":"1.2.5 Lock Prefix","page":1278,"zoom":"XYZ 96 276 null"},{"title":"1.2.6 Repeat Prefixes","page":1279,"zoom":"XYZ 96 960 null"},{"title":"1.2.7 REX Prefix","page":1281,"zoom":"XYZ 96 323 null"},{"title":"1.2.8 VEX and XOP Prefixes","page":1283,"zoom":"XYZ 96 904 null"}]},{"title":"1.3 Opcode","page":1283,"zoom":"XYZ 96 499 null"},{"title":"1.4 ModRM and SIB Bytes","page":1284,"zoom":"XYZ 96 915 null","children":[{"title":"1.4.1 ModRM Byte Format","page":1284,"zoom":"XYZ 96 539 null"},{"title":"1.4.2 SIB Byte Format","page":1285,"zoom":"XYZ 96 259 null"},{"title":"1.4.3 Operand Addressing in Legacy 32-bit and Compatibility Modes","page":1287,"zoom":"XYZ 96 377 null"},{"title":"1.4.4 Operand Addressing in 64-bit Mode","page":1290,"zoom":"XYZ 96 1064 null"}]},{"title":"1.5 Displacement Bytes","page":1291,"zoom":"XYZ 96 973 null"},{"title":"1.6 Immediate Bytes","page":1291,"zoom":"XYZ 96 672 null"},{"title":"1.7 RIP-Relative Addressing","page":1291,"zoom":"XYZ 96 435 null","children":[{"title":"1.7.1 Encoding","page":1292,"zoom":"XYZ 96 960 null"},{"title":"1.7.2 REX Prefix and RIP-Relative Addressing","page":1292,"zoom":"XYZ 96 473 null"},{"title":"1.7.3 Address-Size Prefix and RIP-Relative Addressing","page":1292,"zoom":"XYZ 96 299 null"}]},{"title":"1.8 Encoding Considerations Using REX","page":1293,"zoom":"XYZ 96 1066 null","children":[{"title":"1.8.1 Byte-Register Addressing","page":1293,"zoom":"XYZ 96 939 null"},{"title":"1.8.2 Special Encodings for Registers","page":1293,"zoom":"XYZ 96 757 null"}]},{"title":"1.9 Encoding Using the VEX and XOP Prefixes","page":1296,"zoom":"XYZ 96 1066 null","children":[{"title":"1.9.1 Three-Byte Escape Sequences","page":1296,"zoom":"XYZ 96 698 null"},{"title":"1.9.2 Two-Byte Escape Sequence","page":1299,"zoom":"XYZ 96 299 null"}]}]},{"title":"2 Instruction Overview","page":1302,"zoom":"XYZ 96 1069 null","children":[{"title":"2.1 Instruction Groups","page":1302,"zoom":"XYZ 96 982 null"},{"title":"2.2 Reference-Page Format","page":1303,"zoom":"XYZ 96 1066 null"},{"title":"2.3 Summary of Registers and Data Types","page":1305,"zoom":"XYZ 96 1066 null","children":[{"title":"2.3.1 General-Purpose Instructions","page":1305,"zoom":"XYZ 96 939 null"},{"title":"2.3.2 System Instructions","page":1308,"zoom":"XYZ 96 443 null"},{"title":"2.3.3 SSE Instructions","page":1310,"zoom":"XYZ 96 354 null"},{"title":"2.3.4 64-Bit Media Instructions","page":1315,"zoom":"XYZ 96 1064 null"},{"title":"2.3.5 x87 Floating-Point Instructions","page":1317,"zoom":"XYZ 96 1064 null"}]},{"title":"2.4 Summary of Exceptions","page":1318,"zoom":"XYZ 96 495 null"},{"title":"2.5 Notation","page":1320,"zoom":"XYZ 96 1066 null","children":[{"title":"2.5.1 Mnemonic Syntax","page":1320,"zoom":"XYZ 96 1017 null"},{"title":"2.5.2 Opcode Syntax","page":1323,"zoom":"XYZ 96 1003 null"},{"title":"2.5.3 Pseudocode Definition","page":1324,"zoom":"XYZ 96 751 null"}]}]},{"title":"3 General-Purpose Instruction Reference","page":1340,"zoom":"XYZ 96 1069 null","children":[{"title":"AAA","page":1342,"zoom":"XYZ 96 1057 null"},{"title":"AAD","page":1343,"zoom":"XYZ 96 1057 null"},{"title":"AAM","page":1344,"zoom":"XYZ 96 1057 null"},{"title":"AAS","page":1345,"zoom":"XYZ 96 1057 null"},{"title":"ADC","page":1346,"zoom":"XYZ 96 1057 null"},{"title":"ADCX","page":1348,"zoom":"XYZ 96 1057 null"},{"title":"ADD","page":1350,"zoom":"XYZ 96 1057 null"},{"title":"ADOX","page":1352,"zoom":"XYZ 96 1057 null"},{"title":"AND","page":1354,"zoom":"XYZ 96 1057 null"},{"title":"ANDN","page":1356,"zoom":"XYZ 96 1057 null"},{"title":"BEXTR (register form)","page":1358,"zoom":"XYZ 96 1057 null"},{"title":"BEXTR (immediate form)","page":1360,"zoom":"XYZ 96 1057 null"},{"title":"BLCFILL","page":1362,"zoom":"XYZ 96 1057 null"},{"title":"BLCI","page":1364,"zoom":"XYZ 96 1057 null"},{"title":"BLCIC","page":1366,"zoom":"XYZ 96 1057 null"},{"title":"BLCMSK","page":1368,"zoom":"XYZ 96 1057 null"},{"title":"BLCS","page":1370,"zoom":"XYZ 96 1057 null"},{"title":"BLSFILL","page":1372,"zoom":"XYZ 96 1057 null"},{"title":"BLSI","page":1374,"zoom":"XYZ 96 1057 null"},{"title":"BLSIC","page":1376,"zoom":"XYZ 96 1057 null"},{"title":"BLSMSK","page":1378,"zoom":"XYZ 96 1057 null"},{"title":"BLSR","page":1380,"zoom":"XYZ 96 1057 null"},{"title":"BOUND","page":1382,"zoom":"XYZ 96 1057 null"},{"title":"BSF","page":1384,"zoom":"XYZ 96 1057 null"},{"title":"BSR","page":1385,"zoom":"XYZ 96 1057 null"},{"title":"BSWAP","page":1386,"zoom":"XYZ 96 1057 null"},{"title":"BT","page":1387,"zoom":"XYZ 96 1057 null"},{"title":"BTC","page":1389,"zoom":"XYZ 96 1057 null"},{"title":"BTR","page":1391,"zoom":"XYZ 96 1057 null"},{"title":"BTS","page":1393,"zoom":"XYZ 96 1057 null"},{"title":"BZHI","page":1395,"zoom":"XYZ 96 1057 null"},{"title":"CALL (Near)","page":1397,"zoom":"XYZ 96 1057 null"},{"title":"CALL (Far)","page":1400,"zoom":"XYZ 96 1057 null"},{"title":"CBW CWDE CDQE","page":1407,"zoom":"XYZ 96 1057 null"},{"title":"CWD CDQ CQO","page":1408,"zoom":"XYZ 96 1057 null"},{"title":"CLC","page":1409,"zoom":"XYZ 96 1057 null"},{"title":"CLD","page":1410,"zoom":"XYZ 96 1057 null"},{"title":"CLFLUSH","page":1411,"zoom":"XYZ 96 1057 null"},{"title":"CLFLUSHOPT","page":1413,"zoom":"XYZ 96 1057 null"},{"title":"CLZERO","page":1417,"zoom":"XYZ 96 1057 null"},{"title":"CMC","page":1418,"zoom":"XYZ 96 1057 null"},{"title":"CMOVcc","page":1419,"zoom":"XYZ 96 1057 null"},{"title":"CMP","page":1423,"zoom":"XYZ 96 1057 null"},{"title":"CMPS CMPSB CMPSW CMPSD CMPSQ","page":1426,"zoom":"XYZ 96 1057 null"},{"title":"CMPXCHG","page":1428,"zoom":"XYZ 96 1057 null"},{"title":"CMPXCHG8B CMPXCHG16B","page":1430,"zoom":"XYZ 96 1057 null"},{"title":"CPUID","page":1432,"zoom":"XYZ 96 1057 null","children":[{"title":"Testing for the CPUID Instruction","page":1432,"zoom":"XYZ 96 432 null"},{"title":"Standard Function 0 and Extended Function 8000_0000h","page":1433,"zoom":"XYZ 96 899 null"}]},{"title":"CRC32","page":1435,"zoom":"XYZ 96 1057 null"},{"title":"DAA","page":1437,"zoom":"XYZ 96 1057 null"},{"title":"DAS","page":1438,"zoom":"XYZ 96 1057 null"},{"title":"DEC","page":1439,"zoom":"XYZ 96 1057 null"},{"title":"DIV","page":1441,"zoom":"XYZ 96 1057 null"},{"title":"ENTER","page":1443,"zoom":"XYZ 96 1057 null"},{"title":"IDIV","page":1445,"zoom":"XYZ 96 1057 null"},{"title":"IMUL","page":1447,"zoom":"XYZ 96 1057 null"},{"title":"IN","page":1449,"zoom":"XYZ 96 1057 null"},{"title":"INC","page":1451,"zoom":"XYZ 96 1057 null"},{"title":"INS INSB INSW INSD","page":1453,"zoom":"XYZ 96 1057 null"},{"title":"INT","page":1455,"zoom":"XYZ 96 1057 null"},{"title":"INTO","page":1463,"zoom":"XYZ 96 1057 null"},{"title":"Jcc","page":1464,"zoom":"XYZ 96 1057 null"},{"title":"JCXZ JECXZ JRCXZ","page":1468,"zoom":"XYZ 96 1057 null"},{"title":"JMP (Near)","page":1469,"zoom":"XYZ 96 1057 null"},{"title":"JMP (Far)","page":1471,"zoom":"XYZ 96 1057 null"},{"title":"LAHF","page":1476,"zoom":"XYZ 96 1057 null"},{"title":"LDS LES LFS LGS LSS","page":1477,"zoom":"XYZ 96 1057 null"},{"title":"LEA","page":1479,"zoom":"XYZ 96 1057 null"},{"title":"LEAVE","page":1481,"zoom":"XYZ 96 1057 null"},{"title":"LFENCE","page":1482,"zoom":"XYZ 96 1057 null"},{"title":"LLWPCB","page":1483,"zoom":"XYZ 96 1057 null"},{"title":"LODS LODSB LODSW LODSD LODSQ","page":1486,"zoom":"XYZ 96 1057 null"},{"title":"LOOP LOOPE LOOPNE LOOPNZ LOOPZ","page":1488,"zoom":"XYZ 96 1057 null"},{"title":"LWPINS","page":1490,"zoom":"XYZ 96 1057 null"},{"title":"LWPVAL","page":1492,"zoom":"XYZ 96 1057 null"},{"title":"LZCNT","page":1495,"zoom":"XYZ 94 1051 null"},{"title":"MCOMMIT","page":1497,"zoom":"XYZ 96 1057 null"},{"title":"MFENCE","page":1498,"zoom":"XYZ 96 1048 null"},{"title":"MONITORX","page":1499,"zoom":"XYZ 96 1048 null"},{"title":"MOV","page":1501,"zoom":"XYZ 96 1057 null"},{"title":"MOVBE","page":1504,"zoom":"XYZ 96 1057 null","children":[{"title":"Instruction Encoding","page":1504,"zoom":"XYZ 96 543 null"}]},{"title":"MOVD","page":1506,"zoom":"XYZ 96 1057 null"},{"title":"MOVMSKPD","page":1510,"zoom":"XYZ 96 1057 null"},{"title":"MOVMSKPS","page":1512,"zoom":"XYZ 96 1057 null"},{"title":"MOVNTI","page":1514,"zoom":"XYZ 96 1057 null"},{"title":"MOVS MOVSB MOVSW MOVSD MOVSQ","page":1516,"zoom":"XYZ 96 1057 null"},{"title":"MOVSX","page":1518,"zoom":"XYZ 96 1057 null"},{"title":"MOVSXD","page":1519,"zoom":"XYZ 96 1057 null"},{"title":"MOVZX","page":1520,"zoom":"XYZ 96 1057 null"},{"title":"MUL","page":1521,"zoom":"XYZ 96 1057 null"},{"title":"MULX","page":1523,"zoom":"XYZ 96 1057 null"},{"title":"MWAITX","page":1525,"zoom":"XYZ 96 1057 null"},{"title":"NEG","page":1527,"zoom":"XYZ 96 1057 null"},{"title":"NOP","page":1529,"zoom":"XYZ 96 1057 null"},{"title":"NOT","page":1530,"zoom":"XYZ 96 1057 null"},{"title":"OR","page":1531,"zoom":"XYZ 96 1057 null"},{"title":"OUT","page":1534,"zoom":"XYZ 96 1057 null"},{"title":"OUTS OUTSB OUTSW OUTSD","page":1535,"zoom":"XYZ 96 1057 null"},{"title":"PAUSE","page":1537,"zoom":"XYZ 96 1057 null"},{"title":"PDEP","page":1538,"zoom":"XYZ 96 1057 null"},{"title":"PEXT","page":1540,"zoom":"XYZ 96 1057 null"},{"title":"POP","page":1542,"zoom":"XYZ 96 1057 null"},{"title":"POPA POPAD","page":1544,"zoom":"XYZ 96 1057 null"},{"title":"POPCNT","page":1545,"zoom":"XYZ 96 1051 null"},{"title":"POPF POPFD POPFQ","page":1547,"zoom":"XYZ 96 1057 null"},{"title":"PREFETCH PREFETCHW","page":1550,"zoom":"XYZ 96 1057 null"},{"title":"PREFETCHlevel","page":1552,"zoom":"XYZ 96 1057 null"},{"title":"PUSH","page":1554,"zoom":"XYZ 96 1057 null"},{"title":"PUSHA PUSHAD","page":1556,"zoom":"XYZ 96 1057 null"},{"title":"PUSHF PUSHFD PUSHFQ","page":1557,"zoom":"XYZ 96 1057 null"},{"title":"RCL","page":1559,"zoom":"XYZ 96 1057 null"},{"title":"RCR","page":1561,"zoom":"XYZ 96 1057 null"},{"title":"RDFSBASE RDGSBASE","page":1563,"zoom":"XYZ 96 1057 null"},{"title":"RDPID","page":1564,"zoom":"XYZ 96 1057 null"},{"title":"RDPRU","page":1565,"zoom":"XYZ 96 1057 null"},{"title":"RDRAND","page":1566,"zoom":"XYZ 96 1057 null"},{"title":"RDSEED","page":1567,"zoom":"XYZ 96 1057 null"},{"title":"RET (Near)","page":1568,"zoom":"XYZ 96 1057 null"},{"title":"RET (Far)","page":1570,"zoom":"XYZ 96 1057 null"},{"title":"ROL","page":1575,"zoom":"XYZ 96 1057 null"},{"title":"ROR","page":1577,"zoom":"XYZ 96 1057 null"},{"title":"RORX","page":1579,"zoom":"XYZ 96 1057 null"},{"title":"SAHF","page":1581,"zoom":"XYZ 96 1057 null"},{"title":"SAL SHL","page":1582,"zoom":"XYZ 96 1057 null"},{"title":"SAR","page":1585,"zoom":"XYZ 96 1057 null"},{"title":"SARX","page":1587,"zoom":"XYZ 96 1057 null"},{"title":"SBB","page":1589,"zoom":"XYZ 96 1057 null"},{"title":"SCAS SCASB SCASW SCASD SCASQ","page":1591,"zoom":"XYZ 96 1057 null"},{"title":"SETcc","page":1593,"zoom":"XYZ 96 1057 null"},{"title":"SFENCE","page":1595,"zoom":"XYZ 96 1057 null"},{"title":"SHL","page":1596,"zoom":"XYZ 96 1057 null"},{"title":"SHLD","page":1597,"zoom":"XYZ 96 1057 null"},{"title":"SHLX","page":1599,"zoom":"XYZ 96 1057 null"},{"title":"SHR","page":1601,"zoom":"XYZ 96 1057 null"},{"title":"SHRD","page":1603,"zoom":"XYZ 96 1057 null"},{"title":"SHRX","page":1605,"zoom":"XYZ 96 1057 null"},{"title":"SLWPCB","page":1607,"zoom":"XYZ 96 1057 null"},{"title":"STC","page":1609,"zoom":"XYZ 96 1057 null"},{"title":"STD","page":1610,"zoom":"XYZ 96 1057 null"},{"title":"STOS STOSB STOSW STOSD STOSQ","page":1611,"zoom":"XYZ 96 1057 null"},{"title":"SUB","page":1613,"zoom":"XYZ 96 1057 null"},{"title":"T1MSKC","page":1615,"zoom":"XYZ 96 1057 null"},{"title":"TEST","page":1617,"zoom":"XYZ 96 1057 null"},{"title":"TZCNT","page":1619,"zoom":"XYZ 96 1057 null"},{"title":"TZMSK","page":1621,"zoom":"XYZ 96 1057 null"},{"title":"UD0, UD1, UD2","page":1623,"zoom":"XYZ 96 1057 null"},{"title":"WRFSBASE WRGSBASE","page":1624,"zoom":"XYZ 96 1057 null"},{"title":"XADD","page":1625,"zoom":"XYZ 96 1057 null"},{"title":"XCHG","page":1627,"zoom":"XYZ 96 1057 null"},{"title":"XLAT","page":1629,"zoom":"XYZ 96 1057 null"},{"title":"XLATB","page":1629,"zoom":"XYZ 96 1028 null"},{"title":"XOR","page":1630,"zoom":"XYZ 96 1057 null"}]},{"title":"4 System Instruction Reference","page":1634,"zoom":"XYZ 96 1069 null","children":[{"title":"ARPL","page":1636,"zoom":"XYZ 96 1057 null"},{"title":"CLAC","page":1638,"zoom":"XYZ 96 1057 null"},{"title":"CLGI","page":1639,"zoom":"XYZ 96 1057 null"},{"title":"CLI","page":1640,"zoom":"XYZ 96 1057 null"},{"title":"CLTS","page":1642,"zoom":"XYZ 96 1057 null"},{"title":"CLRSSBSY","page":1643,"zoom":"XYZ 96 1057 null"},{"title":"HLT","page":1645,"zoom":"XYZ 96 1057 null"},{"title":"INCSSP","page":1646,"zoom":"XYZ 96 1057 null"},{"title":"INT 3","page":1648,"zoom":"XYZ 96 1057 null"},{"title":"INVD","page":1651,"zoom":"XYZ 96 1057 null"},{"title":"INVLPG","page":1652,"zoom":"XYZ 96 1057 null"},{"title":"INVLPGA","page":1653,"zoom":"XYZ 96 1057 null"},{"title":"INVLPGB","page":1654,"zoom":"XYZ 96 1048 null"},{"title":"INVPCID","page":1658,"zoom":"XYZ 96 1048 null"},{"title":"IRET IRETD IRETQ","page":1660,"zoom":"XYZ 96 1057 null"},{"title":"LAR","page":1668,"zoom":"XYZ 96 1057 null"},{"title":"LGDT","page":1670,"zoom":"XYZ 96 1057 null"},{"title":"LIDT","page":1672,"zoom":"XYZ 96 1057 null"},{"title":"LLDT","page":1674,"zoom":"XYZ 96 1057 null"},{"title":"LMSW","page":1676,"zoom":"XYZ 96 1057 null"},{"title":"LSL","page":1677,"zoom":"XYZ 96 1057 null"},{"title":"LTR","page":1679,"zoom":"XYZ 96 1057 null"},{"title":"MONITOR","page":1681,"zoom":"XYZ 96 1043 null"},{"title":"MOV CRn","page":1683,"zoom":"XYZ 96 1057 null"},{"title":"MOV DRn","page":1685,"zoom":"XYZ 96 1057 null"},{"title":"MWAIT","page":1687,"zoom":"XYZ 96 1057 null"},{"title":"PSMASH","page":1689,"zoom":"XYZ 96 1057 null"},{"title":"PVALIDATE","page":1692,"zoom":"XYZ 96 1057 null"},{"title":"RDMSR","page":1695,"zoom":"XYZ 96 1066 null"},{"title":"RDPKRU","page":1696,"zoom":"XYZ 96 1057 null"},{"title":"RDPMC","page":1697,"zoom":"XYZ 96 1057 null"},{"title":"RDSSP","page":1699,"zoom":"XYZ 96 1057 null"},{"title":"RDTSC","page":1700,"zoom":"XYZ 96 1057 null"},{"title":"RDTSCP","page":1702,"zoom":"XYZ 96 1057 null"},{"title":"RMPADJUST","page":1704,"zoom":"XYZ 96 1057 null"},{"title":"RMPQUERY","page":1707,"zoom":"XYZ 96 1057 null"},{"title":"RMPUPDATE","page":1710,"zoom":"XYZ 96 1057 null"},{"title":"RSM","page":1714,"zoom":"XYZ 96 1057 null"},{"title":"RSTORSSP","page":1716,"zoom":"XYZ 96 1057 null"},{"title":"SAVEPREVSSP","page":1719,"zoom":"XYZ 96 1051 null"},{"title":"SETSSBSY","page":1721,"zoom":"XYZ 96 1057 null"},{"title":"SGDT","page":1723,"zoom":"XYZ 96 1057 null"},{"title":"SIDT","page":1724,"zoom":"XYZ 96 1057 null"},{"title":"SKINIT","page":1725,"zoom":"XYZ 96 1057 null"},{"title":"SLDT","page":1727,"zoom":"XYZ 96 1057 null"},{"title":"SMSW","page":1729,"zoom":"XYZ 96 1057 null"},{"title":"STAC","page":1730,"zoom":"XYZ 96 1057 null"},{"title":"STI","page":1731,"zoom":"XYZ 96 1057 null"},{"title":"STGI","page":1733,"zoom":"XYZ 96 1057 null"},{"title":"STR","page":1734,"zoom":"XYZ 96 1057 null"},{"title":"SWAPGS","page":1735,"zoom":"XYZ 96 1057 null"},{"title":"SYSCALL","page":1737,"zoom":"XYZ 96 1057 null"},{"title":"SYSENTER","page":1741,"zoom":"XYZ 96 1057 null"},{"title":"SYSEXIT","page":1743,"zoom":"XYZ 96 1057 null"},{"title":"SYSRET","page":1745,"zoom":"XYZ 96 1057 null"},{"title":"TLBSYNC","page":1749,"zoom":"XYZ 96 1048 null"},{"title":"VERR","page":1750,"zoom":"XYZ 96 1057 null"},{"title":"VERW","page":1752,"zoom":"XYZ 96 1057 null"},{"title":"VMLOAD","page":1753,"zoom":"XYZ 96 1057 null"},{"title":"VMMCALL","page":1755,"zoom":"XYZ 96 1057 null"},{"title":"VMGEXIT","page":1755,"zoom":"XYZ 96 1032 null"},{"title":"VMRUN","page":1756,"zoom":"XYZ 96 1057 null"},{"title":"VMSAVE","page":1761,"zoom":"XYZ 96 1057 null"},{"title":"WBINVD","page":1763,"zoom":"XYZ 96 1057 null"},{"title":"WBNOINVD","page":1763,"zoom":"XYZ 96 1032 null"},{"title":"WRMSR","page":1765,"zoom":"XYZ 96 1057 null"},{"title":"WRPKRU","page":1767,"zoom":"XYZ 96 1048 null"},{"title":"WRSS","page":1768,"zoom":"XYZ 96 1057 null"},{"title":"WRUSS","page":1771,"zoom":"XYZ 96 1057 null"}]},{"title":"Appendix A Opcode and Operand Encodings","page":1774,"zoom":"XYZ 96 1069 null","children":[{"title":"A.1 Opcode Maps","page":1777,"zoom":"XYZ 96 533 null","children":[{"title":"A.1.1 Legacy Opcode Maps","page":1777,"zoom":"XYZ 96 449 null","children":[{"title":"Primary Opcode Map","page":1777,"zoom":"XYZ 96 409 null"},{"title":"Secondary Opcode Map","page":1779,"zoom":"XYZ 96 204 null"},{"title":"rFLAGS Condition Codes for CMOVcc, Jcc, and SETcc Instructions","page":1785,"zoom":"XYZ 96 711 null"},{"title":"Encoding Extensions Using the ModRM Byte","page":1786,"zoom":"XYZ 96 1064 null"},{"title":"Secondary Opcode Map, ModRM Extensions for Opcode 01h","page":1790,"zoom":"XYZ 96 1064 null"},{"title":"0F_38h and 0F_3Ah Opcode Maps","page":1790,"zoom":"XYZ 96 557 null"}]},{"title":"A.1.2 3DNow!™ Opcodes","page":1793,"zoom":"XYZ 96 1064 null"},{"title":"A.1.3 x87 Encodings","page":1796,"zoom":"XYZ 96 1064 null"},{"title":"A.1.4 rFLAGS Condition Codes for x87 Opcodes","page":1805,"zoom":"XYZ 96 1064 null"},{"title":"A.1.5 Extended Instruction Opcode Maps","page":1805,"zoom":"XYZ 96 669 null","children":[{"title":"VEX Opcode Maps","page":1805,"zoom":"XYZ 96 516 null"},{"title":"XOP Opcode Maps","page":1813,"zoom":"XYZ 96 708 null"}]}]},{"title":"A.2 Operand Encodings","page":1816,"zoom":"XYZ 96 1066 null","children":[{"title":"A.2.1 ModRM Operand References","page":1816,"zoom":"XYZ 96 776 null","children":[{"title":"16-Bit Register and Memory References","page":1816,"zoom":"XYZ 96 180 null"},{"title":"Register and Memory References for 32-Bit and 64-Bit Addressing","page":1818,"zoom":"XYZ 96 220 null"}]},{"title":"A.2.2 SIB Operand References","page":1821,"zoom":"XYZ 96 452 null"}]}]},{"title":"Appendix B General-Purpose Instructions in 64-Bit Mode","page":1826,"zoom":"XYZ 96 1069 null","children":[{"title":"B.1 General Rules for 64-Bit Mode","page":1826,"zoom":"XYZ 96 803 null"},{"title":"B.2 Operation and Operand Size in 64-Bit Mode","page":1827,"zoom":"XYZ 96 858 null"},{"title":"B.3 Invalid and Reassigned Instructions in 64-Bit Mode","page":1852,"zoom":"XYZ 96 1066 null"},{"title":"B.4 Instructions with 64-Bit Default Operand Size","page":1853,"zoom":"XYZ 96 495 null"},{"title":"B.5 Single-Byte INC and DEC Instructions in 64-Bit Mode","page":1854,"zoom":"XYZ 96 337 null"},{"title":"B.6 NOP in 64-Bit Mode","page":1855,"zoom":"XYZ 96 1066 null"},{"title":"B.7 Segment Override Prefixes in 64-Bit Mode","page":1855,"zoom":"XYZ 96 786 null"}]},{"title":"Appendix C Differences Between Long Mode and Legacy Mode","page":1856,"zoom":"XYZ 96 1069 null"},{"title":"Appendix D Instruction Subsets and CPUID Feature Flags","page":1858,"zoom":"XYZ 96 1069 null","children":[{"title":"D.1 Instruction Set Overview","page":1859,"zoom":"XYZ 96 1066 null"},{"title":"D.2 CPUID Feature Flags Related to Instruction Support","page":1861,"zoom":"XYZ 96 1066 null"}]},{"title":"Appendix E Obtaining Processor Information Via the CPUID Instruction","page":1864,"zoom":"XYZ 96 1069 null","children":[{"title":"E.1 Special Notational Conventions","page":1864,"zoom":"XYZ 96 470 null"},{"title":"E.2 Standard and Extended Function Numbers","page":1865,"zoom":"XYZ 96 825 null"},{"title":"E.3 Standard Feature Function Numbers","page":1865,"zoom":"XYZ 96 586 null","children":[{"title":"E.3.1 Function 0h—Maximum Standard Function Number and Vendor String","page":1865,"zoom":"XYZ 96 502 null"},{"title":"E.3.2 Function 1h—Processor and Processor Feature Identifiers","page":1866,"zoom":"XYZ 96 710 null"},{"title":"E.3.3 Functions 2h–4h—Reserved","page":1869,"zoom":"XYZ 96 291 null"},{"title":"E.3.4 Function 5h—Monitor and MWait Features","page":1870,"zoom":"XYZ 96 1064 null"},{"title":"E.3.5 Function 6h—Power Management Related Features","page":1870,"zoom":"XYZ 96 239 null"},{"title":"E.3.6 Function 7h—Structured Extended Feature Identifiers","page":1871,"zoom":"XYZ 96 417 null"},{"title":"E.3.7 Functions 8h–Ah—Reserved","page":1873,"zoom":"XYZ 96 812 null"},{"title":"E.3.8 Function Bh — Extended Topology Enumeration","page":1873,"zoom":"XYZ 96 737 null"},{"title":"E.3.9 Function Ch—Reserved","page":1874,"zoom":"XYZ 96 340 null"},{"title":"E.3.10 Function Dh—Processor Extended State Enumeration","page":1874,"zoom":"XYZ 96 300 null"},{"title":"E.3.11 Function Eh—Reserved","page":1879,"zoom":"XYZ 96 432 null"},{"title":"E.3.12 Function Fh—PQOS Monitoring (PQM)","page":1879,"zoom":"XYZ 96 357 null"},{"title":"E.3.13 Function 10h—PQOS Enforcement (PQE)","page":1880,"zoom":"XYZ 96 302 null"},{"title":"E.3.14 Functions 4000_0000h-4000_00FFh—Reserved for Hypervisor Use","page":1881,"zoom":"XYZ 96 375 null"}]},{"title":"E.4 Extended Feature Function Numbers","page":1882,"zoom":"XYZ 96 1066 null","children":[{"title":"E.4.1 Function 8000_0000h—Maximum Extended Function Number and Vendor String","page":1882,"zoom":"XYZ 96 982 null"},{"title":"E.4.2 Function 8000_0001h—Extended Processor and Processor Feature Identifiers","page":1882,"zoom":"XYZ 96 311 null"},{"title":"E.4.3 Functions 8000_0002h–8000_0004h—Extended Processor Name String","page":1886,"zoom":"XYZ 96 884 null"},{"title":"E.4.4 Function 8000_0005h—L1 Cache and TLB Information","page":1886,"zoom":"XYZ 96 394 null"},{"title":"E.4.5 Function 8000_0006h—L2 Cache and TLB and L3 Cache Information","page":1888,"zoom":"XYZ 96 579 null"},{"title":"E.4.6 Function 8000_0007h—Processor Power Management and RAS Capabilities","page":1890,"zoom":"XYZ 96 403 null"},{"title":"E.4.7 Function 8000_0008h—Processor Capacity Parameters and Extended Feature Identification","page":1892,"zoom":"XYZ 96 597 null"},{"title":"E.4.8 Function 8000_0009h—Reserved","page":1895,"zoom":"XYZ 96 935 null"},{"title":"E.4.9 Function 8000_000Ah—SVM Features","page":1895,"zoom":"XYZ 96 823 null"},{"title":"E.4.10 Functions 8000_000Bh–8000_0018h—Reserved","page":1897,"zoom":"XYZ 96 860 null"},{"title":"E.4.11 Function 8000_0019h—TLB Characteristics for 1GB pages","page":1897,"zoom":"XYZ 96 718 null"},{"title":"E.4.12 Function 8000_001Ah—Instruction Optimizations","page":1898,"zoom":"XYZ 96 954 null"},{"title":"E.4.13 Function 8000_001Bh—Instruction-Based Sampling Capabilities","page":1898,"zoom":"XYZ 96 554 null"},{"title":"E.4.14 Function 8000_001Ch—Lightweight Profiling Capabilities","page":1899,"zoom":"XYZ 96 766 null"},{"title":"E.4.15 Function 8000_001Dh—Cache Topology Information","page":1901,"zoom":"XYZ 96 916 null"},{"title":"E.4.16 Function 8000_001Eh—Processor Topology Information","page":1903,"zoom":"XYZ 96 725 null"},{"title":"E.4.17 Function 8000_001Fh—Encrypted Memory Capabilities","page":1904,"zoom":"XYZ 96 669 null"},{"title":"E.4.18 Function 8000_0020—PQOS Extended Features","page":1905,"zoom":"XYZ 96 308 null"},{"title":"E.4.19 Function 8000_0021—Extended Feature Identification 2","page":1908,"zoom":"XYZ 96 878 null"},{"title":"E.4.20 Function 8000_0022—Extended Performance Monitoring and Debug","page":1909,"zoom":"XYZ 96 979 null"},{"title":"E.4.21 Function 8000_0023—Multi-Key Encrypted Memory Capabilities","page":1909,"zoom":"XYZ 96 424 null"},{"title":"E.4.22 Function 8000_0024—Reserved","page":1910,"zoom":"XYZ 96 960 null"},{"title":"E.4.23 Function 8000_0025—Reserved","page":1910,"zoom":"XYZ 96 886 null"},{"title":"E.4.24 Function 8000_0026—Extended CPU Topology","page":1910,"zoom":"XYZ 96 811 null"}]},{"title":"E.5 Multiple Processor Calculation","page":1912,"zoom":"XYZ 96 835 null","children":[{"title":"E.5.1 Legacy Method","page":1912,"zoom":"XYZ 96 722 null"},{"title":"E.5.2 Extended Method (Recommended)","page":1912,"zoom":"XYZ 96 195 null"}]}]},{"title":"Appendix F Instruction Effects on RFLAGS","page":1914,"zoom":"XYZ 96 1069 null"},{"title":"Index","page":1918,"zoom":"XYZ 96 1069 null"}]},{"title":"AMD64 Architecture  Programmer’s Manual  Volume 4:  128-Bit and 256-Bit  Media Instructions","page":1920,"zoom":"FitH 1216","children":[{"title":"Contents","page":1922,"zoom":"XYZ 96 1069 null"},{"title":"Figures","page":1938,"zoom":"XYZ 96 1069 null"},{"title":"Tables","page":1940,"zoom":"XYZ 96 1069 null"},{"title":"Revision History","page":1942,"zoom":"XYZ 96 1069 null"},{"title":"Preface","page":1946,"zoom":"XYZ 96 1069 null"},{"title":"1 Introduction","page":1962,"zoom":"XYZ 96 1069 null","children":[{"title":"1.1 Syntax and Notation","page":1963,"zoom":"XYZ 96 256 null"},{"title":"1.2 Extended Instruction Encoding","page":1964,"zoom":"XYZ 96 446 null","children":[{"title":"1.2.1 Immediate Byte Usage Unique to the SSE instructions","page":1965,"zoom":"XYZ 96 1020 null"},{"title":"1.2.2 Instruction Format Examples","page":1965,"zoom":"XYZ 96 740 null"}]},{"title":"1.3 VSIB Addressing","page":1967,"zoom":"XYZ 96 268 null","children":[{"title":"1.3.1 Effective Address Array Computation","page":1968,"zoom":"XYZ 96 369 null"},{"title":"1.3.2 Notational Conventions Related to VSIB Addressing Mode","page":1969,"zoom":"XYZ 96 371 null"},{"title":"1.3.3 Memory Ordering and Exception Behavior","page":1970,"zoom":"XYZ 96 574 null"}]},{"title":"1.4 Enabling SSE Instruction Execution","page":1971,"zoom":"XYZ 96 1066 null"},{"title":"1.5 String Compare Instructions","page":1971,"zoom":"XYZ 96 777 null","children":[{"title":"1.5.1 Source Data Format","page":1974,"zoom":"XYZ 96 1066 null"},{"title":"1.5.2 Comparison Type","page":1975,"zoom":"XYZ 96 397 null"},{"title":"1.5.3 Comparison Summary Bit Vector","page":1977,"zoom":"XYZ 96 1066 null"},{"title":"1.5.4 Intermediate Result Post-processing","page":1979,"zoom":"XYZ 96 1066 null"},{"title":"1.5.5 Output Option Selection","page":1979,"zoom":"XYZ 96 673 null"},{"title":"1.5.6 Affect on Flags","page":1980,"zoom":"XYZ 96 1066 null"}]}]},{"title":"2 Instruction Reference","page":1982,"zoom":"XYZ 96 1069 null","children":[{"title":"ADDPD VADDPD","page":1984,"zoom":"XYZ 96 1051 null"},{"title":"ADDPS VADDPS","page":1986,"zoom":"XYZ 96 1051 null"},{"title":"ADDSD VADDSD","page":1988,"zoom":"XYZ 96 1051 null"},{"title":"ADDSS VADDSS","page":1990,"zoom":"XYZ 96 1051 null"},{"title":"ADDSUBPD VADDSUBPD","page":1992,"zoom":"XYZ 96 1051 null"},{"title":"ADDSUBPS VADDSUBPS","page":1994,"zoom":"XYZ 94 1051 null"},{"title":"AESDEC VAESDEC","page":1996,"zoom":"XYZ 96 1057 null"},{"title":"AESDECLAST VAESDECLAST","page":1998,"zoom":"XYZ 96 1057 null"},{"title":"AESENC VAESENC","page":2000,"zoom":"XYZ 96 1057 null"},{"title":"AESENCLAST VAESENCLAST","page":2002,"zoom":"XYZ 96 1057 null"},{"title":"AESIMC VAESIMC","page":2004,"zoom":"XYZ 96 1057 null"},{"title":"AESKEYGENASSIST VAESKEYGENASSIST","page":2006,"zoom":"XYZ 96 1057 null"},{"title":"ANDNPD VANDNPD","page":2008,"zoom":"XYZ 96 1051 null"},{"title":"ANDNPS VANDNPS","page":2010,"zoom":"XYZ 96 1051 null"},{"title":"ANDPD VANDPD","page":2012,"zoom":"XYZ 96 1051 null"},{"title":"ANDPS VANDPS","page":2014,"zoom":"XYZ 96 1051 null"},{"title":"BLENDPD VBLENDPD","page":2016,"zoom":"XYZ 96 1051 null"},{"title":"BLENDPS VBLENDPS","page":2018,"zoom":"XYZ 96 1051 null"},{"title":"BLENDVPD VBLENDVPD","page":2020,"zoom":"XYZ 94 1051 null"},{"title":"BLENDVPS VBLENDVPS","page":2022,"zoom":"XYZ 96 1051 null"},{"title":"CMPPD VCMPPD","page":2024,"zoom":"XYZ 96 1051 null"},{"title":"CMPPS VCMPPS","page":2028,"zoom":"XYZ 96 1051 null"},{"title":"CMPSD VCMPSD","page":2032,"zoom":"XYZ 96 1051 null"},{"title":"CMPSS VCMPSS","page":2036,"zoom":"XYZ 96 1051 null"},{"title":"COMISD VCOMISD","page":2040,"zoom":"XYZ 96 1051 null"},{"title":"COMISS VCOMISS","page":2043,"zoom":"XYZ 96 1051 null"},{"title":"CVTDQ2PD VCVTDQ2PD","page":2045,"zoom":"XYZ 96 1051 null"},{"title":"CVTDQ2PS VCVTDQ2PS","page":2047,"zoom":"XYZ 96 1051 null"},{"title":"CVTPD2DQ VCVTPD2DQ","page":2049,"zoom":"XYZ 96 1051 null"},{"title":"CVTPD2PS VCVTPD2PS","page":2051,"zoom":"XYZ 96 1051 null"},{"title":"CVTPS2DQ VCVTPS2DQ","page":2053,"zoom":"XYZ 96 1051 null"},{"title":"CVTPS2PD VCVTPS2PD","page":2055,"zoom":"XYZ 96 1051 null"},{"title":"CVTSD2SI VCVTSD2SI","page":2057,"zoom":"XYZ 96 1051 null"},{"title":"CVTSD2SS VCVTSD2SS","page":2060,"zoom":"XYZ 96 1051 null"},{"title":"CVTSI2SD VCVTSI2SD","page":2062,"zoom":"XYZ 96 1051 null"},{"title":"CVTSI2SS VCVTSI2SS","page":2065,"zoom":"XYZ 96 1051 null"},{"title":"CVTSS2SD VCVTSS2SD","page":2068,"zoom":"XYZ 96 1051 null"},{"title":"CVTSS2SI VCVTSS2SI","page":2070,"zoom":"XYZ 96 1051 null"},{"title":"CVTTPD2DQ VCVTTPD2DQ","page":2073,"zoom":"XYZ 93 1051 null"},{"title":"CVTTPS2DQ VCVTTPS2DQ","page":2076,"zoom":"XYZ 94 1051 null"},{"title":"CVTTSD2SI VCVTTSD2SI","page":2078,"zoom":"XYZ 94 1051 null"},{"title":"CVTTSS2SI VCVTTSS2SI","page":2081,"zoom":"XYZ 96 1051 null"},{"title":"DIVPD VDIVPD","page":2084,"zoom":"XYZ 96 1051 null"},{"title":"DIVPS VDIVPS","page":2086,"zoom":"XYZ 96 1051 null"},{"title":"DIVSD VDIVSD","page":2088,"zoom":"XYZ 96 1051 null"},{"title":"DIVSS VDIVSS","page":2090,"zoom":"XYZ 96 1051 null"},{"title":"DPPD VDPPD","page":2092,"zoom":"XYZ 96 1051 null"},{"title":"DPPS VDPPS","page":2095,"zoom":"XYZ 96 1051 null"},{"title":"EXTRACTPS VEXTRACTPS","page":2098,"zoom":"XYZ 96 1051 null"},{"title":"EXTRQ","page":2100,"zoom":"XYZ 96 1045 null"},{"title":"HADDPD VHADDPD","page":2102,"zoom":"XYZ 96 1051 null"},{"title":"HADDPS VHADDPS","page":2104,"zoom":"XYZ 96 1051 null"},{"title":"HSUBPD VHSUBPD","page":2107,"zoom":"XYZ 96 1051 null"},{"title":"HSUBPS VHSUBPS","page":2110,"zoom":"XYZ 96 1051 null"},{"title":"INSERTPS VINSERTPS","page":2113,"zoom":"XYZ 96 1051 null"},{"title":"INSERTQ","page":2115,"zoom":"XYZ 96 1045 null"},{"title":"LDDQU VLDDQU","page":2117,"zoom":"XYZ 96 1051 null"},{"title":"LDMXCSR VLDMXCSR","page":2119,"zoom":"XYZ 96 1051 null"},{"title":"MASKMOVDQU VMASKMOVDQU","page":2121,"zoom":"XYZ 96 1051 null"},{"title":"MAXPD VMAXPD","page":2123,"zoom":"XYZ 96 1051 null"},{"title":"MAXPS VMAXPS","page":2126,"zoom":"XYZ 96 1051 null"},{"title":"MAXSD VMAXSD","page":2129,"zoom":"XYZ 96 1051 null"},{"title":"MAXSS VMAXSS","page":2131,"zoom":"XYZ 96 1051 null"},{"title":"MINPD VMINPD","page":2133,"zoom":"XYZ 96 1051 null"},{"title":"MINPS VMINPS","page":2136,"zoom":"XYZ 96 1051 null"},{"title":"MINSD VMINSD","page":2139,"zoom":"XYZ 96 1051 null"},{"title":"MINSS VMINSS","page":2141,"zoom":"XYZ 96 1051 null"},{"title":"MOVAPD VMOVAPD","page":2143,"zoom":"XYZ 96 1051 null"},{"title":"MOVAPS VMOVAPS","page":2145,"zoom":"XYZ 96 1051 null"},{"title":"MOVD VMOVD","page":2147,"zoom":"XYZ 96 1051 null"},{"title":"MOVDDUP VMOVDDUP","page":2149,"zoom":"XYZ 96 1051 null"},{"title":"MOVDQA VMOVDQA","page":2151,"zoom":"XYZ 96 1051 null"},{"title":"MOVDQU VMOVDQU","page":2153,"zoom":"XYZ 96 1051 null"},{"title":"MOVHLPS VMOVHLPS","page":2155,"zoom":"XYZ 96 1051 null"},{"title":"MOVHPD VMOVHPD","page":2157,"zoom":"XYZ 96 1051 null"},{"title":"MOVHPS VMOVHPS","page":2159,"zoom":"XYZ 96 1051 null"},{"title":"MOVLHPS VMOVLHPS","page":2161,"zoom":"XYZ 96 1051 null"},{"title":"MOVLPD VMOVLPD","page":2163,"zoom":"XYZ 96 1051 null"},{"title":"MOVLPS VMOVLPS","page":2165,"zoom":"XYZ 96 1051 null"},{"title":"MOVMSKPD VMOVMSKPD","page":2167,"zoom":"XYZ 96 1051 null"},{"title":"MOVMSKPS VMOVMSKPS","page":2169,"zoom":"XYZ 94 1051 null"},{"title":"MOVNTDQ VMOVNTDQ","page":2171,"zoom":"XYZ 96 1051 null"},{"title":"MOVNTDQA VMOVNTDQA","page":2173,"zoom":"XYZ 96 1051 null"},{"title":"MOVNTPD VMOVNTPD","page":2175,"zoom":"XYZ 96 1051 null"},{"title":"MOVNTPS VMOVNTPS","page":2177,"zoom":"XYZ 96 1051 null"},{"title":"MOVNTSD","page":2179,"zoom":"XYZ 96 1045 null"},{"title":"MOVNTSS","page":2181,"zoom":"XYZ 96 1045 null"},{"title":"MOVQ VMOVQ","page":2183,"zoom":"XYZ 96 1051 null"},{"title":"MOVSD VMOVSD","page":2185,"zoom":"XYZ 96 1051 null"},{"title":"MOVSHDUP VMOVSHDUP","page":2187,"zoom":"XYZ 96 1051 null"},{"title":"MOVSLDUP VMOVSLDUP","page":2189,"zoom":"XYZ 96 1051 null"},{"title":"MOVSS VMOVSS","page":2191,"zoom":"XYZ 96 1051 null"},{"title":"MOVUPD VMOVUPD","page":2193,"zoom":"XYZ 96 1051 null"},{"title":"MOVUPS VMOVUPS","page":2195,"zoom":"XYZ 96 1051 null"},{"title":"MPSADBW VMPSADBW","page":2197,"zoom":"XYZ 96 1051 null"},{"title":"MULPD VMULPD","page":2202,"zoom":"XYZ 96 1051 null"},{"title":"MULPS VMULPS","page":2204,"zoom":"XYZ 96 1051 null"},{"title":"MULSD VMULSD","page":2206,"zoom":"XYZ 96 1051 null"},{"title":"MULSS VMULSS","page":2208,"zoom":"XYZ 96 1051 null"},{"title":"ORPD VORPD","page":2210,"zoom":"XYZ 96 1051 null"},{"title":"ORPS VORPS","page":2212,"zoom":"XYZ 96 1051 null"},{"title":"PABSB VPABSB","page":2214,"zoom":"XYZ 96 1051 null"},{"title":"PABSD VPABSD","page":2216,"zoom":"XYZ 96 1051 null"},{"title":"PABSW VPABSW","page":2218,"zoom":"XYZ 96 1051 null"},{"title":"PACKSSDW VPACKSSDW","page":2220,"zoom":"XYZ 96 1051 null"},{"title":"PACKSSWB VPACKSSWB","page":2222,"zoom":"XYZ 94 1051 null"},{"title":"PACKUSDW VPACKUSDW","page":2224,"zoom":"XYZ 96 1051 null"},{"title":"PACKUSWB VPACKUSWB","page":2226,"zoom":"XYZ 102 1051 null"},{"title":"PADDB VPADDB","page":2228,"zoom":"XYZ 96 1051 null"},{"title":"PADDD VPADDD","page":2230,"zoom":"XYZ 96 1051 null"},{"title":"PADDQ VPADDQ","page":2232,"zoom":"XYZ 96 1051 null"},{"title":"PADDSB VPADDSB","page":2234,"zoom":"XYZ 96 1051 null"},{"title":"PADDSW VPADDSW","page":2236,"zoom":"XYZ 96 1051 null"},{"title":"PADDUSB VPADDUSB","page":2238,"zoom":"XYZ 96 1051 null"},{"title":"PADDUSW VPADDUSW","page":2240,"zoom":"XYZ 96 1051 null"},{"title":"PADDW VPADDW","page":2242,"zoom":"XYZ 96 1051 null"},{"title":"PALIGNR VPALIGNR","page":2244,"zoom":"XYZ 96 1051 null"},{"title":"PAND VPAND","page":2246,"zoom":"XYZ 96 1051 null"},{"title":"PANDN VPANDN","page":2248,"zoom":"XYZ 96 1051 null"},{"title":"PAVGB VPAVGB","page":2250,"zoom":"XYZ 96 1051 null"},{"title":"PAVGW VPAVGW","page":2252,"zoom":"XYZ 96 1051 null"},{"title":"PBLENDVB VPBLENDVB","page":2254,"zoom":"XYZ 94 1051 null"},{"title":"PBLENDW VPBLENDW","page":2256,"zoom":"XYZ 96 1051 null"},{"title":"PCLMULQDQ VPCLMULQDQ","page":2258,"zoom":"XYZ 94 1051 null"},{"title":"PCMPEQB VPCMPEQB","page":2261,"zoom":"XYZ 96 1051 null"},{"title":"PCMPEQD VPCMPEQD","page":2263,"zoom":"XYZ 96 1051 null"},{"title":"PCMPEQQ VPCMPEQQ","page":2265,"zoom":"XYZ 96 1051 null"},{"title":"PCMPEQW VPCMPEQW","page":2267,"zoom":"XYZ 96 1051 null"},{"title":"PCMPESTRI VPCMPESTRI","page":2269,"zoom":"XYZ 94 1051 null"},{"title":"PCMPESTRM VPCMPESTRM","page":2272,"zoom":"XYZ 96 1051 null"},{"title":"PCMPGTB VPCMPGTB","page":2275,"zoom":"XYZ 96 1051 null"},{"title":"PCMPGTD VPCMPGTD","page":2277,"zoom":"XYZ 96 1051 null"},{"title":"PCMPGTQ VPCMPGTQ","page":2279,"zoom":"XYZ 96 1051 null"},{"title":"PCMPGTW VPCMPGTW","page":2281,"zoom":"XYZ 96 1051 null"},{"title":"PCMPISTRI VPCMPISTRI","page":2283,"zoom":"XYZ 94 1051 null"},{"title":"PCMPISTRM VPCMPISTRM","page":2286,"zoom":"XYZ 96 1051 null"},{"title":"PEXTRB VPEXTRB","page":2289,"zoom":"XYZ 96 1051 null"},{"title":"PEXTRD VPEXTRD","page":2291,"zoom":"XYZ 96 1051 null"},{"title":"PEXTRQ VPEXTRQ","page":2293,"zoom":"XYZ 96 1051 null"},{"title":"PEXTRW VPEXTRW","page":2295,"zoom":"XYZ 96 1051 null"},{"title":"PHADDD VPHADDD","page":2297,"zoom":"XYZ 96 1051 null"},{"title":"PHADDSW VPHADDSW","page":2299,"zoom":"XYZ 96 1051 null"},{"title":"PHADDW VPHADDW","page":2302,"zoom":"XYZ 96 1051 null"},{"title":"PHMINPOSUW VPHMINPOSUW","page":2305,"zoom":"XYZ 94 1051 null"},{"title":"PHSUBD VPHSUBD","page":2307,"zoom":"XYZ 96 1051 null"},{"title":"PHSUBSW VPHSUBSW","page":2309,"zoom":"XYZ 96 1051 null"},{"title":"PHSUBW VPHSUBW","page":2312,"zoom":"XYZ 96 1051 null"},{"title":"PINSRB VPINSRB","page":2315,"zoom":"XYZ 96 1051 null"},{"title":"PINSRD VPINSRD","page":2318,"zoom":"XYZ 96 1051 null"},{"title":"PINSRQ VPINSRQ","page":2320,"zoom":"XYZ 96 1051 null"},{"title":"PINSRW VPINSRW","page":2322,"zoom":"XYZ 96 1051 null"},{"title":"PMADDUBSW VPMADDUBSW","page":2324,"zoom":"XYZ 94 1051 null"},{"title":"PMADDWD VPMADDWD","page":2327,"zoom":"XYZ 96 1051 null"},{"title":"PMAXSB VPMAXSB","page":2329,"zoom":"XYZ 96 1051 null"},{"title":"PMAXSD VPMAXSD","page":2331,"zoom":"XYZ 96 1051 null"},{"title":"PMAXSW VPMAXSW","page":2333,"zoom":"XYZ 96 1051 null"},{"title":"PMAXUB VPMAXUB","page":2335,"zoom":"XYZ 96 1051 null"},{"title":"PMAXUD VPMAXUD","page":2337,"zoom":"XYZ 96 1051 null"},{"title":"PMAXUW VPMAXUW","page":2339,"zoom":"XYZ 96 1051 null"},{"title":"PMINSB VPMINSB","page":2341,"zoom":"XYZ 96 1051 null"},{"title":"PMINSD VPMINSD","page":2343,"zoom":"XYZ 96 1051 null"},{"title":"PMINSW VPMINSW","page":2345,"zoom":"XYZ 96 1051 null"},{"title":"PMINUB VPMINUB","page":2347,"zoom":"XYZ 96 1051 null"},{"title":"PMINUD VPMINUD","page":2349,"zoom":"XYZ 96 1051 null"},{"title":"PMINUW VPMINUW","page":2351,"zoom":"XYZ 96 1051 null"},{"title":"PMOVMSKB VPMOVMSKB","page":2353,"zoom":"XYZ 94 1051 null"},{"title":"PMOVSXBD VPMOVSXBD","page":2355,"zoom":"XYZ 96 1051 null"},{"title":"PMOVSXBQ VPMOVSXBQ","page":2357,"zoom":"XYZ 96 1051 null"},{"title":"PMOVSXBW VPMOVSXBW","page":2359,"zoom":"XYZ 96 1051 null"},{"title":"PMOVSXDQ VPMOVSXDQ","page":2361,"zoom":"XYZ 94 1051 null"},{"title":"PMOVSXWD VPMOVSXWD","page":2363,"zoom":"XYZ 96 1051 null"},{"title":"PMOVSXWQ VPMOVSXWQ","page":2365,"zoom":"XYZ 96 1051 null"},{"title":"PMOVZXBD VPMOVZXBD","page":2367,"zoom":"XYZ 94 1051 null"},{"title":"PMOVZXBQ VPMOVZXBQ","page":2369,"zoom":"XYZ 94 1051 null"},{"title":"PMOVZXBW VPMOVZXBW","page":2371,"zoom":"XYZ 94 1051 null"},{"title":"PMOVZXDQ VPMOVZXDQ","page":2373,"zoom":"XYZ 94 1051 null"},{"title":"PMOVZXWD VPMOVZXWD","page":2375,"zoom":"XYZ 94 1051 null"},{"title":"PMOVZXWQ VPMOVZXWQ","page":2377,"zoom":"XYZ 96 1051 null"},{"title":"PMULDQ VPMULDQ","page":2379,"zoom":"XYZ 96 1051 null"},{"title":"PMULHRSW VPMULHRSW","page":2381,"zoom":"XYZ 94 1051 null"},{"title":"PMULHUW VPMULHUW","page":2383,"zoom":"XYZ 96 1051 null"},{"title":"PMULHW VPMULHW","page":2385,"zoom":"XYZ 96 1051 null"},{"title":"PMULLD VPMULLD","page":2387,"zoom":"XYZ 96 1051 null"},{"title":"PMULLW VPMULLW","page":2389,"zoom":"XYZ 96 1051 null"},{"title":"PMULUDQ VPMULUDQ","page":2391,"zoom":"XYZ 96 1051 null"},{"title":"POR VPOR","page":2393,"zoom":"XYZ 96 1057 null"},{"title":"PSADBW VPSADBW","page":2395,"zoom":"XYZ 96 1057 null"},{"title":"PSHUFB VPSHUFB","page":2397,"zoom":"XYZ 96 1057 null"},{"title":"PSHUFD VPSHUFD","page":2399,"zoom":"XYZ 96 1057 null"},{"title":"PSHUFHW VPSHUFHW","page":2402,"zoom":"XYZ 96 1057 null"},{"title":"PSHUFLW VPSHUFLW","page":2405,"zoom":"XYZ 96 1057 null"},{"title":"PSIGNB VPSIGNB","page":2408,"zoom":"XYZ 96 1057 null"},{"title":"PSIGND VPSIGND","page":2410,"zoom":"XYZ 96 1057 null"},{"title":"PSIGNW VPSIGNW","page":2412,"zoom":"XYZ 96 1057 null"},{"title":"PSLLD VPSLLD","page":2414,"zoom":"XYZ 96 1057 null"},{"title":"PSLLDQ VPSLLDQ","page":2417,"zoom":"XYZ 96 1057 null"},{"title":"PSLLQ VPSLLQ","page":2419,"zoom":"XYZ 96 1057 null"},{"title":"PSLLW VPSLLW","page":2422,"zoom":"XYZ 96 1057 null"},{"title":"PSRAD VPSRAD","page":2425,"zoom":"XYZ 96 1057 null"},{"title":"PSRAW VPSRAW","page":2428,"zoom":"XYZ 96 1057 null"},{"title":"PSRLD VPSRLD","page":2431,"zoom":"XYZ 96 1057 null"},{"title":"PSRLDQ VPSRLDQ","page":2434,"zoom":"XYZ 96 1057 null"},{"title":"PSRLQ VPSRLQ","page":2436,"zoom":"XYZ 96 1057 null"},{"title":"PSRLW VPSRLW","page":2439,"zoom":"XYZ 96 1057 null"},{"title":"PSUBB VPSUBB","page":2442,"zoom":"XYZ 96 1057 null"},{"title":"PSUBD VPSUBD","page":2444,"zoom":"XYZ 96 1057 null"},{"title":"PSUBQ VPSUBQ","page":2446,"zoom":"XYZ 96 1057 null"},{"title":"PSUBSB VPSUBSB","page":2448,"zoom":"XYZ 96 1057 null"},{"title":"PSUBSW VPSUBSW","page":2450,"zoom":"XYZ 96 1057 null"},{"title":"PSUBUSB VPSUBUSB","page":2452,"zoom":"XYZ 96 1057 null"},{"title":"PSUBUSW VPSUBUSW","page":2454,"zoom":"XYZ 96 1057 null"},{"title":"PSUBW VPSUBW","page":2456,"zoom":"XYZ 96 1057 null"},{"title":"PTEST VPTEST","page":2458,"zoom":"XYZ 96 1057 null"},{"title":"PUNPCKHBW VPUNPCKHBW","page":2460,"zoom":"XYZ 96 1057 null"},{"title":"PUNPCKHDQ VPUNPCKHDQ","page":2463,"zoom":"XYZ 96 1057 null"},{"title":"PUNPCKHQDQ VPUNPCKHQDQ","page":2466,"zoom":"XYZ 96 1057 null"},{"title":"PUNPCKHWD VPUNPCKHWD","page":2469,"zoom":"XYZ 96 1057 null"},{"title":"PUNPCKLBW VPUNPCKLBW","page":2472,"zoom":"XYZ 96 1057 null"},{"title":"PUNPCKLDQ VPUNPCKLDQ","page":2475,"zoom":"XYZ 96 1057 null"},{"title":"PUNPCKLQDQ VPUNPCKLQDQ","page":2478,"zoom":"XYZ 96 1057 null"},{"title":"PUNPCKLWD VPUNPCKLWD","page":2481,"zoom":"XYZ 96 1057 null"},{"title":"PXOR VPXOR","page":2484,"zoom":"XYZ 96 1057 null"},{"title":"RCPPS VRCPPS","page":2486,"zoom":"XYZ 96 1057 null"},{"title":"RCPSS VRCPSS","page":2488,"zoom":"XYZ 96 1057 null"},{"title":"ROUNDPD VROUNDPD","page":2490,"zoom":"XYZ 96 1057 null"},{"title":"ROUNDPS VROUNDPS","page":2493,"zoom":"XYZ 96 1057 null"},{"title":"ROUNDSD VROUNDSD","page":2496,"zoom":"XYZ 96 1057 null"},{"title":"ROUNDSS VROUNDSS","page":2499,"zoom":"XYZ 96 1057 null"},{"title":"RSQRTPS VRSQRTPS","page":2502,"zoom":"XYZ 96 1057 null"},{"title":"RSQRTSS VRSQRTSS","page":2504,"zoom":"XYZ 96 1057 null"},{"title":"SHA1RNDS4","page":2506,"zoom":"XYZ 96 1057 null"},{"title":"SHA1NEXTE","page":2508,"zoom":"XYZ 96 1057 null"},{"title":"SHA1MSG1","page":2510,"zoom":"XYZ 96 1057 null"},{"title":"SHA1MSG2","page":2512,"zoom":"XYZ 96 1048 null"},{"title":"SHA256RNDS2","page":2514,"zoom":"XYZ 96 1048 null"},{"title":"SHA256MSG1","page":2516,"zoom":"XYZ 96 1048 null"},{"title":"SHA256MSG2","page":2518,"zoom":"XYZ 96 1048 null"},{"title":"SHUFPD VSHUFPD","page":2520,"zoom":"XYZ 96 1057 null"},{"title":"SHUFPS VSHUFPS","page":2523,"zoom":"XYZ 96 1057 null"},{"title":"SQRTPD VSQRTPD","page":2526,"zoom":"XYZ 96 1057 null"},{"title":"SQRTPS VSQRTPS","page":2528,"zoom":"XYZ 96 1057 null"},{"title":"SQRTSD VSQRTSD","page":2530,"zoom":"XYZ 96 1057 null"},{"title":"SQRTSS VSQRTSS","page":2532,"zoom":"XYZ 96 1057 null"},{"title":"STMXCSR VSTMXCSR","page":2534,"zoom":"XYZ 96 1057 null"},{"title":"SUBPD VSUBPD","page":2536,"zoom":"XYZ 96 1057 null"},{"title":"SUBPS VSUBPS","page":2538,"zoom":"XYZ 96 1057 null"},{"title":"SUBSD VSUBSD","page":2540,"zoom":"XYZ 96 1057 null"},{"title":"SUBSS VSUBSS","page":2542,"zoom":"XYZ 96 1057 null"},{"title":"UCOMISD VUCOMISD","page":2544,"zoom":"XYZ 96 1057 null"},{"title":"UCOMISS VUCOMISS","page":2546,"zoom":"XYZ 96 1057 null"},{"title":"UNPCKHPD VUNPCKHPD","page":2548,"zoom":"XYZ 96 1057 null"},{"title":"UNPCKHPS VUNPCKHPS","page":2550,"zoom":"XYZ 96 1057 null"},{"title":"UNPCKLPD VUNPCKLPD","page":2552,"zoom":"XYZ 96 1057 null"},{"title":"UNPCKLPS VUNPCKLPS","page":2554,"zoom":"XYZ 96 1057 null"},{"title":"VBROADCASTF128","page":2556,"zoom":"XYZ 96 1057 null"},{"title":"VBROADCASTI128","page":2558,"zoom":"XYZ 96 1051 null"},{"title":"VBROADCASTSD","page":2560,"zoom":"XYZ 96 1057 null"},{"title":"VBROADCASTSS","page":2562,"zoom":"XYZ 96 1057 null"},{"title":"VCVTPH2PS","page":2564,"zoom":"XYZ 96 1057 null"},{"title":"VCVTPS2PH","page":2567,"zoom":"XYZ 96 1057 null"},{"title":"VEXTRACTF128","page":2571,"zoom":"XYZ 96 1057 null"},{"title":"VEXTRACTI128","page":2573,"zoom":"XYZ 96 1051 null"},{"title":"VFMADDPD VFMADD132PD VFMADD213PD VFMADD231PD","page":2575,"zoom":"XYZ 96 1057 null"},{"title":"VFMADDPS VFMADD132PS VFMADD213PS VFMADD231PS","page":2578,"zoom":"XYZ 96 1057 null"},{"title":"VFMADDSD VFMADD132SD VFMADD213SD VFMADD231SD","page":2581,"zoom":"XYZ 96 1057 null"},{"title":"VFMADDSS VFMADD132SS VFMADD213SS VFMADD231SS","page":2584,"zoom":"XYZ 96 1057 null"},{"title":"VFMADDSUBPD VFMADDSUB132PD VFMADDSUB213PD VFMADDSUB231PD","page":2587,"zoom":"XYZ 96 1057 null"},{"title":"VFMADDSUBPS VFMADDSUB132PS VFMADDSUB213PS VFMADDSUB231PS","page":2590,"zoom":"XYZ 96 1057 null"},{"title":"VFMSUBADDPD VFMSUBADD132PD VFMSUBADD213PD VFMSUBADD231PD","page":2593,"zoom":"XYZ 96 1057 null"},{"title":"VFMSUBADDPS VFMSUBADD132PS VFMSUBADD213PS VFMSUBADD231PS","page":2596,"zoom":"XYZ 96 1057 null"},{"title":"VFMSUBPD VFMSUB132PD VFMSUB213PD VFMSUB231PD","page":2599,"zoom":"XYZ 96 1057 null"},{"title":"VFMSUBPS VFMSUB132PS VFMSUB213PS VFMSUB231PS","page":2602,"zoom":"XYZ 96 1057 null"},{"title":"VFMSUBSD VFMSUB132SD VFMSUB213SD VFMSUB231SD","page":2605,"zoom":"XYZ 96 1057 null"},{"title":"VFMSUBSS VFMSUB132SS VFMSUB213SS VFMSUB231SS","page":2608,"zoom":"XYZ 96 1057 null"},{"title":"VFNMADDPD VFNMADD132PD VFNMADD213PD VFNMADD231PD","page":2611,"zoom":"XYZ 96 1057 null"},{"title":"VFNMADDPS VFNMADD132PS VFNMADD213PS VFNMADD231PS","page":2614,"zoom":"XYZ 96 1057 null"},{"title":"VFNMADDSD VFNMADD132SD VFNMADD213SD VFNMADD231SD","page":2617,"zoom":"XYZ 96 1057 null"},{"title":"VFNMADDSS VFNMADD132SS VFNMADD213SS VFNMADD231SS","page":2620,"zoom":"XYZ 96 1057 null"},{"title":"VFNMSUBPD VFNMSUB132PD VFNMSUB213PD VFNMSUB231PD","page":2623,"zoom":"XYZ 96 1057 null"},{"title":"VFNMSUBPS VFNMSUB132PS VFNMSUB213PS VFNMSUB231PS","page":2626,"zoom":"XYZ 96 1057 null"},{"title":"VFNMSUBSD VFNMSUB132SD VFNMSUB213SD VFNMSUB231SD","page":2629,"zoom":"XYZ 96 1057 null"},{"title":"VFNMSUBSS VFNMSUB132SS VFNMSUB213SS VFNMSUB231SS","page":2632,"zoom":"XYZ 96 1057 null"},{"title":"VFRCZPD","page":2635,"zoom":"XYZ 96 1057 null"},{"title":"VFRCZPS","page":2637,"zoom":"XYZ 96 1057 null"},{"title":"VFRCZSD","page":2639,"zoom":"XYZ 96 1057 null"},{"title":"VFRCZSS","page":2641,"zoom":"XYZ 96 1057 null"},{"title":"VGATHERDPD","page":2643,"zoom":"XYZ 96 1051 null"},{"title":"VGATHERDPS","page":2645,"zoom":"XYZ 96 1051 null"},{"title":"VGATHERQPD","page":2647,"zoom":"XYZ 96 1051 null"},{"title":"VGATHERQPS","page":2649,"zoom":"XYZ 96 1051 null"},{"title":"VINSERTF128","page":2651,"zoom":"XYZ 96 1057 null"},{"title":"VINSERTI128","page":2653,"zoom":"XYZ 96 1051 null"},{"title":"VMASKMOVPD","page":2655,"zoom":"XYZ 96 1057 null"},{"title":"VMASKMOVPS","page":2657,"zoom":"XYZ 96 1057 null"},{"title":"VPBLENDD","page":2659,"zoom":"XYZ 96 1045 null"},{"title":"VPBROADCASTB","page":2661,"zoom":"XYZ 96 1051 null"},{"title":"VPBROADCASTD","page":2663,"zoom":"XYZ 96 1051 null"},{"title":"VPBROADCASTQ","page":2665,"zoom":"XYZ 96 1051 null"},{"title":"VPBROADCASTW","page":2667,"zoom":"XYZ 96 1051 null"},{"title":"VPCMOV","page":2669,"zoom":"XYZ 96 1057 null"},{"title":"VPCOMB","page":2671,"zoom":"XYZ 96 1057 null"},{"title":"VPCOMD","page":2673,"zoom":"XYZ 96 1057 null"},{"title":"VPCOMQ","page":2675,"zoom":"XYZ 96 1057 null"},{"title":"VPCOMUB","page":2677,"zoom":"XYZ 96 1057 null"},{"title":"VPCOMUD","page":2679,"zoom":"XYZ 96 1057 null"},{"title":"VPCOMUQ","page":2681,"zoom":"XYZ 96 1057 null"},{"title":"VPCOMUW","page":2683,"zoom":"XYZ 96 1057 null"},{"title":"VPCOMW","page":2685,"zoom":"XYZ 96 1057 null"},{"title":"VPERM2F128","page":2687,"zoom":"XYZ 96 1057 null"},{"title":"VPERM2I128","page":2689,"zoom":"XYZ 96 1051 null"},{"title":"VPERMD","page":2691,"zoom":"XYZ 96 1051 null"},{"title":"VPERMIL2PD","page":2693,"zoom":"XYZ 96 1057 null"},{"title":"VPERMIL2PS","page":2697,"zoom":"XYZ 96 1057 null"},{"title":"VPERMILPD","page":2701,"zoom":"XYZ 96 1057 null"},{"title":"VPERMILPS","page":2704,"zoom":"XYZ 96 1057 null"},{"title":"VPERMPD","page":2708,"zoom":"XYZ 96 1051 null"},{"title":"VPERMPS","page":2710,"zoom":"XYZ 96 1051 null"},{"title":"VPERMQ","page":2712,"zoom":"XYZ 96 1051 null"},{"title":"VPGATHERDD","page":2714,"zoom":"XYZ 96 1051 null"},{"title":"VPGATHERDQ","page":2716,"zoom":"XYZ 96 1051 null"},{"title":"VPGATHERQD","page":2718,"zoom":"XYZ 96 1051 null"},{"title":"VPGATHERQQ","page":2720,"zoom":"XYZ 96 1051 null"},{"title":"VPHADDBD","page":2722,"zoom":"XYZ 96 1057 null"},{"title":"VPHADDBQ","page":2724,"zoom":"XYZ 96 1057 null"},{"title":"VPHADDBW","page":2726,"zoom":"XYZ 96 1057 null"},{"title":"VPHADDDQ","page":2728,"zoom":"XYZ 96 1057 null"},{"title":"VPHADDUBD","page":2730,"zoom":"XYZ 96 1057 null"},{"title":"VPHADDUBQ","page":2732,"zoom":"XYZ 96 1057 null"},{"title":"VPHADDUBW","page":2734,"zoom":"XYZ 96 1057 null"},{"title":"VPHADDUDQ","page":2736,"zoom":"XYZ 96 1057 null"},{"title":"VPHADDUWD","page":2738,"zoom":"XYZ 96 1057 null"},{"title":"VPHADDUWQ","page":2740,"zoom":"XYZ 96 1057 null"},{"title":"VPHADDWD","page":2742,"zoom":"XYZ 96 1057 null"},{"title":"VPHADDWQ","page":2744,"zoom":"XYZ 96 1057 null"},{"title":"VPHSUBBW","page":2746,"zoom":"XYZ 96 1057 null"},{"title":"VPHSUBDQ","page":2748,"zoom":"XYZ 96 1057 null"},{"title":"VPHSUBWD","page":2750,"zoom":"XYZ 96 1057 null"},{"title":"VPMACSDD","page":2752,"zoom":"XYZ 96 1057 null"},{"title":"VPMACSDQH","page":2754,"zoom":"XYZ 96 1057 null"},{"title":"VPMACSDQL","page":2756,"zoom":"XYZ 96 1057 null"},{"title":"VPMACSSDD","page":2758,"zoom":"XYZ 96 1057 null"},{"title":"VPMACSSDQH","page":2760,"zoom":"XYZ 96 1057 null"},{"title":"VPMACSSDQL","page":2762,"zoom":"XYZ 96 1057 null"},{"title":"VPMACSSWD","page":2764,"zoom":"XYZ 96 1057 null"},{"title":"VPMACSSWW","page":2766,"zoom":"XYZ 96 1057 null"},{"title":"VPMACSWD","page":2768,"zoom":"XYZ 96 1057 null"},{"title":"VPMACSWW","page":2770,"zoom":"XYZ 96 1057 null"},{"title":"VPMADCSSWD","page":2772,"zoom":"XYZ 96 1057 null"},{"title":"VPMADCSWD","page":2774,"zoom":"XYZ 96 1057 null"},{"title":"VPMASKMOVD","page":2776,"zoom":"XYZ 96 1051 null"},{"title":"VPMASKMOVQ","page":2778,"zoom":"XYZ 96 1051 null"},{"title":"VPPERM","page":2780,"zoom":"XYZ 96 1057 null"},{"title":"VPROTB","page":2782,"zoom":"XYZ 96 1057 null"},{"title":"VPROTD","page":2784,"zoom":"XYZ 96 1057 null"},{"title":"VPROTQ","page":2786,"zoom":"XYZ 96 1057 null"},{"title":"VPROTW","page":2788,"zoom":"XYZ 96 1057 null"},{"title":"VPSHAB","page":2790,"zoom":"XYZ 96 1057 null"},{"title":"VPSHAD","page":2792,"zoom":"XYZ 96 1057 null"},{"title":"VPSHAQ","page":2794,"zoom":"XYZ 96 1057 null"},{"title":"VPSHAW","page":2796,"zoom":"XYZ 96 1057 null"},{"title":"VPSHLB","page":2798,"zoom":"XYZ 96 1057 null"},{"title":"VPSHLD","page":2800,"zoom":"XYZ 96 1057 null"},{"title":"VPSHLQ","page":2802,"zoom":"XYZ 96 1057 null"},{"title":"VPSHLW","page":2804,"zoom":"XYZ 96 1057 null"},{"title":"VPSLLVD","page":2806,"zoom":"XYZ 96 1051 null"},{"title":"VPSLLVQ","page":2808,"zoom":"XYZ 96 1051 null"},{"title":"VPSRAVD","page":2810,"zoom":"XYZ 96 1051 null"},{"title":"VPSRLVD","page":2812,"zoom":"XYZ 96 1051 null"},{"title":"VPSRLVQ","page":2814,"zoom":"XYZ 96 1051 null"},{"title":"VTESTPD","page":2816,"zoom":"XYZ 96 1057 null"},{"title":"VTESTPS","page":2818,"zoom":"XYZ 96 1057 null"},{"title":"VZEROALL","page":2820,"zoom":"XYZ 96 1057 null"},{"title":"VZEROUPPER","page":2821,"zoom":"XYZ 96 1057 null"},{"title":"XGETBV","page":2822,"zoom":"XYZ 96 1057 null"},{"title":"XORPD VXORPD","page":2823,"zoom":"XYZ 96 1057 null"},{"title":"XORPS VXORPS","page":2825,"zoom":"XYZ 96 1057 null"},{"title":"XRSTOR","page":2827,"zoom":"XYZ 96 1057 null"},{"title":"XRSTORS","page":2829,"zoom":"XYZ 96 1057 null"},{"title":"XSAVE","page":2831,"zoom":"XYZ 96 1057 null"},{"title":"XSAVEC","page":2833,"zoom":"XYZ 96 1048 null"},{"title":"XSAVEOPT","page":2835,"zoom":"XYZ 96 1057 null"},{"title":"XSAVES","page":2837,"zoom":"XYZ 96 1048 null"},{"title":"XSETBV","page":2839,"zoom":"XYZ 96 1057 null"}]},{"title":"3 Exception Summary","page":2842,"zoom":"XYZ 96 1069 null"},{"title":"Appendix A AES Instructions","page":2936,"zoom":"XYZ 96 1069 null","children":[{"title":"A.1 AES Overview","page":2936,"zoom":"XYZ 96 925 null"},{"title":"A.2 Coding Conventions","page":2936,"zoom":"XYZ 96 371 null"},{"title":"A.3 AES Data Structures","page":2937,"zoom":"XYZ 96 876 null"},{"title":"A.4 Algebraic Preliminaries","page":2937,"zoom":"XYZ 96 215 null"},{"title":"A.5 AES Operations","page":2939,"zoom":"XYZ 96 333 null"},{"title":"A.6 Initializing the Sbox and InvSBox Matrices","page":2942,"zoom":"XYZ 96 663 null"},{"title":"A.7 Encryption and Decryption","page":2947,"zoom":"XYZ 96 511 null"},{"title":"A.8 The Cipher Function","page":2949,"zoom":"XYZ 96 322 null"},{"title":"A.9 The InvCipher Function","page":2952,"zoom":"XYZ 96 359 null"},{"title":"A.10 An Alternative Decryption Procedure","page":2955,"zoom":"XYZ 96 759 null"},{"title":"A.11 Computation of GFInv with Euclidean Greatest Common Divisor","page":2957,"zoom":"XYZ 96 270 null"}]},{"title":"Index","page":2960,"zoom":"XYZ 96 1069 null"}]},{"title":"AMD64 Architecture  Programmer’s Manual  Volume 5:  64-Bit Media and  x87 Floating-Point  Instructions","page":2969,"zoom":"FitH 1216","children":[{"title":"Contents","page":2971,"zoom":"XYZ 96 1069 null"},{"title":"Figures","page":2977,"zoom":"XYZ 96 1069 null"},{"title":"Tables","page":2979,"zoom":"XYZ 96 1069 null"},{"title":"Revision History","page":2981,"zoom":"XYZ 96 1069 null"},{"title":"Preface","page":2983,"zoom":"XYZ 96 1069 null","children":[{"title":"About This Book","page":2983,"zoom":"XYZ 96 982 null"},{"title":"Audience","page":2983,"zoom":"XYZ 96 653 null"},{"title":"Organization","page":2983,"zoom":"XYZ 96 537 null"},{"title":"Conventions and Definitions","page":2984,"zoom":"XYZ 96 1066 null","children":[{"title":"Notational Conventions","page":2984,"zoom":"XYZ 96 896 null"},{"title":"Definitions","page":2985,"zoom":"XYZ 96 812 null"},{"title":"Registers","page":2993,"zoom":"XYZ 96 1064 null"},{"title":"Endian Order","page":2995,"zoom":"XYZ 96 305 null"}]},{"title":"Related Documents","page":2996,"zoom":"XYZ 96 1066 null"}]},{"title":"1 64-Bit Media Instruction Reference","page":2999,"zoom":"XYZ 96 1069 null","children":[{"title":"CVTPD2PI","page":3001,"zoom":"XYZ 96 1057 null"},{"title":"CVTPI2PD","page":3004,"zoom":"XYZ 96 1057 null"},{"title":"CVTPI2PS","page":3006,"zoom":"XYZ 96 1057 null"},{"title":"CVTPS2PI","page":3008,"zoom":"XYZ 96 1057 null"},{"title":"CVTTPD2PI","page":3010,"zoom":"XYZ 96 1057 null"},{"title":"CVTTPS2PI","page":3013,"zoom":"XYZ 96 1048 null"},{"title":"EMMS","page":3015,"zoom":"XYZ 96 1057 null"},{"title":"FEMMS","page":3016,"zoom":"XYZ 96 1057 null"},{"title":"FRSTOR","page":3018,"zoom":"XYZ 96 1057 null"},{"title":"FSAVE (FNSAVE)","page":3020,"zoom":"XYZ 96 1057 null"},{"title":"FXRSTOR","page":3022,"zoom":"XYZ 96 1057 null"},{"title":"FXSAVE","page":3024,"zoom":"XYZ 96 1048 null"},{"title":"MASKMOVQ","page":3026,"zoom":"XYZ 96 1048 null"},{"title":"MOVD","page":3029,"zoom":"XYZ 96 1057 null"},{"title":"MOVDQ2Q","page":3032,"zoom":"XYZ 96 1057 null"},{"title":"MOVNTQ","page":3034,"zoom":"XYZ 96 1057 null"},{"title":"MOVQ","page":3036,"zoom":"XYZ 96 1057 null"},{"title":"MOVQ2DQ","page":3038,"zoom":"XYZ 96 1057 null"},{"title":"PACKSSDW","page":3040,"zoom":"XYZ 96 1057 null"},{"title":"PACKSSWB","page":3042,"zoom":"XYZ 96 1057 null"},{"title":"PACKUSWB","page":3044,"zoom":"XYZ 96 1048 null"},{"title":"PADDB","page":3046,"zoom":"XYZ 96 1057 null"},{"title":"PADDD","page":3048,"zoom":"XYZ 96 1057 null"},{"title":"PADDQ","page":3050,"zoom":"XYZ 96 1048 null"},{"title":"PADDSB","page":3052,"zoom":"XYZ 96 1057 null"},{"title":"PADDSW","page":3054,"zoom":"XYZ 96 1057 null"},{"title":"PADDUSB","page":3056,"zoom":"XYZ 96 1057 null"},{"title":"PADDUSW","page":3058,"zoom":"XYZ 96 1057 null"},{"title":"PADDW","page":3060,"zoom":"XYZ 96 1057 null"},{"title":"PAND","page":3062,"zoom":"XYZ 96 1057 null"},{"title":"PANDN","page":3064,"zoom":"XYZ 96 1057 null"},{"title":"PAVGB","page":3066,"zoom":"XYZ 96 1057 null"},{"title":"PAVGUSB","page":3068,"zoom":"XYZ 96 1057 null"},{"title":"PAVGW","page":3070,"zoom":"XYZ 96 1057 null"},{"title":"PCMPEQB","page":3072,"zoom":"XYZ 96 1057 null"},{"title":"PCMPEQD","page":3074,"zoom":"XYZ 96 1057 null"},{"title":"PCMPEQW","page":3076,"zoom":"XYZ 96 1048 null"},{"title":"PCMPGTB","page":3078,"zoom":"XYZ 96 1048 null"},{"title":"PCMPGTD","page":3080,"zoom":"XYZ 96 1057 null"},{"title":"PCMPGTW","page":3082,"zoom":"XYZ 96 1057 null"},{"title":"PEXTRW","page":3084,"zoom":"XYZ 96 1057 null"},{"title":"PF2ID","page":3086,"zoom":"XYZ 96 1057 null"},{"title":"PF2IW","page":3088,"zoom":"XYZ 96 1057 null"},{"title":"PFACC","page":3090,"zoom":"XYZ 96 1057 null"},{"title":"PFADD","page":3092,"zoom":"XYZ 96 1057 null"},{"title":"PFCMPEQ","page":3094,"zoom":"XYZ 96 1057 null"},{"title":"PFCMPGE","page":3096,"zoom":"XYZ 96 1048 null"},{"title":"PFCMPGT","page":3099,"zoom":"XYZ 96 1057 null"},{"title":"PFMAX","page":3101,"zoom":"XYZ 96 1057 null"},{"title":"PFMIN","page":3103,"zoom":"XYZ 96 1057 null"},{"title":"PFMUL","page":3105,"zoom":"XYZ 96 1057 null"},{"title":"PFNACC","page":3107,"zoom":"XYZ 96 1057 null"},{"title":"PFPNACC","page":3110,"zoom":"XYZ 96 1057 null"},{"title":"PFRCP","page":3113,"zoom":"XYZ 96 1057 null"},{"title":"PFRCPIT1","page":3116,"zoom":"XYZ 96 1057 null"},{"title":"PFRCPIT2","page":3119,"zoom":"XYZ 96 1057 null"},{"title":"PFRSQIT1","page":3122,"zoom":"XYZ 96 1057 null"},{"title":"PFRSQRT","page":3125,"zoom":"XYZ 96 1057 null"},{"title":"PFSUB","page":3128,"zoom":"XYZ 96 1057 null"},{"title":"PFSUBR","page":3130,"zoom":"XYZ 96 1048 null"},{"title":"PI2FD","page":3132,"zoom":"XYZ 96 1057 null"},{"title":"PI2FW","page":3134,"zoom":"XYZ 96 1048 null"},{"title":"PINSRW","page":3136,"zoom":"XYZ 96 1057 null"},{"title":"PMADDWD","page":3138,"zoom":"XYZ 96 1057 null"},{"title":"PMAXSW","page":3140,"zoom":"XYZ 96 1057 null"},{"title":"PMAXUB","page":3142,"zoom":"XYZ 96 1057 null"},{"title":"PMINSW","page":3144,"zoom":"XYZ 96 1057 null"},{"title":"PMINUB","page":3146,"zoom":"XYZ 96 1057 null"},{"title":"PMOVMSKB","page":3148,"zoom":"XYZ 96 1057 null"},{"title":"PMULHRW","page":3150,"zoom":"XYZ 96 1057 null"},{"title":"PMULHUW","page":3152,"zoom":"XYZ 96 1057 null"},{"title":"PMULHW","page":3154,"zoom":"XYZ 96 1057 null"},{"title":"PMULLW","page":3156,"zoom":"XYZ 96 1057 null"},{"title":"PMULUDQ","page":3158,"zoom":"XYZ 96 1057 null"},{"title":"POR","page":3160,"zoom":"XYZ 96 1057 null"},{"title":"PSADBW","page":3162,"zoom":"XYZ 96 1057 null"},{"title":"PSHUFW","page":3164,"zoom":"XYZ 96 1057 null"},{"title":"PSLLD","page":3167,"zoom":"XYZ 96 1057 null"},{"title":"PSLLQ","page":3169,"zoom":"XYZ 96 1057 null"},{"title":"PSLLW","page":3171,"zoom":"XYZ 96 1048 null"},{"title":"PSRAD","page":3173,"zoom":"XYZ 96 1057 null"},{"title":"PSRAW","page":3175,"zoom":"XYZ 96 1057 null"},{"title":"PSRLD","page":3177,"zoom":"XYZ 96 1048 null"},{"title":"PSRLQ","page":3179,"zoom":"XYZ 96 1057 null"},{"title":"PSRLW","page":3181,"zoom":"XYZ 96 1057 null"},{"title":"PSUBB","page":3183,"zoom":"XYZ 96 1057 null"},{"title":"PSUBD","page":3185,"zoom":"XYZ 96 1057 null"},{"title":"PSUBQ","page":3187,"zoom":"XYZ 96 1057 null"},{"title":"PSUBSB","page":3189,"zoom":"XYZ 96 1048 null"},{"title":"PSUBSW","page":3191,"zoom":"XYZ 96 1057 null"},{"title":"PSUBUSB","page":3193,"zoom":"XYZ 96 1057 null"},{"title":"PSUBUSW","page":3195,"zoom":"XYZ 96 1057 null"},{"title":"PSUBW","page":3197,"zoom":"XYZ 96 1057 null"},{"title":"PSWAPD","page":3199,"zoom":"XYZ 96 1057 null"},{"title":"PUNPCKHBW","page":3201,"zoom":"XYZ 96 1057 null"},{"title":"PUNPCKHDQ","page":3203,"zoom":"XYZ 96 1057 null"},{"title":"PUNPCKHWD","page":3205,"zoom":"XYZ 96 1057 null"},{"title":"PUNPCKLBW","page":3207,"zoom":"XYZ 96 1057 null"},{"title":"PUNPCKLDQ","page":3209,"zoom":"XYZ 96 1057 null"},{"title":"PUNPCKLWD","page":3211,"zoom":"XYZ 96 1057 null"},{"title":"PXOR","page":3213,"zoom":"XYZ 96 1057 null"}]},{"title":"2 x87 Floating-Point Instruction Reference","page":3215,"zoom":"XYZ 96 1069 null","children":[{"title":"F2XM1","page":3216,"zoom":"XYZ 96 1057 null"},{"title":"FABS","page":3218,"zoom":"XYZ 96 1048 null"},{"title":"FADD FADDP FIADD","page":3220,"zoom":"XYZ 96 1045 null"},{"title":"FBLD","page":3223,"zoom":"XYZ 96 1048 null"},{"title":"FBSTP","page":3225,"zoom":"XYZ 96 1048 null"},{"title":"FCHS","page":3227,"zoom":"XYZ 96 1048 null"},{"title":"FCLEX (FNCLEX)","page":3228,"zoom":"XYZ 96 1045 null"},{"title":"FCMOVcc","page":3230,"zoom":"XYZ 96 1048 null"},{"title":"FCOM FCOMP FCOMPP","page":3232,"zoom":"XYZ 96 1045 null"},{"title":"FCOMI FCOMIP","page":3235,"zoom":"XYZ 96 1045 null"},{"title":"FCOS","page":3237,"zoom":"XYZ 96 1048 null"},{"title":"FDECSTP","page":3239,"zoom":"XYZ 96 1048 null"},{"title":"FDIV FDIVP FIDIV","page":3241,"zoom":"XYZ 96 1045 null"},{"title":"FDIVR FDIVRP FIDIVR","page":3244,"zoom":"XYZ 96 1045 null"},{"title":"FFREE","page":3247,"zoom":"XYZ 96 1048 null"},{"title":"FICOM FICOMP","page":3248,"zoom":"XYZ 96 1045 null"},{"title":"FILD","page":3250,"zoom":"XYZ 96 1048 null"},{"title":"FINCSTP","page":3252,"zoom":"XYZ 96 1048 null"},{"title":"FINIT FNINIT","page":3254,"zoom":"XYZ 96 1045 null"},{"title":"FIST FISTP","page":3256,"zoom":"XYZ 96 1045 null"},{"title":"FISTTP","page":3259,"zoom":"XYZ 96 1057 null"},{"title":"FLD","page":3261,"zoom":"XYZ 96 1048 null"},{"title":"FLD1","page":3263,"zoom":"XYZ 96 1048 null"},{"title":"FLDCW","page":3264,"zoom":"XYZ 96 1048 null"},{"title":"FLDENV","page":3266,"zoom":"XYZ 96 1048 null"},{"title":"FLDL2E","page":3268,"zoom":"XYZ 96 1048 null"},{"title":"FLDL2T","page":3269,"zoom":"XYZ 96 1048 null"},{"title":"FLDLG2","page":3270,"zoom":"XYZ 96 1048 null"},{"title":"FLDLN2","page":3271,"zoom":"XYZ 96 1057 null"},{"title":"FLDPI","page":3272,"zoom":"XYZ 96 1057 null"},{"title":"FLDZ","page":3273,"zoom":"XYZ 96 1057 null"},{"title":"FMUL FMULP FIMUL","page":3274,"zoom":"XYZ 96 1045 null"},{"title":"FNOP","page":3277,"zoom":"XYZ 96 1048 null"},{"title":"FPATAN","page":3278,"zoom":"XYZ 96 1048 null"},{"title":"FPREM","page":3280,"zoom":"XYZ 96 1048 null"},{"title":"FPREM1","page":3282,"zoom":"XYZ 96 1057 null"},{"title":"FPTAN","page":3284,"zoom":"XYZ 96 1048 null"},{"title":"FRNDINT","page":3286,"zoom":"XYZ 96 1048 null"},{"title":"FRSTOR","page":3288,"zoom":"XYZ 96 1048 null"},{"title":"FSAVE FNSAVE","page":3290,"zoom":"XYZ 96 1045 null"},{"title":"FSCALE","page":3292,"zoom":"XYZ 96 1048 null"},{"title":"FSIN","page":3294,"zoom":"XYZ 96 1048 null"},{"title":"FSINCOS","page":3296,"zoom":"XYZ 96 1048 null"},{"title":"FSQRT","page":3298,"zoom":"XYZ 96 1048 null"},{"title":"FST FSTP","page":3300,"zoom":"XYZ 96 1045 null"},{"title":"FSTCW (FNSTCW)","page":3302,"zoom":"XYZ 96 1045 null"},{"title":"FSTENV (FNSTENV)","page":3304,"zoom":"XYZ 96 1045 null"},{"title":"FSTSW (FNSTSW)","page":3306,"zoom":"XYZ 96 1045 null"},{"title":"FSUB FSUBP FISUB","page":3308,"zoom":"XYZ 96 1045 null"},{"title":"FSUBR FSUBRP FISUBR","page":3311,"zoom":"XYZ 96 1045 null"},{"title":"FTST","page":3314,"zoom":"XYZ 96 1048 null"},{"title":"FUCOM FUCOMP FUCOMPP","page":3315,"zoom":"XYZ 96 1045 null"},{"title":"FUCOMI FUCOMIP","page":3317,"zoom":"XYZ 96 1045 null"},{"title":"FWAIT (WAIT)","page":3319,"zoom":"XYZ 96 1045 null"},{"title":"FXAM","page":3320,"zoom":"XYZ 96 1048 null"},{"title":"FXCH","page":3322,"zoom":"XYZ 96 1048 null"},{"title":"FXTRACT","page":3323,"zoom":"XYZ 96 1048 null"},{"title":"FYL2X","page":3325,"zoom":"XYZ 96 1048 null"},{"title":"FYL2XP1","page":3327,"zoom":"XYZ 96 1048 null"}]},{"title":"Appendix A Recommended Substitutions for 3DNow!™ Instructions","page":3331,"zoom":"XYZ 96 1069 null"},{"title":"Index","page":3333,"zoom":"XYZ 96 1069 null"}]}]}],"thumbnailType":"jpg","pageType":"html","pageLabels":[]};