[2025-09-18 04:41:56] START suite=qualcomm_srv trace=srv548_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv548_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2629209 heartbeat IPC: 3.803 cumulative IPC: 3.803 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5058256 heartbeat IPC: 4.117 cumulative IPC: 3.954 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5058256 cumulative IPC: 3.954 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5058256 cumulative IPC: 3.954 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 14281498 heartbeat IPC: 1.084 cumulative IPC: 1.084 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 23535378 heartbeat IPC: 1.081 cumulative IPC: 1.082 (Simulation time: 00 hr 03 min 44 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 32735013 heartbeat IPC: 1.087 cumulative IPC: 1.084 (Simulation time: 00 hr 04 min 59 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 42007812 heartbeat IPC: 1.078 cumulative IPC: 1.083 (Simulation time: 00 hr 06 min 06 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 51186215 heartbeat IPC: 1.09 cumulative IPC: 1.084 (Simulation time: 00 hr 07 min 17 sec)
Heartbeat CPU 0 instructions: 80000001 cycles: 60439755 heartbeat IPC: 1.081 cumulative IPC: 1.083 (Simulation time: 00 hr 08 min 23 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 69624530 heartbeat IPC: 1.089 cumulative IPC: 1.084 (Simulation time: 00 hr 09 min 33 sec)
Heartbeat CPU 0 instructions: 100000007 cycles: 78840603 heartbeat IPC: 1.085 cumulative IPC: 1.084 (Simulation time: 00 hr 10 min 46 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv548_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000011 cycles: 88087203 heartbeat IPC: 1.081 cumulative IPC: 1.084 (Simulation time: 00 hr 11 min 57 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 92292118 cumulative IPC: 1.084 (Simulation time: 00 hr 13 min 06 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 92292118 cumulative IPC: 1.084 (Simulation time: 00 hr 13 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv548_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.084 instructions: 100000000 cycles: 92292118
CPU 0 Branch Prediction Accuracy: 90.86% MPKI: 16.07 Average ROB Occupancy at Mispredict: 25.56
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3852
BRANCH_INDIRECT: 0.4209
BRANCH_CONDITIONAL: 13.11
BRANCH_DIRECT_CALL: 0.9278
BRANCH_INDIRECT_CALL: 0.6032
BRANCH_RETURN: 0.62


====Backend Stall Breakdown====
ROB_STALL: 123558
LQ_STALL: 0
SQ_STALL: 515123


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 143.24074
REPLAY_LOAD: 118.159424
NON_REPLAY_LOAD: 29.66933

== Total ==
ADDR_TRANS: 7735
REPLAY_LOAD: 8153
NON_REPLAY_LOAD: 107670

== Counts ==
ADDR_TRANS: 54
REPLAY_LOAD: 69
NON_REPLAY_LOAD: 3629

cpu0->cpu0_STLB TOTAL        ACCESS:    1856414 HIT:    1852151 MISS:       4263 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1856414 HIT:    1852151 MISS:       4263 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 257.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8548723 HIT:    7229478 MISS:    1319245 MSHR_MERGE:      60427
cpu0->cpu0_L2C LOAD         ACCESS:    6725148 HIT:    5694872 MISS:    1030276 MSHR_MERGE:       9073
cpu0->cpu0_L2C RFO          ACCESS:     558786 HIT:     400926 MISS:     157860 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     262534 HIT:     158703 MISS:     103831 MSHR_MERGE:      51354
cpu0->cpu0_L2C WRITE        ACCESS:     994534 HIT:     974578 MISS:      19956 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7721 HIT:        399 MISS:       7322 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     199995 ISSUED:     179554 USEFUL:      10848 USELESS:      12131
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15008382 HIT:    8069951 MISS:    6938431 MSHR_MERGE:    1636085
cpu0->cpu0_L1I LOAD         ACCESS:   15008382 HIT:    8069951 MISS:    6938431 MSHR_MERGE:    1636085
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.55 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30954858 HIT:   27312450 MISS:    3642408 MSHR_MERGE:    1565570
cpu0->cpu0_L1D LOAD         ACCESS:   17136124 HIT:   15340004 MISS:    1796120 MSHR_MERGE:     373319
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     468648 HIT:     304901 MISS:     163747 MSHR_MERGE:      76219
cpu0->cpu0_L1D WRITE        ACCESS:   13341375 HIT:   11666652 MISS:    1674723 MSHR_MERGE:    1115935
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8711 HIT:        893 MISS:       7818 MSHR_MERGE:         97
cpu0->cpu0_L1D PREFETCH REQUESTED:     691576 ISSUED:     468648 USEFUL:      21208 USELESS:      42852
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.05 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12456536 HIT:   10554382 MISS:    1902154 MSHR_MERGE:     953881
cpu0->cpu0_ITLB LOAD         ACCESS:   12456536 HIT:   10554382 MISS:    1902154 MSHR_MERGE:     953881
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.093 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28927513 HIT:   27711639 MISS:    1215874 MSHR_MERGE:     307733
cpu0->cpu0_DTLB LOAD         ACCESS:   28927513 HIT:   27711639 MISS:    1215874 MSHR_MERGE:     307733
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.115 cycles
cpu0->LLC TOTAL        ACCESS:    1499718 HIT:    1434539 MISS:      65179 MSHR_MERGE:       2489
cpu0->LLC LOAD         ACCESS:    1021200 HIT:    1002633 MISS:      18567 MSHR_MERGE:        287
cpu0->LLC RFO          ACCESS:     157860 HIT:     129105 MISS:      28755 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      52477 HIT:      39311 MISS:      13166 MSHR_MERGE:       2202
cpu0->LLC WRITE        ACCESS:     260859 HIT:     260563 MISS:        296 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7322 HIT:       2927 MISS:       4395 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 119.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3716
  ROW_BUFFER_MISS:      58676
  AVG DBUS CONGESTED CYCLE: 3.468
Channel 0 WQ ROW_BUFFER_HIT:       1209
  ROW_BUFFER_MISS:      24389
  FULL:          0
Channel 0 REFRESHES ISSUED:       7691

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       507437       430691        89740         2381
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          145          335          346
  STLB miss resolved @ L2C                0           27           71          170           62
  STLB miss resolved @ LLC                0          128          285         1494          610
  STLB miss resolved @ MEM                0            4          229         2290         2406

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             162145        49131      1250031       151010          516
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           72          135           39
  STLB miss resolved @ L2C                0           68           39           66           11
  STLB miss resolved @ LLC                0           65          132          362           70
  STLB miss resolved @ MEM                0            1           73          239          153
[2025-09-18 04:55:02] END   suite=qualcomm_srv trace=srv548_ap (rc=0)
