{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667856250869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667856250879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 07 18:24:10 2022 " "Processing started: Mon Nov 07 18:24:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667856250879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667856250879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667856250879 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667856251501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667856251501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab5 " "Found entity 1: Lab5" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Lab5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667856259608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667856259608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont9.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cont9.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cont9 " "Found entity 1: Cont9" {  } { { "Cont9.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Cont9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667856259623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667856259623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cont6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Cont6 " "Found entity 1: Cont6" {  } { { "Cont6.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Cont6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667856259623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667856259623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_reference1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timing_reference1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference1k-freq_div " "Found design unit 1: Timing_Reference1k-freq_div" {  } { { "Timing_Reference1k.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Timing_Reference1k.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667856260014 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference1k " "Found entity 1: Timing_Reference1k" {  } { { "Timing_Reference1k.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Timing_Reference1k.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667856260014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667856260014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing_reference80k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timing_reference80k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timing_Reference80k-freq_div " "Found design unit 1: Timing_Reference80k-freq_div" {  } { { "Timing_Reference80k.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Timing_Reference80k.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667856260014 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timing_Reference80k " "Found entity 1: Timing_Reference80k" {  } { { "Timing_Reference80k.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Timing_Reference80k.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667856260014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667856260014 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab5 " "Elaborating entity \"Lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667856260061 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst27 " "Block or symbol \"NOT\" of instance \"inst27\" overlaps another block or symbol" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Lab5.bdf" { { 280 696 744 312 "inst27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667856260061 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "JKFF inst123 " "Block or symbol \"JKFF\" of instance \"inst123\" overlaps another block or symbol" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Lab5.bdf" { { 64 240 304 144 "inst123" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667856260061 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Dec7Inv inst500 " "Block or symbol \"Dec7Inv\" of instance \"inst500\" overlaps another block or symbol" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Lab5.bdf" { { 112 880 976 272 "inst500" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667856260061 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Dec7Inv inst600 " "Block or symbol \"Dec7Inv\" of instance \"inst600\" overlaps another block or symbol" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Lab5.bdf" { { 400 880 976 560 "inst600" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667856260061 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "Dec7Inv inst800 " "Block or symbol \"Dec7Inv\" of instance \"inst800\" overlaps another block or symbol" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Lab5.bdf" { { 688 880 976 848 "inst800" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667856260061 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOR2 inst17 " "Block or symbol \"NOR2\" of instance \"inst17\" overlaps another block or symbol" {  } { { "Lab5.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Lab5.bdf" { { -16 208 256 48 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667856260061 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec7inv.bdf 1 1 " "Using design file dec7inv.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Dec7Inv " "Found entity 1: Dec7Inv" {  } { { "dec7inv.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/dec7inv.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667856260092 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667856260092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dec7Inv Dec7Inv:inst500 " "Elaborating entity \"Dec7Inv\" for hierarchy \"Dec7Inv:inst500\"" {  } { { "Lab5.bdf" "inst500" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Lab5.bdf" { { 112 880 976 272 "inst500" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667856260092 ""}
{ "Warning" "WSGN_SEARCH_FILE" "inv7.bdf 1 1 " "Using design file inv7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Inv7 " "Found entity 1: Inv7" {  } { { "inv7.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/inv7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667856260108 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667856260108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inv7 Dec7Inv:inst500\|Inv7:inst " "Elaborating entity \"Inv7\" for hierarchy \"Dec7Inv:inst500\|Inv7:inst\"" {  } { { "dec7inv.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/dec7inv.bdf" { { 152 520 616 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667856260108 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decodificador7seg.bdf 1 1 " "Using design file decodificador7seg.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador7Seg " "Found entity 1: Decodificador7Seg" {  } { { "decodificador7seg.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/decodificador7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667856260139 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667856260139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador7Seg Dec7Inv:inst500\|Decodificador7Seg:inst2 " "Elaborating entity \"Decodificador7Seg\" for hierarchy \"Dec7Inv:inst500\|Decodificador7Seg:inst2\"" {  } { { "dec7inv.bdf" "inst2" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/dec7inv.bdf" { { 152 400 496 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667856260139 ""}
{ "Warning" "WSGN_SEARCH_FILE" "5or.bdf 1 1 " "Using design file 5or.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 5or " "Found entity 1: 5or" {  } { { "5or.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/5or.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667856260154 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667856260154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5or Dec7Inv:inst500\|Decodificador7Seg:inst2\|5or:inst51 " "Elaborating entity \"5or\" for hierarchy \"Dec7Inv:inst500\|Decodificador7Seg:inst2\|5or:inst51\"" {  } { { "decodificador7seg.bdf" "inst51" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/decodificador7seg.bdf" { { 488 752 848 616 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667856260154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont9 Cont9:inst " "Elaborating entity \"Cont9\" for hierarchy \"Cont9:inst\"" {  } { { "Lab5.bdf" "inst" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Lab5.bdf" { { 160 360 456 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667856260170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cont6 Cont6:inst49 " "Elaborating entity \"Cont6\" for hierarchy \"Cont6:inst49\"" {  } { { "Lab5.bdf" "inst49" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Lab5.bdf" { { 736 360 456 864 "inst49" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667856260170 ""}
{ "Warning" "WSGN_SEARCH_FILE" "aoub.bdf 1 1 " "Using design file aoub.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 AouB " "Found entity 1: AouB" {  } { { "aoub.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/aoub.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667856260186 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667856260186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AouB AouB:inst8 " "Elaborating entity \"AouB\" for hierarchy \"AouB:inst8\"" {  } { { "Lab5.bdf" "inst8" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Lab5.bdf" { { -64 72 200 32 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667856260186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference80k Timing_Reference80k:inst9 " "Elaborating entity \"Timing_Reference80k\" for hierarchy \"Timing_Reference80k:inst9\"" {  } { { "Lab5.bdf" "inst9" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Lab5.bdf" { { -152 -264 -120 -72 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667856260186 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference80k.vhd(27) " "VHDL Process Statement warning at Timing_Reference80k.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference80k.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Timing_Reference80k.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667856260186 "|Lab5|Timing_Reference80k:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timing_Reference1k Timing_Reference1k:inst47 " "Elaborating entity \"Timing_Reference1k\" for hierarchy \"Timing_Reference1k:inst47\"" {  } { { "Lab5.bdf" "inst47" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Lab5.bdf" { { -56 -264 -120 24 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667856260186 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp Timing_Reference1k.vhd(27) " "VHDL Process Statement warning at Timing_Reference1k.vhd(27): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timing_Reference1k.vhd" "" { Text "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Timing_Reference1k.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1667856260186 "|Lab5|Timing_Reference1k:inst47"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "AouB:inst8\|inst2~0 " "Found clock multiplexer AouB:inst8\|inst2~0" {  } { { "aoub.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/aoub.bdf" { { 168 464 528 216 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1667856260404 "|Lab5|AouB:inst8|inst2~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "AouB:inst4\|inst2~0 " "Found clock multiplexer AouB:inst4\|inst2~0" {  } { { "aoub.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/aoub.bdf" { { 168 464 528 216 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1667856260404 "|Lab5|AouB:inst4|inst2~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1667856260404 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Cont9.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Cont9.bdf" { { 168 312 376 248 "inst1" "" } } } } { "Cont9.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Cont9.bdf" { { 168 400 464 248 "inst2" "" } } } } { "Cont9.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Cont9.bdf" { { 168 488 552 248 "inst3" "" } } } } { "Cont9.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Cont9.bdf" { { 168 224 288 248 "inst" "" } } } } { "Cont6.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Cont6.bdf" { { 152 536 600 232 "inst1" "" } } } } { "Cont6.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Cont6.bdf" { { 152 624 688 232 "inst2" "" } } } } { "Cont6.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Cont6.bdf" { { 152 712 776 232 "inst3" "" } } } } { "Cont6.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Cont6.bdf" { { 152 448 512 232 "inst" "" } } } } { "Lab5.bdf" "" { Schematic "C:/Users/Avell/Desktop/Projetos_digitais/Lab5/Lab5.bdf" { { 64 240 304 144 "inst123" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1667856260639 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1667856260639 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667856260779 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667856261248 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667856261248 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667856261295 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667856261295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "191 " "Implemented 191 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667856261295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667856261295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667856261310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 07 18:24:21 2022 " "Processing ended: Mon Nov 07 18:24:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667856261310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667856261310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667856261310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667856261310 ""}
