/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  reg [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  reg [10:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  reg [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~(celloutsig_0_3z[5] | celloutsig_0_8z[6]);
  assign celloutsig_1_1z = ~(in_data[166] | celloutsig_1_0z);
  assign celloutsig_1_6z = ~((celloutsig_1_3z | celloutsig_1_1z) & celloutsig_1_4z);
  assign celloutsig_1_8z = ~((celloutsig_1_5z | celloutsig_1_2z) & celloutsig_1_7z);
  assign celloutsig_0_9z = celloutsig_0_0z[0] | ~(celloutsig_0_6z[7]);
  assign celloutsig_1_4z = celloutsig_1_2z | ~(celloutsig_1_1z);
  assign celloutsig_1_5z = celloutsig_1_2z | ~(celloutsig_1_2z);
  assign celloutsig_0_3z = in_data[61:56] / { 1'h1, in_data[12:9], celloutsig_0_2z };
  assign celloutsig_0_16z = { celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_7z } / { 1'h1, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_1_10z = { celloutsig_1_9z[2:0], celloutsig_1_6z, celloutsig_1_3z } / { 1'h1, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_16z = { celloutsig_1_11z[5:4], celloutsig_1_5z } / { 1'h1, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_10z } && { celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_4z = in_data[36:30] && { celloutsig_0_3z[2:0], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_11z = celloutsig_0_6z[8:3] && { celloutsig_0_6z[3:2], celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[129:120] && in_data[159:150];
  assign celloutsig_1_2z = { in_data[159:143], celloutsig_1_1z } && { in_data[146:130], celloutsig_1_0z };
  assign celloutsig_0_2z = { in_data[51], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } && { in_data[21:9], celloutsig_0_0z };
  assign celloutsig_1_7z = celloutsig_1_6z & ~(in_data[177]);
  assign celloutsig_0_0z = in_data[56] ? in_data[50:48] : in_data[59:57];
  assign celloutsig_0_1z = - celloutsig_0_0z;
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z } | { in_data[51:44], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z } | { in_data[171:167], celloutsig_1_7z };
  assign celloutsig_0_5z = celloutsig_0_1z[2] & celloutsig_0_1z[1];
  assign celloutsig_1_3z = in_data[167] & celloutsig_1_0z;
  assign celloutsig_0_7z = ~^ { celloutsig_0_3z[3], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_6z[10:0], celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_8z[4], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_19z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_19z = { celloutsig_1_16z[2:1], celloutsig_1_7z };
  always_latch
    if (clkin_data[64]) celloutsig_0_8z = 10'h000;
    else if (!celloutsig_1_18z) celloutsig_0_8z = in_data[47:38];
  always_latch
    if (clkin_data[96]) celloutsig_1_11z = 11'h000;
    else if (!clkin_data[32]) celloutsig_1_11z = { in_data[111:109], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_2z };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
