INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jun  5 19:54:18 2025
| Host         : ee-tik-dynamo-eda1 running 64-bit AlmaLinux release 8.10 (Cerulean Leopard)
| Command      : report_timing
| Design       : fmul_op
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.796ns  (required time - arrival time)
  Source:                 operator/SignificandMultiplication/Compressor_3_2_Freq800_uid432_bh7_uid711_Out0_copy712_c3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Destination:            operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_8_c12_reg[2]_srl9_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.428ns (21.149%)  route 1.596ns (78.851%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 2.780 - 1.250 ) 
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1547, unset)         1.642     1.642    operator/SignificandMultiplication/clk
    SLICE_X9Y82          FDRE                                         r  operator/SignificandMultiplication/Compressor_3_2_Freq800_uid432_bh7_uid711_Out0_copy712_c3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y82          FDRE (Prop_fdre_C_Q)         0.269     1.911 f  operator/SignificandMultiplication/Compressor_3_2_Freq800_uid432_bh7_uid711_Out0_copy712_c3_reg[0]/Q
                         net (fo=3, routed)           0.695     2.606    operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_8_c13_reg[1]_1[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I1_O)        0.053     2.659 f  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_8_c12_reg[1]_srl9_i_2/O
                         net (fo=2, routed)           0.458     3.117    operator/SignificandMultiplication/bitheapFinalAdd_bh7/Compressor_23_3_Freq800_uid322_uid833/R0__16[2]
    SLICE_X9Y81          LUT5 (Prop_lut5_I0_O)        0.053     3.170 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_8_c12_reg[2]_srl9_i_2/O
                         net (fo=2, routed)           0.443     3.613    operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_8_c12_reg[2]_srl9_i_2_n_0
    SLICE_X9Y81          LUT3 (Prop_lut3_I0_O)        0.053     3.666 r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_8_c12_reg[2]_srl9_i_1/O
                         net (fo=1, routed)           0.000     3.666    operator/SignificandMultiplication/bitheapFinalAdd_bh7/Compressor_23_3_Freq800_uid322_uid921/R0[1]
    SLICE_X9Y81          FDRE                                         r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_8_c12_reg[2]_srl9_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.250     1.250 r  
                                                      0.000     1.250 r  clk (IN)
                         net (fo=1547, unset)         1.530     2.780    operator/SignificandMultiplication/bitheapFinalAdd_bh7/clk
    SLICE_X9Y81          FDRE                                         r  operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_8_c12_reg[2]_srl9_srlopt/C
                         clock pessimism              0.090     2.870    
                         clock uncertainty           -0.035     2.835    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)        0.035     2.870    operator/SignificandMultiplication/bitheapFinalAdd_bh7/X_8_c12_reg[2]_srl9_srlopt
  -------------------------------------------------------------------
                         required time                          2.870    
                         arrival time                          -3.666    
  -------------------------------------------------------------------
                         slack                                 -0.796    





Clock Frequency: 800 MHz
Clock Period: 1.25000000000000000000 ns
Worst Negative Slack (WNS): -0.796 ns
