library IEEE;
use ieee.std_logic_1164.all;

entity Decoder_2to4 is
	port (
		A  : in std_logic_vector (1 downto 0);
		Y  : out std_logic_vector (3 downto 0)
	      );
end entity Decoder_2to4;

architecture behavioral of decoder_2to4 is
begin

    process (enable, A)
    begin
        if (enable = '1') then
            case A is
                when "00" => Y <= "0001";
                when "01" => Y <= "0010";
                when "10" => Y <= "0100";
                when "11" => Y <= "1000";
                when others => Y <= "0000";  -- optional for safety
            end case;
        else
            Y <= "0000";
        end if;
    end process;

end architecture behavioral;


