Anant Agarwal , John Hennessy , Mark Horowitz, Cache performance of operating system and multiprogramming workloads, ACM Transactions on Computer Systems (TOCS), v.6 n.4, p.393-431, Nov. 1988[doi>10.1145/48012.48037]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Burger, D. and Austin, T. M. 1997. The SimpleScalar tool set, version 2.0. Tech. rep. 1342, (June) Computer Sciences Department, University of Wisconsin--Madison, WI.
Martin Burtscher , Ilya Ganusov, Automatic Synthesis of High-Speed Processor Simulators, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.55-66, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.7]
Cain, H. W., Lepak, K. M., Schwartz, B. A., and Lipasti, M. H. 2002. Precise and accurate processor simulation. In Workshop on Computer Architecture Evaluation Using Commercial Workloads, HPCA (Feb.).
Chen, S. 2004. Direct SMARTS: Accelerating microarchitectural simulation through direct execution. MS Thesis (June) Electrical and Computer Engineering, Carnegie Mellon University.
Thomas M. Conte , Mary Ann Hirsch , Kishore N. Menezes, Reducing State Loss For Effective Trace Sampling of Superscalar Processors, Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors, p.468-477, October 07-09, 1996
Malcolm C. Easton , Ronald Fagin, Cold-start vs. warm-start miss ratios, Communications of the ACM, v.21 n.10, p.866-872, Oct. 1978[doi>10.1145/359619.359634]
Lieven Eeckhout , Sebastien Nussbaum , James E. Smith , Koen De Bosschere, Statistical Simulation: Adding Efficiency to the Computer Designer's Toolbox, IEEE Micro, v.23 n.5, p.26-38, September 2003[doi>10.1109/MM.2003.1240210]
Lieven Eeckhout , Yue Luo , Koen De Bosschere , Lizy K. John, BLRL: Accurate and Efficient Warmup for Sampled Processor Simulation, The Computer Journal, v.48 n.4, p.451-459, July 2005[doi>10.1093/comjnl/bxh103]
Nikolaos Hardavellas , Stephen Somogyi , Thomas F. Wenisch , Roland E. Wunderlich , Shelley Chen , Jangwoo Kim , Babak Falsafi , James C. Hoe , Andreas G. Nowatzyk, SimFlex: a fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture, ACM SIGMETRICS Performance Evaluation Review, v.31 n.4, p.31-34, March 2004[doi>10.1145/1054907.1054914]
Hamerly, G., Perelman, E., Lau, J., and Calder, B. 2005. SimPoint 3.0: Faster and more flexible program analysis. J. Instruct. Level Parallel. (Sept.).
Minimal Subset Evaluation: Rapid Warm-Up for Simulated Hardware State, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.32, September 23-26, 2001
R. S. Burugula , K. Skadron, Memory reference reuse latency: Accelerated warmup for sampled microarchitecture simulation, Proceedings of the 2003 IEEE International Symposium on Performance Analysis of Systems and Software, p.195-203, March 06-08, 2003
Wei Chung Hsu , Howard Chen , Pen Chung Yew , Dong-Yuan Chen, On the Predictability of Program Behavior Using Different Input Data Sets, Proceedings of the Sixth Annual Workshop on Interaction between Compilers and Computer Architectures, p.45, February 03-03, 2002
Vijay S. Iyengar , Louise H. Trevillyan , Pradip Bose, Representative Traces for Processor Models with Infinite Cache, Proceedings of the 2nd IEEE Symposium on High-Performance Computer Architecture, p.62, February 03-07, 1996
Jain, R. K. 2001. The Art of Computer Systems Performance Analysis: Techniques for Experimental Design, Measurement, Simulation, and Modeling. Wiley-Interscience, New York, NY.
R. E. Kessler , M. D. Hill , D. A. Wood, A Comparison of Trace-Sampling Techniques for Multi-Megabyte Caches, IEEE Transactions on Computers, v.43 n.6, p.664-675, June 1994[doi>10.1109/12.286300]
Lafage, T. and Seznec, A. 2000. Choosing representative slices of program execution for microarchitecture simulations: A preliminary application to the data stream. In IEEE Workshop on Workload Characterization, ICCD (Sept.).
S. Laha , J. H. Patel , R. K. Iyer, Accurate Low-Cost Methods for Performance Evaluation of Cache Memory Systems, IEEE Transactions on Computers, v.37 n.11, p.1325-1336, November 1988[doi>10.1109/12.8699]
J. Lau , J. Sampson , E. Perelman , G. Hamerly , B. Calder, The Strong correlation Between Code Signatures and Performance, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, p.236-247, March 20-22, 2005[doi>10.1109/ISPASS.2005.1430578]
Lauterbach, G. 1994. Accelerating architectural simulation by parallel execution of trace samples. In Proceedings of the 27th Hawaii International Conference on System Sciences (Jan). Vol. 1: Architecture, 205--210.
Penry, D. A., Vachharajani, M., and August, D. I. 2005. Rapid development of flexible validated processor models. In Proceedings of the Workshop on Modeling, Benchmarking, and Simulation, ISCA (Nov.).
Steven K. Reinhardt , Mark D. Hill , James R. Larus , Alvin R. Lebeck , James C. Lewis , David A. Wood, The Wisconsin Wind Tunnel: virtual prototyping of parallel computers, Proceedings of the 1993 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.48-60, May 10-14, 1993, Santa Clara, California, USA[doi>10.1145/166955.166979]
Timothy Sherwood , Erez Perelman , Greg Hamerly , Brad Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605403]
Alan Jay Smith, Cache Memories, ACM Computing Surveys (CSUR), v.14 n.3, p.473-530, Sept. 1982[doi>10.1145/356887.356892]
Michael Van Biesbrouck , Lieven Eeckhout , Brad Calder, Efficient sampling startup for sampled processor simulation, Proceedings of the First international conference on High Performance Embedded Architectures and Compilers, November 17-January 18, 2005, Barcelona, Spain[doi>10.1007/11587514_5]
Wenisch, T. F., Wunderlich, R. E., Fasafi, B., and Hoe, J. C. 2006. Simulation sampling with Live-points. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (Mar.).
Thomas F. Wenisch , Roland E. Wunderlich , Michael Ferdman , Anastassia Ailamaki , Babak Falsafi , James C. Hoe, SimFlex: Statistical Sampling of Computer System Simulation, IEEE Micro, v.26 n.4, p.18-31, July 2006[doi>10.1109/MM.2006.79]
David A. Wood , Mark D. Hill , R. E. Kessler, A model for estimating trace-sample miss ratios, Proceedings of the 1991 ACM SIGMETRICS conference on Measurement and modeling of computer systems, p.79-89, May 21-24, 1991, San Diego, California, USA[doi>10.1145/107971.107981]
Wunderlich, R. E., Wenisch, T. F., Falsafi, B., and Hoe, J. C. 2004. An evaluation of stratified sampling of microarchitecture simulations. In Third Annual Workshop on Duplicating, Deconstructing, and Debunking, ISCA (June).
