design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/brent-kung,adder,auto_pnr,flow completed,0h0m32s0ms,0h0m23s0ms,69776.57402824721,0.0057899088,34888.287014123605,-1,59.370599999999996,500.87,136,0,0,0,0,0,0,0,0,0,0,0,4066,1260,0.0,-0.04,0.0,0.0,-1.94,0.0,-0.05,0.0,0.0,-20.54,2922572.0,0.0,20.79,29.37,1.4,3.06,0.0,585,585,476,476,0,0,0,176,16,50,0,2,33,10,22,0,33,17,7,160,48,0,85,202,495,3578.432,0.00107,0.000271,1.52e-06,0.00134,0.000353,1.25e-09,0.00154,0.000421,2.11e-09,1.57,4.609999999999999,216.9197396963124,2.67,1,50,14.955,14.950,0.3,1,10,0.6,0,sky130_fd_sc_hd,AREA 0
