
**** 11/27/20 16:11:36 *********** Evaluation PSpice (Nov 1999) **************

 * C:\Users\shesh\Desktop\DIGITAL CIRCUITS LABORATORY ASSIGNMENT\EXCESS3TOBCD_CODE_CONVERTERS_USING_NAND_GATE\EXCESS3TOBCD_CODE_CONVE


 ****     CIRCUIT DESCRIPTION


******************************************************************************




* Schematics Version 9.1 - Web Update 1
* Mon Nov 23 11:32:52 2020



** Analysis setup **
.tran 10ms 100ms
.OP 
.STMLIB "C:\Users\shesh\Documents\EXCESS3TOBINARY.stl"


* From [PSPICE NETLIST] section of pspiceev.ini:
.lib "nom.lib"

.INC "EXCESS3TOBCD_CODE_CONVERTERS_USING_NAND_GATE.net"

**** INCLUDING EXCESS3TOBCD_CODE_CONVERTERS_USING_NAND_GATE.net ****
* Schematics Netlist *

.EXTERNAL OUTPUT B2
.EXTERNAL OUTPUT B1
.EXTERNAL OUTPUT B0
.EXTERNAL OUTPUT B3


X_U5A         $N_0001 $N_0002 $N_0003 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U6A         $N_0003 $N_0004 B3 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U2A         $N_0002 $N_0002 $N_0005 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U7A         $N_0005 $N_0006 $N_0007 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U12A         $N_0007 $N_0008 $N_0009 B2 $G_DPWR $G_DGND 7410 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U3A         $N_0010 $N_0010 $N_0006 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U10A         $N_0001 $N_0010 $N_0011 $N_0004 $G_DPWR $G_DGND 7410 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U11A         $N_0002 $N_0010 $N_0011 $N_0009 $G_DPWR $G_DGND 7410 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U13A         $N_0011 $N_0006 $N_0012 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U14A         $N_0013 $N_0012 B1 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U8A         $N_0005 B0 $N_0008 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U4A         $N_0011 $N_0011 B0 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
X_U9A         $N_0010 B0 $N_0013 $G_DPWR $G_DGND 7400 PARAMS:
+ IO_LEVEL=0 MNTYMXDLY=0
U_DSTM5         STIM(1,0) $G_DPWR $G_DGND $N_0001 IO_STM STIMULUS=A
U_DSTM7         STIM(1,0) $G_DPWR $G_DGND $N_0002 IO_STM STIMULUS=B
U_DSTM9         STIM(1,0) $G_DPWR $G_DGND $N_0010 IO_STM STIMULUS=C
U_DSTM10         STIM(1,0) $G_DPWR $G_DGND $N_0011 IO_STM STIMULUS=D

**** RESUMING EXCESS3TOBCD_CODE_CONVERTERS_USING_NAND_GATE.cir ****
.INC "EXCESS3TOBCD_CODE_CONVERTERS_USING_NAND_GATE.als"



**** INCLUDING EXCESS3TOBCD_CODE_CONVERTERS_USING_NAND_GATE.als ****
* Schematics Aliases *

.ALIASES
X_U5A           U5A(A=$N_0001 B=$N_0002 Y=$N_0003 PWR=$G_DPWR GND=$G_DGND )
X_U6A           U6A(A=$N_0003 B=$N_0004 Y=B3 PWR=$G_DPWR GND=$G_DGND )
X_U2A           U2A(A=$N_0002 B=$N_0002 Y=$N_0005 PWR=$G_DPWR GND=$G_DGND )
X_U7A           U7A(A=$N_0005 B=$N_0006 Y=$N_0007 PWR=$G_DPWR GND=$G_DGND )
X_U12A          U12A(A=$N_0007 B=$N_0008 C=$N_0009 Y=B2 PWR=$G_DPWR GND=$G_DGND
+  )
X_U3A           U3A(A=$N_0010 B=$N_0010 Y=$N_0006 PWR=$G_DPWR GND=$G_DGND )
X_U10A          U10A(A=$N_0001 B=$N_0010 C=$N_0011 Y=$N_0004 PWR=$G_DPWR
+  GND=$G_DGND )
X_U11A          U11A(A=$N_0002 B=$N_0010 C=$N_0011 Y=$N_0009 PWR=$G_DPWR
+  GND=$G_DGND )
X_U13A          U13A(A=$N_0011 B=$N_0006 Y=$N_0012 PWR=$G_DPWR GND=$G_DGND )
X_U14A          U14A(A=$N_0013 B=$N_0012 Y=B1 PWR=$G_DPWR GND=$G_DGND )
X_U8A           U8A(A=$N_0005 B=B0 Y=$N_0008 PWR=$G_DPWR GND=$G_DGND )
X_U4A           U4A(A=$N_0011 B=$N_0011 Y=B0 PWR=$G_DPWR GND=$G_DGND )
X_U9A           U9A(A=$N_0010 B=B0 Y=$N_0013 PWR=$G_DPWR GND=$G_DGND )
U_DSTM5          DSTM5(PWR=$G_DPWR GND=$G_DGND OUT0=$N_0001 )
U_DSTM7          DSTM7(PWR=$G_DPWR GND=$G_DGND OUT0=$N_0002 )
U_DSTM9          DSTM9(PWR=$G_DPWR GND=$G_DGND OUT0=$N_0010 )
U_DSTM10          DSTM10(PWR=$G_DPWR GND=$G_DGND OUT0=$N_0011 )
_    _(B3=B3)
_    _(B2=B2)
_    _(B1=B1)
_    _(B0=B0)
_    _($G_DPWR=$G_DPWR)
_    _($G_DGND=$G_DGND)
.ENDALIASES


**** RESUMING EXCESS3TOBCD_CODE_CONVERTERS_USING_NAND_GATE.cir ****
.probe


.END

* C:\Users\shesh\Documents\EXCESS3TOBINARY.stl written on Fri Nov 27 10:47:16 2020
* by Stimulus Editor -- Evaluation Version 9.1
;!Stimulus Get
;! A Digital B Digital C Digital D Digital
;!Ok
;!Plot Axis_Settings
;!Xrange 0s 80ms
;!AutoUniverse
;!XminRes 1ns
;!YminRes 1n
;!Ok
.STIMULUS A STIM (1, 1) ;! CLOCK 50 0.5 1 0
+   +0s 1
+   +10ms 0
+   Repeat Forever
+      +10ms 1
+      +10ms 0
+   EndRepeat
.STIMULUS B STIM (1, 1) ;! CLOCK 50 0.5 0 0
+   +0s 0
+   +10ms 1
+   Repeat Forever
+      +10ms 0
+      +10ms 1
+   EndRepeat
.STIMULUS C STIM (1, 1) ;! CLOCK 50 0.5 1 0
+   +0s 1
+   +10ms 0
+   Repeat Forever
+      +10ms 1
+      +10ms 0
+   EndRepeat
.STIMULUS D STIM (1, 1) ;! CLOCKP 20ms 10ms 0 0
+   +0s 0
+   +10ms 1
+   Repeat Forever
+      +10ms 0
+      +10ms 1
+   EndRepeat
.STIMULUS A STIM (1, 1) ;! CLOCK 50 0.5 1 0
+   +0s 1
+   +10ms 0
+   Repeat Forever
+      +10ms 1
+      +10ms 0
+   EndRepeat
.STIMULUS B STIM (1, 1) ;! CLOCK 50 0.5 0 0
+   +0s 0
+   +10ms 1
+   Repeat Forever
+      +10ms 0
+      +10ms 1
+   EndRepeat
.STIMULUS C STIM (1, 1) ;! CLOCK 50 0.5 1 0
+   +0s 1
+   +10ms 0
+   Repeat Forever
+      +10ms 1
+      +10ms 0
+   EndRepeat

**** 11/27/20 16:11:36 *********** Evaluation PSpice (Nov 1999) **************

 * C:\Users\shesh\Desktop\DIGITAL CIRCUITS LABORATORY ASSIGNMENT\EXCESS3TOBCD_CODE_CONVERTERS_USING_NAND_GATE\EXCESS3TOBCD_CODE_CONVE


 ****     Digital Gate MODEL PARAMETERS


******************************************************************************




               D_00            D_10            
      TPLHMN    4.400000E-09    4.400000E-09 
      TPLHTY   11.000000E-09   11.000000E-09 
      TPLHMX   22.000000E-09   22.000000E-09 
      TPHLMN    2.800000E-09    2.800000E-09 
      TPHLTY    7.000000E-09    7.000000E-09 
      TPHLMX   15.000000E-09   15.000000E-09 


**** 11/27/20 16:11:36 *********** Evaluation PSpice (Nov 1999) **************

 * C:\Users\shesh\Desktop\DIGITAL CIRCUITS LABORATORY ASSIGNMENT\EXCESS3TOBCD_CODE_CONVERTERS_USING_NAND_GATE\EXCESS3TOBCD_CODE_CONVE


 ****     Digital IO  MODEL PARAMETERS


******************************************************************************




               IO_STM          IO_STD          
        DRVL    0             104            
        DRVH    0              96.4          
       AtoD1                 AtoD_STD        
       AtoD2                 AtoD_STD_NX     
       AtoD3                 AtoD_STD        
       AtoD4                 AtoD_STD_NX     
       DtoA1 DtoA_STM        DtoA_STD        
       DtoA2 DtoA_STM        DtoA_STD        
       DtoA3 DtoA_STM        DtoA_STD        
       DtoA4 DtoA_STM        DtoA_STD        
      TSWHL1                    1.373000E-09 
      TSWHL2                    1.346000E-09 
      TSWHL3                    1.511000E-09 
      TSWHL4                    1.487000E-09 
      TSWLH1                    3.382000E-09 
      TSWLH2                    3.424000E-09 
      TSWLH3                    3.517000E-09 
      TSWLH4                    3.564000E-09 
       TPWRT  100.000000E+03  100.000000E+03 


WARNING -- No analog devices -- Small-Signal analysis ignored

          JOB CONCLUDED

          TOTAL JOB TIME             .09
