// Seed: 258776148
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  input id_2;
  input id_1;
  always @(negedge 1) begin
    id_4 <= 1'b0;
    id_4 <= 1;
    id_4 <= 1;
    if (id_2) begin
      id_4 <= id_1;
    end
  end
  assign id_5 = 1;
  logic id_6;
endmodule
