TimeQuest Timing Analyzer report for riscv
Sun May  3 22:22:35 2020
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock'
 13. Slow 1200mV 85C Model Hold: 'clock'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock'
 22. Slow 1200mV 0C Model Hold: 'clock'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock'
 30. Fast 1200mV 0C Model Hold: 'clock'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Output Ports
 45. Unconstrained Output Ports
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; riscv                                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  21.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 87.28 MHz ; 87.28 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clock ; -10.457 ; -3896.458         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clock ; 0.384 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clock ; -3.000 ; -1153.266                        ;
+-------+--------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                                                    ;
+---------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.457 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.769     ;
; -10.411 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.312      ; 11.721     ;
; -10.343 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.313      ; 11.654     ;
; -10.274 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[67] ; clock        ; clock       ; 1.000        ; 0.365      ; 11.637     ;
; -10.250 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.081     ; 11.167     ;
; -10.231 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.315      ; 11.544     ;
; -10.223 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.336      ; 11.557     ;
; -10.221 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.315      ; 11.534     ;
; -10.205 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.083     ; 11.120     ;
; -10.199 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.341      ; 11.538     ;
; -10.185 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.337      ; 11.520     ;
; -10.179 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.339      ; 11.516     ;
; -10.172 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[60] ; clock        ; clock       ; 1.000        ; 0.306      ; 11.476     ;
; -10.165 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[61] ; clock        ; clock       ; 1.000        ; 0.339      ; 11.502     ;
; -10.158 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.364      ; 11.520     ;
; -10.157 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.079     ; 11.076     ;
; -10.157 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[67] ; clock        ; clock       ; 1.000        ; 0.366      ; 11.521     ;
; -10.153 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.339      ; 11.490     ;
; -10.142 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.080     ; 11.060     ;
; -10.126 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[60] ; clock        ; clock       ; 1.000        ; 0.304      ; 11.428     ;
; -10.121 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.092     ; 11.027     ;
; -10.120 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.092     ; 11.026     ;
; -10.119 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.092     ; 11.025     ;
; -10.119 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[61] ; clock        ; clock       ; 1.000        ; 0.337      ; 11.454     ;
; -10.115 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.339      ; 11.452     ;
; -10.107 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.305      ; 11.410     ;
; -10.106 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.337      ; 11.441     ;
; -10.100 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.366      ; 11.464     ;
; -10.088 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.082     ; 11.004     ;
; -10.085 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.340      ; 11.423     ;
; -10.079 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[47] ; clock        ; clock       ; 1.000        ; 0.366      ; 11.443     ;
; -10.077 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.341      ; 11.416     ;
; -10.073 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.385     ;
; -10.071 ; Riscv:u|MemStage:memStage|memRg[2]         ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.315      ; 11.384     ;
; -10.069 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.340      ; 11.407     ;
; -10.068 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.338      ; 11.404     ;
; -10.061 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.303      ; 11.362     ;
; -10.058 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[60] ; clock        ; clock       ; 1.000        ; 0.305      ; 11.361     ;
; -10.051 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[61] ; clock        ; clock       ; 1.000        ; 0.338      ; 11.387     ;
; -10.041 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.365      ; 11.404     ;
; -10.038 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.342      ; 11.378     ;
; -10.033 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[47] ; clock        ; clock       ; 1.000        ; 0.364      ; 11.395     ;
; -10.028 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.342      ; 11.368     ;
; -10.025 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.339      ; 11.362     ;
; -10.023 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.091     ; 10.930     ;
; -10.022 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.091     ; 10.929     ;
; -10.021 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.091     ; 10.928     ;
; -10.020 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.332     ;
; -10.015 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.339      ; 11.352     ;
; -10.012 ; Riscv:u|FetchStage:fetchStage|ifRg[17]     ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.091     ; 10.919     ;
; -10.011 ; Riscv:u|FetchStage:fetchStage|ifRg[17]     ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.091     ; 10.918     ;
; -10.010 ; Riscv:u|FetchStage:fetchStage|ifRg[17]     ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.091     ; 10.917     ;
; -9.998  ; Riscv:u|DecodeStage:decodeStage|IdExRg[5]  ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.315      ; 11.311     ;
; -9.998  ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.340      ; 11.336     ;
; -9.993  ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.304      ; 11.295     ;
; -9.983  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.325      ; 11.306     ;
; -9.980  ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.292     ;
; -9.977  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.339      ; 11.314     ;
; -9.973  ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.342      ; 11.313     ;
; -9.965  ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[47] ; clock        ; clock       ; 1.000        ; 0.365      ; 11.328     ;
; -9.963  ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.275     ;
; -9.963  ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.342      ; 11.303     ;
; -9.946  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[67] ; clock        ; clock       ; 1.000        ; 0.367      ; 11.311     ;
; -9.946  ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.341      ; 11.285     ;
; -9.943  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.090     ; 10.851     ;
; -9.942  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.090     ; 10.850     ;
; -9.942  ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.323      ; 11.263     ;
; -9.941  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.090     ; 10.849     ;
; -9.939  ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[61] ; clock        ; clock       ; 1.000        ; 0.340      ; 11.277     ;
; -9.938  ; Riscv:u|FetchStage:fetchStage|ifRg[22]     ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.091     ; 10.845     ;
; -9.937  ; Riscv:u|FetchStage:fetchStage|ifRg[22]     ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.091     ; 10.844     ;
; -9.936  ; Riscv:u|FetchStage:fetchStage|ifRg[22]     ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.091     ; 10.843     ;
; -9.936  ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.315      ; 11.249     ;
; -9.933  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.081     ; 10.850     ;
; -9.933  ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.338      ; 11.269     ;
; -9.931  ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.078     ; 10.851     ;
; -9.929  ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[61] ; clock        ; clock       ; 1.000        ; 0.340      ; 11.267     ;
; -9.927  ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[60] ; clock        ; clock       ; 1.000        ; 0.307      ; 11.232     ;
; -9.921  ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.078     ; 10.841     ;
; -9.918  ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.313      ; 11.229     ;
; -9.917  ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[60] ; clock        ; clock       ; 1.000        ; 0.307      ; 11.222     ;
; -9.914  ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.314      ; 11.226     ;
; -9.907  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.341      ; 11.246     ;
; -9.904  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.341      ; 11.243     ;
; -9.895  ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.335      ; 11.228     ;
; -9.895  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.338      ; 11.231     ;
; -9.893  ; Riscv:u|FetchStage:fetchStage|ifRg[18]     ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.091     ; 10.800     ;
; -9.893  ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.341      ; 11.232     ;
; -9.892  ; Riscv:u|FetchStage:fetchStage|ifRg[18]     ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.091     ; 10.799     ;
; -9.891  ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.340      ; 11.229     ;
; -9.891  ; Riscv:u|FetchStage:fetchStage|ifRg[18]     ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.091     ; 10.798     ;
; -9.885  ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.335      ; 11.218     ;
; -9.883  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.341      ; 11.222     ;
; -9.881  ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.306      ; 11.185     ;
; -9.881  ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.340      ; 11.219     ;
; -9.880  ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.338      ; 11.216     ;
; -9.879  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.334      ; 11.211     ;
; -9.871  ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.306      ; 11.175     ;
; -9.869  ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.324      ; 11.191     ;
; -9.865  ; Riscv:u|FetchStage:fetchStage|ifRg[15]     ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.090     ; 10.773     ;
+---------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; Riscv:u|FetchStage:fetchStage|pcRg[1]                ; Riscv:u|FetchStage:fetchStage|pcRg[1]                                                                                          ; clock        ; clock       ; 0.000        ; 0.099      ; 0.669      ;
; 0.401 ; Riscv:u|Uart:uartPrinter|tx_state                    ; Riscv:u|Uart:uartPrinter|tx_state                                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2]    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0]    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1]    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; res_cnt[2]                                           ; res_cnt[2]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; res_cnt[1]                                           ; res_cnt[1]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Riscv:u|Uart:uartPrinter|tx_reg                      ; Riscv:u|Uart:uartPrinter|tx_reg                                                                                                ; clock        ; clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Riscv:u|Uart:uartPrinter|tx_buff[0]                  ; Riscv:u|Uart:uartPrinter|tx_buff[0]                                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Riscv:u|Uart:uartPrinter|tx_buff[9]                  ; Riscv:u|Uart:uartPrinter|tx_buff[9]                                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Riscv:u|Uart:uartPrinter|tx_counter[1]               ; Riscv:u|Uart:uartPrinter|tx_counter[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; Riscv:u|Uart:uartPrinter|tx_counter[0]               ; Riscv:u|Uart:uartPrinter|tx_counter[0]                                                                                         ; clock        ; clock       ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]      ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]                                                                                ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]      ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]                                                                                ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]      ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]                                                                                ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|tx_buff[8]                  ; Riscv:u|Uart:uartPrinter|tx_buff[8]                                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.669      ;
; 0.406 ; res_cnt[0]                                           ; res_cnt[0]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.082      ; 0.674      ;
; 0.436 ; Riscv:u|DecodeStage:decodeStage|IdExRg[85]           ; Riscv:u|ExStage:executionStage|exMemRg[33]                                                                                     ; clock        ; clock       ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; Riscv:u|Uart:uartPrinter|tx_buff[3]                  ; Riscv:u|Uart:uartPrinter|tx_buff[2]                                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.704      ;
; 0.437 ; Riscv:u|Uart:uartPrinter|tx_buff[5]                  ; Riscv:u|Uart:uartPrinter|tx_buff[4]                                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.704      ;
; 0.448 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0]    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.716      ;
; 0.449 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0]    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.717      ;
; 0.451 ; Riscv:u|FetchStage:fetchStage|pcRg[3]                ; Riscv:u|FetchStage:fetchStage|ifRg[35]                                                                                         ; clock        ; clock       ; 0.000        ; 0.080      ; 0.717      ;
; 0.456 ; res_cnt[2]                                           ; res_cnt[1]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.082      ; 0.724      ;
; 0.457 ; Riscv:u|ExStage:executionStage|exMemRg[1]            ; Riscv:u|MemStage:memStage|memRg[1]                                                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.724      ;
; 0.458 ; res_cnt[2]                                           ; res_cnt[0]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.082      ; 0.726      ;
; 0.459 ; res_cnt[0]                                           ; res_cnt[2]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.082      ; 0.727      ;
; 0.543 ; int_res                                              ; Riscv:u|ExStage:executionStage|exMemRg[28]                                                                                     ; clock        ; clock       ; 0.000        ; 0.512      ; 1.241      ;
; 0.560 ; Riscv:u|DecodeStage:decodeStage|IdExRg[87]           ; Riscv:u|ExStage:executionStage|exMemRg[35]                                                                                     ; clock        ; clock       ; 0.000        ; 0.513      ; 1.259      ;
; 0.572 ; Riscv:u|ExStage:executionStage|exMemRg[49]           ; Riscv:u|ExStage:executionStage|exMemRg[17]                                                                                     ; clock        ; clock       ; 0.000        ; 0.099      ; 0.857      ;
; 0.576 ; Riscv:u|FetchStage:fetchStage|ifRg[10]               ; Riscv:u|DecodeStage:decodeStage|IdExRg[3]                                                                                      ; clock        ; clock       ; 0.000        ; 0.081      ; 0.843      ;
; 0.599 ; res_reg2                                             ; int_res                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.081      ; 0.866      ;
; 0.602 ; Riscv:u|ExStage:executionStage|ctlRg[6]              ; Riscv:u|MemStage:memStage|ctlReg[1]                                                                                            ; clock        ; clock       ; 0.000        ; 0.082      ; 0.870      ;
; 0.612 ; Riscv:u|ExStage:executionStage|exMemRg[20]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.439      ; 1.273      ;
; 0.623 ; Riscv:u|Uart:uartPrinter|tx_buff[8]                  ; Riscv:u|Uart:uartPrinter|tx_buff[7]                                                                                            ; clock        ; clock       ; 0.000        ; 0.080      ; 0.889      ;
; 0.625 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|MemStage:memStage|memRg[3]                                                                                             ; clock        ; clock       ; 0.000        ; 0.082      ; 0.893      ;
; 0.633 ; res_cnt[2]                                           ; res_reg1                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.082      ; 0.901      ;
; 0.641 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                   ; Riscv:u|Uart:uartPrinter|tx_clk[1]                                                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.908      ;
; 0.641 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; Riscv:u|Uart:uartPrinter|tx_clk[2]                   ; Riscv:u|Uart:uartPrinter|tx_clk[2]                                                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                   ; Riscv:u|Uart:uartPrinter|tx_clk[7]                                                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                   ; Riscv:u|Uart:uartPrinter|tx_clk[3]                                                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; Riscv:u|Uart:uartPrinter|tx_clk[5]                   ; Riscv:u|Uart:uartPrinter|tx_clk[5]                                                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; Riscv:u|DecodeStage:decodeStage|IdExRg[86]           ; Riscv:u|ExStage:executionStage|exMemRg[34]                                                                                     ; clock        ; clock       ; 0.000        ; 0.099      ; 0.930      ;
; 0.646 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                   ; Riscv:u|Uart:uartPrinter|tx_clk[4]                                                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.914      ;
; 0.647 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.914      ;
; 0.659 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1]    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.927      ;
; 0.661 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.928      ;
; 0.662 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                   ; Riscv:u|Uart:uartPrinter|tx_clk[6]                                                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.929      ;
; 0.662 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.441      ; 1.325      ;
; 0.666 ; res_cnt[0]                                           ; res_cnt[1]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.082      ; 0.934      ;
; 0.667 ; res_cnt[1]                                           ; res_cnt[2]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.082      ; 0.935      ;
; 0.669 ; Riscv:u|Uart:uartPrinter|tx_clk[0]                   ; Riscv:u|Uart:uartPrinter|tx_clk[0]                                                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.936      ;
; 0.669 ; Riscv:u|ExStage:executionStage|exMemRg[12]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.443      ; 1.334      ;
; 0.670 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]                                                                                    ; clock        ; clock       ; 0.000        ; 0.081      ; 0.937      ;
; 0.671 ; res_cnt[1]                                           ; res_cnt[0]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.082      ; 0.939      ;
; 0.674 ; Riscv:u|ExStage:executionStage|exMemRg[0]            ; Riscv:u|MemStage:memStage|memRg[0]                                                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 0.941      ;
; 0.676 ; Riscv:u|ExStage:executionStage|exMemRg[18]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.478      ; 1.376      ;
; 0.677 ; Riscv:u|Uart:uartPrinter|tx_counter[0]               ; Riscv:u|Uart:uartPrinter|tx_counter[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.082      ; 0.945      ;
; 0.686 ; Riscv:u|ExStage:executionStage|exMemRg[11]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.944      ;
; 0.689 ; Riscv:u|Uart:uartPrinter|tx_buff[4]                  ; Riscv:u|Uart:uartPrinter|tx_buff[3]                                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.956      ;
; 0.689 ; Riscv:u|Uart:uartPrinter|tx_buff[7]                  ; Riscv:u|Uart:uartPrinter|tx_buff[6]                                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.956      ;
; 0.693 ; Riscv:u|Uart:uartPrinter|tx_buff[2]                  ; Riscv:u|Uart:uartPrinter|tx_buff[1]                                                                                            ; clock        ; clock       ; 0.000        ; 0.081      ; 0.960      ;
; 0.698 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.443      ; 1.363      ;
; 0.707 ; Riscv:u|ExStage:executionStage|exMemRg[51]           ; Riscv:u|ExStage:executionStage|exMemRg[19]                                                                                     ; clock        ; clock       ; 0.000        ; 0.098      ; 0.991      ;
; 0.708 ; Riscv:u|ExStage:executionStage|exMemRg[48]           ; Riscv:u|ExStage:executionStage|exMemRg[16]                                                                                     ; clock        ; clock       ; 0.000        ; 0.099      ; 0.993      ;
; 0.724 ; Riscv:u|Uart:uartPrinter|tx_state                    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full                                                                              ; clock        ; clock       ; 0.000        ; 0.082      ; 0.992      ;
; 0.732 ; res_cnt[1]                                           ; res_reg1                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.082      ; 1.000      ;
; 0.732 ; Riscv:u|DecodeStage:decodeStage|IdExRg[71]           ; Riscv:u|ExStage:executionStage|exMemRg[19]                                                                                     ; clock        ; clock       ; 0.000        ; 0.098      ; 1.016      ;
; 0.740 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_2[5] ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[21]                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 1.007      ;
; 0.749 ; Riscv:u|ExStage:executionStage|exMemRg[2]            ; Riscv:u|MemStage:memStage|memRg[2]                                                                                             ; clock        ; clock       ; 0.000        ; 0.081      ; 1.016      ;
; 0.752 ; Riscv:u|ExStage:executionStage|exMemRg[25]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.036      ; 1.010      ;
; 0.756 ; Riscv:u|ExStage:executionStage|exMemRg[35]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.036      ; 1.014      ;
; 0.758 ; Riscv:u|ExStage:executionStage|exMemRg[13]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.034      ; 1.014      ;
; 0.759 ; Riscv:u|ExStage:executionStage|exMemRg[7]            ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.028      ; 1.009      ;
; 0.763 ; Riscv:u|ExStage:executionStage|exMemRg[43]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.056      ; 1.041      ;
; 0.768 ; Riscv:u|ExStage:executionStage|exMemRg[9]            ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.028      ; 1.018      ;
; 0.770 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.442      ; 1.434      ;
; 0.770 ; Riscv:u|ExStage:executionStage|exMemRg[30]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.035      ; 1.027      ;
; 0.771 ; Riscv:u|ExStage:executionStage|exMemRg[27]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.029      ; 1.022      ;
; 0.778 ; Riscv:u|ExStage:executionStage|exMemRg[32]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.033      ; 1.033      ;
; 0.780 ; Riscv:u|ExStage:executionStage|exMemRg[6]            ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.028      ; 1.030      ;
; 0.789 ; Riscv:u|ExStage:executionStage|exMemRg[28]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.026      ; 1.037      ;
; 0.790 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]      ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]                                                                                ; clock        ; clock       ; 0.000        ; 0.081      ; 1.057      ;
; 0.797 ; Riscv:u|ExStage:executionStage|exMemRg[44]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.058      ; 1.077      ;
; 0.797 ; Riscv:u|ExStage:executionStage|exMemRg[29]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.036      ; 1.055      ;
; 0.797 ; Riscv:u|ExStage:executionStage|exMemRg[15]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.036      ; 1.055      ;
; 0.798 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]          ; Riscv:u|Uart:uartPrinter|tx_baud_tick                                                                                          ; clock        ; clock       ; 0.000        ; 0.081      ; 1.065      ;
; 0.804 ; Riscv:u|ExStage:executionStage|exMemRg[17]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.028      ; 1.054      ;
; 0.805 ; Riscv:u|ExStage:executionStage|exMemRg[46]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.022      ; 1.049      ;
; 0.810 ; Riscv:u|ExStage:executionStage|exMemRg[23]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.027      ; 1.059      ;
; 0.815 ; Riscv:u|ExStage:executionStage|exMemRg[36]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.026      ; 1.063      ;
; 0.824 ; res_reg1                                             ; res_reg2                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.096      ; 1.106      ;
; 0.829 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]      ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]                                                                                ; clock        ; clock       ; 0.000        ; 0.081      ; 1.096      ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 95.18 MHz ; 95.18 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -9.506 ; -3517.873         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.337 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -1152.738                       ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                                                    ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.506 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.290      ; 10.795     ;
; -9.454 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.287      ; 10.740     ;
; -9.420 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.073     ; 10.346     ;
; -9.392 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.075     ; 10.316     ;
; -9.386 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[67] ; clock        ; clock       ; 1.000        ; 0.337      ; 10.722     ;
; -9.381 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.313      ; 10.693     ;
; -9.365 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.288      ; 10.652     ;
; -9.352 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.314      ; 10.665     ;
; -9.349 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.336      ; 10.684     ;
; -9.331 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.072     ; 10.258     ;
; -9.303 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.074     ; 10.228     ;
; -9.297 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[67] ; clock        ; clock       ; 1.000        ; 0.338      ; 10.634     ;
; -9.292 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.314      ; 10.605     ;
; -9.276 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.318      ; 10.593     ;
; -9.269 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.312      ; 10.580     ;
; -9.263 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.315      ; 10.577     ;
; -9.260 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.337      ; 10.596     ;
; -9.255 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[60] ; clock        ; clock       ; 1.000        ; 0.281      ; 10.535     ;
; -9.252 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[61] ; clock        ; clock       ; 1.000        ; 0.316      ; 10.567     ;
; -9.240 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.070     ; 10.169     ;
; -9.230 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.518     ;
; -9.225 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.314      ; 10.538     ;
; -9.224 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.315      ; 10.538     ;
; -9.219 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.507     ;
; -9.203 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[60] ; clock        ; clock       ; 1.000        ; 0.278      ; 10.480     ;
; -9.200 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[61] ; clock        ; clock       ; 1.000        ; 0.313      ; 10.512     ;
; -9.194 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.085     ; 10.108     ;
; -9.193 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.085     ; 10.107     ;
; -9.192 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.085     ; 10.106     ;
; -9.180 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.339      ; 10.518     ;
; -9.180 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.313      ; 10.492     ;
; -9.178 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.281      ; 10.458     ;
; -9.177 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.316      ; 10.492     ;
; -9.172 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.316      ; 10.487     ;
; -9.165 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[47] ; clock        ; clock       ; 1.000        ; 0.339      ; 10.503     ;
; -9.165 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.317      ; 10.481     ;
; -9.136 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.315      ; 10.450     ;
; -9.135 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.316      ; 10.450     ;
; -9.126 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.278      ; 10.403     ;
; -9.116 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.071     ; 10.044     ;
; -9.114 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[60] ; clock        ; clock       ; 1.000        ; 0.279      ; 10.392     ;
; -9.113 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.072     ; 10.040     ;
; -9.113 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[47] ; clock        ; clock       ; 1.000        ; 0.336      ; 10.448     ;
; -9.111 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[61] ; clock        ; clock       ; 1.000        ; 0.314      ; 10.424     ;
; -9.111 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.071     ; 10.039     ;
; -9.107 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[67] ; clock        ; clock       ; 1.000        ; 0.340      ; 10.446     ;
; -9.105 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.084     ; 10.020     ;
; -9.104 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.084     ; 10.019     ;
; -9.103 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.084     ; 10.018     ;
; -9.102 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.316      ; 10.417     ;
; -9.101 ; Riscv:u|MemStage:memStage|memRg[2]         ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.389     ;
; -9.099 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.387     ;
; -9.088 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.301      ; 10.388     ;
; -9.078 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.316      ; 10.393     ;
; -9.072 ; Riscv:u|MemStage:memStage|memRg[3]         ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.360     ;
; -9.059 ; Riscv:u|MemStage:memStage|memRg[0]         ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.347     ;
; -9.055 ; Riscv:u|FetchStage:fetchStage|ifRg[17]     ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.082     ; 9.972      ;
; -9.054 ; Riscv:u|FetchStage:fetchStage|ifRg[17]     ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.082     ; 9.971      ;
; -9.053 ; Riscv:u|FetchStage:fetchStage|ifRg[17]     ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.082     ; 9.970      ;
; -9.053 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.082     ; 9.970      ;
; -9.053 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.341     ;
; -9.052 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.338      ; 10.389     ;
; -9.052 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.082     ; 9.969      ;
; -9.051 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.314      ; 10.364     ;
; -9.051 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.082     ; 9.968      ;
; -9.047 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.338      ; 10.384     ;
; -9.046 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.314      ; 10.359     ;
; -9.037 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.279      ; 10.315     ;
; -9.036 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.298      ; 10.333     ;
; -9.032 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.316      ; 10.347     ;
; -9.024 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[47] ; clock        ; clock       ; 1.000        ; 0.337      ; 10.360     ;
; -9.017 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.071     ; 9.945      ;
; -9.017 ; Riscv:u|DecodeStage:decodeStage|IdExRg[5]  ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.305     ;
; -9.009 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.073     ; 9.935      ;
; -9.009 ; Riscv:u|FetchStage:fetchStage|ifRg[18]     ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.082     ; 9.926      ;
; -9.008 ; Riscv:u|FetchStage:fetchStage|ifRg[18]     ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.082     ; 9.925      ;
; -9.007 ; Riscv:u|FetchStage:fetchStage|ifRg[18]     ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.082     ; 9.924      ;
; -9.004 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.073     ; 9.930      ;
; -9.000 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.317      ; 10.316     ;
; -8.998 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.315      ; 10.312     ;
; -8.994 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[66] ; clock        ; clock       ; 1.000        ; 0.319      ; 10.312     ;
; -8.993 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.315      ; 10.307     ;
; -8.991 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[65] ; clock        ; clock       ; 1.000        ; 0.319      ; 10.309     ;
; -8.990 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.315      ; 10.304     ;
; -8.989 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.317      ; 10.305     ;
; -8.987 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[53] ; clock        ; clock       ; 1.000        ; 0.305      ; 10.291     ;
; -8.986 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[52] ; clock        ; clock       ; 1.000        ; 0.318      ; 10.303     ;
; -8.986 ; Riscv:u|FetchStage:fetchStage|ifRg[22]     ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.082     ; 9.903      ;
; -8.984 ; Riscv:u|FetchStage:fetchStage|ifRg[22]     ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.082     ; 9.901      ;
; -8.984 ; Riscv:u|FetchStage:fetchStage|ifRg[22]     ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.082     ; 9.901      ;
; -8.983 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.310      ; 10.292     ;
; -8.980 ; Riscv:u|FetchStage:fetchStage|ifRg[16]     ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.081     ; 9.898      ;
; -8.979 ; Riscv:u|FetchStage:fetchStage|ifRg[16]     ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.081     ; 9.897      ;
; -8.978 ; Riscv:u|FetchStage:fetchStage|ifRg[16]     ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.081     ; 9.896      ;
; -8.976 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[61] ; clock        ; clock       ; 1.000        ; 0.315      ; 10.290     ;
; -8.975 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.307      ; 10.281     ;
; -8.973 ; Riscv:u|ExStage:executionStage|exMemRg[1]  ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.261     ;
; -8.971 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.071     ; 9.899      ;
; -8.970 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[60] ; clock        ; clock       ; 1.000        ; 0.280      ; 10.249     ;
; -8.970 ; Riscv:u|DecodeStage:decodeStage|IdExRg[8]  ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.289      ; 10.258     ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; Riscv:u|FetchStage:fetchStage|pcRg[1]                ; Riscv:u|FetchStage:fetchStage|pcRg[1]                                                                                          ; clock        ; clock       ; 0.000        ; 0.089      ; 0.597      ;
; 0.353 ; res_cnt[2]                                           ; res_cnt[2]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; res_cnt[1]                                           ; res_cnt[1]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Riscv:u|Uart:uartPrinter|tx_reg                      ; Riscv:u|Uart:uartPrinter|tx_reg                                                                                                ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Riscv:u|Uart:uartPrinter|tx_buff[0]                  ; Riscv:u|Uart:uartPrinter|tx_buff[0]                                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Riscv:u|Uart:uartPrinter|tx_buff[8]                  ; Riscv:u|Uart:uartPrinter|tx_buff[8]                                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Riscv:u|Uart:uartPrinter|tx_buff[9]                  ; Riscv:u|Uart:uartPrinter|tx_buff[9]                                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Riscv:u|Uart:uartPrinter|tx_counter[1]               ; Riscv:u|Uart:uartPrinter|tx_counter[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Riscv:u|Uart:uartPrinter|tx_counter[0]               ; Riscv:u|Uart:uartPrinter|tx_counter[0]                                                                                         ; clock        ; clock       ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|tx_state                    ; Riscv:u|Uart:uartPrinter|tx_state                                                                                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2]    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0]    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0]                                                                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1]    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]      ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]      ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]      ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; res_cnt[0]                                           ; res_cnt[0]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.073      ; 0.608      ;
; 0.402 ; Riscv:u|Uart:uartPrinter|tx_buff[5]                  ; Riscv:u|Uart:uartPrinter|tx_buff[4]                                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.646      ;
; 0.403 ; Riscv:u|Uart:uartPrinter|tx_buff[3]                  ; Riscv:u|Uart:uartPrinter|tx_buff[2]                                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.647      ;
; 0.403 ; Riscv:u|DecodeStage:decodeStage|IdExRg[85]           ; Riscv:u|ExStage:executionStage|exMemRg[33]                                                                                     ; clock        ; clock       ; 0.000        ; 0.072      ; 0.646      ;
; 0.406 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0]    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.649      ;
; 0.407 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0]    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.650      ;
; 0.416 ; Riscv:u|FetchStage:fetchStage|pcRg[3]                ; Riscv:u|FetchStage:fetchStage|ifRg[35]                                                                                         ; clock        ; clock       ; 0.000        ; 0.072      ; 0.659      ;
; 0.421 ; res_cnt[2]                                           ; res_cnt[1]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.073      ; 0.665      ;
; 0.421 ; Riscv:u|ExStage:executionStage|exMemRg[1]            ; Riscv:u|MemStage:memStage|memRg[1]                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.664      ;
; 0.423 ; res_cnt[2]                                           ; res_cnt[0]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.073      ; 0.667      ;
; 0.425 ; res_cnt[0]                                           ; res_cnt[2]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.073      ; 0.669      ;
; 0.504 ; int_res                                              ; Riscv:u|ExStage:executionStage|exMemRg[28]                                                                                     ; clock        ; clock       ; 0.000        ; 0.470      ; 1.145      ;
; 0.509 ; Riscv:u|DecodeStage:decodeStage|IdExRg[87]           ; Riscv:u|ExStage:executionStage|exMemRg[35]                                                                                     ; clock        ; clock       ; 0.000        ; 0.469      ; 1.149      ;
; 0.524 ; Riscv:u|ExStage:executionStage|exMemRg[49]           ; Riscv:u|ExStage:executionStage|exMemRg[17]                                                                                     ; clock        ; clock       ; 0.000        ; 0.089      ; 0.784      ;
; 0.528 ; Riscv:u|FetchStage:fetchStage|ifRg[10]               ; Riscv:u|DecodeStage:decodeStage|IdExRg[3]                                                                                      ; clock        ; clock       ; 0.000        ; 0.073      ; 0.772      ;
; 0.547 ; res_reg2                                             ; int_res                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.073      ; 0.791      ;
; 0.554 ; Riscv:u|ExStage:executionStage|ctlRg[6]              ; Riscv:u|MemStage:memStage|ctlReg[1]                                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.798      ;
; 0.566 ; Riscv:u|ExStage:executionStage|exMemRg[20]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.392      ; 1.159      ;
; 0.574 ; Riscv:u|Uart:uartPrinter|tx_buff[8]                  ; Riscv:u|Uart:uartPrinter|tx_buff[7]                                                                                            ; clock        ; clock       ; 0.000        ; 0.072      ; 0.817      ;
; 0.579 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|MemStage:memStage|memRg[3]                                                                                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.823      ;
; 0.586 ; Riscv:u|Uart:uartPrinter|tx_clk[2]                   ; Riscv:u|Uart:uartPrinter|tx_clk[2]                                                                                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                   ; Riscv:u|Uart:uartPrinter|tx_clk[1]                                                                                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; res_cnt[2]                                           ; res_reg1                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.074      ; 0.831      ;
; 0.586 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                   ; Riscv:u|Uart:uartPrinter|tx_clk[7]                                                                                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.830      ;
; 0.589 ; Riscv:u|Uart:uartPrinter|tx_clk[5]                   ; Riscv:u|Uart:uartPrinter|tx_clk[5]                                                                                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                   ; Riscv:u|Uart:uartPrinter|tx_clk[3]                                                                                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.834      ;
; 0.590 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                   ; Riscv:u|Uart:uartPrinter|tx_clk[4]                                                                                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.835      ;
; 0.594 ; Riscv:u|DecodeStage:decodeStage|IdExRg[86]           ; Riscv:u|ExStage:executionStage|exMemRg[34]                                                                                     ; clock        ; clock       ; 0.000        ; 0.089      ; 0.854      ;
; 0.604 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1]    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                   ; Riscv:u|Uart:uartPrinter|tx_clk[6]                                                                                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.849      ;
; 0.605 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.848      ;
; 0.609 ; res_cnt[0]                                           ; res_cnt[1]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.073      ; 0.853      ;
; 0.610 ; res_cnt[1]                                           ; res_cnt[2]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.073      ; 0.854      ;
; 0.611 ; Riscv:u|Uart:uartPrinter|tx_clk[0]                   ; Riscv:u|Uart:uartPrinter|tx_clk[0]                                                                                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.855      ;
; 0.613 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]                                                                                    ; clock        ; clock       ; 0.000        ; 0.072      ; 0.856      ;
; 0.614 ; res_cnt[1]                                           ; res_cnt[0]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.073      ; 0.858      ;
; 0.618 ; Riscv:u|ExStage:executionStage|exMemRg[0]            ; Riscv:u|MemStage:memStage|memRg[0]                                                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.861      ;
; 0.624 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.396      ; 1.221      ;
; 0.624 ; Riscv:u|Uart:uartPrinter|tx_counter[0]               ; Riscv:u|Uart:uartPrinter|tx_counter[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.073      ; 0.868      ;
; 0.628 ; Riscv:u|Uart:uartPrinter|tx_buff[7]                  ; Riscv:u|Uart:uartPrinter|tx_buff[6]                                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.872      ;
; 0.630 ; Riscv:u|Uart:uartPrinter|tx_buff[4]                  ; Riscv:u|Uart:uartPrinter|tx_buff[3]                                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.874      ;
; 0.631 ; Riscv:u|Uart:uartPrinter|tx_buff[2]                  ; Riscv:u|Uart:uartPrinter|tx_buff[1]                                                                                            ; clock        ; clock       ; 0.000        ; 0.073      ; 0.875      ;
; 0.632 ; Riscv:u|ExStage:executionStage|exMemRg[12]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.397      ; 1.230      ;
; 0.649 ; Riscv:u|DecodeStage:decodeStage|IdExRg[71]           ; Riscv:u|ExStage:executionStage|exMemRg[19]                                                                                     ; clock        ; clock       ; 0.000        ; 0.088      ; 0.908      ;
; 0.650 ; Riscv:u|ExStage:executionStage|exMemRg[51]           ; Riscv:u|ExStage:executionStage|exMemRg[19]                                                                                     ; clock        ; clock       ; 0.000        ; 0.088      ; 0.909      ;
; 0.652 ; Riscv:u|ExStage:executionStage|exMemRg[48]           ; Riscv:u|ExStage:executionStage|exMemRg[16]                                                                                     ; clock        ; clock       ; 0.000        ; 0.088      ; 0.911      ;
; 0.654 ; Riscv:u|ExStage:executionStage|exMemRg[18]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.429      ; 1.284      ;
; 0.655 ; Riscv:u|ExStage:executionStage|exMemRg[11]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.022      ; 0.878      ;
; 0.657 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_2[5] ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[21]                                                             ; clock        ; clock       ; 0.000        ; 0.072      ; 0.900      ;
; 0.659 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.397      ; 1.257      ;
; 0.662 ; Riscv:u|Uart:uartPrinter|tx_state                    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full                                                                              ; clock        ; clock       ; 0.000        ; 0.072      ; 0.905      ;
; 0.676 ; res_cnt[1]                                           ; res_reg1                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.074      ; 0.921      ;
; 0.697 ; Riscv:u|ExStage:executionStage|exMemRg[2]            ; Riscv:u|MemStage:memStage|memRg[2]                                                                                             ; clock        ; clock       ; 0.000        ; 0.073      ; 0.941      ;
; 0.720 ; Riscv:u|ExStage:executionStage|exMemRg[13]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.020      ; 0.941      ;
; 0.720 ; Riscv:u|ExStage:executionStage|exMemRg[25]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.022      ; 0.943      ;
; 0.722 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]      ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.965      ;
; 0.725 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]          ; Riscv:u|Uart:uartPrinter|tx_baud_tick                                                                                          ; clock        ; clock       ; 0.000        ; 0.072      ; 0.968      ;
; 0.726 ; Riscv:u|ExStage:executionStage|exMemRg[35]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.022      ; 0.949      ;
; 0.734 ; Riscv:u|ExStage:executionStage|exMemRg[7]            ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.014      ; 0.949      ;
; 0.737 ; Riscv:u|ExStage:executionStage|exMemRg[43]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.042      ; 0.980      ;
; 0.737 ; Riscv:u|ExStage:executionStage|exMemRg[27]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.015      ; 0.953      ;
; 0.740 ; Riscv:u|ExStage:executionStage|exMemRg[30]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.021      ; 0.962      ;
; 0.742 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.395      ; 1.338      ;
; 0.742 ; Riscv:u|ExStage:executionStage|exMemRg[32]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.019      ; 0.962      ;
; 0.743 ; Riscv:u|ExStage:executionStage|exMemRg[9]            ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.014      ; 0.958      ;
; 0.749 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]      ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]                                                                                ; clock        ; clock       ; 0.000        ; 0.072      ; 0.992      ;
; 0.749 ; Riscv:u|ExStage:executionStage|exMemRg[29]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.022      ; 0.972      ;
; 0.750 ; Riscv:u|ExStage:executionStage|exMemRg[15]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.022      ; 0.973      ;
; 0.753 ; Riscv:u|ExStage:executionStage|exMemRg[6]            ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.014      ; 0.968      ;
; 0.763 ; Riscv:u|ExStage:executionStage|exMemRg[44]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.044      ; 1.008      ;
; 0.763 ; Riscv:u|ExStage:executionStage|exMemRg[28]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.011      ; 0.975      ;
; 0.767 ; res_reg1                                             ; res_reg2                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.085      ; 1.023      ;
; 0.776 ; Riscv:u|ExStage:executionStage|exMemRg[17]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.014      ; 0.991      ;
; 0.776 ; Riscv:u|ExStage:executionStage|exMemRg[23]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.013      ; 0.990      ;
; 0.778 ; Riscv:u|ExStage:executionStage|exMemRg[46]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.009      ; 0.988      ;
; 0.779 ; Riscv:u|ExStage:executionStage|exMemRg[36]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.014      ; 0.994      ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clock ; -4.778 ; -1562.852         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clock ; 0.173 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clock ; -3.000 ; -1143.910                       ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                                                    ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.778 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[67] ; clock        ; clock       ; 1.000        ; 0.162      ; 5.927      ;
; -4.758 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[67] ; clock        ; clock       ; 1.000        ; 0.161      ; 5.906      ;
; -4.700 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.044     ; 5.643      ;
; -4.698 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.041     ; 5.644      ;
; -4.696 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.161      ; 5.844      ;
; -4.686 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[67] ; clock        ; clock       ; 1.000        ; 0.164      ; 5.837      ;
; -4.680 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.045     ; 5.622      ;
; -4.678 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.042     ; 5.623      ;
; -4.676 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.160      ; 5.823      ;
; -4.670 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.147      ; 5.804      ;
; -4.661 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.056     ; 5.592      ;
; -4.660 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.056     ; 5.591      ;
; -4.659 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.056     ; 5.590      ;
; -4.658 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.157      ; 5.802      ;
; -4.642 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.054     ; 5.575      ;
; -4.641 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.057     ; 5.571      ;
; -4.641 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.054     ; 5.574      ;
; -4.640 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.057     ; 5.570      ;
; -4.640 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.054     ; 5.573      ;
; -4.639 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.057     ; 5.569      ;
; -4.638 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.156      ; 5.781      ;
; -4.634 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.156      ; 5.777      ;
; -4.614 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.159      ; 5.760      ;
; -4.614 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.155      ; 5.756      ;
; -4.608 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.042     ; 5.553      ;
; -4.606 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.039     ; 5.554      ;
; -4.604 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.163      ; 5.754      ;
; -4.604 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.159      ; 5.750      ;
; -4.592 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[60] ; clock        ; clock       ; 1.000        ; 0.141      ; 5.720      ;
; -4.589 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.145      ; 5.721      ;
; -4.578 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.156      ; 5.721      ;
; -4.573 ; Riscv:u|FetchStage:fetchStage|ifRg[17]     ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.048     ; 5.512      ;
; -4.572 ; Riscv:u|FetchStage:fetchStage|ifRg[17]     ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.048     ; 5.511      ;
; -4.571 ; Riscv:u|FetchStage:fetchStage|ifRg[17]     ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.048     ; 5.510      ;
; -4.569 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.144      ; 5.700      ;
; -4.566 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.159      ; 5.712      ;
; -4.564 ; Riscv:u|FetchStage:fetchStage|ifRg[16]     ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.047     ; 5.504      ;
; -4.563 ; Riscv:u|FetchStage:fetchStage|ifRg[16]     ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.047     ; 5.503      ;
; -4.562 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.155      ; 5.704      ;
; -4.562 ; Riscv:u|FetchStage:fetchStage|ifRg[16]     ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.047     ; 5.502      ;
; -4.558 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.155      ; 5.700      ;
; -4.557 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.159      ; 5.703      ;
; -4.548 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[61] ; clock        ; clock       ; 1.000        ; 0.156      ; 5.691      ;
; -4.547 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.158      ; 5.692      ;
; -4.544 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[61] ; clock        ; clock       ; 1.000        ; 0.158      ; 5.689      ;
; -4.542 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[49] ; clock        ; clock       ; 1.000        ; 0.158      ; 5.687      ;
; -4.542 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.154      ; 5.683      ;
; -4.528 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[61] ; clock        ; clock       ; 1.000        ; 0.155      ; 5.670      ;
; -4.527 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[47] ; clock        ; clock       ; 1.000        ; 0.163      ; 5.677      ;
; -4.525 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.039     ; 5.473      ;
; -4.524 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[60] ; clock        ; clock       ; 1.000        ; 0.138      ; 5.649      ;
; -4.524 ; Riscv:u|FetchStage:fetchStage|ifRg[15]     ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.047     ; 5.464      ;
; -4.523 ; Riscv:u|FetchStage:fetchStage|ifRg[15]     ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.047     ; 5.463      ;
; -4.522 ; Riscv:u|FetchStage:fetchStage|ifRg[22]     ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.048     ; 5.461      ;
; -4.522 ; Riscv:u|FetchStage:fetchStage|ifRg[15]     ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.047     ; 5.462      ;
; -4.521 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.163      ; 5.671      ;
; -4.521 ; Riscv:u|FetchStage:fetchStage|ifRg[22]     ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.048     ; 5.460      ;
; -4.520 ; Riscv:u|FetchStage:fetchStage|ifRg[22]     ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.048     ; 5.459      ;
; -4.518 ; Riscv:u|DecodeStage:decodeStage|IdExRg[10] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.158      ; 5.663      ;
; -4.515 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[53] ; clock        ; clock       ; 1.000        ; 0.151      ; 5.653      ;
; -4.515 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.039     ; 5.463      ;
; -4.511 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[60] ; clock        ; clock       ; 1.000        ; 0.139      ; 5.637      ;
; -4.511 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.163      ; 5.661      ;
; -4.509 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.157      ; 5.653      ;
; -4.506 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.156      ; 5.649      ;
; -4.503 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.156      ; 5.646      ;
; -4.501 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.154      ; 5.642      ;
; -4.499 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.157      ; 5.643      ;
; -4.496 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[67] ; clock        ; clock       ; 1.000        ; 0.164      ; 5.647      ;
; -4.495 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[53] ; clock        ; clock       ; 1.000        ; 0.150      ; 5.632      ;
; -4.488 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.144      ; 5.619      ;
; -4.486 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[64] ; clock        ; clock       ; 1.000        ; 0.158      ; 5.631      ;
; -4.486 ; Riscv:u|FetchStage:fetchStage|ifRg[21]     ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.053     ; 5.420      ;
; -4.486 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[67] ; clock        ; clock       ; 1.000        ; 0.164      ; 5.637      ;
; -4.485 ; Riscv:u|FetchStage:fetchStage|ifRg[21]     ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.053     ; 5.419      ;
; -4.484 ; Riscv:u|FetchStage:fetchStage|ifRg[21]     ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.053     ; 5.418      ;
; -4.481 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.147      ; 5.615      ;
; -4.481 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.153      ; 5.621      ;
; -4.480 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.146      ; 5.613      ;
; -4.478 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[41] ; clock        ; clock       ; 1.000        ; 0.147      ; 5.612      ;
; -4.476 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.157      ; 5.620      ;
; -4.472 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[43] ; clock        ; clock       ; 1.000        ; 0.141      ; 5.600      ;
; -4.472 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[60] ; clock        ; clock       ; 1.000        ; 0.141      ; 5.600      ;
; -4.471 ; Riscv:u|MemStage:memStage|memRg[1]         ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.158      ; 5.616      ;
; -4.470 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.042     ; 5.415      ;
; -4.470 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[62] ; clock        ; clock       ; 1.000        ; 0.157      ; 5.614      ;
; -4.469 ; Riscv:u|FetchStage:fetchStage|ifRg[18]     ; Riscv:u|FetchStage:fetchStage|pcRg[6]      ; clock        ; clock       ; 1.000        ; -0.048     ; 5.408      ;
; -4.469 ; Riscv:u|ExStage:executionStage|exMemRg[2]  ; Riscv:u|ExStage:executionStage|exMemRg[60] ; clock        ; clock       ; 1.000        ; 0.141      ; 5.597      ;
; -4.468 ; Riscv:u|FetchStage:fetchStage|ifRg[18]     ; Riscv:u|FetchStage:fetchStage|pcRg[2]      ; clock        ; clock       ; 1.000        ; -0.048     ; 5.407      ;
; -4.468 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[39] ; clock        ; clock       ; 1.000        ; 0.143      ; 5.598      ;
; -4.467 ; Riscv:u|FetchStage:fetchStage|ifRg[18]     ; Riscv:u|FetchStage:fetchStage|pcRg[3]      ; clock        ; clock       ; 1.000        ; -0.048     ; 5.406      ;
; -4.460 ; Riscv:u|ExStage:executionStage|exMemRg[3]  ; Riscv:u|ExStage:executionStage|exMemRg[37] ; clock        ; clock       ; 1.000        ; -0.042     ; 5.405      ;
; -4.458 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.040     ; 5.405      ;
; -4.456 ; Riscv:u|ExStage:executionStage|exMemRg[37] ; Riscv:u|ExStage:executionStage|exMemRg[68] ; clock        ; clock       ; 1.000        ; 0.156      ; 5.599      ;
; -4.456 ; Riscv:u|ExStage:executionStage|exMemRg[38] ; Riscv:u|ExStage:executionStage|exMemRg[45] ; clock        ; clock       ; 1.000        ; 0.156      ; 5.599      ;
; -4.455 ; Riscv:u|ExStage:executionStage|ctlRg[1]    ; Riscv:u|FetchStage:fetchStage|pcRg[1]      ; clock        ; clock       ; 1.000        ; 0.149      ; 5.591      ;
; -4.454 ; Riscv:u|ExStage:executionStage|exMemRg[0]  ; Riscv:u|ExStage:executionStage|exMemRg[63] ; clock        ; clock       ; 1.000        ; 0.162      ; 5.603      ;
; -4.452 ; Riscv:u|DecodeStage:decodeStage|IdExRg[12] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.157      ; 5.596      ;
; -4.452 ; Riscv:u|MemStage:memStage|memRg[1]         ; Riscv:u|ExStage:executionStage|exMemRg[38] ; clock        ; clock       ; 1.000        ; -0.040     ; 5.399      ;
; -4.451 ; Riscv:u|DecodeStage:decodeStage|IdExRg[11] ; Riscv:u|ExStage:executionStage|exMemRg[51] ; clock        ; clock       ; 1.000        ; 0.158      ; 5.596      ;
+--------+--------------------------------------------+--------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; Riscv:u|FetchStage:fetchStage|pcRg[1]                ; Riscv:u|FetchStage:fetchStage|pcRg[1]                                                                                          ; clock        ; clock       ; 0.000        ; 0.050      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_state                    ; Riscv:u|Uart:uartPrinter|tx_state                                                                                              ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2]    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0]    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0]                                                                              ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1]    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]      ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]      ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]      ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[2]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; res_cnt[2]                                           ; res_cnt[2]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; res_cnt[1]                                           ; res_cnt[1]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_reg                      ; Riscv:u|Uart:uartPrinter|tx_reg                                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_buff[0]                  ; Riscv:u|Uart:uartPrinter|tx_buff[0]                                                                                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_buff[8]                  ; Riscv:u|Uart:uartPrinter|tx_buff[8]                                                                                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_buff[9]                  ; Riscv:u|Uart:uartPrinter|tx_buff[9]                                                                                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_counter[1]               ; Riscv:u|Uart:uartPrinter|tx_counter[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Riscv:u|Uart:uartPrinter|tx_counter[0]               ; Riscv:u|Uart:uartPrinter|tx_counter[0]                                                                                         ; clock        ; clock       ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; res_cnt[0]                                           ; res_cnt[0]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.314      ;
; 0.192 ; Riscv:u|Uart:uartPrinter|tx_buff[5]                  ; Riscv:u|Uart:uartPrinter|tx_buff[4]                                                                                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; Riscv:u|Uart:uartPrinter|tx_buff[3]                  ; Riscv:u|Uart:uartPrinter|tx_buff[2]                                                                                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; Riscv:u|DecodeStage:decodeStage|IdExRg[85]           ; Riscv:u|ExStage:executionStage|exMemRg[33]                                                                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.319      ;
; 0.199 ; Riscv:u|FetchStage:fetchStage|pcRg[3]                ; Riscv:u|FetchStage:fetchStage|ifRg[35]                                                                                         ; clock        ; clock       ; 0.000        ; 0.042      ; 0.325      ;
; 0.202 ; Riscv:u|ExStage:executionStage|exMemRg[1]            ; Riscv:u|MemStage:memStage|memRg[1]                                                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0]    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; res_cnt[2]                                           ; res_cnt[1]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[0]    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; res_cnt[2]                                           ; res_cnt[0]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.331      ;
; 0.206 ; res_cnt[0]                                           ; res_cnt[2]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.332      ;
; 0.230 ; Riscv:u|DecodeStage:decodeStage|IdExRg[87]           ; Riscv:u|ExStage:executionStage|exMemRg[35]                                                                                     ; clock        ; clock       ; 0.000        ; 0.246      ; 0.560      ;
; 0.259 ; Riscv:u|FetchStage:fetchStage|ifRg[10]               ; Riscv:u|DecodeStage:decodeStage|IdExRg[3]                                                                                      ; clock        ; clock       ; 0.000        ; 0.042      ; 0.385      ;
; 0.260 ; Riscv:u|ExStage:executionStage|exMemRg[49]           ; Riscv:u|ExStage:executionStage|exMemRg[17]                                                                                     ; clock        ; clock       ; 0.000        ; 0.051      ; 0.395      ;
; 0.260 ; Riscv:u|ExStage:executionStage|ctlRg[6]              ; Riscv:u|MemStage:memStage|ctlReg[1]                                                                                            ; clock        ; clock       ; 0.000        ; 0.043      ; 0.387      ;
; 0.261 ; Riscv:u|ExStage:executionStage|exMemRg[20]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.225      ; 0.590      ;
; 0.261 ; res_reg2                                             ; int_res                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; int_res                                              ; Riscv:u|ExStage:executionStage|exMemRg[28]                                                                                     ; clock        ; clock       ; 0.000        ; 0.244      ; 0.590      ;
; 0.268 ; Riscv:u|Uart:uartPrinter|tx_buff[8]                  ; Riscv:u|Uart:uartPrinter|tx_buff[7]                                                                                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.394      ;
; 0.274 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.229      ; 0.607      ;
; 0.275 ; Riscv:u|ExStage:executionStage|exMemRg[3]            ; Riscv:u|MemStage:memStage|memRg[3]                                                                                             ; clock        ; clock       ; 0.000        ; 0.043      ; 0.402      ;
; 0.281 ; res_cnt[2]                                           ; res_reg1                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.043      ; 0.408      ;
; 0.289 ; Riscv:u|ExStage:executionStage|exMemRg[11]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.037      ; 0.430      ;
; 0.291 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[9]                                                                                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[1]                                                                                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[7]                                                                                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; Riscv:u|Uart:uartPrinter|tx_clk[2]                   ; Riscv:u|Uart:uartPrinter|tx_clk[2]                                                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Riscv:u|Uart:uartPrinter|tx_clk[1]                   ; Riscv:u|Uart:uartPrinter|tx_clk[1]                                                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Riscv:u|Uart:uartPrinter|tx_clk[3]                   ; Riscv:u|Uart:uartPrinter|tx_clk[3]                                                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Riscv:u|Uart:uartPrinter|tx_clk[7]                   ; Riscv:u|Uart:uartPrinter|tx_clk[7]                                                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; Riscv:u|DecodeStage:decodeStage|IdExRg[86]           ; Riscv:u|ExStage:executionStage|exMemRg[34]                                                                                     ; clock        ; clock       ; 0.000        ; 0.050      ; 0.427      ;
; 0.293 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[3]                                                                                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; Riscv:u|Uart:uartPrinter|tx_clk[4]                   ; Riscv:u|Uart:uartPrinter|tx_clk[4]                                                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Riscv:u|Uart:uartPrinter|tx_clk[5]                   ; Riscv:u|Uart:uartPrinter|tx_clk[5]                                                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]                                                                                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[2]                                                                                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[4]                                                                                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[5]                                                                                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.420      ;
; 0.296 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.230      ; 0.630      ;
; 0.301 ; Riscv:u|ExStage:executionStage|exMemRg[18]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.250      ; 0.655      ;
; 0.301 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[1]    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value_1[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; Riscv:u|Uart:uartPrinter|tx_clk[6]                   ; Riscv:u|Uart:uartPrinter|tx_clk[6]                                                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[6]                                                                                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; Riscv:u|ExStage:executionStage|exMemRg[12]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.229      ; 0.636      ;
; 0.305 ; Riscv:u|Uart:uartPrinter|tx_clk[0]                   ; Riscv:u|Uart:uartPrinter|tx_clk[0]                                                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; res_cnt[1]                                           ; res_cnt[2]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; res_cnt[0]                                           ; res_cnt[1]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]          ; Riscv:u|Uart:uartPrinter|tx_baud_counter[0]                                                                                    ; clock        ; clock       ; 0.000        ; 0.042      ; 0.432      ;
; 0.307 ; res_cnt[1]                                           ; res_cnt[0]                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.042      ; 0.433      ;
; 0.311 ; Riscv:u|ExStage:executionStage|exMemRg[0]            ; Riscv:u|MemStage:memStage|memRg[0]                                                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.437      ;
; 0.311 ; Riscv:u|Uart:uartPrinter|tx_counter[0]               ; Riscv:u|Uart:uartPrinter|tx_counter[1]                                                                                         ; clock        ; clock       ; 0.000        ; 0.042      ; 0.437      ;
; 0.313 ; Riscv:u|Uart:uartPrinter|tx_buff[7]                  ; Riscv:u|Uart:uartPrinter|tx_buff[6]                                                                                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.439      ;
; 0.316 ; Riscv:u|Uart:uartPrinter|tx_buff[4]                  ; Riscv:u|Uart:uartPrinter|tx_buff[3]                                                                                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.442      ;
; 0.317 ; Riscv:u|Uart:uartPrinter|tx_buff[2]                  ; Riscv:u|Uart:uartPrinter|tx_buff[1]                                                                                            ; clock        ; clock       ; 0.000        ; 0.042      ; 0.443      ;
; 0.323 ; Riscv:u|ExStage:executionStage|exMemRg[51]           ; Riscv:u|ExStage:executionStage|exMemRg[19]                                                                                     ; clock        ; clock       ; 0.000        ; 0.050      ; 0.457      ;
; 0.325 ; Riscv:u|ExStage:executionStage|exMemRg[48]           ; Riscv:u|ExStage:executionStage|exMemRg[16]                                                                                     ; clock        ; clock       ; 0.000        ; 0.050      ; 0.459      ;
; 0.327 ; res_cnt[1]                                           ; res_reg1                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.043      ; 0.454      ;
; 0.327 ; Riscv:u|DecodeStage:decodeStage|IdExRg[71]           ; Riscv:u|ExStage:executionStage|exMemRg[19]                                                                                     ; clock        ; clock       ; 0.000        ; 0.050      ; 0.461      ;
; 0.329 ; Riscv:u|ExStage:executionStage|exMemRg[25]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.037      ; 0.470      ;
; 0.330 ; Riscv:u|ExStage:executionStage|exMemRg[2]            ; Riscv:u|MemStage:memStage|memRg[2]                                                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.456      ;
; 0.333 ; Riscv:u|MemStage:memStage|Memory:dataMem|rdData_2[5] ; Riscv:u|DecodeStage:decodeStage|RegisterFile:RegFile|rgFile_15[21]                                                             ; clock        ; clock       ; 0.000        ; 0.042      ; 0.459      ;
; 0.333 ; Riscv:u|ExStage:executionStage|exMemRg[35]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.473      ;
; 0.334 ; Riscv:u|ExStage:executionStage|exMemRg[13]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.473      ;
; 0.336 ; Riscv:u|Uart:uartPrinter|tx_state                    ; Riscv:u|Uart:uartPrinter|Queue:txQueue|maybe_full                                                                              ; clock        ; clock       ; 0.000        ; 0.042      ; 0.462      ;
; 0.336 ; Riscv:u|ExStage:executionStage|exMemRg[7]            ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.032      ; 0.472      ;
; 0.336 ; Riscv:u|ExStage:executionStage|exMemRg[30]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.035      ; 0.475      ;
; 0.337 ; Riscv:u|ExStage:executionStage|exMemRg[43]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.045      ; 0.486      ;
; 0.338 ; Riscv:u|ExStage:executionStage|exMemRg[32]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.034      ; 0.476      ;
; 0.340 ; Riscv:u|ExStage:executionStage|exMemRg[9]            ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.032      ; 0.476      ;
; 0.341 ; Riscv:u|ExStage:executionStage|exMemRg[27]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.033      ; 0.478      ;
; 0.342 ; Riscv:u|ExStage:executionStage|exMemRg[6]            ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_0_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.032      ; 0.478      ;
; 0.346 ; Riscv:u|ExStage:executionStage|exMemRg[28]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.031      ; 0.481      ;
; 0.349 ; Riscv:u|ExStage:executionStage|exMemRg[15]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.037      ; 0.490      ;
; 0.351 ; Riscv:u|ExStage:executionStage|exMemRg[29]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.036      ; 0.491      ;
; 0.352 ; Riscv:u|ExStage:executionStage|exMemRg[23]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.031      ; 0.487      ;
; 0.356 ; Riscv:u|ExStage:executionStage|exMemRg[37]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.228      ; 0.688      ;
; 0.357 ; Riscv:u|ExStage:executionStage|exMemRg[36]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.032      ; 0.493      ;
; 0.357 ; Riscv:u|ExStage:executionStage|exMemRg[17]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_1_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.032      ; 0.493      ;
; 0.359 ; res_reg1                                             ; res_reg2                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.052      ; 0.495      ;
; 0.359 ; Riscv:u|ExStage:executionStage|exMemRg[46]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_3_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.030      ; 0.493      ;
; 0.361 ; Riscv:u|ExStage:executionStage|exMemRg[44]           ; Riscv:u|MemStage:memStage|Memory:dataMem|altsyncram:mem_2_rtl_0|altsyncram_ig41:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.046      ; 0.511      ;
; 0.367 ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[0]      ; Riscv:u|Uart:uartPrinter|Queue:txQueue|value[1]                                                                                ; clock        ; clock       ; 0.000        ; 0.042      ; 0.493      ;
; 0.375 ; Riscv:u|Uart:uartPrinter|tx_baud_counter[8]          ; Riscv:u|Uart:uartPrinter|tx_baud_tick                                                                                          ; clock        ; clock       ; 0.000        ; 0.042      ; 0.501      ;
; 0.377 ; res_cnt[0]                                           ; res_reg1                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.043      ; 0.504      ;
+-------+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -10.457   ; 0.173 ; N/A      ; N/A     ; -3.000              ;
;  clock           ; -10.457   ; 0.173 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -3896.458 ; 0.0   ; 0.0      ; 0.0     ; -1153.266           ;
;  clock           ; -3896.458 ; 0.000 ; N/A      ; N/A     ; -1153.266           ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txd           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rxd                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clock                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.52e-08 V                   ; 3.1 V               ; -0.0331 V           ; 0.122 V                              ; 0.234 V                              ; 7.05e-10 s                  ; 6.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.52e-08 V                  ; 3.1 V              ; -0.0331 V          ; 0.122 V                             ; 0.234 V                             ; 7.05e-10 s                 ; 6.68e-10 s                 ; Yes                       ; Yes                       ;
; txd           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.151 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.151 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.76e-08 V                   ; 3.11 V              ; -0.0327 V           ; 0.192 V                              ; 0.17 V                               ; 1.06e-09 s                  ; 1.04e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.76e-08 V                  ; 3.11 V             ; -0.0327 V          ; 0.192 V                             ; 0.17 V                              ; 1.06e-09 s                 ; 1.04e-09 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.03e-06 V                   ; 3.09 V              ; -0.0153 V           ; 0.06 V                               ; 0.116 V                              ; 8.84e-10 s                  ; 8.65e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.03e-06 V                  ; 3.09 V             ; -0.0153 V          ; 0.06 V                              ; 0.116 V                             ; 8.84e-10 s                 ; 8.65e-10 s                 ; Yes                       ; Yes                       ;
; txd           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.03e-06 V                   ; 3.09 V              ; -0.0148 V           ; 0.119 V                              ; 0.208 V                              ; 1.27e-09 s                  ; 1.27e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.03e-06 V                  ; 3.09 V             ; -0.0148 V          ; 0.119 V                             ; 0.208 V                             ; 1.27e-09 s                 ; 1.27e-09 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; txd           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 1029028  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 1029028  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; txd         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; txd         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun May  3 22:22:31 2020
Info: Command: quartus_sta riscv -c riscv
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'riscv.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.457
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.457           -3896.458 clock 
Info (332146): Worst-case hold slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1153.266 clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -9.506
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.506           -3517.873 clock 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1152.738 clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.778
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.778           -1562.852 clock 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1143.910 clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 920 megabytes
    Info: Processing ended: Sun May  3 22:22:35 2020
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


