//Verilog HDL for "Lib6710_08", "MUX2X1" "behavioral"


module MUX2X1 ( Y, A, B, S );

  input A;
  input S;
  output Y;
  input B;
endmodule
