--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y8.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y8.BX       net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X60Y8.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.833ns logic, 0.829ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.593ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.029 - 0.037)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y8.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y8.G4       net (fanout=1)        0.398   ftop/clkN210/locked_d
    SLICE_X60Y8.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.593ns (1.195ns logic, 0.398ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.037 - 0.029)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y8.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y8.G4       net (fanout=1)        0.318   ftop/clkN210/locked_d
    SLICE_X60Y8.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (0.869ns logic, 0.318ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y8.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y8.BX       net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X60Y8.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.579ns logic, 0.663ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y61.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y61.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X79Y61.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13740 paths analyzed, 1968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.782ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_6 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.770ns (Levels of Logic = 0)
  Clock Path Skew:      -0.121ns (0.695 - 0.816)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_6 to ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y168.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_txData<6>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_6
    C26.O2               net (fanout=2)        2.567   ftop/gbe0/gmac/gmac/txRS_txData<6>
    C26.OTCLK2           Tioock                0.708   gmii_txd<6>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_6/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.770ns (1.203ns logic, 2.567ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.640ns (Levels of Logic = 0)
  Clock Path Skew:      -0.120ns (0.695 - 0.815)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_5 to ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y166.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txData<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_5
    C25.O2               net (fanout=2)        2.408   ftop/gbe0/gmac/gmac/txRS_txData<5>
    C25.OTCLK2           Tioock                0.708   gmii_txd<5>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.640ns (1.232ns logic, 2.408ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/empty_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.528ns (Levels of Logic = 3)
  Clock Path Skew:      -0.181ns (0.561 - 0.742)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/empty_reg to ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y155.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
                                                       ftop/gbe0/gmac/rxfun_inF/empty_reg
    SLICE_X110Y145.F1    net (fanout=6)        1.444   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
    SLICE_X110Y145.X     Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X111Y134.G4    net (fanout=7)        0.514   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X111Y134.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X107Y114.G3    net (fanout=40)       1.764   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X107Y114.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N66
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<5>_SW0
    SLICE_X106Y114.SR    net (fanout=1)        1.155   ftop/gbe0/gmac/rxfun_outF/N8
    SLICE_X106Y114.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.528ns (2.651ns logic, 4.877ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/empty_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.581ns (Levels of Logic = 3)
  Clock Path Skew:      -0.116ns (0.626 - 0.742)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/empty_reg to ftop/gbe0/gmac/rxfun_outF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y155.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
                                                       ftop/gbe0/gmac/rxfun_inF/empty_reg
    SLICE_X110Y145.F1    net (fanout=6)        1.444   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
    SLICE_X110Y145.X     Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X111Y134.G4    net (fanout=7)        0.514   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X111Y134.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X111Y112.G2    net (fanout=40)       1.798   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X111Y112.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N62
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<7>_SW0
    SLICE_X110Y112.SR    net (fanout=1)        1.174   ftop/gbe0/gmac/rxfun_outF/N4
    SLICE_X110Y112.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.581ns (2.651ns logic, 4.930ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.663ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.436 - 0.448)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y161.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X105Y165.G1    net (fanout=4)        0.908   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X105Y165.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X105Y166.G3    net (fanout=17)       0.751   ftop/gbe0/gmac/gmac/N29
    SLICE_X105Y166.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X108Y163.F1    net (fanout=11)       1.057   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X108Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X107Y164.G1    net (fanout=5)        0.427   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X106Y164.F2    net (fanout=4)        0.092   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X108Y165.G2    net (fanout=1)        0.351   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X108Y165.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.663ns (4.077ns logic, 3.586ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.589ns (Levels of Logic = 5)
  Clock Path Skew:      -0.051ns (0.692 - 0.743)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y161.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X105Y165.G1    net (fanout=4)        0.908   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X105Y165.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X105Y166.G3    net (fanout=17)       0.751   ftop/gbe0/gmac/gmac/N29
    SLICE_X105Y166.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X108Y162.F1    net (fanout=11)       1.057   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X108Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X110Y173.G2    net (fanout=9)        1.336   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X110Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<16>31_SW0
    SLICE_X110Y173.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<16>31_SW0/O
    SLICE_X110Y173.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<16>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.589ns (3.516ns logic, 4.073ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.532ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.429ns (Levels of Logic = 5)
  Clock Path Skew:      -0.039ns (0.704 - 0.743)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y161.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X105Y165.G1    net (fanout=4)        0.908   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X105Y165.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X105Y166.G3    net (fanout=17)       0.751   ftop/gbe0/gmac/gmac/N29
    SLICE_X105Y166.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X108Y163.F1    net (fanout=11)       1.057   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X108Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X107Y164.G1    net (fanout=5)        0.427   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X110Y168.F2    net (fanout=4)        0.825   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X110Y168.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<3>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<3>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_3
    -------------------------------------------------  ---------------------------
    Total                                      7.429ns (3.461ns logic, 3.968ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.232ns (Levels of Logic = 4)
  Clock Path Skew:      -0.204ns (0.561 - 0.765)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y147.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X110Y145.G4    net (fanout=8)        0.482   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X110Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X110Y145.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X110Y145.X     Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X111Y134.G4    net (fanout=7)        0.514   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X111Y134.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X107Y114.G3    net (fanout=40)       1.764   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X107Y114.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N66
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<5>_SW0
    SLICE_X106Y114.SR    net (fanout=1)        1.155   ftop/gbe0/gmac/rxfun_outF/N8
    SLICE_X106Y114.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.232ns (3.296ns logic, 3.936ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.285ns (Levels of Logic = 4)
  Clock Path Skew:      -0.139ns (0.626 - 0.765)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_outF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y147.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X110Y145.G4    net (fanout=8)        0.482   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X110Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X110Y145.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X110Y145.X     Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X111Y134.G4    net (fanout=7)        0.514   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X111Y134.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X111Y112.G2    net (fanout=40)       1.798   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X111Y112.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N62
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<7>_SW0
    SLICE_X110Y112.SR    net (fanout=1)        1.174   ftop/gbe0/gmac/rxfun_outF/N4
    SLICE_X110Y112.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.285ns (3.296ns logic, 3.989ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_7 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.321ns (Levels of Logic = 0)
  Clock Path Skew:      -0.102ns (0.699 - 0.801)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_7 to ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y175.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_txData<7>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_7
    G21.O2               net (fanout=2)        2.118   ftop/gbe0/gmac/gmac/txRS_txData<7>
    G21.OTCLK2           Tioock                0.708   gmii_txd<7>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_7/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.203ns logic, 2.118ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.182ns (Levels of Logic = 4)
  Clock Path Skew:      -0.226ns (0.561 - 0.787)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_1 to ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y145.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_1
    SLICE_X110Y145.G1    net (fanout=3)        0.461   ftop/gbe0/gmac/rxfun_ptr<1>
    SLICE_X110Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X110Y145.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X110Y145.X     Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X111Y134.G4    net (fanout=7)        0.514   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X111Y134.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X107Y114.G3    net (fanout=40)       1.764   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X107Y114.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N66
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<5>_SW0
    SLICE_X106Y114.SR    net (fanout=1)        1.155   ftop/gbe0/gmac/rxfun_outF/N8
    SLICE_X106Y114.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.182ns (3.267ns logic, 3.915ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.235ns (Levels of Logic = 4)
  Clock Path Skew:      -0.161ns (0.626 - 0.787)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_1 to ftop/gbe0/gmac/rxfun_outF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y145.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_1
    SLICE_X110Y145.G1    net (fanout=3)        0.461   ftop/gbe0/gmac/rxfun_ptr<1>
    SLICE_X110Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X110Y145.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X110Y145.X     Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X111Y134.G4    net (fanout=7)        0.514   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X111Y134.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X111Y112.G2    net (fanout=40)       1.798   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X111Y112.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N62
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<7>_SW0
    SLICE_X110Y112.SR    net (fanout=1)        1.174   ftop/gbe0/gmac/rxfun_outF/N4
    SLICE_X110Y112.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.235ns (3.267ns logic, 3.968ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.167ns (Levels of Logic = 4)
  Clock Path Skew:      -0.226ns (0.561 - 0.787)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_0 to ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y145.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_0
    SLICE_X110Y145.G3    net (fanout=4)        0.417   ftop/gbe0/gmac/rxfun_ptr<0>
    SLICE_X110Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X110Y145.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X110Y145.X     Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X111Y134.G4    net (fanout=7)        0.514   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X111Y134.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X107Y114.G3    net (fanout=40)       1.764   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X107Y114.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N66
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<5>_SW0
    SLICE_X106Y114.SR    net (fanout=1)        1.155   ftop/gbe0/gmac/rxfun_outF/N8
    SLICE_X106Y114.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.167ns (3.296ns logic, 3.871ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.274ns (Levels of Logic = 0)
  Clock Path Skew:      -0.116ns (0.685 - 0.801)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_3 to ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y174.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_txData<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_3
    H21.O2               net (fanout=2)        2.071   ftop/gbe0/gmac/gmac/txRS_txData<3>
    H21.OTCLK2           Tioock                0.708   gmii_txd<3>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.274ns (1.203ns logic, 2.071ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.220ns (Levels of Logic = 4)
  Clock Path Skew:      -0.161ns (0.626 - 0.787)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_0 to ftop/gbe0/gmac/rxfun_outF/data0_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y145.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_0
    SLICE_X110Y145.G3    net (fanout=4)        0.417   ftop/gbe0/gmac/rxfun_ptr<0>
    SLICE_X110Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ_SW2
    SLICE_X110Y145.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/rxfun_outF_ENQ_SW2/O
    SLICE_X110Y145.X     Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X111Y134.G4    net (fanout=7)        0.514   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X111Y134.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X111Y112.G2    net (fanout=40)       1.798   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X111Y112.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N62
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<7>_SW0
    SLICE_X110Y112.SR    net (fanout=1)        1.174   ftop/gbe0/gmac/rxfun_outF/N4
    SLICE_X110Y112.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      7.220ns (3.296ns logic, 3.924ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.384ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.436 - 0.431)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y158.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8
    SLICE_X104Y166.F3    net (fanout=11)       1.267   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
    SLICE_X104Y166.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y166.G4    net (fanout=10)       0.073   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y166.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X108Y163.F1    net (fanout=11)       1.057   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X108Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X107Y164.G1    net (fanout=5)        0.427   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X107Y164.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X106Y164.F2    net (fanout=4)        0.092   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X106Y164.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X108Y165.G2    net (fanout=1)        0.351   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X108Y165.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.384ns (4.117ns logic, 3.267ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.309ns (Levels of Logic = 6)
  Clock Path Skew:      -0.057ns (0.686 - 0.743)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y161.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X105Y165.G1    net (fanout=4)        0.908   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X105Y165.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X105Y166.G3    net (fanout=17)       0.751   ftop/gbe0/gmac/gmac/N29
    SLICE_X105Y166.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X105Y162.F2    net (fanout=11)       0.368   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X105Y162.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X106Y163.G2    net (fanout=3)        0.391   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X106Y163.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X107Y166.F4    net (fanout=9)        0.277   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X107Y166.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X109Y170.F1    net (fanout=4)        0.629   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X109Y170.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_11
    -------------------------------------------------  ---------------------------
    Total                                      7.309ns (3.985ns logic, 3.324ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.295ns (Levels of Logic = 5)
  Clock Path Skew:      -0.057ns (0.686 - 0.743)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y161.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X105Y165.G1    net (fanout=4)        0.908   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X105Y165.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X105Y166.G3    net (fanout=17)       0.751   ftop/gbe0/gmac/gmac/N29
    SLICE_X105Y166.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X108Y163.F1    net (fanout=11)       1.057   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X108Y163.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X108Y164.G2    net (fanout=5)        0.429   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X108Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>1
    SLICE_X108Y171.F1    net (fanout=5)        0.634   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_ETC___d366<1>
    SLICE_X108Y171.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<8>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.295ns (3.516ns logic, 3.779ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.310ns (Levels of Logic = 5)
  Clock Path Skew:      -0.034ns (0.692 - 0.726)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y158.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_8
    SLICE_X104Y166.F3    net (fanout=11)       1.267   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<8>
    SLICE_X104Y166.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X105Y166.G4    net (fanout=10)       0.073   ftop/gbe0/gmac/gmac/N34
    SLICE_X105Y166.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X108Y162.F1    net (fanout=11)       1.057   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X108Y162.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X110Y173.G2    net (fanout=9)        1.336   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X110Y173.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<16>31_SW0
    SLICE_X110Y173.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<16>31_SW0/O
    SLICE_X110Y173.CLK   Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<16>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.310ns (3.556ns logic, 3.754ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_outF/empty_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.098ns (Levels of Logic = 3)
  Clock Path Skew:      -0.244ns (0.561 - 0.805)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_outF/empty_reg to ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y142.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxfun_outF_EMPTY_N
                                                       ftop/gbe0/gmac/rxfun_outF/empty_reg
    SLICE_X110Y134.G2    net (fanout=5)        0.826   ftop/gbe0/gmac/rxfun_outF_EMPTY_N
    SLICE_X110Y134.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/empty_reg_and0000
                                                       ftop/gbe0/gmac/rxF_sENQ1
    SLICE_X111Y134.G2    net (fanout=54)       0.661   ftop/gbe0/gmac/rxfun_outF_DEQ
    SLICE_X111Y134.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N01
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X107Y114.G3    net (fanout=40)       1.764   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X107Y114.Y     Tilo                  0.561   ftop/gbe0/gmac/rxfun_outF/N66
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<5>_SW0
    SLICE_X106Y114.SR    net (fanout=1)        1.155   ftop/gbe0/gmac/rxfun_outF/N8
    SLICE_X106Y114.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.098ns (2.692ns logic, 4.406ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.659ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.812ns (Levels of Logic = 0)
  Clock Path Skew:      0.153ns (0.565 - 0.412)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_0 to ftop/gbe0/gmac/gmac/txRS_iobTxData/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y165.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txData<0>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_0
    E26.O1               net (fanout=2)        0.455   ftop/gbe0/gmac/gmac/txRS_txData<0>
    E26.OTCLK1           Tiocko      (-Th)     0.039   gmii_txd<0>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData/FF0
    -------------------------------------------------  ---------------------------
    Total                                      0.812ns (0.357ns logic, 0.455ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.666ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 0)
  Clock Path Skew:      0.161ns (0.573 - 0.412)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_2 to ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y165.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txData<2>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_2
    D25.O1               net (fanout=2)        0.449   ftop/gbe0/gmac/gmac/txRS_txData<2>
    D25.OTCLK1           Tiocko      (-Th)     0.039   gmii_txd<2>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_2/FF0
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.378ns logic, 0.449ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.862ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.839 - 0.679)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_9 to ftop/gbe0/gmac/rxfun_outF/data1_reg_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y135.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<9>
                                                       ftop/gbe0/gmac/rxfun_sr_9
    SLICE_X108Y137.BX    net (fanout=3)        0.343   ftop/gbe0/gmac/rxfun_sr<9>
    SLICE_X108Y137.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<29>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_29
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (0.519ns logic, 0.343ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.721ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_21 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 0)
  Clock Path Skew:      0.117ns (0.538 - 0.421)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_21 to ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y139.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_21
    SLICE_X108Y139.BX    net (fanout=2)        0.319   ftop/gbe0/gmac/rxfun_sr<21>
    SLICE_X108Y139.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.519ns logic, 0.319ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.003 - 0.002)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y119.XQ     Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X99Y118.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X99Y118.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.757ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_11 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.459 - 0.377)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_11 to ftop/gbe0/gmac/txfun_inF/data1_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y132.XQ    Tcko                  0.417   ftop/gbe0/gmac/txF_dD_OUT<11>
                                                       ftop/gbe0/gmac/txF/dDoutReg_11
    SLICE_X105Y133.BX    net (fanout=2)        0.360   ftop/gbe0/gmac/txF_dD_OUT<11>
    SLICE_X105Y133.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<11>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.479ns logic, 0.360ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.760ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.041 - 0.035)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y156.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X105Y156.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X105Y156.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.028 - 0.023)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y154.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3
    SLICE_X107Y154.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X107Y154.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.031 - 0.026)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y125.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X105Y124.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X105Y124.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.012 - 0.010)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y178.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X93Y178.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X93Y178.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.768ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxOper/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxOper/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (0.409 - 0.331)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxOper/dSyncReg1 to ftop/gbe0/gmac/rxOper/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y170.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxOper/dSyncReg1
                                                       ftop/gbe0/gmac/rxOper/dSyncReg1
    SLICE_X103Y170.BY    net (fanout=1)        0.305   ftop/gbe0/gmac/rxOper/dSyncReg1
    SLICE_X103Y170.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxOper_dD_OUT
                                                       ftop/gbe0/gmac/rxOper/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.541ns logic, 0.305ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_25 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.027 - 0.023)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_25 to ftop/gbe0/gmac/rxfun_outF/data1_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y116.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<25>
                                                       ftop/gbe0/gmac/rxfun_sr_25
    SLICE_X111Y117.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxfun_sr<25>
    SLICE_X111Y117.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<5>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_7 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.523 - 0.450)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_7 to ftop/gbe0/gmac/rxfun_outF/data1_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y140.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<7>
                                                       ftop/gbe0/gmac/rxfun_sr_7
    SLICE_X110Y140.BX    net (fanout=3)        0.324   ftop/gbe0/gmac/rxfun_sr<7>
    SLICE_X110Y140.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<27>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.519ns logic, 0.324ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_17 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 0)
  Clock Path Skew:      0.081ns (0.336 - 0.255)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_17 to ftop/gbe0/gmac/txfun_inF/data1_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y124.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF_dD_OUT<17>
                                                       ftop/gbe0/gmac/txF/dDoutReg_17
    SLICE_X94Y126.BX     net (fanout=2)        0.334   ftop/gbe0/gmac/txF_dD_OUT<17>
    SLICE_X94Y126.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txfun_inF/data1_reg<17>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.519ns logic, 0.334ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.774ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_28 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.888ns (Levels of Logic = 0)
  Clock Path Skew:      0.114ns (0.542 - 0.428)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_28 to ftop/gbe0/gmac/rxfun_outF/data1_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y131.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_sr<29>
                                                       ftop/gbe0/gmac/rxfun_sr_28
    SLICE_X108Y132.BY    net (fanout=2)        0.332   ftop/gbe0/gmac/rxfun_sr<28>
    SLICE_X108Y132.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxfun_outF/data1_reg<9>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.888ns (0.556ns logic, 0.332ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.847ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.430 - 0.362)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y153.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X108Y150.BX    net (fanout=1)        0.328   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X108Y150.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.847ns (0.519ns logic, 0.328ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dDoutReg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data1_reg_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.099 - 0.084)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dDoutReg_39 to ftop/gbe0/gmac/txfun_inF/data1_reg_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y133.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF_dD_OUT<39>
                                                       ftop/gbe0/gmac/txF/dDoutReg_39
    SLICE_X97Y133.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/txF_dD_OUT<39>
    SLICE_X97Y133.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txfun_inF/data1_reg<39>
                                                       ftop/gbe0/gmac/txfun_inF/data1_reg_39
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.789ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.448 - 0.408)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y159.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X104Y159.BX    net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X104Y159.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_27 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.812ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.059 - 0.039)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_27 to ftop/gbe0/gmac/rxfun_outF/data1_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y114.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<27>
                                                       ftop/gbe0/gmac/rxfun_sr_27
    SLICE_X110Y113.BX    net (fanout=2)        0.314   ftop/gbe0/gmac/rxfun_sr<27>
    SLICE_X110Y113.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<7>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.812ns (0.498ns logic, 0.314ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.803ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.789ns (Levels of Logic = 0)
  Clock Path Skew:      -0.014ns (0.010 - 0.024)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y122.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr1_3
    SLICE_X109Y121.BX    net (fanout=4)        0.310   ftop/gbe0/gmac/rxF/sGEnqPtr1<3>
    SLICE_X109Y121.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.789ns (0.479ns logic, 0.310ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_3/SR
  Location pin: SLICE_X100Y121.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_3/SR
  Location pin: SLICE_X100Y121.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_2/SR
  Location pin: SLICE_X100Y121.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_2/SR
  Location pin: SLICE_X100Y121.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X108Y125.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X108Y125.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X108Y125.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X108Y125.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X108Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X108Y151.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X102Y162.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X102Y162.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X92Y178.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X92Y178.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X92Y178.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X92Y178.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.292ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.229ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.345 - 0.408)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y174.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y182.F4    net (fanout=20)       1.263   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y182.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y184.G4    net (fanout=25)       1.217   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y182.G1    net (fanout=2)        1.008   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y184.CE    net (fanout=2)        0.560   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y184.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      7.229ns (3.146ns logic, 4.083ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.229ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.345 - 0.408)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y174.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y182.F4    net (fanout=20)       1.263   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y182.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y184.G4    net (fanout=25)       1.217   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y182.G1    net (fanout=2)        1.008   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y185.CE    net (fanout=2)        0.560   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y185.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      7.229ns (3.146ns logic, 4.083ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.229ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.345 - 0.408)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y174.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y182.F4    net (fanout=20)       1.263   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y182.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y184.G4    net (fanout=25)       1.217   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y182.G1    net (fanout=2)        1.008   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y184.CE    net (fanout=2)        0.560   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y184.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      7.229ns (3.146ns logic, 4.083ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.229ns (Levels of Logic = 4)
  Clock Path Skew:      -0.063ns (0.345 - 0.408)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y174.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y182.F4    net (fanout=20)       1.263   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y182.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y184.G4    net (fanout=25)       1.217   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y182.G1    net (fanout=2)        1.008   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y185.CE    net (fanout=2)        0.560   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y185.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      7.229ns (3.146ns logic, 4.083ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.003ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.003 - 0.020)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y174.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y182.F4    net (fanout=20)       1.263   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y182.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y184.G4    net (fanout=25)       1.217   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X108Y185.F1    net (fanout=2)        0.769   ftop/gbe0/gmac/gmac/N30
    SLICE_X108Y185.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X104Y182.CE    net (fanout=1)        0.588   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X104Y182.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.003ns (3.131ns logic, 3.872ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.642ns (Levels of Logic = 4)
  Clock Path Skew:      -0.090ns (0.609 - 0.699)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y180.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X102Y182.G2    net (fanout=4)        0.525   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y182.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y180.F3    net (fanout=2)        0.323   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y182.G1    net (fanout=34)       0.879   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X105Y193.CE    net (fanout=17)       1.825   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X105Y193.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.642ns (3.055ns logic, 3.587ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.642ns (Levels of Logic = 4)
  Clock Path Skew:      -0.090ns (0.609 - 0.699)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y180.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X102Y182.G2    net (fanout=4)        0.525   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y182.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y180.F3    net (fanout=2)        0.323   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y182.G1    net (fanout=34)       0.879   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X105Y193.CE    net (fanout=17)       1.825   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X105Y193.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.642ns (3.055ns logic, 3.587ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.636ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.345 - 0.427)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y179.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X111Y182.F1    net (fanout=5)        0.670   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X111Y182.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y184.G4    net (fanout=25)       1.217   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y182.G1    net (fanout=2)        1.008   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y185.CE    net (fanout=2)        0.560   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y185.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.636ns (3.146ns logic, 3.490ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.636ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.345 - 0.427)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y179.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X111Y182.F1    net (fanout=5)        0.670   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X111Y182.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y184.G4    net (fanout=25)       1.217   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y182.G1    net (fanout=2)        1.008   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y184.CE    net (fanout=2)        0.560   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y184.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.636ns (3.146ns logic, 3.490ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.636ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.345 - 0.427)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y179.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X111Y182.F1    net (fanout=5)        0.670   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X111Y182.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y184.G4    net (fanout=25)       1.217   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y182.G1    net (fanout=2)        1.008   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y185.CE    net (fanout=2)        0.560   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y185.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.636ns (3.146ns logic, 3.490ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.636ns (Levels of Logic = 4)
  Clock Path Skew:      -0.082ns (0.345 - 0.427)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y179.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X111Y182.F1    net (fanout=5)        0.670   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X111Y182.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y184.G4    net (fanout=25)       1.217   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y182.G1    net (fanout=2)        1.008   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y184.CE    net (fanout=2)        0.560   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y184.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.636ns (3.146ns logic, 3.490ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.644ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.641 - 0.699)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y180.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X102Y182.G2    net (fanout=4)        0.525   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y182.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y180.F3    net (fanout=2)        0.323   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y182.G1    net (fanout=34)       0.879   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y197.CE    net (fanout=17)       1.827   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y197.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      6.644ns (3.055ns logic, 3.589ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.644ns (Levels of Logic = 4)
  Clock Path Skew:      -0.058ns (0.641 - 0.699)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y180.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X102Y182.G2    net (fanout=4)        0.525   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X102Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y182.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y180.F3    net (fanout=2)        0.323   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y182.G1    net (fanout=34)       0.879   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y197.CE    net (fanout=17)       1.827   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y197.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      6.644ns (3.055ns logic, 3.589ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.583ns (Levels of Logic = 4)
  Clock Path Skew:      -0.104ns (0.609 - 0.713)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y183.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y182.G4    net (fanout=2)        0.391   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y182.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y180.F3    net (fanout=2)        0.323   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y182.G1    net (fanout=34)       0.879   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X105Y193.CE    net (fanout=17)       1.825   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X105Y193.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.583ns (3.130ns logic, 3.453ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.583ns (Levels of Logic = 4)
  Clock Path Skew:      -0.104ns (0.609 - 0.713)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y183.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y182.G4    net (fanout=2)        0.391   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y182.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y180.F3    net (fanout=2)        0.323   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y182.G1    net (fanout=34)       0.879   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X105Y193.CE    net (fanout=17)       1.825   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X105Y193.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.583ns (3.130ns logic, 3.453ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.585ns (Levels of Logic = 4)
  Clock Path Skew:      -0.072ns (0.641 - 0.713)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y183.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y182.G4    net (fanout=2)        0.391   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y182.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y180.F3    net (fanout=2)        0.323   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y182.G1    net (fanout=34)       0.879   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y197.CE    net (fanout=17)       1.827   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y197.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      6.585ns (3.130ns logic, 3.455ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.585ns (Levels of Logic = 4)
  Clock Path Skew:      -0.072ns (0.641 - 0.713)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y183.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y182.G4    net (fanout=2)        0.391   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X102Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X102Y182.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X102Y182.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y180.F3    net (fanout=2)        0.323   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y180.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X111Y182.G1    net (fanout=34)       0.879   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X111Y182.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y197.CE    net (fanout=17)       1.827   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y197.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      6.585ns (3.130ns logic, 3.455ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.473ns (Levels of Logic = 4)
  Clock Path Skew:      -0.076ns (0.345 - 0.421)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y182.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X111Y182.F2    net (fanout=4)        0.507   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X111Y182.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y184.G4    net (fanout=25)       1.217   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y182.G1    net (fanout=2)        1.008   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y184.CE    net (fanout=2)        0.560   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y184.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.473ns (3.146ns logic, 3.327ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.473ns (Levels of Logic = 4)
  Clock Path Skew:      -0.076ns (0.345 - 0.421)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y182.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X111Y182.F2    net (fanout=4)        0.507   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X111Y182.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y184.G4    net (fanout=25)       1.217   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y182.G1    net (fanout=2)        1.008   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y185.CE    net (fanout=2)        0.560   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y185.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.473ns (3.146ns logic, 3.327ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.473ns (Levels of Logic = 4)
  Clock Path Skew:      -0.076ns (0.345 - 0.421)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y182.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X111Y182.F2    net (fanout=4)        0.507   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X111Y182.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X112Y184.G4    net (fanout=25)       1.217   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X112Y184.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X112Y184.F4    net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X112Y184.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X106Y182.G1    net (fanout=2)        1.008   ftop/gbe0/gmac/gmac/N30
    SLICE_X106Y182.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X107Y185.CE    net (fanout=2)        0.560   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X107Y185.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.473ns (3.146ns logic, 3.327ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.694ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.805ns (Levels of Logic = 0)
  Clock Path Skew:      0.111ns (0.762 - 0.651)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y193.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X111Y190.BX    net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X111Y190.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.805ns (0.479ns logic, 0.326ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.734ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.101ns (0.762 - 0.661)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y192.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X111Y191.BX    net (fanout=2)        0.356   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X111Y191.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.479ns logic, 0.356ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.751ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.759ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.050 - 0.042)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X109Y175.BX    net (fanout=2)        0.301   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X109Y175.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.759ns (0.458ns logic, 0.301ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.299 - 0.259)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y180.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X92Y181.BX     net (fanout=1)        0.297   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X92Y181.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.498ns logic, 0.297ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.285 - 0.251)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y183.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X91Y180.BX     net (fanout=4)        0.339   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X91Y180.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.458ns logic, 0.339ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.029 - 0.024)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y179.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_37
    SLICE_X107Y179.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<37>
    SLICE_X107Y179.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.479ns logic, 0.318ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.028 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y194.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X111Y193.BX    net (fanout=2)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X111Y193.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.479ns logic, 0.328ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y195.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    SLICE_X110Y194.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
    SLICE_X110Y194.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.929ns (Levels of Logic = 0)
  Clock Path Skew:      0.111ns (0.762 - 0.651)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y193.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    SLICE_X111Y190.BY    net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/rxRS_rxPipe<18>
    SLICE_X111Y190.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_26
    -------------------------------------------------  ---------------------------
    Total                                      0.929ns (0.599ns logic, 0.330ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.824ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_8 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      0.101ns (0.762 - 0.661)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_8 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y192.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_8
    SLICE_X111Y191.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxPipe<8>
    SLICE_X111Y191.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.599ns logic, 0.326ns route)
                                                       (64.8% logic, 35.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.829ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (0.299 - 0.259)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y180.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X92Y181.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X92Y181.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.285 - 0.251)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y183.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2
    SLICE_X91Y180.BY     net (fanout=6)        0.324   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<2>
    SLICE_X91Y180.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.541ns logic, 0.324ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.018 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y191.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X110Y190.BX    net (fanout=2)        0.346   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X110Y190.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.498ns logic, 0.346ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.901ns (Levels of Logic = 0)
  Clock Path Skew:      0.056ns (0.441 - 0.385)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y192.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_10
    SLICE_X108Y193.BY    net (fanout=2)        0.345   ftop/gbe0/gmac/gmac/rxRS_rxPipe<10>
    SLICE_X108Y193.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.901ns (0.556ns logic, 0.345ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.861ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.020 - 0.018)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X104Y174.BY    net (fanout=1)        0.305   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X104Y174.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.861ns (0.556ns logic, 0.305ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.878ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.886ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.050 - 0.042)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y174.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_34
    SLICE_X109Y175.BY    net (fanout=2)        0.345   ftop/gbe0/gmac/gmac/rxRS_rxPipe<34>
    SLICE_X109Y175.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.886ns (0.541ns logic, 0.345ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.018 - 0.015)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_16 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y191.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_16
    SLICE_X110Y190.BY    net (fanout=2)        0.344   ftop/gbe0/gmac/gmac/rxRS_rxPipe<16>
    SLICE_X110Y190.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_24
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.556ns logic, 0.344ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y195.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_12
    SLICE_X110Y194.BY    net (fanout=2)        0.344   ftop/gbe0/gmac/gmac/rxRS_rxPipe<12>
    SLICE_X110Y194.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.556ns logic, 0.344ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.905ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_32 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.971ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.421 - 0.355)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_32 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y184.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_32
    SLICE_X109Y182.BY    net (fanout=2)        0.372   ftop/gbe0/gmac/gmac/rxRS_rxPipe<32>
    SLICE_X109Y182.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_40
    -------------------------------------------------  ---------------------------
    Total                                      0.971ns (0.599ns logic, 0.372ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.917ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.926ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.028 - 0.019)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y194.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    SLICE_X111Y193.BY    net (fanout=2)        0.327   ftop/gbe0/gmac/gmac/rxRS_rxPipe<20>
    SLICE_X111Y193.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.926ns (0.599ns logic, 0.327ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X92Y183.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X92Y183.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X92Y181.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X92Y181.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X92Y181.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X92Y181.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X90Y180.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X90Y180.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X90Y180.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X90Y180.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X102Y183.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X102Y183.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X102Y183.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X102Y183.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X90Y183.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X90Y183.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X90Y181.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X90Y181.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X90Y181.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X90Y181.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.296ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.979ns (Levels of Logic = 0)
  Clock Path Skew:      -5.317ns (-1.391 - 3.926)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y61.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X73Y58.SR      net (fanout=3)        1.022   ftop/clkN210/rstInD
    SLICE_X73Y58.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.979ns (0.957ns logic, 1.022ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.527ns (Levels of Logic = 0)
  Clock Path Skew:      -3.766ns (-0.626 - 3.140)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y61.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X73Y58.SR      net (fanout=3)        0.818   ftop/clkN210/rstInD
    SLICE_X73Y58.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.527ns (0.709ns logic, 0.818ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X73Y58.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X73Y58.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X73Y58.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3161672 paths analyzed, 49656 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.691ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.401ns (Levels of Logic = 14)
  Clock Path Skew:      -0.290ns (0.254 - 0.544)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y65.YQ      Tcko                  0.596   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X54Y67.G1      net (fanout=10)       1.272   ftop/cp/cpReq<22>
    SLICE_X54Y67.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X54Y67.F3      net (fanout=2)        0.042   ftop/cp/wn__h36490<3>
    SLICE_X54Y67.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X50Y80.G1      net (fanout=11)       1.624   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X50Y80.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X48Y86.G2      net (fanout=8)        0.653   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X48Y86.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X46Y98.G3      net (fanout=34)       1.096   ftop/cp/N204
    SLICE_X46Y98.Y       Tilo                  0.616   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X57Y70.F4      net (fanout=9)        1.418   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X57Y70.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y52.F2      net (fanout=40)       3.005   ftop/cp/cpRespF/d0h
    SLICE_X76Y52.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X77Y52.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N26
    SLICE_X77Y52.CLK     Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     19.401ns (7.579ns logic, 11.822ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.401ns (Levels of Logic = 14)
  Clock Path Skew:      -0.232ns (0.312 - 0.544)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y65.YQ      Tcko                  0.596   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X54Y67.G1      net (fanout=10)       1.272   ftop/cp/cpReq<22>
    SLICE_X54Y67.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X54Y67.F3      net (fanout=2)        0.042   ftop/cp/wn__h36490<3>
    SLICE_X54Y67.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X50Y80.G1      net (fanout=11)       1.624   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X50Y80.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X48Y86.G2      net (fanout=8)        0.653   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X48Y86.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X46Y98.G3      net (fanout=34)       1.096   ftop/cp/N204
    SLICE_X46Y98.Y       Tilo                  0.616   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X57Y70.F4      net (fanout=9)        1.418   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X57Y70.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y50.F4      net (fanout=40)       3.005   ftop/cp/cpRespF/d0h
    SLICE_X74Y50.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<37>
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X75Y51.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N18
    SLICE_X75Y51.CLK     Tsrck                 0.433   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     19.401ns (7.579ns logic, 11.822ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.397ns (Levels of Logic = 14)
  Clock Path Skew:      -0.225ns (0.319 - 0.544)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y65.YQ      Tcko                  0.596   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X54Y67.G1      net (fanout=10)       1.272   ftop/cp/cpReq<22>
    SLICE_X54Y67.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X54Y67.F3      net (fanout=2)        0.042   ftop/cp/wn__h36490<3>
    SLICE_X54Y67.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X50Y80.G1      net (fanout=11)       1.624   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X50Y80.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X48Y86.G2      net (fanout=8)        0.653   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X48Y86.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X46Y98.G3      net (fanout=34)       1.096   ftop/cp/N204
    SLICE_X46Y98.Y       Tilo                  0.616   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X57Y70.F4      net (fanout=9)        1.418   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X57Y70.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y50.F2      net (fanout=40)       3.261   ftop/cp/cpRespF/d0h
    SLICE_X72Y50.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<34>
                                                       ftop/cp/cpRespF/data0_reg_or0000<34>_SW0
    SLICE_X72Y49.SR      net (fanout=1)        0.705   ftop/cp/cpRespF/N24
    SLICE_X72Y49.CLK     Tsrck                 0.433   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     19.397ns (7.579ns logic, 11.818ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_9 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.285ns (Levels of Logic = 13)
  Clock Path Skew:      -0.244ns (0.254 - 0.498)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_9 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y65.YQ      Tcko                  0.596   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_9
    SLICE_X49Y75.G1      net (fanout=57)       1.711   ftop/cp/cpReq<9>
    SLICE_X49Y75.Y       Tilo                  0.561   ftop/cp/N1317
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X51Y74.F1      net (fanout=1)        0.383   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X51Y74.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X51Y83.G2      net (fanout=5)        0.599   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X51Y83.Y       Tilo                  0.561   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X53Y41.F2      net (fanout=18)       2.415   ftop/cp/N160
    SLICE_X53Y41.X       Tilo                  0.562   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X57Y70.G4      net (fanout=3)        1.717   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X57Y70.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y52.F2      net (fanout=40)       3.005   ftop/cp/cpRespF/d0h
    SLICE_X76Y52.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X77Y52.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N26
    SLICE_X77Y52.CLK     Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     19.285ns (6.743ns logic, 12.542ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.262ns (Levels of Logic = 14)
  Clock Path Skew:      -0.247ns (0.254 - 0.501)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y60.YQ      Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X57Y66.G4      net (fanout=8)        0.571   ftop/cp/cpReq<24>
    SLICE_X57Y66.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h37280_cy<1>
                                                       ftop/cp/Msub_wn___1__h37280_cy<1>11
    SLICE_X52Y68.F1      net (fanout=2)        1.110   ftop/cp/Msub_wn___1__h37280_cy<1>
    SLICE_X52Y68.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X50Y80.G3      net (fanout=11)       1.245   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X50Y80.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X48Y86.G2      net (fanout=8)        0.653   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X48Y86.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X46Y98.G3      net (fanout=34)       1.096   ftop/cp/N204
    SLICE_X46Y98.Y       Tilo                  0.616   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X57Y70.F4      net (fanout=9)        1.418   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X57Y70.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y52.F2      net (fanout=40)       3.005   ftop/cp/cpRespF/d0h
    SLICE_X76Y52.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X77Y52.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N26
    SLICE_X77Y52.CLK     Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     19.262ns (7.452ns logic, 11.810ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.235ns (Levels of Logic = 14)
  Clock Path Skew:      -0.241ns (0.303 - 0.544)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y65.YQ      Tcko                  0.596   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X54Y67.G1      net (fanout=10)       1.272   ftop/cp/cpReq<22>
    SLICE_X54Y67.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X54Y67.F3      net (fanout=2)        0.042   ftop/cp/wn__h36490<3>
    SLICE_X54Y67.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X50Y80.G1      net (fanout=11)       1.624   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X50Y80.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X48Y86.G2      net (fanout=8)        0.653   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X48Y86.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X46Y98.G3      net (fanout=34)       1.096   ftop/cp/N204
    SLICE_X46Y98.Y       Tilo                  0.616   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X57Y70.F4      net (fanout=9)        1.418   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X57Y70.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y51.F1      net (fanout=40)       3.562   ftop/cp/cpRespF/d0h
    SLICE_X72Y51.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X73Y50.SR      net (fanout=1)        0.242   ftop/cp/cpRespF/N22
    SLICE_X73Y50.CLK     Tsrck                 0.433   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     19.235ns (7.579ns logic, 11.656ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_9 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.285ns (Levels of Logic = 13)
  Clock Path Skew:      -0.186ns (0.312 - 0.498)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_9 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y65.YQ      Tcko                  0.596   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_9
    SLICE_X49Y75.G1      net (fanout=57)       1.711   ftop/cp/cpReq<9>
    SLICE_X49Y75.Y       Tilo                  0.561   ftop/cp/N1317
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X51Y74.F1      net (fanout=1)        0.383   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X51Y74.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X51Y83.G2      net (fanout=5)        0.599   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X51Y83.Y       Tilo                  0.561   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X53Y41.F2      net (fanout=18)       2.415   ftop/cp/N160
    SLICE_X53Y41.X       Tilo                  0.562   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X57Y70.G4      net (fanout=3)        1.717   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X57Y70.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y50.F4      net (fanout=40)       3.005   ftop/cp/cpRespF/d0h
    SLICE_X74Y50.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<37>
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X75Y51.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N18
    SLICE_X75Y51.CLK     Tsrck                 0.433   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     19.285ns (6.743ns logic, 12.542ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_9 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.281ns (Levels of Logic = 13)
  Clock Path Skew:      -0.179ns (0.319 - 0.498)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_9 to ftop/cp/cpRespF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y65.YQ      Tcko                  0.596   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_9
    SLICE_X49Y75.G1      net (fanout=57)       1.711   ftop/cp/cpReq<9>
    SLICE_X49Y75.Y       Tilo                  0.561   ftop/cp/N1317
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X51Y74.F1      net (fanout=1)        0.383   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X51Y74.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X51Y83.G2      net (fanout=5)        0.599   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X51Y83.Y       Tilo                  0.561   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X53Y41.F2      net (fanout=18)       2.415   ftop/cp/N160
    SLICE_X53Y41.X       Tilo                  0.562   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X57Y70.G4      net (fanout=3)        1.717   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X57Y70.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y50.F2      net (fanout=40)       3.261   ftop/cp/cpRespF/d0h
    SLICE_X72Y50.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<34>
                                                       ftop/cp/cpRespF/data0_reg_or0000<34>_SW0
    SLICE_X72Y49.SR      net (fanout=1)        0.705   ftop/cp/cpRespF/N24
    SLICE_X72Y49.CLK     Tsrck                 0.433   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     19.281ns (6.743ns logic, 12.538ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.262ns (Levels of Logic = 14)
  Clock Path Skew:      -0.189ns (0.312 - 0.501)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y60.YQ      Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X57Y66.G4      net (fanout=8)        0.571   ftop/cp/cpReq<24>
    SLICE_X57Y66.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h37280_cy<1>
                                                       ftop/cp/Msub_wn___1__h37280_cy<1>11
    SLICE_X52Y68.F1      net (fanout=2)        1.110   ftop/cp/Msub_wn___1__h37280_cy<1>
    SLICE_X52Y68.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X50Y80.G3      net (fanout=11)       1.245   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X50Y80.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X48Y86.G2      net (fanout=8)        0.653   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X48Y86.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X46Y98.G3      net (fanout=34)       1.096   ftop/cp/N204
    SLICE_X46Y98.Y       Tilo                  0.616   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X57Y70.F4      net (fanout=9)        1.418   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X57Y70.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y50.F4      net (fanout=40)       3.005   ftop/cp/cpRespF/d0h
    SLICE_X74Y50.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<37>
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X75Y51.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N18
    SLICE_X75Y51.CLK     Tsrck                 0.433   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     19.262ns (7.452ns logic, 11.810ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.236ns (Levels of Logic = 13)
  Clock Path Skew:      -0.207ns (0.254 - 0.461)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y55.XQ      Tcko                  0.521   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X54Y71.F3      net (fanout=9)        1.531   ftop/cp/cpReq<18>
    SLICE_X54Y71.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X51Y74.F2      net (fanout=1)        0.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X51Y74.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X51Y83.G2      net (fanout=5)        0.599   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X51Y83.Y       Tilo                  0.561   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X53Y41.F2      net (fanout=18)       2.415   ftop/cp/N160
    SLICE_X53Y41.X       Tilo                  0.562   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X57Y70.G4      net (fanout=3)        1.717   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X57Y70.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y52.F2      net (fanout=40)       3.005   ftop/cp/cpRespF/d0h
    SLICE_X76Y52.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X77Y52.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N26
    SLICE_X77Y52.CLK     Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     19.236ns (6.708ns logic, 12.528ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.258ns (Levels of Logic = 14)
  Clock Path Skew:      -0.182ns (0.319 - 0.501)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y60.YQ      Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X57Y66.G4      net (fanout=8)        0.571   ftop/cp/cpReq<24>
    SLICE_X57Y66.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h37280_cy<1>
                                                       ftop/cp/Msub_wn___1__h37280_cy<1>11
    SLICE_X52Y68.F1      net (fanout=2)        1.110   ftop/cp/Msub_wn___1__h37280_cy<1>
    SLICE_X52Y68.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X50Y80.G3      net (fanout=11)       1.245   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X50Y80.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X48Y86.G2      net (fanout=8)        0.653   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X48Y86.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X46Y98.G3      net (fanout=34)       1.096   ftop/cp/N204
    SLICE_X46Y98.Y       Tilo                  0.616   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X57Y70.F4      net (fanout=9)        1.418   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X57Y70.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y50.F2      net (fanout=40)       3.261   ftop/cp/cpRespF/d0h
    SLICE_X72Y50.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<34>
                                                       ftop/cp/cpRespF/data0_reg_or0000<34>_SW0
    SLICE_X72Y49.SR      net (fanout=1)        0.705   ftop/cp/cpRespF/N24
    SLICE_X72Y49.CLK     Tsrck                 0.433   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     19.258ns (7.452ns logic, 11.806ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_16 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.156ns (Levels of Logic = 13)
  Clock Path Skew:      -0.247ns (0.254 - 0.501)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_16 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y60.XQ      Tcko                  0.495   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_16
    SLICE_X54Y71.F2      net (fanout=10)       1.477   ftop/cp/cpReq<16>
    SLICE_X54Y71.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X51Y74.F2      net (fanout=1)        0.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X51Y74.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X51Y83.G2      net (fanout=5)        0.599   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X51Y83.Y       Tilo                  0.561   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X53Y41.F2      net (fanout=18)       2.415   ftop/cp/N160
    SLICE_X53Y41.X       Tilo                  0.562   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X57Y70.G4      net (fanout=3)        1.717   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X57Y70.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y52.F2      net (fanout=40)       3.005   ftop/cp/cpRespF/d0h
    SLICE_X76Y52.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X77Y52.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N26
    SLICE_X77Y52.CLK     Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     19.156ns (6.682ns logic, 12.474ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.236ns (Levels of Logic = 13)
  Clock Path Skew:      -0.149ns (0.312 - 0.461)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y55.XQ      Tcko                  0.521   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X54Y71.F3      net (fanout=9)        1.531   ftop/cp/cpReq<18>
    SLICE_X54Y71.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X51Y74.F2      net (fanout=1)        0.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X51Y74.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X51Y83.G2      net (fanout=5)        0.599   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X51Y83.Y       Tilo                  0.561   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X53Y41.F2      net (fanout=18)       2.415   ftop/cp/N160
    SLICE_X53Y41.X       Tilo                  0.562   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X57Y70.G4      net (fanout=3)        1.717   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X57Y70.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y50.F4      net (fanout=40)       3.005   ftop/cp/cpRespF/d0h
    SLICE_X74Y50.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<37>
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X75Y51.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N18
    SLICE_X75Y51.CLK     Tsrck                 0.433   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     19.236ns (6.708ns logic, 12.528ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.094ns (Levels of Logic = 15)
  Clock Path Skew:      -0.290ns (0.254 - 0.544)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y65.YQ      Tcko                  0.596   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X54Y67.G1      net (fanout=10)       1.272   ftop/cp/cpReq<22>
    SLICE_X54Y67.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X54Y67.F3      net (fanout=2)        0.042   ftop/cp/wn__h36490<3>
    SLICE_X54Y67.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X50Y80.G1      net (fanout=11)       1.624   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X50Y80.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X48Y86.G2      net (fanout=8)        0.653   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X48Y86.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X47Y91.F1      net (fanout=34)       0.740   ftop/cp/N204
    SLICE_X47Y91.X       Tilo                  0.562   ftop/cp/wci_respF_4_D_OUT<26>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X57Y69.G2      net (fanout=3)        1.408   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X57Y69.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X57Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X57Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y52.F2      net (fanout=40)       3.005   ftop/cp/cpRespF/d0h
    SLICE_X76Y52.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X77Y52.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N26
    SLICE_X77Y52.CLK     Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     19.094ns (7.638ns logic, 11.456ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_18 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.232ns (Levels of Logic = 13)
  Clock Path Skew:      -0.142ns (0.319 - 0.461)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_18 to ftop/cp/cpRespF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y55.XQ      Tcko                  0.521   ftop/cp/cpReq<18>
                                                       ftop/cp/cpReq_18
    SLICE_X54Y71.F3      net (fanout=9)        1.531   ftop/cp/cpReq<18>
    SLICE_X54Y71.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X51Y74.F2      net (fanout=1)        0.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X51Y74.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X51Y83.G2      net (fanout=5)        0.599   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X51Y83.Y       Tilo                  0.561   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X53Y41.F2      net (fanout=18)       2.415   ftop/cp/N160
    SLICE_X53Y41.X       Tilo                  0.562   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X57Y70.G4      net (fanout=3)        1.717   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X57Y70.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y50.F2      net (fanout=40)       3.261   ftop/cp/cpRespF/d0h
    SLICE_X72Y50.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<34>
                                                       ftop/cp/cpRespF/data0_reg_or0000<34>_SW0
    SLICE_X72Y49.SR      net (fanout=1)        0.705   ftop/cp/cpRespF/N24
    SLICE_X72Y49.CLK     Tsrck                 0.433   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     19.232ns (6.708ns logic, 12.524ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.108ns (Levels of Logic = 14)
  Clock Path Skew:      -0.243ns (0.254 - 0.497)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y65.XQ      Tcko                  0.495   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X57Y66.G3      net (fanout=6)        0.446   ftop/cp/cpReq<25>
    SLICE_X57Y66.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h37280_cy<1>
                                                       ftop/cp/Msub_wn___1__h37280_cy<1>11
    SLICE_X52Y68.F1      net (fanout=2)        1.110   ftop/cp/Msub_wn___1__h37280_cy<1>
    SLICE_X52Y68.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<2>
                                                       ftop/cp/_theResult_____1__h36509<2>1
    SLICE_X50Y80.G3      net (fanout=11)       1.245   ftop/cp/_theResult_____1__h36509<2>
    SLICE_X50Y80.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X48Y86.G2      net (fanout=8)        0.653   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X48Y86.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X46Y98.G3      net (fanout=34)       1.096   ftop/cp/N204
    SLICE_X46Y98.Y       Tilo                  0.616   ftop/cp/wci_respF_4_D_OUT<28>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T2
    SLICE_X57Y70.F4      net (fanout=9)        1.418   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X57Y70.COUT    Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y52.F2      net (fanout=40)       3.005   ftop/cp/cpRespF/d0h
    SLICE_X76Y52.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X77Y52.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N26
    SLICE_X77Y52.CLK     Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     19.108ns (7.423ns logic, 11.685ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_16 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.156ns (Levels of Logic = 13)
  Clock Path Skew:      -0.189ns (0.312 - 0.501)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_16 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y60.XQ      Tcko                  0.495   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_16
    SLICE_X54Y71.F2      net (fanout=10)       1.477   ftop/cp/cpReq<16>
    SLICE_X54Y71.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X51Y74.F2      net (fanout=1)        0.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X51Y74.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X51Y83.G2      net (fanout=5)        0.599   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X51Y83.Y       Tilo                  0.561   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X53Y41.F2      net (fanout=18)       2.415   ftop/cp/N160
    SLICE_X53Y41.X       Tilo                  0.562   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X57Y70.G4      net (fanout=3)        1.717   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X57Y70.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y50.F4      net (fanout=40)       3.005   ftop/cp/cpRespF/d0h
    SLICE_X74Y50.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<37>
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X75Y51.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N18
    SLICE_X75Y51.CLK     Tsrck                 0.433   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     19.156ns (6.682ns logic, 12.474ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_9 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_33 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.094ns (Levels of Logic = 12)
  Clock Path Skew:      -0.244ns (0.254 - 0.498)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_9 to ftop/cp/cpRespF/data0_reg_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y65.YQ      Tcko                  0.596   ftop/cp/cpReq<10>
                                                       ftop/cp/cpReq_9
    SLICE_X49Y75.G1      net (fanout=57)       1.711   ftop/cp/cpReq<9>
    SLICE_X49Y75.Y       Tilo                  0.561   ftop/cp/N1317
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X51Y74.F1      net (fanout=1)        0.383   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000144
    SLICE_X51Y74.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X51Y83.G2      net (fanout=5)        0.599   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X51Y83.Y       Tilo                  0.561   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X50Y44.F2      net (fanout=18)       2.179   ftop/cp/N160
    SLICE_X50Y44.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F1
    SLICE_X57Y71.G1      net (fanout=4)        1.853   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_T_F
    SLICE_X57Y71.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y52.F2      net (fanout=40)       3.005   ftop/cp/cpRespF/d0h
    SLICE_X76Y52.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<33>
                                                       ftop/cp/cpRespF/data0_reg_or0000<33>_SW0
    SLICE_X77Y52.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N26
    SLICE_X77Y52.CLK     Tsrck                 0.433   ftop/cp_server_response_get<33>
                                                       ftop/cp/cpRespF/data0_reg_33
    -------------------------------------------------  ---------------------------
    Total                                     19.094ns (6.652ns logic, 12.442ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_16 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.152ns (Levels of Logic = 13)
  Clock Path Skew:      -0.182ns (0.319 - 0.501)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_16 to ftop/cp/cpRespF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y60.XQ      Tcko                  0.495   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_16
    SLICE_X54Y71.F2      net (fanout=10)       1.477   ftop/cp/cpReq<16>
    SLICE_X54Y71.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X51Y74.F2      net (fanout=1)        0.549   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000121
    SLICE_X51Y74.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq000146
    SLICE_X51Y83.G2      net (fanout=5)        0.599   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_T_F_T_cmp_eq0001
    SLICE_X51Y83.Y       Tilo                  0.561   ftop/cp/wci_reqPend_4<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X53Y41.F2      net (fanout=18)       2.415   ftop/cp/N160
    SLICE_X53Y41.X       Tilo                  0.562   ftop/cp/wci_reqPend_31
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X57Y70.G4      net (fanout=3)        1.717   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F
    SLICE_X57Y70.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y50.F2      net (fanout=40)       3.261   ftop/cp/cpRespF/d0h
    SLICE_X72Y50.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<34>
                                                       ftop/cp/cpRespF/data0_reg_or0000<34>_SW0
    SLICE_X72Y49.SR      net (fanout=1)        0.705   ftop/cp/cpRespF/N24
    SLICE_X72Y49.CLK     Tsrck                 0.433   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     19.152ns (6.682ns logic, 12.470ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.094ns (Levels of Logic = 15)
  Clock Path Skew:      -0.232ns (0.312 - 0.544)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y65.YQ      Tcko                  0.596   ftop/cp/cpReq<60>
                                                       ftop/cp/cpReq_22
    SLICE_X54Y67.G1      net (fanout=10)       1.272   ftop/cp/cpReq<22>
    SLICE_X54Y67.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/Msub_wn__h36490_xor<3>11
    SLICE_X54Y67.F3      net (fanout=2)        0.042   ftop/cp/wn__h36490<3>
    SLICE_X54Y67.X       Tilo                  0.601   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X50Y80.G1      net (fanout=11)       1.624   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X50Y80.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X48Y86.G2      net (fanout=8)        0.653   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X48Y86.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T11
    SLICE_X47Y91.F1      net (fanout=34)       0.740   ftop/cp/N204
    SLICE_X47Y91.X       Tilo                  0.562   ftop/cp/wci_respF_4_D_OUT<26>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T1
    SLICE_X57Y69.G2      net (fanout=3)        1.408   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_T_F_F_F_T
    SLICE_X57Y69.COUT    Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X57Y70.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X57Y70.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X57Y71.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<8>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X57Y72.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X57Y73.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X57Y74.COUT    Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.CIN     net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X57Y75.XB      Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X63Y71.G4      net (fanout=12)       0.887   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X63Y71.Y       Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X71Y67.G3      net (fanout=7)        0.860   ftop/cp/cpRespF_ENQ
    SLICE_X71Y67.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y50.F4      net (fanout=40)       3.005   ftop/cp/cpRespF/d0h
    SLICE_X74Y50.X       Tilo                  0.601   ftop/edcp/cpRespF_D_OUT<37>
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X75Y51.SR      net (fanout=1)        0.965   ftop/cp/cpRespF/N18
    SLICE_X75Y51.CLK     Tsrck                 0.433   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     19.094ns (7.638ns logic, 11.456ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_23 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.161ns (1.015 - 0.854)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_23 to ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y42.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<23>
                                                       ftop/cp/wci_reqF_2_q_0_23
    SLICE_X50Y43.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_7_MData<23>
    SLICE_X50Y43.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_23 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.161ns (1.015 - 0.854)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_23 to ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y42.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<23>
                                                       ftop/cp/wci_reqF_2_q_0_23
    SLICE_X50Y43.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_7_MData<23>
    SLICE_X50Y43.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<23>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr24.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_12 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.705 - 0.600)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_12 to ftop/sma0/wci_wslv_reqF/Mram_arr13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y73.YQ      Tcko                  0.419   ftop/cp_wci_Vm_6_MData<13>
                                                       ftop/cp/wci_reqF_1_q_0_12
    SLICE_X32Y70.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_6_MData<12>
    SLICE_X32Y70.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_12 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.705 - 0.600)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_12 to ftop/sma0/wci_wslv_reqF/Mram_arr13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y73.YQ      Tcko                  0.419   ftop/cp_wci_Vm_6_MData<13>
                                                       ftop/cp/wci_reqF_1_q_0_12
    SLICE_X32Y70.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_6_MData<12>
    SLICE_X32Y70.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<12>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_29 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.513 - 0.420)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_29 to ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y92.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<29>
                                                       ftop/cp/wci_reqF_1_q_0_29
    SLICE_X40Y92.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<29>
    SLICE_X40Y92.CLK     Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.500ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_29 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.093ns (0.513 - 0.420)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_29 to ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y92.XQ      Tcko                  0.396   ftop/cp_wci_Vm_6_MData<29>
                                                       ftop/cp/wci_reqF_1_q_0_29
    SLICE_X40Y92.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<29>
    SLICE_X40Y92.CLK     Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_5 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.121 - 0.096)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_5 to ftop/gbewrk/wci_wslv_reqF/Mram_arr6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y44.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<5>
                                                       ftop/cp/wci_reqF_3_q_0_5
    SLICE_X82Y42.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_9_MData<5>
    SLICE_X82Y42.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.266ns logic, 0.295ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_5 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.121 - 0.096)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_5 to ftop/gbewrk/wci_wslv_reqF/Mram_arr6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y44.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<5>
                                                       ftop/cp/wci_reqF_3_q_0_5
    SLICE_X82Y42.BY      net (fanout=2)        0.295   ftop/cp_wci_Vm_9_MData<5>
    SLICE_X82Y42.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<5>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.267ns logic, 0.295ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_29 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.389 - 0.314)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_29 to ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y21.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<29>
                                                       ftop/cp/wci_reqF_q_0_29
    SLICE_X36Y21.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<29>
    SLICE_X36Y21.CLK     Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.287ns logic, 0.326ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.539ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_29 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.389 - 0.314)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_29 to ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y21.XQ      Tcko                  0.417   ftop/cp_wci_Vm_5_MData<29>
                                                       ftop/cp/wci_reqF_q_0_29
    SLICE_X36Y21.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_5_MData<29>
    SLICE_X36Y21.CLK     Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.288ns logic, 0.326ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_2 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.603 - 0.526)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_2 to ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y49.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<3>
                                                       ftop/cp/wci_reqF_3_q_0_2
    SLICE_X84Y49.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_9_MData<2>
    SLICE_X84Y49.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.289ns logic, 0.329ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_4 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.381 - 0.300)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_4 to ftop/edp0/wci_reqF/Mram_arr5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y138.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<5>
                                                       ftop/cp/wci_reqF_5_q_0_4
    SLICE_X72Y140.BY     net (fanout=2)        0.334   ftop/cp_wci_Vm_13_MData<4>
    SLICE_X72Y140.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<4>
                                                       ftop/edp0/wci_reqF/Mram_arr5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.289ns logic, 0.334ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_2 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.603 - 0.526)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_2 to ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y49.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<3>
                                                       ftop/cp/wci_reqF_3_q_0_2
    SLICE_X84Y49.BY      net (fanout=2)        0.329   ftop/cp_wci_Vm_9_MData<2>
    SLICE_X84Y49.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.290ns logic, 0.329ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_4 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.381 - 0.300)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_4 to ftop/edp0/wci_reqF/Mram_arr5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y138.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<5>
                                                       ftop/cp/wci_reqF_5_q_0_4
    SLICE_X72Y140.BY     net (fanout=2)        0.334   ftop/cp_wci_Vm_13_MData<4>
    SLICE_X72Y140.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<4>
                                                       ftop/edp0/wci_reqF/Mram_arr5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.290ns logic, 0.334ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_26 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr27.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.615ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.465 - 0.395)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_26 to ftop/pwrk/wci_wslv_reqF/Mram_arr27.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<27>
                                                       ftop/cp/wci_reqF_2_q_0_26
    SLICE_X40Y57.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<26>
    SLICE_X40Y57.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr27.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.615ns (0.289ns logic, 0.326ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_25 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.512 - 0.447)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_25 to ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y63.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<25>
                                                       ftop/cp/wci_reqF_2_q_0_25
    SLICE_X46Y62.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_7_MData<25>
    SLICE_X46Y62.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.266ns logic, 0.344ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_26 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr27.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.616ns (Levels of Logic = 1)
  Clock Path Skew:      0.070ns (0.465 - 0.395)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_26 to ftop/pwrk/wci_wslv_reqF/Mram_arr27.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y57.YQ      Tcko                  0.419   ftop/cp_wci_Vm_7_MData<27>
                                                       ftop/cp/wci_reqF_2_q_0_26
    SLICE_X40Y57.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_7_MData<26>
    SLICE_X40Y57.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<26>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr27.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.616ns (0.290ns logic, 0.326ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_25 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.611ns (Levels of Logic = 1)
  Clock Path Skew:      0.065ns (0.512 - 0.447)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_25 to ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y63.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<25>
                                                       ftop/cp/wci_reqF_2_q_0_25
    SLICE_X46Y62.BY      net (fanout=2)        0.344   ftop/cp_wci_Vm_7_MData<25>
    SLICE_X46Y62.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.611ns (0.267ns logic, 0.344ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_11 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr12.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.468 - 0.395)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_11 to ftop/pwrk/wci_wslv_reqF/Mram_arr12.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<11>
                                                       ftop/cp/wci_reqF_2_q_0_11
    SLICE_X40Y55.BY      net (fanout=2)        0.355   ftop/cp_wci_Vm_7_MData<11>
    SLICE_X40Y55.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr12.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.266ns logic, 0.355ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_11 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr12.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.073ns (0.468 - 0.395)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_11 to ftop/pwrk/wci_wslv_reqF/Mram_arr12.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.XQ      Tcko                  0.396   ftop/cp_wci_Vm_7_MData<11>
                                                       ftop/cp/wci_reqF_2_q_0_11
    SLICE_X40Y55.BY      net (fanout=2)        0.355   ftop/cp_wci_Vm_7_MData<11>
    SLICE_X40Y55.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<11>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr12.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.267ns logic, 0.355ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<6>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_6/SR
  Location pin: SLICE_X96Y191.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter<6>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rWrPtr_rsCounter_6/SR
  Location pin: SLICE_X96Y191.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_1/SR
  Location pin: SLICE_X98Y194.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_1/SR
  Location pin: SLICE_X98Y194.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_0/SR
  Location pin: SLICE_X98Y194.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_0/SR
  Location pin: SLICE_X98Y194.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_5/SR
  Location pin: SLICE_X98Y195.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_5/SR
  Location pin: SLICE_X98Y195.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_4/SR
  Location pin: SLICE_X98Y195.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<5>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_4/SR
  Location pin: SLICE_X98Y195.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_7/SR
  Location pin: SLICE_X98Y192.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_7/SR
  Location pin: SLICE_X98Y192.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_6/SR
  Location pin: SLICE_X98Y192.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre<7>/SR
  Logical resource: ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_6/SR
  Location pin: SLICE_X98Y192.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_3/SR
  Location pin: SLICE_X62Y88.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_3/SR
  Location pin: SLICE_X62Y88.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_2/SR
  Location pin: SLICE_X62Y88.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<3>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_2/SR
  Location pin: SLICE_X62Y88.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<9>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_9/SR
  Location pin: SLICE_X70Y93.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<9>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_9/SR
  Location pin: SLICE_X70Y93.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.845ns|            0|            0|            2|      3161673|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.296ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.691ns|          N/A|            0|            0|      3161672|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.292|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.709|         |    3.891|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.691|         |         |         |
sys0_clkp      |   19.691|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.691|         |         |         |
sys0_clkp      |   19.691|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3177956 paths, 0 nets, and 92128 connections

Design statistics:
   Minimum period:  19.691ns{1}   (Maximum frequency:  50.785MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Sep 15 10:49:10 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 806 MB



