#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16417f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1641980 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16342d0 .functor NOT 1, L_0x1690120, C4<0>, C4<0>, C4<0>;
L_0x168ff00 .functor XOR 2, L_0x168fda0, L_0x168fe60, C4<00>, C4<00>;
L_0x1690010 .functor XOR 2, L_0x168ff00, L_0x168ff70, C4<00>, C4<00>;
v0x168b770_0 .net *"_ivl_10", 1 0, L_0x168ff70;  1 drivers
v0x168b870_0 .net *"_ivl_12", 1 0, L_0x1690010;  1 drivers
v0x168b950_0 .net *"_ivl_2", 1 0, L_0x168eb30;  1 drivers
v0x168ba10_0 .net *"_ivl_4", 1 0, L_0x168fda0;  1 drivers
v0x168baf0_0 .net *"_ivl_6", 1 0, L_0x168fe60;  1 drivers
v0x168bc20_0 .net *"_ivl_8", 1 0, L_0x168ff00;  1 drivers
v0x168bd00_0 .net "a", 0 0, v0x16886e0_0;  1 drivers
v0x168bda0_0 .net "b", 0 0, v0x1688780_0;  1 drivers
v0x168be40_0 .net "c", 0 0, v0x1688820_0;  1 drivers
v0x168bee0_0 .var "clk", 0 0;
v0x168bf80_0 .net "d", 0 0, v0x1688960_0;  1 drivers
v0x168c020_0 .net "out_pos_dut", 0 0, L_0x168fc20;  1 drivers
v0x168c0c0_0 .net "out_pos_ref", 0 0, L_0x168d5f0;  1 drivers
v0x168c160_0 .net "out_sop_dut", 0 0, L_0x168e810;  1 drivers
v0x168c200_0 .net "out_sop_ref", 0 0, L_0x1662e90;  1 drivers
v0x168c2a0_0 .var/2u "stats1", 223 0;
v0x168c340_0 .var/2u "strobe", 0 0;
v0x168c3e0_0 .net "tb_match", 0 0, L_0x1690120;  1 drivers
v0x168c4b0_0 .net "tb_mismatch", 0 0, L_0x16342d0;  1 drivers
v0x168c550_0 .net "wavedrom_enable", 0 0, v0x1688c30_0;  1 drivers
v0x168c620_0 .net "wavedrom_title", 511 0, v0x1688cd0_0;  1 drivers
L_0x168eb30 .concat [ 1 1 0 0], L_0x168d5f0, L_0x1662e90;
L_0x168fda0 .concat [ 1 1 0 0], L_0x168d5f0, L_0x1662e90;
L_0x168fe60 .concat [ 1 1 0 0], L_0x168fc20, L_0x168e810;
L_0x168ff70 .concat [ 1 1 0 0], L_0x168d5f0, L_0x1662e90;
L_0x1690120 .cmp/eeq 2, L_0x168eb30, L_0x1690010;
S_0x1641b10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1641980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16346b0 .functor AND 1, v0x1688820_0, v0x1688960_0, C4<1>, C4<1>;
L_0x1634a90 .functor NOT 1, v0x16886e0_0, C4<0>, C4<0>, C4<0>;
L_0x1634e70 .functor NOT 1, v0x1688780_0, C4<0>, C4<0>, C4<0>;
L_0x16350f0 .functor AND 1, L_0x1634a90, L_0x1634e70, C4<1>, C4<1>;
L_0x164c410 .functor AND 1, L_0x16350f0, v0x1688820_0, C4<1>, C4<1>;
L_0x1662e90 .functor OR 1, L_0x16346b0, L_0x164c410, C4<0>, C4<0>;
L_0x168ca70 .functor NOT 1, v0x1688780_0, C4<0>, C4<0>, C4<0>;
L_0x168cae0 .functor OR 1, L_0x168ca70, v0x1688960_0, C4<0>, C4<0>;
L_0x168cbf0 .functor AND 1, v0x1688820_0, L_0x168cae0, C4<1>, C4<1>;
L_0x168ccb0 .functor NOT 1, v0x16886e0_0, C4<0>, C4<0>, C4<0>;
L_0x168cd80 .functor OR 1, L_0x168ccb0, v0x1688780_0, C4<0>, C4<0>;
L_0x168cdf0 .functor AND 1, L_0x168cbf0, L_0x168cd80, C4<1>, C4<1>;
L_0x168cf70 .functor NOT 1, v0x1688780_0, C4<0>, C4<0>, C4<0>;
L_0x168cfe0 .functor OR 1, L_0x168cf70, v0x1688960_0, C4<0>, C4<0>;
L_0x168cf00 .functor AND 1, v0x1688820_0, L_0x168cfe0, C4<1>, C4<1>;
L_0x168d170 .functor NOT 1, v0x16886e0_0, C4<0>, C4<0>, C4<0>;
L_0x168d270 .functor OR 1, L_0x168d170, v0x1688960_0, C4<0>, C4<0>;
L_0x168d330 .functor AND 1, L_0x168cf00, L_0x168d270, C4<1>, C4<1>;
L_0x168d4e0 .functor XNOR 1, L_0x168cdf0, L_0x168d330, C4<0>, C4<0>;
v0x1633c00_0 .net *"_ivl_0", 0 0, L_0x16346b0;  1 drivers
v0x1634000_0 .net *"_ivl_12", 0 0, L_0x168ca70;  1 drivers
v0x16343e0_0 .net *"_ivl_14", 0 0, L_0x168cae0;  1 drivers
v0x16347c0_0 .net *"_ivl_16", 0 0, L_0x168cbf0;  1 drivers
v0x1634ba0_0 .net *"_ivl_18", 0 0, L_0x168ccb0;  1 drivers
v0x1634f80_0 .net *"_ivl_2", 0 0, L_0x1634a90;  1 drivers
v0x1635200_0 .net *"_ivl_20", 0 0, L_0x168cd80;  1 drivers
v0x1686c50_0 .net *"_ivl_24", 0 0, L_0x168cf70;  1 drivers
v0x1686d30_0 .net *"_ivl_26", 0 0, L_0x168cfe0;  1 drivers
v0x1686e10_0 .net *"_ivl_28", 0 0, L_0x168cf00;  1 drivers
v0x1686ef0_0 .net *"_ivl_30", 0 0, L_0x168d170;  1 drivers
v0x1686fd0_0 .net *"_ivl_32", 0 0, L_0x168d270;  1 drivers
v0x16870b0_0 .net *"_ivl_36", 0 0, L_0x168d4e0;  1 drivers
L_0x7f9372898018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1687170_0 .net *"_ivl_38", 0 0, L_0x7f9372898018;  1 drivers
v0x1687250_0 .net *"_ivl_4", 0 0, L_0x1634e70;  1 drivers
v0x1687330_0 .net *"_ivl_6", 0 0, L_0x16350f0;  1 drivers
v0x1687410_0 .net *"_ivl_8", 0 0, L_0x164c410;  1 drivers
v0x16874f0_0 .net "a", 0 0, v0x16886e0_0;  alias, 1 drivers
v0x16875b0_0 .net "b", 0 0, v0x1688780_0;  alias, 1 drivers
v0x1687670_0 .net "c", 0 0, v0x1688820_0;  alias, 1 drivers
v0x1687730_0 .net "d", 0 0, v0x1688960_0;  alias, 1 drivers
v0x16877f0_0 .net "out_pos", 0 0, L_0x168d5f0;  alias, 1 drivers
v0x16878b0_0 .net "out_sop", 0 0, L_0x1662e90;  alias, 1 drivers
v0x1687970_0 .net "pos0", 0 0, L_0x168cdf0;  1 drivers
v0x1687a30_0 .net "pos1", 0 0, L_0x168d330;  1 drivers
L_0x168d5f0 .functor MUXZ 1, L_0x7f9372898018, L_0x168cdf0, L_0x168d4e0, C4<>;
S_0x1687bb0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1641980;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x16886e0_0 .var "a", 0 0;
v0x1688780_0 .var "b", 0 0;
v0x1688820_0 .var "c", 0 0;
v0x16888c0_0 .net "clk", 0 0, v0x168bee0_0;  1 drivers
v0x1688960_0 .var "d", 0 0;
v0x1688a50_0 .var/2u "fail", 0 0;
v0x1688af0_0 .var/2u "fail1", 0 0;
v0x1688b90_0 .net "tb_match", 0 0, L_0x1690120;  alias, 1 drivers
v0x1688c30_0 .var "wavedrom_enable", 0 0;
v0x1688cd0_0 .var "wavedrom_title", 511 0;
E_0x1640160/0 .event negedge, v0x16888c0_0;
E_0x1640160/1 .event posedge, v0x16888c0_0;
E_0x1640160 .event/or E_0x1640160/0, E_0x1640160/1;
S_0x1687ee0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1687bb0;
 .timescale -12 -12;
v0x1688120_0 .var/2s "i", 31 0;
E_0x1640000 .event posedge, v0x16888c0_0;
S_0x1688220 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1687bb0;
 .timescale -12 -12;
v0x1688420_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1688500 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1687bb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1688eb0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1641980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x168d7a0 .functor NOT 1, v0x16886e0_0, C4<0>, C4<0>, C4<0>;
L_0x168d830 .functor NOT 1, v0x1688780_0, C4<0>, C4<0>, C4<0>;
L_0x168d9d0 .functor AND 1, L_0x168d7a0, L_0x168d830, C4<1>, C4<1>;
L_0x168dae0 .functor AND 1, L_0x168d9d0, v0x1688820_0, C4<1>, C4<1>;
L_0x168dce0 .functor NOT 1, v0x1688960_0, C4<0>, C4<0>, C4<0>;
L_0x168de60 .functor AND 1, L_0x168dae0, L_0x168dce0, C4<1>, C4<1>;
L_0x168dfb0 .functor AND 1, v0x16886e0_0, v0x1688780_0, C4<1>, C4<1>;
L_0x168e130 .functor AND 1, L_0x168dfb0, v0x1688820_0, C4<1>, C4<1>;
L_0x168e240 .functor AND 1, L_0x168e130, v0x1688960_0, C4<1>, C4<1>;
L_0x168e300 .functor OR 1, L_0x168de60, L_0x168e240, C4<0>, C4<0>;
L_0x168e470 .functor AND 1, v0x16886e0_0, v0x1688780_0, C4<1>, C4<1>;
L_0x168e4e0 .functor NOT 1, v0x1688820_0, C4<0>, C4<0>, C4<0>;
L_0x168e5c0 .functor AND 1, L_0x168e470, L_0x168e4e0, C4<1>, C4<1>;
L_0x168e680 .functor NOT 1, v0x1688960_0, C4<0>, C4<0>, C4<0>;
L_0x168e550 .functor AND 1, L_0x168e5c0, L_0x168e680, C4<1>, C4<1>;
L_0x168e810 .functor OR 1, L_0x168e300, L_0x168e550, C4<0>, C4<0>;
L_0x168ea00 .functor NOT 1, v0x16886e0_0, C4<0>, C4<0>, C4<0>;
L_0x168ea70 .functor OR 1, L_0x168ea00, v0x1688780_0, C4<0>, C4<0>;
L_0x168ebd0 .functor OR 1, L_0x168ea70, v0x1688820_0, C4<0>, C4<0>;
L_0x168ec90 .functor NOT 1, v0x1688960_0, C4<0>, C4<0>, C4<0>;
L_0x168edb0 .functor OR 1, L_0x168ebd0, L_0x168ec90, C4<0>, C4<0>;
L_0x168eec0 .functor NOT 1, v0x1688780_0, C4<0>, C4<0>, C4<0>;
L_0x168eff0 .functor OR 1, v0x16886e0_0, L_0x168eec0, C4<0>, C4<0>;
L_0x168f0b0 .functor NOT 1, v0x1688820_0, C4<0>, C4<0>, C4<0>;
L_0x168f1f0 .functor OR 1, L_0x168eff0, L_0x168f0b0, C4<0>, C4<0>;
L_0x168f300 .functor OR 1, L_0x168f1f0, v0x1688960_0, C4<0>, C4<0>;
L_0x168f4a0 .functor AND 1, L_0x168edb0, L_0x168f300, C4<1>, C4<1>;
L_0x168f5b0 .functor NOT 1, v0x1688780_0, C4<0>, C4<0>, C4<0>;
L_0x168f710 .functor OR 1, v0x16886e0_0, L_0x168f5b0, C4<0>, C4<0>;
L_0x168f7d0 .functor OR 1, L_0x168f710, v0x1688820_0, C4<0>, C4<0>;
L_0x168f990 .functor NOT 1, v0x1688960_0, C4<0>, C4<0>, C4<0>;
L_0x168fa00 .functor OR 1, L_0x168f7d0, L_0x168f990, C4<0>, C4<0>;
L_0x168fc20 .functor AND 1, L_0x168f4a0, L_0x168fa00, C4<1>, C4<1>;
v0x1689070_0 .net *"_ivl_0", 0 0, L_0x168d7a0;  1 drivers
v0x1689150_0 .net *"_ivl_10", 0 0, L_0x168de60;  1 drivers
v0x1689230_0 .net *"_ivl_12", 0 0, L_0x168dfb0;  1 drivers
v0x1689320_0 .net *"_ivl_14", 0 0, L_0x168e130;  1 drivers
v0x1689400_0 .net *"_ivl_16", 0 0, L_0x168e240;  1 drivers
v0x1689530_0 .net *"_ivl_18", 0 0, L_0x168e300;  1 drivers
v0x1689610_0 .net *"_ivl_2", 0 0, L_0x168d830;  1 drivers
v0x16896f0_0 .net *"_ivl_20", 0 0, L_0x168e470;  1 drivers
v0x16897d0_0 .net *"_ivl_22", 0 0, L_0x168e4e0;  1 drivers
v0x1689940_0 .net *"_ivl_24", 0 0, L_0x168e5c0;  1 drivers
v0x1689a20_0 .net *"_ivl_26", 0 0, L_0x168e680;  1 drivers
v0x1689b00_0 .net *"_ivl_28", 0 0, L_0x168e550;  1 drivers
v0x1689be0_0 .net *"_ivl_32", 0 0, L_0x168ea00;  1 drivers
v0x1689cc0_0 .net *"_ivl_34", 0 0, L_0x168ea70;  1 drivers
v0x1689da0_0 .net *"_ivl_36", 0 0, L_0x168ebd0;  1 drivers
v0x1689e80_0 .net *"_ivl_38", 0 0, L_0x168ec90;  1 drivers
v0x1689f60_0 .net *"_ivl_4", 0 0, L_0x168d9d0;  1 drivers
v0x168a150_0 .net *"_ivl_40", 0 0, L_0x168edb0;  1 drivers
v0x168a230_0 .net *"_ivl_42", 0 0, L_0x168eec0;  1 drivers
v0x168a310_0 .net *"_ivl_44", 0 0, L_0x168eff0;  1 drivers
v0x168a3f0_0 .net *"_ivl_46", 0 0, L_0x168f0b0;  1 drivers
v0x168a4d0_0 .net *"_ivl_48", 0 0, L_0x168f1f0;  1 drivers
v0x168a5b0_0 .net *"_ivl_50", 0 0, L_0x168f300;  1 drivers
v0x168a690_0 .net *"_ivl_52", 0 0, L_0x168f4a0;  1 drivers
v0x168a770_0 .net *"_ivl_54", 0 0, L_0x168f5b0;  1 drivers
v0x168a850_0 .net *"_ivl_56", 0 0, L_0x168f710;  1 drivers
v0x168a930_0 .net *"_ivl_58", 0 0, L_0x168f7d0;  1 drivers
v0x168aa10_0 .net *"_ivl_6", 0 0, L_0x168dae0;  1 drivers
v0x168aaf0_0 .net *"_ivl_60", 0 0, L_0x168f990;  1 drivers
v0x168abd0_0 .net *"_ivl_62", 0 0, L_0x168fa00;  1 drivers
v0x168acb0_0 .net *"_ivl_8", 0 0, L_0x168dce0;  1 drivers
v0x168ad90_0 .net "a", 0 0, v0x16886e0_0;  alias, 1 drivers
v0x168ae30_0 .net "b", 0 0, v0x1688780_0;  alias, 1 drivers
v0x168b130_0 .net "c", 0 0, v0x1688820_0;  alias, 1 drivers
v0x168b220_0 .net "d", 0 0, v0x1688960_0;  alias, 1 drivers
v0x168b310_0 .net "out_pos", 0 0, L_0x168fc20;  alias, 1 drivers
v0x168b3d0_0 .net "out_sop", 0 0, L_0x168e810;  alias, 1 drivers
S_0x168b550 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1641980;
 .timescale -12 -12;
E_0x16299f0 .event anyedge, v0x168c340_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x168c340_0;
    %nor/r;
    %assign/vec4 v0x168c340_0, 0;
    %wait E_0x16299f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1687bb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1688a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1688af0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1687bb0;
T_4 ;
    %wait E_0x1640160;
    %load/vec4 v0x1688b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1688a50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1687bb0;
T_5 ;
    %wait E_0x1640000;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1688960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688780_0, 0;
    %assign/vec4 v0x16886e0_0, 0;
    %wait E_0x1640000;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1688960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688780_0, 0;
    %assign/vec4 v0x16886e0_0, 0;
    %wait E_0x1640000;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1688960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688780_0, 0;
    %assign/vec4 v0x16886e0_0, 0;
    %wait E_0x1640000;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1688960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688780_0, 0;
    %assign/vec4 v0x16886e0_0, 0;
    %wait E_0x1640000;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1688960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688780_0, 0;
    %assign/vec4 v0x16886e0_0, 0;
    %wait E_0x1640000;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1688960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688780_0, 0;
    %assign/vec4 v0x16886e0_0, 0;
    %wait E_0x1640000;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1688960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688780_0, 0;
    %assign/vec4 v0x16886e0_0, 0;
    %wait E_0x1640000;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1688960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688780_0, 0;
    %assign/vec4 v0x16886e0_0, 0;
    %wait E_0x1640000;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1688960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688780_0, 0;
    %assign/vec4 v0x16886e0_0, 0;
    %wait E_0x1640000;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1688960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688780_0, 0;
    %assign/vec4 v0x16886e0_0, 0;
    %wait E_0x1640000;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1688960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688780_0, 0;
    %assign/vec4 v0x16886e0_0, 0;
    %wait E_0x1640000;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1688960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688780_0, 0;
    %assign/vec4 v0x16886e0_0, 0;
    %wait E_0x1640000;
    %load/vec4 v0x1688a50_0;
    %store/vec4 v0x1688af0_0, 0, 1;
    %fork t_1, S_0x1687ee0;
    %jmp t_0;
    .scope S_0x1687ee0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1688120_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1688120_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1640000;
    %load/vec4 v0x1688120_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1688960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688780_0, 0;
    %assign/vec4 v0x16886e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1688120_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1688120_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1687bb0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1640160;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1688960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1688780_0, 0;
    %assign/vec4 v0x16886e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1688a50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1688af0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1641980;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x168bee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x168c340_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1641980;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x168bee0_0;
    %inv;
    %store/vec4 v0x168bee0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1641980;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16888c0_0, v0x168c4b0_0, v0x168bd00_0, v0x168bda0_0, v0x168be40_0, v0x168bf80_0, v0x168c200_0, v0x168c160_0, v0x168c0c0_0, v0x168c020_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1641980;
T_9 ;
    %load/vec4 v0x168c2a0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x168c2a0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x168c2a0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x168c2a0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x168c2a0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x168c2a0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x168c2a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x168c2a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x168c2a0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x168c2a0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1641980;
T_10 ;
    %wait E_0x1640160;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x168c2a0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x168c2a0_0, 4, 32;
    %load/vec4 v0x168c3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x168c2a0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x168c2a0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x168c2a0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x168c2a0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x168c200_0;
    %load/vec4 v0x168c200_0;
    %load/vec4 v0x168c160_0;
    %xor;
    %load/vec4 v0x168c200_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x168c2a0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x168c2a0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x168c2a0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x168c2a0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x168c0c0_0;
    %load/vec4 v0x168c0c0_0;
    %load/vec4 v0x168c020_0;
    %xor;
    %load/vec4 v0x168c0c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x168c2a0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x168c2a0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x168c2a0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x168c2a0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response15/top_module.sv";
