The following files were generated for 'ila_rom' in directory
C:\Users\lpcarm\Desktop\FPGA_BOOK\P5_Sin_Wave\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * ila_rom.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * ila_rom.cdc
   * ila_rom.constraints/ila_rom.ucf
   * ila_rom.constraints/ila_rom.xdc
   * ila_rom.ncf
   * ila_rom.ngc
   * ila_rom.ucf
   * ila_rom.vhd
   * ila_rom.vho
   * ila_rom.xdc
   * ila_rom_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * ila_rom.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * ila_rom.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * ila_rom.gise
   * ila_rom.xise

Deliver Readme:
   Readme file for the IP.

   * ila_rom_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * ila_rom_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

