-- Copyright (C) 2016  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- ***************************************************************************
-- This file contains a Vhdl test bench template that is freely editable to   
-- suit user's needs .Comments are provided in each section to help the user  
-- fill out necessary details.                                                
-- ***************************************************************************
-- Generated on "03/23/2019 15:02:23"
                                                            
-- Vhdl Test Bench template for design  :  interleave
-- 
-- Simulation tool : ModelSim-Altera (VHDL)
-- 

LIBRARY ieee;                                               
USE ieee.std_logic_1164.all;                                

ENTITY interleave_vhd_tst IS
END interleave_vhd_tst;
ARCHITECTURE interleave_arch OF interleave_vhd_tst IS
-- constants                                                 
-- signals                                                   
SIGNAL A : STD_LOGIC_VECTOR(3 DOWNTO 0);
SIGNAL B : STD_LOGIC_VECTOR(3 DOWNTO 0);
SIGNAL Y : STD_LOGIC_VECTOR(7 DOWNTO 0);
COMPONENT interleave
	PORT (
	A : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
	B : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
	Y : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
	);
END COMPONENT;
BEGIN
	i1 : interleave
	PORT MAP (
-- list connections between master ports and signals
	A => A,
	B => B,
	Y => Y
	);
init : PROCESS                                               
-- variable declarations                                     
BEGIN                                                        
  		  
		  -- code that executes only once                      
WAIT;                                                       
END PROCESS init;                                           
always : PROCESS                                              
-- optional sensitivity list                                  
-- (        )                                                 
-- variable declarations                                      
BEGIN                                                         
      wait for 10 ns; 
		A <= "0000";
		B <= "0000";
		wait for 10 ns;
		assert (Y="00000000") report "Setup Violation" severity error;
		wait for 10 ns;
		A <= "0010";
		B <= "0110";
		wait for 10 ns;
		assert (Y="00011100") report "Setup Violation" severity error;
		wait for 10 ns;
		A <= "1000";
		B <= "0010";
		wait for 10 ns;
		assert (Y="10000100") report "Setup Violation" severity error;
		wait for 10 ns;
		A <= "0001";
		B <= "1111";
		wait for 10 ns;
		assert (Y="00000000") report "Setup Violation" severity error;
		wait for 10 ns;
		A <= "0011";
		B <= "1111";
		wait for 10 ns;
		assert (Y="00000000") report "Setup Violation" severity error;
		wait for 10 ns;
		  
WAIT;                                                        
END PROCESS always;                                          
END interleave_arch;
