$date
	Wed Jul 05 14:56:29 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestExample $end
$var wire 1 ! c $end
$var wire 1 " b $end
$var wire 1 # a $end
$var integer 32 $ i [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
0#
0"
0!
$end
#10
1#
b1 $
#20
0#
1"
b10 $
#30
1#
b11 $
#40
0#
0"
1!
b100 $
#50
1#
b101 $
#60
0#
1"
b110 $
#70
1#
b111 $
#80
0#
0"
0!
b1000 $
#90
1#
b1001 $
#100
0#
1"
b1010 $
#110
1#
b1011 $
#120
0#
0"
1!
b1100 $
#130
1#
b1101 $
#140
0#
1"
b1110 $
#150
1#
b1111 $
#160
0#
0"
0!
b10000 $
#170
1#
b10001 $
#180
0#
1"
b10010 $
#190
1#
b10011 $
#200
0#
0"
1!
b10100 $
#210
1#
b10101 $
#220
0#
1"
b10110 $
#230
1#
b10111 $
#240
0#
0"
0!
b11000 $
#250
1#
b11001 $
#260
0#
1"
b11010 $
#270
1#
b11011 $
#280
0#
0"
1!
b11100 $
#290
1#
b11101 $
#300
0#
1"
b11110 $
#310
1#
b11111 $
#320
