<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>LCD I2C: bc12f683-config-29.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">LCD I2C
   &#160;<span id="projectnumber">V004</span>
   </div>
   <div id="projectbrief">This is the project synopsis</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ef17207d069a71f169fdde842b8bccd0.html">SOFTWARE</a></li><li class="navelem"><a class="el" href="dir_a89ded6bd3a15fff6c0452f4f60ad0ac.html">BOOSTC</a></li><li class="navelem"><a class="el" href="dir_b63de4a40dd7f8ea4d5abf4a63b4b013.html">PIC12F683</a></li><li class="navelem"><a class="el" href="dir_aea64c4aecdbfe3d5c0a0a33fec8ebeb.html">INC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">bc12f683-config-29.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="bc12f683-config-29_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="preprocessor">#ifndef _BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define _BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//Configures all registers related to the PIC&#39;s hardware</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;</div>
<div class="line"><a name="l00006"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#a0ce57a3225f38089b8aa8290e53f03f7">    6</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#a0ce57a3225f38089b8aa8290e53f03f7">option_reg</a> = 0xb11111111; </div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;  <span class="comment">/*  </span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">  OPTION REGISTER</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">         11111111</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">                 1          bit 7 GPPU: GPIO Pull-up Enable bit</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">                                  1 = GPIO pull-ups are disabled</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">                                  0 = GPIO pull-ups are enabled by individual port latch values in WPU register</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">                  1         bit 6 INTEDG: Interrupt Edge Select bit</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">                                  1 = Interrupt on rising edge of GP2/INT pin</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">                                  0 = Interrupt on falling edge of GP2/INT pin</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">                   1        bit 5 T0CS: TMR0 Clock Source Select bit</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">                                  1 = Transition on GP2/T0CKI pin</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">                                  0 = Internal instruction cycle clock (CLKOUT)</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">                    1       bit 4 T0SE: TMR0 Source Edge Select bit</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">                                  1 = Increment on high-to-low transition on GP2/T0CKI pin</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">                                  0 = Increment on low-to-high transition on GP2/T0CKI pin</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">                     1      bit 3 PSA: Prescaler Assignment bit</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">                                  1 = Prescaler is assigned to the WDT</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">                                  0 = Prescaler is assigned to the Timer0 module</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">                      111   bit 2-0 PS&lt;2:0&gt;: Prescaler Rate Select bits</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">                                  bit        TMR0       WDT (1)</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">                                  000        1:2        1:1</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">                                  001        1:4        1:2</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">                                  010        1:8        1:4</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">                                  011        1:16       1:8</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">                                  100        1:32       1:16</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">                                  101        1:64       1:32</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">                                  110        1:128      1:64</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">                                  111        1:256      1:128</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">                                  Note 1: A dedicated 16-bit WDT postscaler is available for the PIC12F683. See</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">                                  Section 12.6 “Watchdog Timer (WDT)” for more information.  *)</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#aea6cd8c873cf6ea4e36157d036f7ae3e">   40</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#aea6cd8c873cf6ea4e36157d036f7ae3e">intcon</a> = 0b00000000;  </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">  INTERRUPT CONTROL REGISTER</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">                 00000000</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">                 0-------   bit 7 GIE: Global Interrupt Enable bit</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">                  -------         1 = Enables all unmasked interrupts</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">                  -------         0 = Disables all interrupts</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">                  0------  bit 6 PEIE: Peripheral Interrupt Enable bit</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">                   ......         1 = Enables all unmasked peripheral interrupts</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">                   ......         0 = Disables all peripheral interrupts</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">                   0-----   bit 5 T0IE: TMR0 Overflow Interrupt Enable bit</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">                    .....         1 = Enables the TMR0 interrupt</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">                    .....         0 = Disables the TMR0 interrupt</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">                    0----   bit 4 INTE: GP2/INT External Interrupt Enable bit</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">                     ....         1 = Enables the GP2/INT external interrupt</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">                     ....         0 = Disables the GP2/INT external interrupt</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">                     0---   bit 3 GPIE: GPIO Change Interrupt Enable bit(1)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">                      ...         1 = Enables the GPIO change interrupt</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">                      ...         0 = Disables the GPIO change interrupt</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">                      0--   bit 2 T0IF: TMR0 Overflow Interrupt Flag bit(2)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">                       ..         1 = TMR0 register has overflowed (must be cleared in software)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">                       ..         0 = TMR0 register did not overflow</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">                       0-   bit 1 INTF: GP2/INT External Interrupt Flag bit</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">                        .         1 = The GP2/INT external interrupt occurred (must be cleared in software)</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">                        .         0 = The GP2/INT external interrupt did not occur</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">                        0   bit 0 GPIF: GPIO Change Interrupt Flag bit</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">                                  1 = When at least one of the GPIO&lt;5:0&gt; pins changed state (must be cleared in software)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">                                  0 = None of the GPIO&lt;5:0&gt; pins have changed state</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">                                  Note 1: IOC register must also be enabled.</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">                                  2: T0IF bit is set when Timer0 rolls over. Timer0 is unchanged on Reset and should</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">                                  be initialized before clearing T0IF bit. </span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#a0cbc495de301dee542c177419738f8f3">   73</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#a0cbc495de301dee542c177419738f8f3">pie1</a> = 0x00000000; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">  PERIPHERAL INTERRUPT ENABLE REGISTER 1</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">                 00000000</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">                 0          bit 7 EEIE: EE Write Complete Interrupt Enable bit</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">                                  1 = Enables the EE write complete interrupt</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">                                  0 = Disables the EE write complete interrupt</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">                  0         bit 6 ADIE: A/D Converter Interrupt Enable bit</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">                                  1 = Enables the A/D converter interrupt</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">                                  0 = Disables the A/D converter interrupt</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">                   0        bit 5 CCP1IE: CCP1 Interrupt Enable bit</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">                                  1 = Enables the CCP1 interrupt</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">                                  0 = Disables the CCP1 interrupt</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">                    0       bit 4 Unimplemented: Read as ‘0’                      0      bit 3 CMIE: Comparator Interrupt Enable bit
                                  1 = Enables the Comparator 1 interrupt
                                  0 = Disables the Comparator 1 interrupt
                      0     bit 2 OSFIE: Oscillator Fail Interrupt Enable bit
                                  1 = Enables the oscillator fail interrupt
                                  0 = disables the oscillator fail interrupt
                       0    bit 1 TMR2IE: Timer 2 to PR2 Match Interrupt Enable bit
                                  1 = Enables the Timer 2 to PR2 match interrupt
                                  0 = Disables the Timer 2 to PR2 match interrupt
                        0   bit 0 TMR1IE: Timer 1 Overflow Interrupt Enable bit
                                  1 = Enables the Timer 1 overflow interrupt
                                  0 = Disables the Timer 1 overflow interrupt 
*/                                  
//----------------------------------------------------------------------------
  pir1 = 0b00000000; 
  /*
  PERIPHERAL INTERRUPT REQUEST REGISTER 1
                 00000000
                 0          bit 7 EEIF: EEPROM Write Operation Interrupt Flag bit
                                  1 = The write operation completed (must be cleared in software)
                                  0 = The write operation has not completed or has not been started
                  0         bit 6 ADIF: A/D Interrupt Flag bit
                                  1 = A/D conversion complete
                                  0 = A/D conversion has not completed or has not been started
                   0        bit 5 CCP1IF: CCP1 Interrupt Flag bit
                                  Capture mode:
                                  1 = A TMR1 register capture occurred (must be cleared in software)
                                  0 = No TMR1 register capture occurred
                                  Compare mode:
                                  1 = A TMR1 register compare match occurred (must be cleared in software)
                                  0 = No TMR1 register compare match occurred
                                  PWM mode:
                                  Unused in this mode.
                    0       bit 4 Unimplemented: Read as ‘0’
                     0      bit 3 CMIF: Comparator Interrupt Flag bit
                                  1 = Comparator 1 output has changed (must be cleared in software)
                                  0 = Comparator 1 output has not changed
                      0     bit 2 OSFIF: Oscillator Fail Interrupt Flag bit
                                  1 = System oscillator failed, clock input has changed to INTOSC (must be cleared in software)
                                  0 = System clock operating
                       0    bit 1 TMR2IF: Timer 2 to PR2 Match Interrupt Flag bit
                                  1 = Timer 2 to PR2 match occurred (must be cleared in software)
                                  0 = Timer 2 to PR2 match has not occurred
                        0   bit 0 TMR1IF: Timer 1 Overflow Interrupt Flag bit
                                  1 = Timer 1 register overflowed (must be cleared in software)
                                  0 = Timer 1 has not overflowed 
*/                                  
//----------------------------------------------------------------------------
  pcon = 0b00000000; 
  /*
  POWER CONTROL REGISTER
                 00010000
                 00          bit 7-6 Unimplemented: Read as ‘0’
                   1         bit 5 ULPWUE: Ultra Low-Power Wake-up Enable bit
                                  1 = Ultra Low-Power Wake-up enabled
                                  0 = Ultra Low-Power Wake-up disabled
                    0        bit 4 SBODEN: Software BOD Enable bit(1)
                                  1 = BOD enabled
                                  0 = BOD disabled
                     00     bit 3-2 Unimplemented: Read as ‘0’
                       0    bit 1 POR: Power-on Reset Status bit
                                  1 = No Power-on Reset occurred
                                  0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
                        0   bit 0 BOD: Brown-out Detect Status bit
                                  1 = No Brown-out Detect occurred
                                  0 = A Brown-out Detect occurred (must be set in software after a Brown-out Detect occurs)
                                  Note 1: BODEN&lt;1:0&gt; = 01 in the Configuration Word register for this bit to control the BOD. 
*/                                  
//----------------------------------------------------------------------------
  osctune = 0b00000000; 
  /*
  OSCILLATOR TUNING RESISTOR
                 00000000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    11111   bit 4-0 TUN&lt;4:0&gt;: Frequency Tuning bits
                                  01111 = Maximum frequency
                                  01110 =
                                  •••
                                  00001 =
                                  00000 = Oscillator module is running at the calibrated frequency.
                                  11111 =
                                  •••
                                  10000 = Minimum frequency 
*/                                  
//----------------------------------------------------------------------------
  osccon = 0b01110000; 
  /*
  OSCILLATOR CONTROL REGISTER
                 01100000
                 0          bit 7 Unimplemented: Read as ‘0’
                  111       bit 6-4 IRCF&lt;2:0&gt;: Internal Oscillator Frequency Select bits
                                  000 = 31 kHz
                                  001 = 125 kHz
                                  010 = 250 kHz
                                  011 = 500 kHz
                                  100 = 1 MHz
                                  101 = 2 MHz
                                  110 = 4 MHz
                                  111 = 8 MHz
                     0      bit 3 OSTS: Oscillator Start-up Time-out Status bit
                                  1 = Device is running from the external system clock defined by FOSC&lt;2:0&gt;
                                  0 = Device is running from the internal system clock (HFINTOSC or LFINTOSC)
                      0     bit 2 HTS: HFINTOSC (High Frequency – 8 MHz to 125 kHz) Status bit
                                  1 = HFINTOSC is stable
                                  0 = HFINTOSC is not stable
                       0    bit 1 LTS: LFINTOSC (Low Frequency – 31 kHz) Stable bit
                                  1 = LFINTOSC is stable
                                  0 = LFINTOSC is not stable
                        0   bit 0 SCS: System Clock Select bit
                                  1 = Internal oscillator is used for system clock
                                  0 = Clock source defined by FOSC&lt;2:0&gt;
                                  Note 1: Bit resets to ‘0’ with Two-Speed Start-up and LP, XT or HS selected as the oscillator
                                  mode or Fail-Safe mode is enabled. 
*/                                  
//----------------------------------------------------------------------------
  gpio = 0b00000000;
  /*
  GENERAL PURPOSE I/O REGISTER
                 00xxxx00
                 00         bit 7-6: Unimplemented: Read as ‘0’
                   000000   bit 5-0: GPIO&lt;5:0&gt;: GPIO I/O pin
                                  1 = Port pin is &gt; VIH
                                  0 = Port pin is &lt; VIL 
*/                                  
//----------------------------------------------------------------------------
  trisio = 0b00111000;
  /*
  GPIO TRI-STATE REGISTER
                 00111111
                 00         bit 7-6: Unimplemented: Read as ‘0’
                   000000  bit 5-0: TRISIO&lt;5:0&gt;: GPIO Tri-State Control bit
                                  1 = GPIO pin configured as an input (tri-stated)
                                  0 = GPIO pin configured as an output
                                  Note 1: TRISIO&lt;3&gt; always reads ‘1’.
                                  2: TRISIO&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  wpu = 0b00000000;
  /*
  WEAK PULL-UP REGISTER
                 00110111
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 WPU&lt;5:4&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                     0      bit 3 Unimplemented: Read as ‘0’
                      000   bit 2-0 WPU&lt;2:0&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                                  Note 1: Global GPPU must be enabled for individual pull-ups to be enabled.
                                  2: The weak pull-up device is automatically disabled if the pin is in output mode
                                  (TRISIO = 0).
                                  3: The GP3 pull-up is enabled when configured as MCLR and disabled as an I/O in
                                  the Configuration Word.
                                  4: WPU&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  ioc = 0b00000000; 
  /*
  INTERRUPT-ON-CHANGE GPIO REGISTER
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   000000   bit 5-0 IOC&lt;5:0&gt;: Interrupt-on-change GPIO Control bit
                                  1 = Interrupt-on-change enabled
                                  0 = Interrupt-on-change disabled
                                  Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be
                                  recognized.
                                  2: IOC&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes.
*/                                  
//----------------------------------------------------------------------------
  t1con = 0b00000100; 
  /*
  TIMER1 CONTROL REGISTER
                 00000000
                 0          bit 7 T1GINV: Timer1 Gate Invert bit(1)
                                  1 = Timer1 gate is inverted
                                  0 = Timer1 gate is not inverted
                  0         bit 6 TMR1GE: Timer1 Gate Enable bit(2)
                                  If TMR1ON = 0:
                                  This bit is ignored.
                                  If TMR1ON = 1:
                                  1 = Timer1 is on if Timer1 gate is not active
                                  0 = Timer1 is on
                   00       bit 5-4 T1CKPS&lt;1:0&gt;: Timer1 Input Clock Prescale Select bits
                                  11 = 1:8 Prescale Value
                                  10 = 1:4 Prescale Value
                                  01 = 1:2 Prescale Value
                                  00 = 1:1 Prescale Value
                     0      bit 3 T1OSCEN: LP Oscillator Enable Control bit
                                  If INTOSC without CLKOUT oscillator is active:
                                  1 = LP oscillator is enabled for Timer1 clock
                                  0 = LP oscillator is off
                                  Else:
                                  This bit is ignored.
                      1     bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit
                                  TMR1CS = 1:
                                  1 = Do not synchronize external clock input
                                  0 = Synchronize external clock input
                                  TMR1CS = 0:
                                  This bit is ignored. Timer1 uses the internal clock.
                       0    bit 1 TMR1CS: Timer1 Clock Source Select bit
                                  1 = External clock from T1CKI pin (on the rising edge)
                                  0 = Internal clock (FOSC/4)
                        0   bit 0 TMR1ON: Timer1 On bit
                                  1 = Enables Timer1
                                  0 = Stops Timer1
                                  Note 1: T1GINV bit inverts the Timer1 gate logic, regardless of source.
                                  2: TMR1GE bit must be set to use either T1G pin or COUT, as selected by the T1GSS
                                  bit (CMCON1&lt;1&gt;), as a Timer1 gate source.
*/                                  
//----------------------------------------------------------------------------
  t2con = 0b00000000; 
  /*
  TIMER2 CONTROL REGISTER
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0000      bit 6-3 TOUTPS&lt;3:0&gt;: Timer2 Output Postscale Select bits
                                  0000 = 1:1 postscale
                                  0001 = 1:2 postscale
                                  •••
                                  1111 = 1:16 postscale
                      0     bit 2 TMR2ON: Timer2 On bit
                                  1 = Timer2 is on
                                  0 = Timer2 is off
                       00   bit 1-0 T2CKPS&lt;1:0&gt;: Timer2 Clock Prescale Select bits
                                  00 = Prescaler is 1
                                  01 = Prescaler is 4
                                  1x = Prescaler is 16 
*/                                  
//----------------------------------------------------------------------------
  cmcon0 = 0b00000111; 
  /*
  COMPARATOR CONTROL REGISTER 0
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0         bit 6 COUT: Comparator Output bit
                                  When CINV = 0:
                                  1 = VIN+ &gt; VIN-
                                  0 = VIN+ &lt; VINWhen
                                  CINV = 1:
                                  1 = VIN+ &lt; VIN-
                                  0 = VIN+ &gt; VINbit
                   0        bit 5 Unimplemented: Read as ‘0’
                    0       bit 4 CINV: Comparator Output Inversion bit
                                  1 = Output inverted
                                  0 = Output not inverted
                     0      bit 3 CIS: Comparator Input Switch bit
                                  When CM&lt;2:0&gt; = 110 or 101:
                                  1 = VIN- connects to CIN+
                                  0 = VIN- connects to CINbit
                      111   bit 2-0 CM&lt;2:0&gt;: Comparator Mode bits
                                  Figure 8-3 shows the Comparator modes and CM&lt;2:0&gt; bit settings.
*/                                  
//----------------------------------------------------------------------------
  cmcon1 = 0b00000000; 
  /*
  COMPARATOR CONTROL REGISTER 1
                 00000010
                 000000     bit 7-2: Unimplemented: Read as ‘0’
                       1    bit 1 T1GSS: Timer1 Gate Source Select bit
                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)
                                  0 = Timer1 gate source is comparator output
                        0   bit 0 CMSYNC: Comparator Synchronize bit
                                  1 = COUT output synchronized with falling edge of Timer1 clock
                                  0 = COUT output not synchronized with Timer1 clock
*/                                  
//----------------------------------------------------------------------------
  vrcon = 0b00000000; 
  /*
  VOLTAGE REFERENCE CONTROL REGISTER
                 00000000
                 0          bit 7 VREN: CVREF Enable bit
                                  1 = CVREF circuit powered on
                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS
                  0         bit 6 Unimplemented: Read as ‘0’
                   0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">                     0      bit 3 CMIE: Comparator Interrupt Enable bit</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">                                  1 = Enables the Comparator 1 interrupt</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">                                  0 = Disables the Comparator 1 interrupt</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">                      0     bit 2 OSFIE: Oscillator Fail Interrupt Enable bit</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">                                  1 = Enables the oscillator fail interrupt</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">                                  0 = disables the oscillator fail interrupt</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">                       0    bit 1 TMR2IE: Timer 2 to PR2 Match Interrupt Enable bit</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">                                  1 = Enables the Timer 2 to PR2 match interrupt</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">                                  0 = Disables the Timer 2 to PR2 match interrupt</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">                        0   bit 0 TMR1IE: Timer 1 Overflow Interrupt Enable bit</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">                                  1 = Enables the Timer 1 overflow interrupt</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">                                  0 = Disables the Timer 1 overflow interrupt </span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#a1bd8813d3e94a5ddd7394e5dfc8c6bb6">  101</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#a1bd8813d3e94a5ddd7394e5dfc8c6bb6">pir1</a> = 0b00000000; </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  PERIPHERAL INTERRUPT REQUEST REGISTER 1</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">                 00000000</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">                 0          bit 7 EEIF: EEPROM Write Operation Interrupt Flag bit</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">                                  1 = The write operation completed (must be cleared in software)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">                                  0 = The write operation has not completed or has not been started</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">                  0         bit 6 ADIF: A/D Interrupt Flag bit</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">                                  1 = A/D conversion complete</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">                                  0 = A/D conversion has not completed or has not been started</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">                   0        bit 5 CCP1IF: CCP1 Interrupt Flag bit</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">                                  Capture mode:</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">                                  1 = A TMR1 register capture occurred (must be cleared in software)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">                                  0 = No TMR1 register capture occurred</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">                                  Compare mode:</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">                                  1 = A TMR1 register compare match occurred (must be cleared in software)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">                                  0 = No TMR1 register compare match occurred</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">                                  PWM mode:</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">                                  Unused in this mode.</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">                    0       bit 4 Unimplemented: Read as ‘0’                      0      bit 3 CMIF: Comparator Interrupt Flag bit
                                  1 = Comparator 1 output has changed (must be cleared in software)
                                  0 = Comparator 1 output has not changed
                      0     bit 2 OSFIF: Oscillator Fail Interrupt Flag bit
                                  1 = System oscillator failed, clock input has changed to INTOSC (must be cleared in software)
                                  0 = System clock operating
                       0    bit 1 TMR2IF: Timer 2 to PR2 Match Interrupt Flag bit
                                  1 = Timer 2 to PR2 match occurred (must be cleared in software)
                                  0 = Timer 2 to PR2 match has not occurred
                        0   bit 0 TMR1IF: Timer 1 Overflow Interrupt Flag bit
                                  1 = Timer 1 register overflowed (must be cleared in software)
                                  0 = Timer 1 has not overflowed 
*/                                  
//----------------------------------------------------------------------------
  pcon = 0b00000000; 
  /*
  POWER CONTROL REGISTER
                 00010000
                 00          bit 7-6 Unimplemented: Read as ‘0’
                   1         bit 5 ULPWUE: Ultra Low-Power Wake-up Enable bit
                                  1 = Ultra Low-Power Wake-up enabled
                                  0 = Ultra Low-Power Wake-up disabled
                    0        bit 4 SBODEN: Software BOD Enable bit(1)
                                  1 = BOD enabled
                                  0 = BOD disabled
                     00     bit 3-2 Unimplemented: Read as ‘0’
                       0    bit 1 POR: Power-on Reset Status bit
                                  1 = No Power-on Reset occurred
                                  0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
                        0   bit 0 BOD: Brown-out Detect Status bit
                                  1 = No Brown-out Detect occurred
                                  0 = A Brown-out Detect occurred (must be set in software after a Brown-out Detect occurs)
                                  Note 1: BODEN&lt;1:0&gt; = 01 in the Configuration Word register for this bit to control the BOD. 
*/                                  
//----------------------------------------------------------------------------
  osctune = 0b00000000; 
  /*
  OSCILLATOR TUNING RESISTOR
                 00000000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    11111   bit 4-0 TUN&lt;4:0&gt;: Frequency Tuning bits
                                  01111 = Maximum frequency
                                  01110 =
                                  •••
                                  00001 =
                                  00000 = Oscillator module is running at the calibrated frequency.
                                  11111 =
                                  •••
                                  10000 = Minimum frequency 
*/                                  
//----------------------------------------------------------------------------
  osccon = 0b01110000; 
  /*
  OSCILLATOR CONTROL REGISTER
                 01100000
                 0          bit 7 Unimplemented: Read as ‘0’
                  111       bit 6-4 IRCF&lt;2:0&gt;: Internal Oscillator Frequency Select bits
                                  000 = 31 kHz
                                  001 = 125 kHz
                                  010 = 250 kHz
                                  011 = 500 kHz
                                  100 = 1 MHz
                                  101 = 2 MHz
                                  110 = 4 MHz
                                  111 = 8 MHz
                     0      bit 3 OSTS: Oscillator Start-up Time-out Status bit
                                  1 = Device is running from the external system clock defined by FOSC&lt;2:0&gt;
                                  0 = Device is running from the internal system clock (HFINTOSC or LFINTOSC)
                      0     bit 2 HTS: HFINTOSC (High Frequency – 8 MHz to 125 kHz) Status bit
                                  1 = HFINTOSC is stable
                                  0 = HFINTOSC is not stable
                       0    bit 1 LTS: LFINTOSC (Low Frequency – 31 kHz) Stable bit
                                  1 = LFINTOSC is stable
                                  0 = LFINTOSC is not stable
                        0   bit 0 SCS: System Clock Select bit
                                  1 = Internal oscillator is used for system clock
                                  0 = Clock source defined by FOSC&lt;2:0&gt;
                                  Note 1: Bit resets to ‘0’ with Two-Speed Start-up and LP, XT or HS selected as the oscillator
                                  mode or Fail-Safe mode is enabled. 
*/                                  
//----------------------------------------------------------------------------
  gpio = 0b00000000;
  /*
  GENERAL PURPOSE I/O REGISTER
                 00xxxx00
                 00         bit 7-6: Unimplemented: Read as ‘0’
                   000000   bit 5-0: GPIO&lt;5:0&gt;: GPIO I/O pin
                                  1 = Port pin is &gt; VIH
                                  0 = Port pin is &lt; VIL 
*/                                  
//----------------------------------------------------------------------------
  trisio = 0b00111000;
  /*
  GPIO TRI-STATE REGISTER
                 00111111
                 00         bit 7-6: Unimplemented: Read as ‘0’
                   000000  bit 5-0: TRISIO&lt;5:0&gt;: GPIO Tri-State Control bit
                                  1 = GPIO pin configured as an input (tri-stated)
                                  0 = GPIO pin configured as an output
                                  Note 1: TRISIO&lt;3&gt; always reads ‘1’.
                                  2: TRISIO&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  wpu = 0b00000000;
  /*
  WEAK PULL-UP REGISTER
                 00110111
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 WPU&lt;5:4&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                     0      bit 3 Unimplemented: Read as ‘0’
                      000   bit 2-0 WPU&lt;2:0&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                                  Note 1: Global GPPU must be enabled for individual pull-ups to be enabled.
                                  2: The weak pull-up device is automatically disabled if the pin is in output mode
                                  (TRISIO = 0).
                                  3: The GP3 pull-up is enabled when configured as MCLR and disabled as an I/O in
                                  the Configuration Word.
                                  4: WPU&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  ioc = 0b00000000; 
  /*
  INTERRUPT-ON-CHANGE GPIO REGISTER
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   000000   bit 5-0 IOC&lt;5:0&gt;: Interrupt-on-change GPIO Control bit
                                  1 = Interrupt-on-change enabled
                                  0 = Interrupt-on-change disabled
                                  Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be
                                  recognized.
                                  2: IOC&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes.
*/                                  
//----------------------------------------------------------------------------
  t1con = 0b00000100; 
  /*
  TIMER1 CONTROL REGISTER
                 00000000
                 0          bit 7 T1GINV: Timer1 Gate Invert bit(1)
                                  1 = Timer1 gate is inverted
                                  0 = Timer1 gate is not inverted
                  0         bit 6 TMR1GE: Timer1 Gate Enable bit(2)
                                  If TMR1ON = 0:
                                  This bit is ignored.
                                  If TMR1ON = 1:
                                  1 = Timer1 is on if Timer1 gate is not active
                                  0 = Timer1 is on
                   00       bit 5-4 T1CKPS&lt;1:0&gt;: Timer1 Input Clock Prescale Select bits
                                  11 = 1:8 Prescale Value
                                  10 = 1:4 Prescale Value
                                  01 = 1:2 Prescale Value
                                  00 = 1:1 Prescale Value
                     0      bit 3 T1OSCEN: LP Oscillator Enable Control bit
                                  If INTOSC without CLKOUT oscillator is active:
                                  1 = LP oscillator is enabled for Timer1 clock
                                  0 = LP oscillator is off
                                  Else:
                                  This bit is ignored.
                      1     bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit
                                  TMR1CS = 1:
                                  1 = Do not synchronize external clock input
                                  0 = Synchronize external clock input
                                  TMR1CS = 0:
                                  This bit is ignored. Timer1 uses the internal clock.
                       0    bit 1 TMR1CS: Timer1 Clock Source Select bit
                                  1 = External clock from T1CKI pin (on the rising edge)
                                  0 = Internal clock (FOSC/4)
                        0   bit 0 TMR1ON: Timer1 On bit
                                  1 = Enables Timer1
                                  0 = Stops Timer1
                                  Note 1: T1GINV bit inverts the Timer1 gate logic, regardless of source.
                                  2: TMR1GE bit must be set to use either T1G pin or COUT, as selected by the T1GSS
                                  bit (CMCON1&lt;1&gt;), as a Timer1 gate source.
*/                                  
//----------------------------------------------------------------------------
  t2con = 0b00000000; 
  /*
  TIMER2 CONTROL REGISTER
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0000      bit 6-3 TOUTPS&lt;3:0&gt;: Timer2 Output Postscale Select bits
                                  0000 = 1:1 postscale
                                  0001 = 1:2 postscale
                                  •••
                                  1111 = 1:16 postscale
                      0     bit 2 TMR2ON: Timer2 On bit
                                  1 = Timer2 is on
                                  0 = Timer2 is off
                       00   bit 1-0 T2CKPS&lt;1:0&gt;: Timer2 Clock Prescale Select bits
                                  00 = Prescaler is 1
                                  01 = Prescaler is 4
                                  1x = Prescaler is 16 
*/                                  
//----------------------------------------------------------------------------
  cmcon0 = 0b00000111; 
  /*
  COMPARATOR CONTROL REGISTER 0
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0         bit 6 COUT: Comparator Output bit
                                  When CINV = 0:
                                  1 = VIN+ &gt; VIN-
                                  0 = VIN+ &lt; VINWhen
                                  CINV = 1:
                                  1 = VIN+ &lt; VIN-
                                  0 = VIN+ &gt; VINbit
                   0        bit 5 Unimplemented: Read as ‘0’
                    0       bit 4 CINV: Comparator Output Inversion bit
                                  1 = Output inverted
                                  0 = Output not inverted
                     0      bit 3 CIS: Comparator Input Switch bit
                                  When CM&lt;2:0&gt; = 110 or 101:
                                  1 = VIN- connects to CIN+
                                  0 = VIN- connects to CINbit
                      111   bit 2-0 CM&lt;2:0&gt;: Comparator Mode bits
                                  Figure 8-3 shows the Comparator modes and CM&lt;2:0&gt; bit settings.
*/                                  
//----------------------------------------------------------------------------
  cmcon1 = 0b00000000; 
  /*
  COMPARATOR CONTROL REGISTER 1
                 00000010
                 000000     bit 7-2: Unimplemented: Read as ‘0’
                       1    bit 1 T1GSS: Timer1 Gate Source Select bit
                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)
                                  0 = Timer1 gate source is comparator output
                        0   bit 0 CMSYNC: Comparator Synchronize bit
                                  1 = COUT output synchronized with falling edge of Timer1 clock
                                  0 = COUT output not synchronized with Timer1 clock
*/                                  
//----------------------------------------------------------------------------
  vrcon = 0b00000000; 
  /*
  VOLTAGE REFERENCE CONTROL REGISTER
                 00000000
                 0          bit 7 VREN: CVREF Enable bit
                                  1 = CVREF circuit powered on
                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS
                  0         bit 6 Unimplemented: Read as ‘0’
                   0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">                     0      bit 3 CMIF: Comparator Interrupt Flag bit</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">                                  1 = Comparator 1 output has changed (must be cleared in software)</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">                                  0 = Comparator 1 output has not changed</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">                      0     bit 2 OSFIF: Oscillator Fail Interrupt Flag bit</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">                                  1 = System oscillator failed, clock input has changed to INTOSC (must be cleared in software)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">                                  0 = System clock operating</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">                       0    bit 1 TMR2IF: Timer 2 to PR2 Match Interrupt Flag bit</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">                                  1 = Timer 2 to PR2 match occurred (must be cleared in software)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">                                  0 = Timer 2 to PR2 match has not occurred</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">                        0   bit 0 TMR1IF: Timer 1 Overflow Interrupt Flag bit</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">                                  1 = Timer 1 register overflowed (must be cleared in software)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">                                  0 = Timer 1 has not overflowed </span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#a6df3d7785bff843a90b50a8c5cb9fa08">  135</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#a6df3d7785bff843a90b50a8c5cb9fa08">pcon</a> = 0b00000000; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">  POWER CONTROL REGISTER</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">                 00010000</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">                 00          bit 7-6 Unimplemented: Read as ‘0’                    1         bit 5 ULPWUE: Ultra Low-Power Wake-up Enable bit
                                  1 = Ultra Low-Power Wake-up enabled
                                  0 = Ultra Low-Power Wake-up disabled
                    0        bit 4 SBODEN: Software BOD Enable bit(1)
                                  1 = BOD enabled
                                  0 = BOD disabled
                     00     bit 3-2 Unimplemented: Read as ‘0’
                       0    bit 1 POR: Power-on Reset Status bit
                                  1 = No Power-on Reset occurred
                                  0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
                        0   bit 0 BOD: Brown-out Detect Status bit
                                  1 = No Brown-out Detect occurred
                                  0 = A Brown-out Detect occurred (must be set in software after a Brown-out Detect occurs)
                                  Note 1: BODEN&lt;1:0&gt; = 01 in the Configuration Word register for this bit to control the BOD. 
*/                                  
//----------------------------------------------------------------------------
  osctune = 0b00000000; 
  /*
  OSCILLATOR TUNING RESISTOR
                 00000000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    11111   bit 4-0 TUN&lt;4:0&gt;: Frequency Tuning bits
                                  01111 = Maximum frequency
                                  01110 =
                                  •••
                                  00001 =
                                  00000 = Oscillator module is running at the calibrated frequency.
                                  11111 =
                                  •••
                                  10000 = Minimum frequency 
*/                                  
//----------------------------------------------------------------------------
  osccon = 0b01110000; 
  /*
  OSCILLATOR CONTROL REGISTER
                 01100000
                 0          bit 7 Unimplemented: Read as ‘0’
                  111       bit 6-4 IRCF&lt;2:0&gt;: Internal Oscillator Frequency Select bits
                                  000 = 31 kHz
                                  001 = 125 kHz
                                  010 = 250 kHz
                                  011 = 500 kHz
                                  100 = 1 MHz
                                  101 = 2 MHz
                                  110 = 4 MHz
                                  111 = 8 MHz
                     0      bit 3 OSTS: Oscillator Start-up Time-out Status bit
                                  1 = Device is running from the external system clock defined by FOSC&lt;2:0&gt;
                                  0 = Device is running from the internal system clock (HFINTOSC or LFINTOSC)
                      0     bit 2 HTS: HFINTOSC (High Frequency – 8 MHz to 125 kHz) Status bit
                                  1 = HFINTOSC is stable
                                  0 = HFINTOSC is not stable
                       0    bit 1 LTS: LFINTOSC (Low Frequency – 31 kHz) Stable bit
                                  1 = LFINTOSC is stable
                                  0 = LFINTOSC is not stable
                        0   bit 0 SCS: System Clock Select bit
                                  1 = Internal oscillator is used for system clock
                                  0 = Clock source defined by FOSC&lt;2:0&gt;
                                  Note 1: Bit resets to ‘0’ with Two-Speed Start-up and LP, XT or HS selected as the oscillator
                                  mode or Fail-Safe mode is enabled. 
*/                                  
//----------------------------------------------------------------------------
  gpio = 0b00000000;
  /*
  GENERAL PURPOSE I/O REGISTER
                 00xxxx00
                 00         bit 7-6: Unimplemented: Read as ‘0’
                   000000   bit 5-0: GPIO&lt;5:0&gt;: GPIO I/O pin
                                  1 = Port pin is &gt; VIH
                                  0 = Port pin is &lt; VIL 
*/                                  
//----------------------------------------------------------------------------
  trisio = 0b00111000;
  /*
  GPIO TRI-STATE REGISTER
                 00111111
                 00         bit 7-6: Unimplemented: Read as ‘0’
                   000000  bit 5-0: TRISIO&lt;5:0&gt;: GPIO Tri-State Control bit
                                  1 = GPIO pin configured as an input (tri-stated)
                                  0 = GPIO pin configured as an output
                                  Note 1: TRISIO&lt;3&gt; always reads ‘1’.
                                  2: TRISIO&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  wpu = 0b00000000;
  /*
  WEAK PULL-UP REGISTER
                 00110111
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 WPU&lt;5:4&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                     0      bit 3 Unimplemented: Read as ‘0’
                      000   bit 2-0 WPU&lt;2:0&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                                  Note 1: Global GPPU must be enabled for individual pull-ups to be enabled.
                                  2: The weak pull-up device is automatically disabled if the pin is in output mode
                                  (TRISIO = 0).
                                  3: The GP3 pull-up is enabled when configured as MCLR and disabled as an I/O in
                                  the Configuration Word.
                                  4: WPU&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  ioc = 0b00000000; 
  /*
  INTERRUPT-ON-CHANGE GPIO REGISTER
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   000000   bit 5-0 IOC&lt;5:0&gt;: Interrupt-on-change GPIO Control bit
                                  1 = Interrupt-on-change enabled
                                  0 = Interrupt-on-change disabled
                                  Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be
                                  recognized.
                                  2: IOC&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes.
*/                                  
//----------------------------------------------------------------------------
  t1con = 0b00000100; 
  /*
  TIMER1 CONTROL REGISTER
                 00000000
                 0          bit 7 T1GINV: Timer1 Gate Invert bit(1)
                                  1 = Timer1 gate is inverted
                                  0 = Timer1 gate is not inverted
                  0         bit 6 TMR1GE: Timer1 Gate Enable bit(2)
                                  If TMR1ON = 0:
                                  This bit is ignored.
                                  If TMR1ON = 1:
                                  1 = Timer1 is on if Timer1 gate is not active
                                  0 = Timer1 is on
                   00       bit 5-4 T1CKPS&lt;1:0&gt;: Timer1 Input Clock Prescale Select bits
                                  11 = 1:8 Prescale Value
                                  10 = 1:4 Prescale Value
                                  01 = 1:2 Prescale Value
                                  00 = 1:1 Prescale Value
                     0      bit 3 T1OSCEN: LP Oscillator Enable Control bit
                                  If INTOSC without CLKOUT oscillator is active:
                                  1 = LP oscillator is enabled for Timer1 clock
                                  0 = LP oscillator is off
                                  Else:
                                  This bit is ignored.
                      1     bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit
                                  TMR1CS = 1:
                                  1 = Do not synchronize external clock input
                                  0 = Synchronize external clock input
                                  TMR1CS = 0:
                                  This bit is ignored. Timer1 uses the internal clock.
                       0    bit 1 TMR1CS: Timer1 Clock Source Select bit
                                  1 = External clock from T1CKI pin (on the rising edge)
                                  0 = Internal clock (FOSC/4)
                        0   bit 0 TMR1ON: Timer1 On bit
                                  1 = Enables Timer1
                                  0 = Stops Timer1
                                  Note 1: T1GINV bit inverts the Timer1 gate logic, regardless of source.
                                  2: TMR1GE bit must be set to use either T1G pin or COUT, as selected by the T1GSS
                                  bit (CMCON1&lt;1&gt;), as a Timer1 gate source.
*/                                  
//----------------------------------------------------------------------------
  t2con = 0b00000000; 
  /*
  TIMER2 CONTROL REGISTER
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0000      bit 6-3 TOUTPS&lt;3:0&gt;: Timer2 Output Postscale Select bits
                                  0000 = 1:1 postscale
                                  0001 = 1:2 postscale
                                  •••
                                  1111 = 1:16 postscale
                      0     bit 2 TMR2ON: Timer2 On bit
                                  1 = Timer2 is on
                                  0 = Timer2 is off
                       00   bit 1-0 T2CKPS&lt;1:0&gt;: Timer2 Clock Prescale Select bits
                                  00 = Prescaler is 1
                                  01 = Prescaler is 4
                                  1x = Prescaler is 16 
*/                                  
//----------------------------------------------------------------------------
  cmcon0 = 0b00000111; 
  /*
  COMPARATOR CONTROL REGISTER 0
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0         bit 6 COUT: Comparator Output bit
                                  When CINV = 0:
                                  1 = VIN+ &gt; VIN-
                                  0 = VIN+ &lt; VINWhen
                                  CINV = 1:
                                  1 = VIN+ &lt; VIN-
                                  0 = VIN+ &gt; VINbit
                   0        bit 5 Unimplemented: Read as ‘0’
                    0       bit 4 CINV: Comparator Output Inversion bit
                                  1 = Output inverted
                                  0 = Output not inverted
                     0      bit 3 CIS: Comparator Input Switch bit
                                  When CM&lt;2:0&gt; = 110 or 101:
                                  1 = VIN- connects to CIN+
                                  0 = VIN- connects to CINbit
                      111   bit 2-0 CM&lt;2:0&gt;: Comparator Mode bits
                                  Figure 8-3 shows the Comparator modes and CM&lt;2:0&gt; bit settings.
*/                                  
//----------------------------------------------------------------------------
  cmcon1 = 0b00000000; 
  /*
  COMPARATOR CONTROL REGISTER 1
                 00000010
                 000000     bit 7-2: Unimplemented: Read as ‘0’
                       1    bit 1 T1GSS: Timer1 Gate Source Select bit
                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)
                                  0 = Timer1 gate source is comparator output
                        0   bit 0 CMSYNC: Comparator Synchronize bit
                                  1 = COUT output synchronized with falling edge of Timer1 clock
                                  0 = COUT output not synchronized with Timer1 clock
*/                                  
//----------------------------------------------------------------------------
  vrcon = 0b00000000; 
  /*
  VOLTAGE REFERENCE CONTROL REGISTER
                 00000000
                 0          bit 7 VREN: CVREF Enable bit
                                  1 = CVREF circuit powered on
                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS
                  0         bit 6 Unimplemented: Read as ‘0’
                   0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">                   1         bit 5 ULPWUE: Ultra Low-Power Wake-up Enable bit</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">                                  1 = Ultra Low-Power Wake-up enabled</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">                                  0 = Ultra Low-Power Wake-up disabled</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">                    0        bit 4 SBODEN: Software BOD Enable bit(1)</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">                                  1 = BOD enabled</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">                                  0 = BOD disabled</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">                     00     bit 3-2 Unimplemented: Read as ‘0’                        0    bit 1 POR: Power-on Reset Status bit
                                  1 = No Power-on Reset occurred
                                  0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)
                        0   bit 0 BOD: Brown-out Detect Status bit
                                  1 = No Brown-out Detect occurred
                                  0 = A Brown-out Detect occurred (must be set in software after a Brown-out Detect occurs)
                                  Note 1: BODEN&lt;1:0&gt; = 01 in the Configuration Word register for this bit to control the BOD. 
*/                                  
//----------------------------------------------------------------------------
  osctune = 0b00000000; 
  /*
  OSCILLATOR TUNING RESISTOR
                 00000000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    11111   bit 4-0 TUN&lt;4:0&gt;: Frequency Tuning bits
                                  01111 = Maximum frequency
                                  01110 =
                                  •••
                                  00001 =
                                  00000 = Oscillator module is running at the calibrated frequency.
                                  11111 =
                                  •••
                                  10000 = Minimum frequency 
*/                                  
//----------------------------------------------------------------------------
  osccon = 0b01110000; 
  /*
  OSCILLATOR CONTROL REGISTER
                 01100000
                 0          bit 7 Unimplemented: Read as ‘0’
                  111       bit 6-4 IRCF&lt;2:0&gt;: Internal Oscillator Frequency Select bits
                                  000 = 31 kHz
                                  001 = 125 kHz
                                  010 = 250 kHz
                                  011 = 500 kHz
                                  100 = 1 MHz
                                  101 = 2 MHz
                                  110 = 4 MHz
                                  111 = 8 MHz
                     0      bit 3 OSTS: Oscillator Start-up Time-out Status bit
                                  1 = Device is running from the external system clock defined by FOSC&lt;2:0&gt;
                                  0 = Device is running from the internal system clock (HFINTOSC or LFINTOSC)
                      0     bit 2 HTS: HFINTOSC (High Frequency – 8 MHz to 125 kHz) Status bit
                                  1 = HFINTOSC is stable
                                  0 = HFINTOSC is not stable
                       0    bit 1 LTS: LFINTOSC (Low Frequency – 31 kHz) Stable bit
                                  1 = LFINTOSC is stable
                                  0 = LFINTOSC is not stable
                        0   bit 0 SCS: System Clock Select bit
                                  1 = Internal oscillator is used for system clock
                                  0 = Clock source defined by FOSC&lt;2:0&gt;
                                  Note 1: Bit resets to ‘0’ with Two-Speed Start-up and LP, XT or HS selected as the oscillator
                                  mode or Fail-Safe mode is enabled. 
*/                                  
//----------------------------------------------------------------------------
  gpio = 0b00000000;
  /*
  GENERAL PURPOSE I/O REGISTER
                 00xxxx00
                 00         bit 7-6: Unimplemented: Read as ‘0’
                   000000   bit 5-0: GPIO&lt;5:0&gt;: GPIO I/O pin
                                  1 = Port pin is &gt; VIH
                                  0 = Port pin is &lt; VIL 
*/                                  
//----------------------------------------------------------------------------
  trisio = 0b00111000;
  /*
  GPIO TRI-STATE REGISTER
                 00111111
                 00         bit 7-6: Unimplemented: Read as ‘0’
                   000000  bit 5-0: TRISIO&lt;5:0&gt;: GPIO Tri-State Control bit
                                  1 = GPIO pin configured as an input (tri-stated)
                                  0 = GPIO pin configured as an output
                                  Note 1: TRISIO&lt;3&gt; always reads ‘1’.
                                  2: TRISIO&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  wpu = 0b00000000;
  /*
  WEAK PULL-UP REGISTER
                 00110111
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 WPU&lt;5:4&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                     0      bit 3 Unimplemented: Read as ‘0’
                      000   bit 2-0 WPU&lt;2:0&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                                  Note 1: Global GPPU must be enabled for individual pull-ups to be enabled.
                                  2: The weak pull-up device is automatically disabled if the pin is in output mode
                                  (TRISIO = 0).
                                  3: The GP3 pull-up is enabled when configured as MCLR and disabled as an I/O in
                                  the Configuration Word.
                                  4: WPU&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  ioc = 0b00000000; 
  /*
  INTERRUPT-ON-CHANGE GPIO REGISTER
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   000000   bit 5-0 IOC&lt;5:0&gt;: Interrupt-on-change GPIO Control bit
                                  1 = Interrupt-on-change enabled
                                  0 = Interrupt-on-change disabled
                                  Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be
                                  recognized.
                                  2: IOC&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes.
*/                                  
//----------------------------------------------------------------------------
  t1con = 0b00000100; 
  /*
  TIMER1 CONTROL REGISTER
                 00000000
                 0          bit 7 T1GINV: Timer1 Gate Invert bit(1)
                                  1 = Timer1 gate is inverted
                                  0 = Timer1 gate is not inverted
                  0         bit 6 TMR1GE: Timer1 Gate Enable bit(2)
                                  If TMR1ON = 0:
                                  This bit is ignored.
                                  If TMR1ON = 1:
                                  1 = Timer1 is on if Timer1 gate is not active
                                  0 = Timer1 is on
                   00       bit 5-4 T1CKPS&lt;1:0&gt;: Timer1 Input Clock Prescale Select bits
                                  11 = 1:8 Prescale Value
                                  10 = 1:4 Prescale Value
                                  01 = 1:2 Prescale Value
                                  00 = 1:1 Prescale Value
                     0      bit 3 T1OSCEN: LP Oscillator Enable Control bit
                                  If INTOSC without CLKOUT oscillator is active:
                                  1 = LP oscillator is enabled for Timer1 clock
                                  0 = LP oscillator is off
                                  Else:
                                  This bit is ignored.
                      1     bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit
                                  TMR1CS = 1:
                                  1 = Do not synchronize external clock input
                                  0 = Synchronize external clock input
                                  TMR1CS = 0:
                                  This bit is ignored. Timer1 uses the internal clock.
                       0    bit 1 TMR1CS: Timer1 Clock Source Select bit
                                  1 = External clock from T1CKI pin (on the rising edge)
                                  0 = Internal clock (FOSC/4)
                        0   bit 0 TMR1ON: Timer1 On bit
                                  1 = Enables Timer1
                                  0 = Stops Timer1
                                  Note 1: T1GINV bit inverts the Timer1 gate logic, regardless of source.
                                  2: TMR1GE bit must be set to use either T1G pin or COUT, as selected by the T1GSS
                                  bit (CMCON1&lt;1&gt;), as a Timer1 gate source.
*/                                  
//----------------------------------------------------------------------------
  t2con = 0b00000000; 
  /*
  TIMER2 CONTROL REGISTER
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0000      bit 6-3 TOUTPS&lt;3:0&gt;: Timer2 Output Postscale Select bits
                                  0000 = 1:1 postscale
                                  0001 = 1:2 postscale
                                  •••
                                  1111 = 1:16 postscale
                      0     bit 2 TMR2ON: Timer2 On bit
                                  1 = Timer2 is on
                                  0 = Timer2 is off
                       00   bit 1-0 T2CKPS&lt;1:0&gt;: Timer2 Clock Prescale Select bits
                                  00 = Prescaler is 1
                                  01 = Prescaler is 4
                                  1x = Prescaler is 16 
*/                                  
//----------------------------------------------------------------------------
  cmcon0 = 0b00000111; 
  /*
  COMPARATOR CONTROL REGISTER 0
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0         bit 6 COUT: Comparator Output bit
                                  When CINV = 0:
                                  1 = VIN+ &gt; VIN-
                                  0 = VIN+ &lt; VINWhen
                                  CINV = 1:
                                  1 = VIN+ &lt; VIN-
                                  0 = VIN+ &gt; VINbit
                   0        bit 5 Unimplemented: Read as ‘0’
                    0       bit 4 CINV: Comparator Output Inversion bit
                                  1 = Output inverted
                                  0 = Output not inverted
                     0      bit 3 CIS: Comparator Input Switch bit
                                  When CM&lt;2:0&gt; = 110 or 101:
                                  1 = VIN- connects to CIN+
                                  0 = VIN- connects to CINbit
                      111   bit 2-0 CM&lt;2:0&gt;: Comparator Mode bits
                                  Figure 8-3 shows the Comparator modes and CM&lt;2:0&gt; bit settings.
*/                                  
//----------------------------------------------------------------------------
  cmcon1 = 0b00000000; 
  /*
  COMPARATOR CONTROL REGISTER 1
                 00000010
                 000000     bit 7-2: Unimplemented: Read as ‘0’
                       1    bit 1 T1GSS: Timer1 Gate Source Select bit
                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)
                                  0 = Timer1 gate source is comparator output
                        0   bit 0 CMSYNC: Comparator Synchronize bit
                                  1 = COUT output synchronized with falling edge of Timer1 clock
                                  0 = COUT output not synchronized with Timer1 clock
*/                                  
//----------------------------------------------------------------------------
  vrcon = 0b00000000; 
  /*
  VOLTAGE REFERENCE CONTROL REGISTER
                 00000000
                 0          bit 7 VREN: CVREF Enable bit
                                  1 = CVREF circuit powered on
                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS
                  0         bit 6 Unimplemented: Read as ‘0’
                   0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">                       0    bit 1 POR: Power-on Reset Status bit</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">                                  1 = No Power-on Reset occurred</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">                                  0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">                        0   bit 0 BOD: Brown-out Detect Status bit</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">                                  1 = No Brown-out Detect occurred</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">                                  0 = A Brown-out Detect occurred (must be set in software after a Brown-out Detect occurs)</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">                                  Note 1: BODEN&lt;1:0&gt; = 01 in the Configuration Word register for this bit to control the BOD. </span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#a1f4eddc7cf494f8b5b00cb1e6c3ca520">  156</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#a1f4eddc7cf494f8b5b00cb1e6c3ca520">osctune</a> = 0b00000000; </div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">  OSCILLATOR TUNING RESISTOR</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">                 00000000</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">                 000        bit 7-5 Unimplemented: Read as ‘0’                     11111   bit 4-0 TUN&lt;4:0&gt;: Frequency Tuning bits
                                  01111 = Maximum frequency
                                  01110 =
                                  •••
                                  00001 =
                                  00000 = Oscillator module is running at the calibrated frequency.
                                  11111 =
                                  •••
                                  10000 = Minimum frequency 
*/                                  
//----------------------------------------------------------------------------
  osccon = 0b01110000; 
  /*
  OSCILLATOR CONTROL REGISTER
                 01100000
                 0          bit 7 Unimplemented: Read as ‘0’
                  111       bit 6-4 IRCF&lt;2:0&gt;: Internal Oscillator Frequency Select bits
                                  000 = 31 kHz
                                  001 = 125 kHz
                                  010 = 250 kHz
                                  011 = 500 kHz
                                  100 = 1 MHz
                                  101 = 2 MHz
                                  110 = 4 MHz
                                  111 = 8 MHz
                     0      bit 3 OSTS: Oscillator Start-up Time-out Status bit
                                  1 = Device is running from the external system clock defined by FOSC&lt;2:0&gt;
                                  0 = Device is running from the internal system clock (HFINTOSC or LFINTOSC)
                      0     bit 2 HTS: HFINTOSC (High Frequency – 8 MHz to 125 kHz) Status bit
                                  1 = HFINTOSC is stable
                                  0 = HFINTOSC is not stable
                       0    bit 1 LTS: LFINTOSC (Low Frequency – 31 kHz) Stable bit
                                  1 = LFINTOSC is stable
                                  0 = LFINTOSC is not stable
                        0   bit 0 SCS: System Clock Select bit
                                  1 = Internal oscillator is used for system clock
                                  0 = Clock source defined by FOSC&lt;2:0&gt;
                                  Note 1: Bit resets to ‘0’ with Two-Speed Start-up and LP, XT or HS selected as the oscillator
                                  mode or Fail-Safe mode is enabled. 
*/                                  
//----------------------------------------------------------------------------
  gpio = 0b00000000;
  /*
  GENERAL PURPOSE I/O REGISTER
                 00xxxx00
                 00         bit 7-6: Unimplemented: Read as ‘0’
                   000000   bit 5-0: GPIO&lt;5:0&gt;: GPIO I/O pin
                                  1 = Port pin is &gt; VIH
                                  0 = Port pin is &lt; VIL 
*/                                  
//----------------------------------------------------------------------------
  trisio = 0b00111000;
  /*
  GPIO TRI-STATE REGISTER
                 00111111
                 00         bit 7-6: Unimplemented: Read as ‘0’
                   000000  bit 5-0: TRISIO&lt;5:0&gt;: GPIO Tri-State Control bit
                                  1 = GPIO pin configured as an input (tri-stated)
                                  0 = GPIO pin configured as an output
                                  Note 1: TRISIO&lt;3&gt; always reads ‘1’.
                                  2: TRISIO&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  wpu = 0b00000000;
  /*
  WEAK PULL-UP REGISTER
                 00110111
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 WPU&lt;5:4&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                     0      bit 3 Unimplemented: Read as ‘0’
                      000   bit 2-0 WPU&lt;2:0&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                                  Note 1: Global GPPU must be enabled for individual pull-ups to be enabled.
                                  2: The weak pull-up device is automatically disabled if the pin is in output mode
                                  (TRISIO = 0).
                                  3: The GP3 pull-up is enabled when configured as MCLR and disabled as an I/O in
                                  the Configuration Word.
                                  4: WPU&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  ioc = 0b00000000; 
  /*
  INTERRUPT-ON-CHANGE GPIO REGISTER
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   000000   bit 5-0 IOC&lt;5:0&gt;: Interrupt-on-change GPIO Control bit
                                  1 = Interrupt-on-change enabled
                                  0 = Interrupt-on-change disabled
                                  Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be
                                  recognized.
                                  2: IOC&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes.
*/                                  
//----------------------------------------------------------------------------
  t1con = 0b00000100; 
  /*
  TIMER1 CONTROL REGISTER
                 00000000
                 0          bit 7 T1GINV: Timer1 Gate Invert bit(1)
                                  1 = Timer1 gate is inverted
                                  0 = Timer1 gate is not inverted
                  0         bit 6 TMR1GE: Timer1 Gate Enable bit(2)
                                  If TMR1ON = 0:
                                  This bit is ignored.
                                  If TMR1ON = 1:
                                  1 = Timer1 is on if Timer1 gate is not active
                                  0 = Timer1 is on
                   00       bit 5-4 T1CKPS&lt;1:0&gt;: Timer1 Input Clock Prescale Select bits
                                  11 = 1:8 Prescale Value
                                  10 = 1:4 Prescale Value
                                  01 = 1:2 Prescale Value
                                  00 = 1:1 Prescale Value
                     0      bit 3 T1OSCEN: LP Oscillator Enable Control bit
                                  If INTOSC without CLKOUT oscillator is active:
                                  1 = LP oscillator is enabled for Timer1 clock
                                  0 = LP oscillator is off
                                  Else:
                                  This bit is ignored.
                      1     bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit
                                  TMR1CS = 1:
                                  1 = Do not synchronize external clock input
                                  0 = Synchronize external clock input
                                  TMR1CS = 0:
                                  This bit is ignored. Timer1 uses the internal clock.
                       0    bit 1 TMR1CS: Timer1 Clock Source Select bit
                                  1 = External clock from T1CKI pin (on the rising edge)
                                  0 = Internal clock (FOSC/4)
                        0   bit 0 TMR1ON: Timer1 On bit
                                  1 = Enables Timer1
                                  0 = Stops Timer1
                                  Note 1: T1GINV bit inverts the Timer1 gate logic, regardless of source.
                                  2: TMR1GE bit must be set to use either T1G pin or COUT, as selected by the T1GSS
                                  bit (CMCON1&lt;1&gt;), as a Timer1 gate source.
*/                                  
//----------------------------------------------------------------------------
  t2con = 0b00000000; 
  /*
  TIMER2 CONTROL REGISTER
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0000      bit 6-3 TOUTPS&lt;3:0&gt;: Timer2 Output Postscale Select bits
                                  0000 = 1:1 postscale
                                  0001 = 1:2 postscale
                                  •••
                                  1111 = 1:16 postscale
                      0     bit 2 TMR2ON: Timer2 On bit
                                  1 = Timer2 is on
                                  0 = Timer2 is off
                       00   bit 1-0 T2CKPS&lt;1:0&gt;: Timer2 Clock Prescale Select bits
                                  00 = Prescaler is 1
                                  01 = Prescaler is 4
                                  1x = Prescaler is 16 
*/                                  
//----------------------------------------------------------------------------
  cmcon0 = 0b00000111; 
  /*
  COMPARATOR CONTROL REGISTER 0
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0         bit 6 COUT: Comparator Output bit
                                  When CINV = 0:
                                  1 = VIN+ &gt; VIN-
                                  0 = VIN+ &lt; VINWhen
                                  CINV = 1:
                                  1 = VIN+ &lt; VIN-
                                  0 = VIN+ &gt; VINbit
                   0        bit 5 Unimplemented: Read as ‘0’
                    0       bit 4 CINV: Comparator Output Inversion bit
                                  1 = Output inverted
                                  0 = Output not inverted
                     0      bit 3 CIS: Comparator Input Switch bit
                                  When CM&lt;2:0&gt; = 110 or 101:
                                  1 = VIN- connects to CIN+
                                  0 = VIN- connects to CINbit
                      111   bit 2-0 CM&lt;2:0&gt;: Comparator Mode bits
                                  Figure 8-3 shows the Comparator modes and CM&lt;2:0&gt; bit settings.
*/                                  
//----------------------------------------------------------------------------
  cmcon1 = 0b00000000; 
  /*
  COMPARATOR CONTROL REGISTER 1
                 00000010
                 000000     bit 7-2: Unimplemented: Read as ‘0’
                       1    bit 1 T1GSS: Timer1 Gate Source Select bit
                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)
                                  0 = Timer1 gate source is comparator output
                        0   bit 0 CMSYNC: Comparator Synchronize bit
                                  1 = COUT output synchronized with falling edge of Timer1 clock
                                  0 = COUT output not synchronized with Timer1 clock
*/                                  
//----------------------------------------------------------------------------
  vrcon = 0b00000000; 
  /*
  VOLTAGE REFERENCE CONTROL REGISTER
                 00000000
                 0          bit 7 VREN: CVREF Enable bit
                                  1 = CVREF circuit powered on
                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS
                  0         bit 6 Unimplemented: Read as ‘0’
                   0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">                    11111   bit 4-0 TUN&lt;4:0&gt;: Frequency Tuning bits</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">                                  01111 = Maximum frequency</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">                                  01110 =</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">                                  •••                                   00001 =
                                  00000 = Oscillator module is running at the calibrated frequency.
                                  11111 =
                                  •••
                                  10000 = Minimum frequency 
*/                                  
//----------------------------------------------------------------------------
  osccon = 0b01110000; 
  /*
  OSCILLATOR CONTROL REGISTER
                 01100000
                 0          bit 7 Unimplemented: Read as ‘0’
                  111       bit 6-4 IRCF&lt;2:0&gt;: Internal Oscillator Frequency Select bits
                                  000 = 31 kHz
                                  001 = 125 kHz
                                  010 = 250 kHz
                                  011 = 500 kHz
                                  100 = 1 MHz
                                  101 = 2 MHz
                                  110 = 4 MHz
                                  111 = 8 MHz
                     0      bit 3 OSTS: Oscillator Start-up Time-out Status bit
                                  1 = Device is running from the external system clock defined by FOSC&lt;2:0&gt;
                                  0 = Device is running from the internal system clock (HFINTOSC or LFINTOSC)
                      0     bit 2 HTS: HFINTOSC (High Frequency – 8 MHz to 125 kHz) Status bit
                                  1 = HFINTOSC is stable
                                  0 = HFINTOSC is not stable
                       0    bit 1 LTS: LFINTOSC (Low Frequency – 31 kHz) Stable bit
                                  1 = LFINTOSC is stable
                                  0 = LFINTOSC is not stable
                        0   bit 0 SCS: System Clock Select bit
                                  1 = Internal oscillator is used for system clock
                                  0 = Clock source defined by FOSC&lt;2:0&gt;
                                  Note 1: Bit resets to ‘0’ with Two-Speed Start-up and LP, XT or HS selected as the oscillator
                                  mode or Fail-Safe mode is enabled. 
*/                                  
//----------------------------------------------------------------------------
  gpio = 0b00000000;
  /*
  GENERAL PURPOSE I/O REGISTER
                 00xxxx00
                 00         bit 7-6: Unimplemented: Read as ‘0’
                   000000   bit 5-0: GPIO&lt;5:0&gt;: GPIO I/O pin
                                  1 = Port pin is &gt; VIH
                                  0 = Port pin is &lt; VIL 
*/                                  
//----------------------------------------------------------------------------
  trisio = 0b00111000;
  /*
  GPIO TRI-STATE REGISTER
                 00111111
                 00         bit 7-6: Unimplemented: Read as ‘0’
                   000000  bit 5-0: TRISIO&lt;5:0&gt;: GPIO Tri-State Control bit
                                  1 = GPIO pin configured as an input (tri-stated)
                                  0 = GPIO pin configured as an output
                                  Note 1: TRISIO&lt;3&gt; always reads ‘1’.
                                  2: TRISIO&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  wpu = 0b00000000;
  /*
  WEAK PULL-UP REGISTER
                 00110111
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 WPU&lt;5:4&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                     0      bit 3 Unimplemented: Read as ‘0’
                      000   bit 2-0 WPU&lt;2:0&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                                  Note 1: Global GPPU must be enabled for individual pull-ups to be enabled.
                                  2: The weak pull-up device is automatically disabled if the pin is in output mode
                                  (TRISIO = 0).
                                  3: The GP3 pull-up is enabled when configured as MCLR and disabled as an I/O in
                                  the Configuration Word.
                                  4: WPU&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  ioc = 0b00000000; 
  /*
  INTERRUPT-ON-CHANGE GPIO REGISTER
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   000000   bit 5-0 IOC&lt;5:0&gt;: Interrupt-on-change GPIO Control bit
                                  1 = Interrupt-on-change enabled
                                  0 = Interrupt-on-change disabled
                                  Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be
                                  recognized.
                                  2: IOC&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes.
*/                                  
//----------------------------------------------------------------------------
  t1con = 0b00000100; 
  /*
  TIMER1 CONTROL REGISTER
                 00000000
                 0          bit 7 T1GINV: Timer1 Gate Invert bit(1)
                                  1 = Timer1 gate is inverted
                                  0 = Timer1 gate is not inverted
                  0         bit 6 TMR1GE: Timer1 Gate Enable bit(2)
                                  If TMR1ON = 0:
                                  This bit is ignored.
                                  If TMR1ON = 1:
                                  1 = Timer1 is on if Timer1 gate is not active
                                  0 = Timer1 is on
                   00       bit 5-4 T1CKPS&lt;1:0&gt;: Timer1 Input Clock Prescale Select bits
                                  11 = 1:8 Prescale Value
                                  10 = 1:4 Prescale Value
                                  01 = 1:2 Prescale Value
                                  00 = 1:1 Prescale Value
                     0      bit 3 T1OSCEN: LP Oscillator Enable Control bit
                                  If INTOSC without CLKOUT oscillator is active:
                                  1 = LP oscillator is enabled for Timer1 clock
                                  0 = LP oscillator is off
                                  Else:
                                  This bit is ignored.
                      1     bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit
                                  TMR1CS = 1:
                                  1 = Do not synchronize external clock input
                                  0 = Synchronize external clock input
                                  TMR1CS = 0:
                                  This bit is ignored. Timer1 uses the internal clock.
                       0    bit 1 TMR1CS: Timer1 Clock Source Select bit
                                  1 = External clock from T1CKI pin (on the rising edge)
                                  0 = Internal clock (FOSC/4)
                        0   bit 0 TMR1ON: Timer1 On bit
                                  1 = Enables Timer1
                                  0 = Stops Timer1
                                  Note 1: T1GINV bit inverts the Timer1 gate logic, regardless of source.
                                  2: TMR1GE bit must be set to use either T1G pin or COUT, as selected by the T1GSS
                                  bit (CMCON1&lt;1&gt;), as a Timer1 gate source.
*/                                  
//----------------------------------------------------------------------------
  t2con = 0b00000000; 
  /*
  TIMER2 CONTROL REGISTER
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0000      bit 6-3 TOUTPS&lt;3:0&gt;: Timer2 Output Postscale Select bits
                                  0000 = 1:1 postscale
                                  0001 = 1:2 postscale
                                  •••
                                  1111 = 1:16 postscale
                      0     bit 2 TMR2ON: Timer2 On bit
                                  1 = Timer2 is on
                                  0 = Timer2 is off
                       00   bit 1-0 T2CKPS&lt;1:0&gt;: Timer2 Clock Prescale Select bits
                                  00 = Prescaler is 1
                                  01 = Prescaler is 4
                                  1x = Prescaler is 16 
*/                                  
//----------------------------------------------------------------------------
  cmcon0 = 0b00000111; 
  /*
  COMPARATOR CONTROL REGISTER 0
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0         bit 6 COUT: Comparator Output bit
                                  When CINV = 0:
                                  1 = VIN+ &gt; VIN-
                                  0 = VIN+ &lt; VINWhen
                                  CINV = 1:
                                  1 = VIN+ &lt; VIN-
                                  0 = VIN+ &gt; VINbit
                   0        bit 5 Unimplemented: Read as ‘0’
                    0       bit 4 CINV: Comparator Output Inversion bit
                                  1 = Output inverted
                                  0 = Output not inverted
                     0      bit 3 CIS: Comparator Input Switch bit
                                  When CM&lt;2:0&gt; = 110 or 101:
                                  1 = VIN- connects to CIN+
                                  0 = VIN- connects to CINbit
                      111   bit 2-0 CM&lt;2:0&gt;: Comparator Mode bits
                                  Figure 8-3 shows the Comparator modes and CM&lt;2:0&gt; bit settings.
*/                                  
//----------------------------------------------------------------------------
  cmcon1 = 0b00000000; 
  /*
  COMPARATOR CONTROL REGISTER 1
                 00000010
                 000000     bit 7-2: Unimplemented: Read as ‘0’
                       1    bit 1 T1GSS: Timer1 Gate Source Select bit
                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)
                                  0 = Timer1 gate source is comparator output
                        0   bit 0 CMSYNC: Comparator Synchronize bit
                                  1 = COUT output synchronized with falling edge of Timer1 clock
                                  0 = COUT output not synchronized with Timer1 clock
*/                                  
//----------------------------------------------------------------------------
  vrcon = 0b00000000; 
  /*
  VOLTAGE REFERENCE CONTROL REGISTER
                 00000000
                 0          bit 7 VREN: CVREF Enable bit
                                  1 = CVREF circuit powered on
                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS
                  0         bit 6 Unimplemented: Read as ‘0’
                   0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">                                  00001 =</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">                                  00000 = Oscillator module is running at the calibrated frequency.</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">                                  11111 =</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">                                  •••                                   10000 = Minimum frequency 
*/                                  
//----------------------------------------------------------------------------
  osccon = 0b01110000; 
  /*
  OSCILLATOR CONTROL REGISTER
                 01100000
                 0          bit 7 Unimplemented: Read as ‘0’
                  111       bit 6-4 IRCF&lt;2:0&gt;: Internal Oscillator Frequency Select bits
                                  000 = 31 kHz
                                  001 = 125 kHz
                                  010 = 250 kHz
                                  011 = 500 kHz
                                  100 = 1 MHz
                                  101 = 2 MHz
                                  110 = 4 MHz
                                  111 = 8 MHz
                     0      bit 3 OSTS: Oscillator Start-up Time-out Status bit
                                  1 = Device is running from the external system clock defined by FOSC&lt;2:0&gt;
                                  0 = Device is running from the internal system clock (HFINTOSC or LFINTOSC)
                      0     bit 2 HTS: HFINTOSC (High Frequency – 8 MHz to 125 kHz) Status bit
                                  1 = HFINTOSC is stable
                                  0 = HFINTOSC is not stable
                       0    bit 1 LTS: LFINTOSC (Low Frequency – 31 kHz) Stable bit
                                  1 = LFINTOSC is stable
                                  0 = LFINTOSC is not stable
                        0   bit 0 SCS: System Clock Select bit
                                  1 = Internal oscillator is used for system clock
                                  0 = Clock source defined by FOSC&lt;2:0&gt;
                                  Note 1: Bit resets to ‘0’ with Two-Speed Start-up and LP, XT or HS selected as the oscillator
                                  mode or Fail-Safe mode is enabled. 
*/                                  
//----------------------------------------------------------------------------
  gpio = 0b00000000;
  /*
  GENERAL PURPOSE I/O REGISTER
                 00xxxx00
                 00         bit 7-6: Unimplemented: Read as ‘0’
                   000000   bit 5-0: GPIO&lt;5:0&gt;: GPIO I/O pin
                                  1 = Port pin is &gt; VIH
                                  0 = Port pin is &lt; VIL 
*/                                  
//----------------------------------------------------------------------------
  trisio = 0b00111000;
  /*
  GPIO TRI-STATE REGISTER
                 00111111
                 00         bit 7-6: Unimplemented: Read as ‘0’
                   000000  bit 5-0: TRISIO&lt;5:0&gt;: GPIO Tri-State Control bit
                                  1 = GPIO pin configured as an input (tri-stated)
                                  0 = GPIO pin configured as an output
                                  Note 1: TRISIO&lt;3&gt; always reads ‘1’.
                                  2: TRISIO&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  wpu = 0b00000000;
  /*
  WEAK PULL-UP REGISTER
                 00110111
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 WPU&lt;5:4&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                     0      bit 3 Unimplemented: Read as ‘0’
                      000   bit 2-0 WPU&lt;2:0&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                                  Note 1: Global GPPU must be enabled for individual pull-ups to be enabled.
                                  2: The weak pull-up device is automatically disabled if the pin is in output mode
                                  (TRISIO = 0).
                                  3: The GP3 pull-up is enabled when configured as MCLR and disabled as an I/O in
                                  the Configuration Word.
                                  4: WPU&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  ioc = 0b00000000; 
  /*
  INTERRUPT-ON-CHANGE GPIO REGISTER
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   000000   bit 5-0 IOC&lt;5:0&gt;: Interrupt-on-change GPIO Control bit
                                  1 = Interrupt-on-change enabled
                                  0 = Interrupt-on-change disabled
                                  Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be
                                  recognized.
                                  2: IOC&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes.
*/                                  
//----------------------------------------------------------------------------
  t1con = 0b00000100; 
  /*
  TIMER1 CONTROL REGISTER
                 00000000
                 0          bit 7 T1GINV: Timer1 Gate Invert bit(1)
                                  1 = Timer1 gate is inverted
                                  0 = Timer1 gate is not inverted
                  0         bit 6 TMR1GE: Timer1 Gate Enable bit(2)
                                  If TMR1ON = 0:
                                  This bit is ignored.
                                  If TMR1ON = 1:
                                  1 = Timer1 is on if Timer1 gate is not active
                                  0 = Timer1 is on
                   00       bit 5-4 T1CKPS&lt;1:0&gt;: Timer1 Input Clock Prescale Select bits
                                  11 = 1:8 Prescale Value
                                  10 = 1:4 Prescale Value
                                  01 = 1:2 Prescale Value
                                  00 = 1:1 Prescale Value
                     0      bit 3 T1OSCEN: LP Oscillator Enable Control bit
                                  If INTOSC without CLKOUT oscillator is active:
                                  1 = LP oscillator is enabled for Timer1 clock
                                  0 = LP oscillator is off
                                  Else:
                                  This bit is ignored.
                      1     bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit
                                  TMR1CS = 1:
                                  1 = Do not synchronize external clock input
                                  0 = Synchronize external clock input
                                  TMR1CS = 0:
                                  This bit is ignored. Timer1 uses the internal clock.
                       0    bit 1 TMR1CS: Timer1 Clock Source Select bit
                                  1 = External clock from T1CKI pin (on the rising edge)
                                  0 = Internal clock (FOSC/4)
                        0   bit 0 TMR1ON: Timer1 On bit
                                  1 = Enables Timer1
                                  0 = Stops Timer1
                                  Note 1: T1GINV bit inverts the Timer1 gate logic, regardless of source.
                                  2: TMR1GE bit must be set to use either T1G pin or COUT, as selected by the T1GSS
                                  bit (CMCON1&lt;1&gt;), as a Timer1 gate source.
*/                                  
//----------------------------------------------------------------------------
  t2con = 0b00000000; 
  /*
  TIMER2 CONTROL REGISTER
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0000      bit 6-3 TOUTPS&lt;3:0&gt;: Timer2 Output Postscale Select bits
                                  0000 = 1:1 postscale
                                  0001 = 1:2 postscale
                                  •••
                                  1111 = 1:16 postscale
                      0     bit 2 TMR2ON: Timer2 On bit
                                  1 = Timer2 is on
                                  0 = Timer2 is off
                       00   bit 1-0 T2CKPS&lt;1:0&gt;: Timer2 Clock Prescale Select bits
                                  00 = Prescaler is 1
                                  01 = Prescaler is 4
                                  1x = Prescaler is 16 
*/                                  
//----------------------------------------------------------------------------
  cmcon0 = 0b00000111; 
  /*
  COMPARATOR CONTROL REGISTER 0
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0         bit 6 COUT: Comparator Output bit
                                  When CINV = 0:
                                  1 = VIN+ &gt; VIN-
                                  0 = VIN+ &lt; VINWhen
                                  CINV = 1:
                                  1 = VIN+ &lt; VIN-
                                  0 = VIN+ &gt; VINbit
                   0        bit 5 Unimplemented: Read as ‘0’
                    0       bit 4 CINV: Comparator Output Inversion bit
                                  1 = Output inverted
                                  0 = Output not inverted
                     0      bit 3 CIS: Comparator Input Switch bit
                                  When CM&lt;2:0&gt; = 110 or 101:
                                  1 = VIN- connects to CIN+
                                  0 = VIN- connects to CINbit
                      111   bit 2-0 CM&lt;2:0&gt;: Comparator Mode bits
                                  Figure 8-3 shows the Comparator modes and CM&lt;2:0&gt; bit settings.
*/                                  
//----------------------------------------------------------------------------
  cmcon1 = 0b00000000; 
  /*
  COMPARATOR CONTROL REGISTER 1
                 00000010
                 000000     bit 7-2: Unimplemented: Read as ‘0’
                       1    bit 1 T1GSS: Timer1 Gate Source Select bit
                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)
                                  0 = Timer1 gate source is comparator output
                        0   bit 0 CMSYNC: Comparator Synchronize bit
                                  1 = COUT output synchronized with falling edge of Timer1 clock
                                  0 = COUT output not synchronized with Timer1 clock
*/                                  
//----------------------------------------------------------------------------
  vrcon = 0b00000000; 
  /*
  VOLTAGE REFERENCE CONTROL REGISTER
                 00000000
                 0          bit 7 VREN: CVREF Enable bit
                                  1 = CVREF circuit powered on
                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS
                  0         bit 6 Unimplemented: Read as ‘0’
                   0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">                                  10000 = Minimum frequency </span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#a07976260ebc2b9fff700aeb415b9453d">  172</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#a07976260ebc2b9fff700aeb415b9453d">osccon</a> = 0b01110000; </div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">  OSCILLATOR CONTROL REGISTER</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">                 01100000</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">                 0          bit 7 Unimplemented: Read as ‘0’                   111       bit 6-4 IRCF&lt;2:0&gt;: Internal Oscillator Frequency Select bits
                                  000 = 31 kHz
                                  001 = 125 kHz
                                  010 = 250 kHz
                                  011 = 500 kHz
                                  100 = 1 MHz
                                  101 = 2 MHz
                                  110 = 4 MHz
                                  111 = 8 MHz
                     0      bit 3 OSTS: Oscillator Start-up Time-out Status bit
                                  1 = Device is running from the external system clock defined by FOSC&lt;2:0&gt;
                                  0 = Device is running from the internal system clock (HFINTOSC or LFINTOSC)
                      0     bit 2 HTS: HFINTOSC (High Frequency – 8 MHz to 125 kHz) Status bit
                                  1 = HFINTOSC is stable
                                  0 = HFINTOSC is not stable
                       0    bit 1 LTS: LFINTOSC (Low Frequency – 31 kHz) Stable bit
                                  1 = LFINTOSC is stable
                                  0 = LFINTOSC is not stable
                        0   bit 0 SCS: System Clock Select bit
                                  1 = Internal oscillator is used for system clock
                                  0 = Clock source defined by FOSC&lt;2:0&gt;
                                  Note 1: Bit resets to ‘0’ with Two-Speed Start-up and LP, XT or HS selected as the oscillator
                                  mode or Fail-Safe mode is enabled. 
*/                                  
//----------------------------------------------------------------------------
  gpio = 0b00000000;
  /*
  GENERAL PURPOSE I/O REGISTER
                 00xxxx00
                 00         bit 7-6: Unimplemented: Read as ‘0’
                   000000   bit 5-0: GPIO&lt;5:0&gt;: GPIO I/O pin
                                  1 = Port pin is &gt; VIH
                                  0 = Port pin is &lt; VIL 
*/                                  
//----------------------------------------------------------------------------
  trisio = 0b00111000;
  /*
  GPIO TRI-STATE REGISTER
                 00111111
                 00         bit 7-6: Unimplemented: Read as ‘0’
                   000000  bit 5-0: TRISIO&lt;5:0&gt;: GPIO Tri-State Control bit
                                  1 = GPIO pin configured as an input (tri-stated)
                                  0 = GPIO pin configured as an output
                                  Note 1: TRISIO&lt;3&gt; always reads ‘1’.
                                  2: TRISIO&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  wpu = 0b00000000;
  /*
  WEAK PULL-UP REGISTER
                 00110111
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 WPU&lt;5:4&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                     0      bit 3 Unimplemented: Read as ‘0’
                      000   bit 2-0 WPU&lt;2:0&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                                  Note 1: Global GPPU must be enabled for individual pull-ups to be enabled.
                                  2: The weak pull-up device is automatically disabled if the pin is in output mode
                                  (TRISIO = 0).
                                  3: The GP3 pull-up is enabled when configured as MCLR and disabled as an I/O in
                                  the Configuration Word.
                                  4: WPU&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  ioc = 0b00000000; 
  /*
  INTERRUPT-ON-CHANGE GPIO REGISTER
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   000000   bit 5-0 IOC&lt;5:0&gt;: Interrupt-on-change GPIO Control bit
                                  1 = Interrupt-on-change enabled
                                  0 = Interrupt-on-change disabled
                                  Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be
                                  recognized.
                                  2: IOC&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes.
*/                                  
//----------------------------------------------------------------------------
  t1con = 0b00000100; 
  /*
  TIMER1 CONTROL REGISTER
                 00000000
                 0          bit 7 T1GINV: Timer1 Gate Invert bit(1)
                                  1 = Timer1 gate is inverted
                                  0 = Timer1 gate is not inverted
                  0         bit 6 TMR1GE: Timer1 Gate Enable bit(2)
                                  If TMR1ON = 0:
                                  This bit is ignored.
                                  If TMR1ON = 1:
                                  1 = Timer1 is on if Timer1 gate is not active
                                  0 = Timer1 is on
                   00       bit 5-4 T1CKPS&lt;1:0&gt;: Timer1 Input Clock Prescale Select bits
                                  11 = 1:8 Prescale Value
                                  10 = 1:4 Prescale Value
                                  01 = 1:2 Prescale Value
                                  00 = 1:1 Prescale Value
                     0      bit 3 T1OSCEN: LP Oscillator Enable Control bit
                                  If INTOSC without CLKOUT oscillator is active:
                                  1 = LP oscillator is enabled for Timer1 clock
                                  0 = LP oscillator is off
                                  Else:
                                  This bit is ignored.
                      1     bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit
                                  TMR1CS = 1:
                                  1 = Do not synchronize external clock input
                                  0 = Synchronize external clock input
                                  TMR1CS = 0:
                                  This bit is ignored. Timer1 uses the internal clock.
                       0    bit 1 TMR1CS: Timer1 Clock Source Select bit
                                  1 = External clock from T1CKI pin (on the rising edge)
                                  0 = Internal clock (FOSC/4)
                        0   bit 0 TMR1ON: Timer1 On bit
                                  1 = Enables Timer1
                                  0 = Stops Timer1
                                  Note 1: T1GINV bit inverts the Timer1 gate logic, regardless of source.
                                  2: TMR1GE bit must be set to use either T1G pin or COUT, as selected by the T1GSS
                                  bit (CMCON1&lt;1&gt;), as a Timer1 gate source.
*/                                  
//----------------------------------------------------------------------------
  t2con = 0b00000000; 
  /*
  TIMER2 CONTROL REGISTER
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0000      bit 6-3 TOUTPS&lt;3:0&gt;: Timer2 Output Postscale Select bits
                                  0000 = 1:1 postscale
                                  0001 = 1:2 postscale
                                  •••
                                  1111 = 1:16 postscale
                      0     bit 2 TMR2ON: Timer2 On bit
                                  1 = Timer2 is on
                                  0 = Timer2 is off
                       00   bit 1-0 T2CKPS&lt;1:0&gt;: Timer2 Clock Prescale Select bits
                                  00 = Prescaler is 1
                                  01 = Prescaler is 4
                                  1x = Prescaler is 16 
*/                                  
//----------------------------------------------------------------------------
  cmcon0 = 0b00000111; 
  /*
  COMPARATOR CONTROL REGISTER 0
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0         bit 6 COUT: Comparator Output bit
                                  When CINV = 0:
                                  1 = VIN+ &gt; VIN-
                                  0 = VIN+ &lt; VINWhen
                                  CINV = 1:
                                  1 = VIN+ &lt; VIN-
                                  0 = VIN+ &gt; VINbit
                   0        bit 5 Unimplemented: Read as ‘0’
                    0       bit 4 CINV: Comparator Output Inversion bit
                                  1 = Output inverted
                                  0 = Output not inverted
                     0      bit 3 CIS: Comparator Input Switch bit
                                  When CM&lt;2:0&gt; = 110 or 101:
                                  1 = VIN- connects to CIN+
                                  0 = VIN- connects to CINbit
                      111   bit 2-0 CM&lt;2:0&gt;: Comparator Mode bits
                                  Figure 8-3 shows the Comparator modes and CM&lt;2:0&gt; bit settings.
*/                                  
//----------------------------------------------------------------------------
  cmcon1 = 0b00000000; 
  /*
  COMPARATOR CONTROL REGISTER 1
                 00000010
                 000000     bit 7-2: Unimplemented: Read as ‘0’
                       1    bit 1 T1GSS: Timer1 Gate Source Select bit
                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)
                                  0 = Timer1 gate source is comparator output
                        0   bit 0 CMSYNC: Comparator Synchronize bit
                                  1 = COUT output synchronized with falling edge of Timer1 clock
                                  0 = COUT output not synchronized with Timer1 clock
*/                                  
//----------------------------------------------------------------------------
  vrcon = 0b00000000; 
  /*
  VOLTAGE REFERENCE CONTROL REGISTER
                 00000000
                 0          bit 7 VREN: CVREF Enable bit
                                  1 = CVREF circuit powered on
                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS
                  0         bit 6 Unimplemented: Read as ‘0’
                   0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">                  111       bit 6-4 IRCF&lt;2:0&gt;: Internal Oscillator Frequency Select bits</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">                                  000 = 31 kHz</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">                                  001 = 125 kHz</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">                                  010 = 250 kHz</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">                                  011 = 500 kHz</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">                                  100 = 1 MHz</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">                                  101 = 2 MHz</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">                                  110 = 4 MHz</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">                                  111 = 8 MHz</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">                     0      bit 3 OSTS: Oscillator Start-up Time-out Status bit</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">                                  1 = Device is running from the external system clock defined by FOSC&lt;2:0&gt;</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">                                  0 = Device is running from the internal system clock (HFINTOSC or LFINTOSC)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">                      0     bit 2 HTS: HFINTOSC (High Frequency – 8 MHz to 125 kHz) Status bit</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">                                  1 = HFINTOSC is stable</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">                                  0 = HFINTOSC is not stable</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">                       0    bit 1 LTS: LFINTOSC (Low Frequency – 31 kHz) Stable bit</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">                                  1 = LFINTOSC is stable</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">                                  0 = LFINTOSC is not stable</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">                        0   bit 0 SCS: System Clock Select bit</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">                                  1 = Internal oscillator is used for system clock</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">                                  0 = Clock source defined by FOSC&lt;2:0&gt;</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">                                  Note 1: Bit resets to ‘0’ with Two-Speed Start-up and LP, XT or HS selected as the oscillator</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">                                  mode or Fail-Safe mode is enabled. </span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#a4cb4e159bd600f0674254278ca83d3ff">  202</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#a4cb4e159bd600f0674254278ca83d3ff">gpio</a> = 0b00000000;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">  GENERAL PURPOSE I/O REGISTER</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">                 00xxxx00</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment">                 00         bit 7-6: Unimplemented: Read as ‘0’                    000000   bit 5-0: GPIO&lt;5:0&gt;: GPIO I/O pin
                                  1 = Port pin is &gt; VIH
                                  0 = Port pin is &lt; VIL 
*/                                  
//----------------------------------------------------------------------------
  trisio = 0b00111000;
  /*
  GPIO TRI-STATE REGISTER
                 00111111
                 00         bit 7-6: Unimplemented: Read as ‘0’
                   000000  bit 5-0: TRISIO&lt;5:0&gt;: GPIO Tri-State Control bit
                                  1 = GPIO pin configured as an input (tri-stated)
                                  0 = GPIO pin configured as an output
                                  Note 1: TRISIO&lt;3&gt; always reads ‘1’.
                                  2: TRISIO&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  wpu = 0b00000000;
  /*
  WEAK PULL-UP REGISTER
                 00110111
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 WPU&lt;5:4&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                     0      bit 3 Unimplemented: Read as ‘0’
                      000   bit 2-0 WPU&lt;2:0&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                                  Note 1: Global GPPU must be enabled for individual pull-ups to be enabled.
                                  2: The weak pull-up device is automatically disabled if the pin is in output mode
                                  (TRISIO = 0).
                                  3: The GP3 pull-up is enabled when configured as MCLR and disabled as an I/O in
                                  the Configuration Word.
                                  4: WPU&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  ioc = 0b00000000; 
  /*
  INTERRUPT-ON-CHANGE GPIO REGISTER
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   000000   bit 5-0 IOC&lt;5:0&gt;: Interrupt-on-change GPIO Control bit
                                  1 = Interrupt-on-change enabled
                                  0 = Interrupt-on-change disabled
                                  Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be
                                  recognized.
                                  2: IOC&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes.
*/                                  
//----------------------------------------------------------------------------
  t1con = 0b00000100; 
  /*
  TIMER1 CONTROL REGISTER
                 00000000
                 0          bit 7 T1GINV: Timer1 Gate Invert bit(1)
                                  1 = Timer1 gate is inverted
                                  0 = Timer1 gate is not inverted
                  0         bit 6 TMR1GE: Timer1 Gate Enable bit(2)
                                  If TMR1ON = 0:
                                  This bit is ignored.
                                  If TMR1ON = 1:
                                  1 = Timer1 is on if Timer1 gate is not active
                                  0 = Timer1 is on
                   00       bit 5-4 T1CKPS&lt;1:0&gt;: Timer1 Input Clock Prescale Select bits
                                  11 = 1:8 Prescale Value
                                  10 = 1:4 Prescale Value
                                  01 = 1:2 Prescale Value
                                  00 = 1:1 Prescale Value
                     0      bit 3 T1OSCEN: LP Oscillator Enable Control bit
                                  If INTOSC without CLKOUT oscillator is active:
                                  1 = LP oscillator is enabled for Timer1 clock
                                  0 = LP oscillator is off
                                  Else:
                                  This bit is ignored.
                      1     bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit
                                  TMR1CS = 1:
                                  1 = Do not synchronize external clock input
                                  0 = Synchronize external clock input
                                  TMR1CS = 0:
                                  This bit is ignored. Timer1 uses the internal clock.
                       0    bit 1 TMR1CS: Timer1 Clock Source Select bit
                                  1 = External clock from T1CKI pin (on the rising edge)
                                  0 = Internal clock (FOSC/4)
                        0   bit 0 TMR1ON: Timer1 On bit
                                  1 = Enables Timer1
                                  0 = Stops Timer1
                                  Note 1: T1GINV bit inverts the Timer1 gate logic, regardless of source.
                                  2: TMR1GE bit must be set to use either T1G pin or COUT, as selected by the T1GSS
                                  bit (CMCON1&lt;1&gt;), as a Timer1 gate source.
*/                                  
//----------------------------------------------------------------------------
  t2con = 0b00000000; 
  /*
  TIMER2 CONTROL REGISTER
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0000      bit 6-3 TOUTPS&lt;3:0&gt;: Timer2 Output Postscale Select bits
                                  0000 = 1:1 postscale
                                  0001 = 1:2 postscale
                                  •••
                                  1111 = 1:16 postscale
                      0     bit 2 TMR2ON: Timer2 On bit
                                  1 = Timer2 is on
                                  0 = Timer2 is off
                       00   bit 1-0 T2CKPS&lt;1:0&gt;: Timer2 Clock Prescale Select bits
                                  00 = Prescaler is 1
                                  01 = Prescaler is 4
                                  1x = Prescaler is 16 
*/                                  
//----------------------------------------------------------------------------
  cmcon0 = 0b00000111; 
  /*
  COMPARATOR CONTROL REGISTER 0
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0         bit 6 COUT: Comparator Output bit
                                  When CINV = 0:
                                  1 = VIN+ &gt; VIN-
                                  0 = VIN+ &lt; VINWhen
                                  CINV = 1:
                                  1 = VIN+ &lt; VIN-
                                  0 = VIN+ &gt; VINbit
                   0        bit 5 Unimplemented: Read as ‘0’
                    0       bit 4 CINV: Comparator Output Inversion bit
                                  1 = Output inverted
                                  0 = Output not inverted
                     0      bit 3 CIS: Comparator Input Switch bit
                                  When CM&lt;2:0&gt; = 110 or 101:
                                  1 = VIN- connects to CIN+
                                  0 = VIN- connects to CINbit
                      111   bit 2-0 CM&lt;2:0&gt;: Comparator Mode bits
                                  Figure 8-3 shows the Comparator modes and CM&lt;2:0&gt; bit settings.
*/                                  
//----------------------------------------------------------------------------
  cmcon1 = 0b00000000; 
  /*
  COMPARATOR CONTROL REGISTER 1
                 00000010
                 000000     bit 7-2: Unimplemented: Read as ‘0’
                       1    bit 1 T1GSS: Timer1 Gate Source Select bit
                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)
                                  0 = Timer1 gate source is comparator output
                        0   bit 0 CMSYNC: Comparator Synchronize bit
                                  1 = COUT output synchronized with falling edge of Timer1 clock
                                  0 = COUT output not synchronized with Timer1 clock
*/                                  
//----------------------------------------------------------------------------
  vrcon = 0b00000000; 
  /*
  VOLTAGE REFERENCE CONTROL REGISTER
                 00000000
                 0          bit 7 VREN: CVREF Enable bit
                                  1 = CVREF circuit powered on
                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS
                  0         bit 6 Unimplemented: Read as ‘0’
                   0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">                   000000   bit 5-0: GPIO&lt;5:0&gt;: GPIO I/O pin</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">                                  1 = Port pin is &gt; VIH</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">                                  0 = Port pin is &lt; VIL </span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#ae71aff23bc666b5a82db4dda1bef1c55">  212</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#ae71aff23bc666b5a82db4dda1bef1c55">trisio</a> = 0b00111000;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">  GPIO TRI-STATE REGISTER</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">                 00111111</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">                 00         bit 7-6: Unimplemented: Read as ‘0’                    000000  bit 5-0: TRISIO&lt;5:0&gt;: GPIO Tri-State Control bit
                                  1 = GPIO pin configured as an input (tri-stated)
                                  0 = GPIO pin configured as an output
                                  Note 1: TRISIO&lt;3&gt; always reads ‘1’.
                                  2: TRISIO&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  wpu = 0b00000000;
  /*
  WEAK PULL-UP REGISTER
                 00110111
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 WPU&lt;5:4&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                     0      bit 3 Unimplemented: Read as ‘0’
                      000   bit 2-0 WPU&lt;2:0&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                                  Note 1: Global GPPU must be enabled for individual pull-ups to be enabled.
                                  2: The weak pull-up device is automatically disabled if the pin is in output mode
                                  (TRISIO = 0).
                                  3: The GP3 pull-up is enabled when configured as MCLR and disabled as an I/O in
                                  the Configuration Word.
                                  4: WPU&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  ioc = 0b00000000; 
  /*
  INTERRUPT-ON-CHANGE GPIO REGISTER
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   000000   bit 5-0 IOC&lt;5:0&gt;: Interrupt-on-change GPIO Control bit
                                  1 = Interrupt-on-change enabled
                                  0 = Interrupt-on-change disabled
                                  Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be
                                  recognized.
                                  2: IOC&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes.
*/                                  
//----------------------------------------------------------------------------
  t1con = 0b00000100; 
  /*
  TIMER1 CONTROL REGISTER
                 00000000
                 0          bit 7 T1GINV: Timer1 Gate Invert bit(1)
                                  1 = Timer1 gate is inverted
                                  0 = Timer1 gate is not inverted
                  0         bit 6 TMR1GE: Timer1 Gate Enable bit(2)
                                  If TMR1ON = 0:
                                  This bit is ignored.
                                  If TMR1ON = 1:
                                  1 = Timer1 is on if Timer1 gate is not active
                                  0 = Timer1 is on
                   00       bit 5-4 T1CKPS&lt;1:0&gt;: Timer1 Input Clock Prescale Select bits
                                  11 = 1:8 Prescale Value
                                  10 = 1:4 Prescale Value
                                  01 = 1:2 Prescale Value
                                  00 = 1:1 Prescale Value
                     0      bit 3 T1OSCEN: LP Oscillator Enable Control bit
                                  If INTOSC without CLKOUT oscillator is active:
                                  1 = LP oscillator is enabled for Timer1 clock
                                  0 = LP oscillator is off
                                  Else:
                                  This bit is ignored.
                      1     bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit
                                  TMR1CS = 1:
                                  1 = Do not synchronize external clock input
                                  0 = Synchronize external clock input
                                  TMR1CS = 0:
                                  This bit is ignored. Timer1 uses the internal clock.
                       0    bit 1 TMR1CS: Timer1 Clock Source Select bit
                                  1 = External clock from T1CKI pin (on the rising edge)
                                  0 = Internal clock (FOSC/4)
                        0   bit 0 TMR1ON: Timer1 On bit
                                  1 = Enables Timer1
                                  0 = Stops Timer1
                                  Note 1: T1GINV bit inverts the Timer1 gate logic, regardless of source.
                                  2: TMR1GE bit must be set to use either T1G pin or COUT, as selected by the T1GSS
                                  bit (CMCON1&lt;1&gt;), as a Timer1 gate source.
*/                                  
//----------------------------------------------------------------------------
  t2con = 0b00000000; 
  /*
  TIMER2 CONTROL REGISTER
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0000      bit 6-3 TOUTPS&lt;3:0&gt;: Timer2 Output Postscale Select bits
                                  0000 = 1:1 postscale
                                  0001 = 1:2 postscale
                                  •••
                                  1111 = 1:16 postscale
                      0     bit 2 TMR2ON: Timer2 On bit
                                  1 = Timer2 is on
                                  0 = Timer2 is off
                       00   bit 1-0 T2CKPS&lt;1:0&gt;: Timer2 Clock Prescale Select bits
                                  00 = Prescaler is 1
                                  01 = Prescaler is 4
                                  1x = Prescaler is 16 
*/                                  
//----------------------------------------------------------------------------
  cmcon0 = 0b00000111; 
  /*
  COMPARATOR CONTROL REGISTER 0
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0         bit 6 COUT: Comparator Output bit
                                  When CINV = 0:
                                  1 = VIN+ &gt; VIN-
                                  0 = VIN+ &lt; VINWhen
                                  CINV = 1:
                                  1 = VIN+ &lt; VIN-
                                  0 = VIN+ &gt; VINbit
                   0        bit 5 Unimplemented: Read as ‘0’
                    0       bit 4 CINV: Comparator Output Inversion bit
                                  1 = Output inverted
                                  0 = Output not inverted
                     0      bit 3 CIS: Comparator Input Switch bit
                                  When CM&lt;2:0&gt; = 110 or 101:
                                  1 = VIN- connects to CIN+
                                  0 = VIN- connects to CINbit
                      111   bit 2-0 CM&lt;2:0&gt;: Comparator Mode bits
                                  Figure 8-3 shows the Comparator modes and CM&lt;2:0&gt; bit settings.
*/                                  
//----------------------------------------------------------------------------
  cmcon1 = 0b00000000; 
  /*
  COMPARATOR CONTROL REGISTER 1
                 00000010
                 000000     bit 7-2: Unimplemented: Read as ‘0’
                       1    bit 1 T1GSS: Timer1 Gate Source Select bit
                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)
                                  0 = Timer1 gate source is comparator output
                        0   bit 0 CMSYNC: Comparator Synchronize bit
                                  1 = COUT output synchronized with falling edge of Timer1 clock
                                  0 = COUT output not synchronized with Timer1 clock
*/                                  
//----------------------------------------------------------------------------
  vrcon = 0b00000000; 
  /*
  VOLTAGE REFERENCE CONTROL REGISTER
                 00000000
                 0          bit 7 VREN: CVREF Enable bit
                                  1 = CVREF circuit powered on
                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS
                  0         bit 6 Unimplemented: Read as ‘0’
                   0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">                   000000  bit 5-0: TRISIO&lt;5:0&gt;: GPIO Tri-State Control bit</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">                                  1 = GPIO pin configured as an input (tri-stated)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">                                  0 = GPIO pin configured as an output</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">                                  Note 1: TRISIO&lt;3&gt; always reads ‘1’.</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">                                  2: TRISIO&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. </span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#a6cc0ff7d2fea8c2d393938aaf001dbe4">  224</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#a6cc0ff7d2fea8c2d393938aaf001dbe4">wpu</a> = 0b00000000;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">  WEAK PULL-UP REGISTER</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">                 00110111</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">                 00         bit 7-6 Unimplemented: Read as ‘0’                    00       bit 5-4 WPU&lt;5:4&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                     0      bit 3 Unimplemented: Read as ‘0’
                      000   bit 2-0 WPU&lt;2:0&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                                  Note 1: Global GPPU must be enabled for individual pull-ups to be enabled.
                                  2: The weak pull-up device is automatically disabled if the pin is in output mode
                                  (TRISIO = 0).
                                  3: The GP3 pull-up is enabled when configured as MCLR and disabled as an I/O in
                                  the Configuration Word.
                                  4: WPU&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  ioc = 0b00000000; 
  /*
  INTERRUPT-ON-CHANGE GPIO REGISTER
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   000000   bit 5-0 IOC&lt;5:0&gt;: Interrupt-on-change GPIO Control bit
                                  1 = Interrupt-on-change enabled
                                  0 = Interrupt-on-change disabled
                                  Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be
                                  recognized.
                                  2: IOC&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes.
*/                                  
//----------------------------------------------------------------------------
  t1con = 0b00000100; 
  /*
  TIMER1 CONTROL REGISTER
                 00000000
                 0          bit 7 T1GINV: Timer1 Gate Invert bit(1)
                                  1 = Timer1 gate is inverted
                                  0 = Timer1 gate is not inverted
                  0         bit 6 TMR1GE: Timer1 Gate Enable bit(2)
                                  If TMR1ON = 0:
                                  This bit is ignored.
                                  If TMR1ON = 1:
                                  1 = Timer1 is on if Timer1 gate is not active
                                  0 = Timer1 is on
                   00       bit 5-4 T1CKPS&lt;1:0&gt;: Timer1 Input Clock Prescale Select bits
                                  11 = 1:8 Prescale Value
                                  10 = 1:4 Prescale Value
                                  01 = 1:2 Prescale Value
                                  00 = 1:1 Prescale Value
                     0      bit 3 T1OSCEN: LP Oscillator Enable Control bit
                                  If INTOSC without CLKOUT oscillator is active:
                                  1 = LP oscillator is enabled for Timer1 clock
                                  0 = LP oscillator is off
                                  Else:
                                  This bit is ignored.
                      1     bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit
                                  TMR1CS = 1:
                                  1 = Do not synchronize external clock input
                                  0 = Synchronize external clock input
                                  TMR1CS = 0:
                                  This bit is ignored. Timer1 uses the internal clock.
                       0    bit 1 TMR1CS: Timer1 Clock Source Select bit
                                  1 = External clock from T1CKI pin (on the rising edge)
                                  0 = Internal clock (FOSC/4)
                        0   bit 0 TMR1ON: Timer1 On bit
                                  1 = Enables Timer1
                                  0 = Stops Timer1
                                  Note 1: T1GINV bit inverts the Timer1 gate logic, regardless of source.
                                  2: TMR1GE bit must be set to use either T1G pin or COUT, as selected by the T1GSS
                                  bit (CMCON1&lt;1&gt;), as a Timer1 gate source.
*/                                  
//----------------------------------------------------------------------------
  t2con = 0b00000000; 
  /*
  TIMER2 CONTROL REGISTER
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0000      bit 6-3 TOUTPS&lt;3:0&gt;: Timer2 Output Postscale Select bits
                                  0000 = 1:1 postscale
                                  0001 = 1:2 postscale
                                  •••
                                  1111 = 1:16 postscale
                      0     bit 2 TMR2ON: Timer2 On bit
                                  1 = Timer2 is on
                                  0 = Timer2 is off
                       00   bit 1-0 T2CKPS&lt;1:0&gt;: Timer2 Clock Prescale Select bits
                                  00 = Prescaler is 1
                                  01 = Prescaler is 4
                                  1x = Prescaler is 16 
*/                                  
//----------------------------------------------------------------------------
  cmcon0 = 0b00000111; 
  /*
  COMPARATOR CONTROL REGISTER 0
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0         bit 6 COUT: Comparator Output bit
                                  When CINV = 0:
                                  1 = VIN+ &gt; VIN-
                                  0 = VIN+ &lt; VINWhen
                                  CINV = 1:
                                  1 = VIN+ &lt; VIN-
                                  0 = VIN+ &gt; VINbit
                   0        bit 5 Unimplemented: Read as ‘0’
                    0       bit 4 CINV: Comparator Output Inversion bit
                                  1 = Output inverted
                                  0 = Output not inverted
                     0      bit 3 CIS: Comparator Input Switch bit
                                  When CM&lt;2:0&gt; = 110 or 101:
                                  1 = VIN- connects to CIN+
                                  0 = VIN- connects to CINbit
                      111   bit 2-0 CM&lt;2:0&gt;: Comparator Mode bits
                                  Figure 8-3 shows the Comparator modes and CM&lt;2:0&gt; bit settings.
*/                                  
//----------------------------------------------------------------------------
  cmcon1 = 0b00000000; 
  /*
  COMPARATOR CONTROL REGISTER 1
                 00000010
                 000000     bit 7-2: Unimplemented: Read as ‘0’
                       1    bit 1 T1GSS: Timer1 Gate Source Select bit
                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)
                                  0 = Timer1 gate source is comparator output
                        0   bit 0 CMSYNC: Comparator Synchronize bit
                                  1 = COUT output synchronized with falling edge of Timer1 clock
                                  0 = COUT output not synchronized with Timer1 clock
*/                                  
//----------------------------------------------------------------------------
  vrcon = 0b00000000; 
  /*
  VOLTAGE REFERENCE CONTROL REGISTER
                 00000000
                 0          bit 7 VREN: CVREF Enable bit
                                  1 = CVREF circuit powered on
                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS
                  0         bit 6 Unimplemented: Read as ‘0’
                   0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">                   00       bit 5-4 WPU&lt;5:4&gt;: Weak Pull-up register bit</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">                                  1 = Pull-up enabled</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">                                  0 = Pull-up disabled</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">                     0      bit 3 Unimplemented: Read as ‘0’                       000   bit 2-0 WPU&lt;2:0&gt;: Weak Pull-up register bit
                                  1 = Pull-up enabled
                                  0 = Pull-up disabled
                                  Note 1: Global GPPU must be enabled for individual pull-ups to be enabled.
                                  2: The weak pull-up device is automatically disabled if the pin is in output mode
                                  (TRISIO = 0).
                                  3: The GP3 pull-up is enabled when configured as MCLR and disabled as an I/O in
                                  the Configuration Word.
                                  4: WPU&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. 
*/                                  
//----------------------------------------------------------------------------
  ioc = 0b00000000; 
  /*
  INTERRUPT-ON-CHANGE GPIO REGISTER
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   000000   bit 5-0 IOC&lt;5:0&gt;: Interrupt-on-change GPIO Control bit
                                  1 = Interrupt-on-change enabled
                                  0 = Interrupt-on-change disabled
                                  Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be
                                  recognized.
                                  2: IOC&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes.
*/                                  
//----------------------------------------------------------------------------
  t1con = 0b00000100; 
  /*
  TIMER1 CONTROL REGISTER
                 00000000
                 0          bit 7 T1GINV: Timer1 Gate Invert bit(1)
                                  1 = Timer1 gate is inverted
                                  0 = Timer1 gate is not inverted
                  0         bit 6 TMR1GE: Timer1 Gate Enable bit(2)
                                  If TMR1ON = 0:
                                  This bit is ignored.
                                  If TMR1ON = 1:
                                  1 = Timer1 is on if Timer1 gate is not active
                                  0 = Timer1 is on
                   00       bit 5-4 T1CKPS&lt;1:0&gt;: Timer1 Input Clock Prescale Select bits
                                  11 = 1:8 Prescale Value
                                  10 = 1:4 Prescale Value
                                  01 = 1:2 Prescale Value
                                  00 = 1:1 Prescale Value
                     0      bit 3 T1OSCEN: LP Oscillator Enable Control bit
                                  If INTOSC without CLKOUT oscillator is active:
                                  1 = LP oscillator is enabled for Timer1 clock
                                  0 = LP oscillator is off
                                  Else:
                                  This bit is ignored.
                      1     bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit
                                  TMR1CS = 1:
                                  1 = Do not synchronize external clock input
                                  0 = Synchronize external clock input
                                  TMR1CS = 0:
                                  This bit is ignored. Timer1 uses the internal clock.
                       0    bit 1 TMR1CS: Timer1 Clock Source Select bit
                                  1 = External clock from T1CKI pin (on the rising edge)
                                  0 = Internal clock (FOSC/4)
                        0   bit 0 TMR1ON: Timer1 On bit
                                  1 = Enables Timer1
                                  0 = Stops Timer1
                                  Note 1: T1GINV bit inverts the Timer1 gate logic, regardless of source.
                                  2: TMR1GE bit must be set to use either T1G pin or COUT, as selected by the T1GSS
                                  bit (CMCON1&lt;1&gt;), as a Timer1 gate source.
*/                                  
//----------------------------------------------------------------------------
  t2con = 0b00000000; 
  /*
  TIMER2 CONTROL REGISTER
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0000      bit 6-3 TOUTPS&lt;3:0&gt;: Timer2 Output Postscale Select bits
                                  0000 = 1:1 postscale
                                  0001 = 1:2 postscale
                                  •••
                                  1111 = 1:16 postscale
                      0     bit 2 TMR2ON: Timer2 On bit
                                  1 = Timer2 is on
                                  0 = Timer2 is off
                       00   bit 1-0 T2CKPS&lt;1:0&gt;: Timer2 Clock Prescale Select bits
                                  00 = Prescaler is 1
                                  01 = Prescaler is 4
                                  1x = Prescaler is 16 
*/                                  
//----------------------------------------------------------------------------
  cmcon0 = 0b00000111; 
  /*
  COMPARATOR CONTROL REGISTER 0
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0         bit 6 COUT: Comparator Output bit
                                  When CINV = 0:
                                  1 = VIN+ &gt; VIN-
                                  0 = VIN+ &lt; VINWhen
                                  CINV = 1:
                                  1 = VIN+ &lt; VIN-
                                  0 = VIN+ &gt; VINbit
                   0        bit 5 Unimplemented: Read as ‘0’
                    0       bit 4 CINV: Comparator Output Inversion bit
                                  1 = Output inverted
                                  0 = Output not inverted
                     0      bit 3 CIS: Comparator Input Switch bit
                                  When CM&lt;2:0&gt; = 110 or 101:
                                  1 = VIN- connects to CIN+
                                  0 = VIN- connects to CINbit
                      111   bit 2-0 CM&lt;2:0&gt;: Comparator Mode bits
                                  Figure 8-3 shows the Comparator modes and CM&lt;2:0&gt; bit settings.
*/                                  
//----------------------------------------------------------------------------
  cmcon1 = 0b00000000; 
  /*
  COMPARATOR CONTROL REGISTER 1
                 00000010
                 000000     bit 7-2: Unimplemented: Read as ‘0’
                       1    bit 1 T1GSS: Timer1 Gate Source Select bit
                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)
                                  0 = Timer1 gate source is comparator output
                        0   bit 0 CMSYNC: Comparator Synchronize bit
                                  1 = COUT output synchronized with falling edge of Timer1 clock
                                  0 = COUT output not synchronized with Timer1 clock
*/                                  
//----------------------------------------------------------------------------
  vrcon = 0b00000000; 
  /*
  VOLTAGE REFERENCE CONTROL REGISTER
                 00000000
                 0          bit 7 VREN: CVREF Enable bit
                                  1 = CVREF circuit powered on
                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS
                  0         bit 6 Unimplemented: Read as ‘0’
                   0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">                      000   bit 2-0 WPU&lt;2:0&gt;: Weak Pull-up register bit</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">                                  1 = Pull-up enabled</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">                                  0 = Pull-up disabled</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">                                  Note 1: Global GPPU must be enabled for individual pull-ups to be enabled.</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">                                  2: The weak pull-up device is automatically disabled if the pin is in output mode</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">                                  (TRISIO = 0).</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">                                  3: The GP3 pull-up is enabled when configured as MCLR and disabled as an I/O in</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">                                  the Configuration Word.</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">                                  4: WPU&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes. </span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#a0b8caa5eb448213675f16bdacc633280">  244</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#a0b8caa5eb448213675f16bdacc633280">ioc</a> = 0b00000000; </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">  INTERRUPT-ON-CHANGE GPIO REGISTER</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">                 00000000</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">                 00         bit 7-6 Unimplemented: Read as ‘0’                    000000   bit 5-0 IOC&lt;5:0&gt;: Interrupt-on-change GPIO Control bit
                                  1 = Interrupt-on-change enabled
                                  0 = Interrupt-on-change disabled
                                  Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be
                                  recognized.
                                  2: IOC&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes.
*/                                  
//----------------------------------------------------------------------------
  t1con = 0b00000100; 
  /*
  TIMER1 CONTROL REGISTER
                 00000000
                 0          bit 7 T1GINV: Timer1 Gate Invert bit(1)
                                  1 = Timer1 gate is inverted
                                  0 = Timer1 gate is not inverted
                  0         bit 6 TMR1GE: Timer1 Gate Enable bit(2)
                                  If TMR1ON = 0:
                                  This bit is ignored.
                                  If TMR1ON = 1:
                                  1 = Timer1 is on if Timer1 gate is not active
                                  0 = Timer1 is on
                   00       bit 5-4 T1CKPS&lt;1:0&gt;: Timer1 Input Clock Prescale Select bits
                                  11 = 1:8 Prescale Value
                                  10 = 1:4 Prescale Value
                                  01 = 1:2 Prescale Value
                                  00 = 1:1 Prescale Value
                     0      bit 3 T1OSCEN: LP Oscillator Enable Control bit
                                  If INTOSC without CLKOUT oscillator is active:
                                  1 = LP oscillator is enabled for Timer1 clock
                                  0 = LP oscillator is off
                                  Else:
                                  This bit is ignored.
                      1     bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit
                                  TMR1CS = 1:
                                  1 = Do not synchronize external clock input
                                  0 = Synchronize external clock input
                                  TMR1CS = 0:
                                  This bit is ignored. Timer1 uses the internal clock.
                       0    bit 1 TMR1CS: Timer1 Clock Source Select bit
                                  1 = External clock from T1CKI pin (on the rising edge)
                                  0 = Internal clock (FOSC/4)
                        0   bit 0 TMR1ON: Timer1 On bit
                                  1 = Enables Timer1
                                  0 = Stops Timer1
                                  Note 1: T1GINV bit inverts the Timer1 gate logic, regardless of source.
                                  2: TMR1GE bit must be set to use either T1G pin or COUT, as selected by the T1GSS
                                  bit (CMCON1&lt;1&gt;), as a Timer1 gate source.
*/                                  
//----------------------------------------------------------------------------
  t2con = 0b00000000; 
  /*
  TIMER2 CONTROL REGISTER
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0000      bit 6-3 TOUTPS&lt;3:0&gt;: Timer2 Output Postscale Select bits
                                  0000 = 1:1 postscale
                                  0001 = 1:2 postscale
                                  •••
                                  1111 = 1:16 postscale
                      0     bit 2 TMR2ON: Timer2 On bit
                                  1 = Timer2 is on
                                  0 = Timer2 is off
                       00   bit 1-0 T2CKPS&lt;1:0&gt;: Timer2 Clock Prescale Select bits
                                  00 = Prescaler is 1
                                  01 = Prescaler is 4
                                  1x = Prescaler is 16 
*/                                  
//----------------------------------------------------------------------------
  cmcon0 = 0b00000111; 
  /*
  COMPARATOR CONTROL REGISTER 0
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0         bit 6 COUT: Comparator Output bit
                                  When CINV = 0:
                                  1 = VIN+ &gt; VIN-
                                  0 = VIN+ &lt; VINWhen
                                  CINV = 1:
                                  1 = VIN+ &lt; VIN-
                                  0 = VIN+ &gt; VINbit
                   0        bit 5 Unimplemented: Read as ‘0’
                    0       bit 4 CINV: Comparator Output Inversion bit
                                  1 = Output inverted
                                  0 = Output not inverted
                     0      bit 3 CIS: Comparator Input Switch bit
                                  When CM&lt;2:0&gt; = 110 or 101:
                                  1 = VIN- connects to CIN+
                                  0 = VIN- connects to CINbit
                      111   bit 2-0 CM&lt;2:0&gt;: Comparator Mode bits
                                  Figure 8-3 shows the Comparator modes and CM&lt;2:0&gt; bit settings.
*/                                  
//----------------------------------------------------------------------------
  cmcon1 = 0b00000000; 
  /*
  COMPARATOR CONTROL REGISTER 1
                 00000010
                 000000     bit 7-2: Unimplemented: Read as ‘0’
                       1    bit 1 T1GSS: Timer1 Gate Source Select bit
                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)
                                  0 = Timer1 gate source is comparator output
                        0   bit 0 CMSYNC: Comparator Synchronize bit
                                  1 = COUT output synchronized with falling edge of Timer1 clock
                                  0 = COUT output not synchronized with Timer1 clock
*/                                  
//----------------------------------------------------------------------------
  vrcon = 0b00000000; 
  /*
  VOLTAGE REFERENCE CONTROL REGISTER
                 00000000
                 0          bit 7 VREN: CVREF Enable bit
                                  1 = CVREF circuit powered on
                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS
                  0         bit 6 Unimplemented: Read as ‘0’
                   0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">                   000000   bit 5-0 IOC&lt;5:0&gt;: Interrupt-on-change GPIO Control bit</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">                                  1 = Interrupt-on-change enabled</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">                                  0 = Interrupt-on-change disabled</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">                                  Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">                                  recognized.</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">                                  2: IOC&lt;5:4&gt; reads ‘1’ in XT, LP and HS modes.</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#afc76eed84543086b834a9d1ee2428093">  257</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#afc76eed84543086b834a9d1ee2428093">t1con</a> = 0b00000100; </div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">  TIMER1 CONTROL REGISTER</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">                 00000000</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">                 0          bit 7 T1GINV: Timer1 Gate Invert bit(1)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">                                  1 = Timer1 gate is inverted</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">                                  0 = Timer1 gate is not inverted</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">                  0         bit 6 TMR1GE: Timer1 Gate Enable bit(2)</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">                                  If TMR1ON = 0:</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">                                  This bit is ignored.</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">                                  If TMR1ON = 1:</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">                                  1 = Timer1 is on if Timer1 gate is not active</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">                                  0 = Timer1 is on</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">                   00       bit 5-4 T1CKPS&lt;1:0&gt;: Timer1 Input Clock Prescale Select bits</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">                                  11 = 1:8 Prescale Value</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">                                  10 = 1:4 Prescale Value</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">                                  01 = 1:2 Prescale Value</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">                                  00 = 1:1 Prescale Value</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">                     0      bit 3 T1OSCEN: LP Oscillator Enable Control bit</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">                                  If INTOSC without CLKOUT oscillator is active:</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">                                  1 = LP oscillator is enabled for Timer1 clock</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">                                  0 = LP oscillator is off</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">                                  Else:</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">                                  This bit is ignored.</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">                      1     bit 2 T1SYNC: Timer1 External Clock Input Synchronization Control bit</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">                                  TMR1CS = 1:</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">                                  1 = Do not synchronize external clock input</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">                                  0 = Synchronize external clock input</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">                                  TMR1CS = 0:</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">                                  This bit is ignored. Timer1 uses the internal clock.</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">                       0    bit 1 TMR1CS: Timer1 Clock Source Select bit</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">                                  1 = External clock from T1CKI pin (on the rising edge)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">                                  0 = Internal clock (FOSC/4)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">                        0   bit 0 TMR1ON: Timer1 On bit</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">                                  1 = Enables Timer1</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">                                  0 = Stops Timer1</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment">                                  Note 1: T1GINV bit inverts the Timer1 gate logic, regardless of source.</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">                                  2: TMR1GE bit must be set to use either T1G pin or COUT, as selected by the T1GSS</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment">                                  bit (CMCON1&lt;1&gt;), as a Timer1 gate source.</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#a62d31e59af2597f0b3d7475dbc64da32">  298</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#a62d31e59af2597f0b3d7475dbc64da32">t2con</a> = 0b00000000; </div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">  TIMER2 CONTROL REGISTER</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">                 00000000</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">                 0          bit 7 Unimplemented: Read as ‘0’                   0000      bit 6-3 TOUTPS&lt;3:0&gt;: Timer2 Output Postscale Select bits
                                  0000 = 1:1 postscale
                                  0001 = 1:2 postscale
                                  •••
                                  1111 = 1:16 postscale
                      0     bit 2 TMR2ON: Timer2 On bit
                                  1 = Timer2 is on
                                  0 = Timer2 is off
                       00   bit 1-0 T2CKPS&lt;1:0&gt;: Timer2 Clock Prescale Select bits
                                  00 = Prescaler is 1
                                  01 = Prescaler is 4
                                  1x = Prescaler is 16 
*/                                  
//----------------------------------------------------------------------------
  cmcon0 = 0b00000111; 
  /*
  COMPARATOR CONTROL REGISTER 0
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0         bit 6 COUT: Comparator Output bit
                                  When CINV = 0:
                                  1 = VIN+ &gt; VIN-
                                  0 = VIN+ &lt; VINWhen
                                  CINV = 1:
                                  1 = VIN+ &lt; VIN-
                                  0 = VIN+ &gt; VINbit
                   0        bit 5 Unimplemented: Read as ‘0’
                    0       bit 4 CINV: Comparator Output Inversion bit
                                  1 = Output inverted
                                  0 = Output not inverted
                     0      bit 3 CIS: Comparator Input Switch bit
                                  When CM&lt;2:0&gt; = 110 or 101:
                                  1 = VIN- connects to CIN+
                                  0 = VIN- connects to CINbit
                      111   bit 2-0 CM&lt;2:0&gt;: Comparator Mode bits
                                  Figure 8-3 shows the Comparator modes and CM&lt;2:0&gt; bit settings.
*/                                  
//----------------------------------------------------------------------------
  cmcon1 = 0b00000000; 
  /*
  COMPARATOR CONTROL REGISTER 1
                 00000010
                 000000     bit 7-2: Unimplemented: Read as ‘0’
                       1    bit 1 T1GSS: Timer1 Gate Source Select bit
                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)
                                  0 = Timer1 gate source is comparator output
                        0   bit 0 CMSYNC: Comparator Synchronize bit
                                  1 = COUT output synchronized with falling edge of Timer1 clock
                                  0 = COUT output not synchronized with Timer1 clock
*/                                  
//----------------------------------------------------------------------------
  vrcon = 0b00000000; 
  /*
  VOLTAGE REFERENCE CONTROL REGISTER
                 00000000
                 0          bit 7 VREN: CVREF Enable bit
                                  1 = CVREF circuit powered on
                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS
                  0         bit 6 Unimplemented: Read as ‘0’
                   0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">                  0000      bit 6-3 TOUTPS&lt;3:0&gt;: Timer2 Output Postscale Select bits</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">                                  0000 = 1:1 postscale</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">                                  0001 = 1:2 postscale</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">                                  •••                                   1111 = 1:16 postscale
                      0     bit 2 TMR2ON: Timer2 On bit
                                  1 = Timer2 is on
                                  0 = Timer2 is off
                       00   bit 1-0 T2CKPS&lt;1:0&gt;: Timer2 Clock Prescale Select bits
                                  00 = Prescaler is 1
                                  01 = Prescaler is 4
                                  1x = Prescaler is 16 
*/                                  
//----------------------------------------------------------------------------
  cmcon0 = 0b00000111; 
  /*
  COMPARATOR CONTROL REGISTER 0
                 00000000
                 0          bit 7 Unimplemented: Read as ‘0’
                  0         bit 6 COUT: Comparator Output bit
                                  When CINV = 0:
                                  1 = VIN+ &gt; VIN-
                                  0 = VIN+ &lt; VINWhen
                                  CINV = 1:
                                  1 = VIN+ &lt; VIN-
                                  0 = VIN+ &gt; VINbit
                   0        bit 5 Unimplemented: Read as ‘0’
                    0       bit 4 CINV: Comparator Output Inversion bit
                                  1 = Output inverted
                                  0 = Output not inverted
                     0      bit 3 CIS: Comparator Input Switch bit
                                  When CM&lt;2:0&gt; = 110 or 101:
                                  1 = VIN- connects to CIN+
                                  0 = VIN- connects to CINbit
                      111   bit 2-0 CM&lt;2:0&gt;: Comparator Mode bits
                                  Figure 8-3 shows the Comparator modes and CM&lt;2:0&gt; bit settings.
*/                                  
//----------------------------------------------------------------------------
  cmcon1 = 0b00000000; 
  /*
  COMPARATOR CONTROL REGISTER 1
                 00000010
                 000000     bit 7-2: Unimplemented: Read as ‘0’
                       1    bit 1 T1GSS: Timer1 Gate Source Select bit
                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)
                                  0 = Timer1 gate source is comparator output
                        0   bit 0 CMSYNC: Comparator Synchronize bit
                                  1 = COUT output synchronized with falling edge of Timer1 clock
                                  0 = COUT output not synchronized with Timer1 clock
*/                                  
//----------------------------------------------------------------------------
  vrcon = 0b00000000; 
  /*
  VOLTAGE REFERENCE CONTROL REGISTER
                 00000000
                 0          bit 7 VREN: CVREF Enable bit
                                  1 = CVREF circuit powered on
                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS
                  0         bit 6 Unimplemented: Read as ‘0’
                   0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">                                  1111 = 1:16 postscale</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">                      0     bit 2 TMR2ON: Timer2 On bit</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">                                  1 = Timer2 is on</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">                                  0 = Timer2 is off</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">                       00   bit 1-0 T2CKPS&lt;1:0&gt;: Timer2 Clock Prescale Select bits</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">                                  00 = Prescaler is 1</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">                                  01 = Prescaler is 4</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">                                  1x = Prescaler is 16 </span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#a1186948007e0897fa650882c8206b532">  317</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#a1186948007e0897fa650882c8206b532">cmcon0</a> = 0b00000111; </div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">  COMPARATOR CONTROL REGISTER 0</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">                 00000000</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">                 0          bit 7 Unimplemented: Read as ‘0’                   0         bit 6 COUT: Comparator Output bit
                                  When CINV = 0:
                                  1 = VIN+ &gt; VIN-
                                  0 = VIN+ &lt; VINWhen
                                  CINV = 1:
                                  1 = VIN+ &lt; VIN-
                                  0 = VIN+ &gt; VINbit
                   0        bit 5 Unimplemented: Read as ‘0’
                    0       bit 4 CINV: Comparator Output Inversion bit
                                  1 = Output inverted
                                  0 = Output not inverted
                     0      bit 3 CIS: Comparator Input Switch bit
                                  When CM&lt;2:0&gt; = 110 or 101:
                                  1 = VIN- connects to CIN+
                                  0 = VIN- connects to CINbit
                      111   bit 2-0 CM&lt;2:0&gt;: Comparator Mode bits
                                  Figure 8-3 shows the Comparator modes and CM&lt;2:0&gt; bit settings.
*/                                  
//----------------------------------------------------------------------------
  cmcon1 = 0b00000000; 
  /*
  COMPARATOR CONTROL REGISTER 1
                 00000010
                 000000     bit 7-2: Unimplemented: Read as ‘0’
                       1    bit 1 T1GSS: Timer1 Gate Source Select bit
                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)
                                  0 = Timer1 gate source is comparator output
                        0   bit 0 CMSYNC: Comparator Synchronize bit
                                  1 = COUT output synchronized with falling edge of Timer1 clock
                                  0 = COUT output not synchronized with Timer1 clock
*/                                  
//----------------------------------------------------------------------------
  vrcon = 0b00000000; 
  /*
  VOLTAGE REFERENCE CONTROL REGISTER
                 00000000
                 0          bit 7 VREN: CVREF Enable bit
                                  1 = CVREF circuit powered on
                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS
                  0         bit 6 Unimplemented: Read as ‘0’
                   0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">                  0         bit 6 COUT: Comparator Output bit</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">                                  When CINV = 0:</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">                                  1 = VIN+ &gt; VIN-</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">                                  0 = VIN+ &lt; VINWhen</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">                                  CINV = 1:</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">                                  1 = VIN+ &lt; VIN-</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">                                  0 = VIN+ &gt; VINbit</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">                   0        bit 5 Unimplemented: Read as ‘0’                     0       bit 4 CINV: Comparator Output Inversion bit
                                  1 = Output inverted
                                  0 = Output not inverted
                     0      bit 3 CIS: Comparator Input Switch bit
                                  When CM&lt;2:0&gt; = 110 or 101:
                                  1 = VIN- connects to CIN+
                                  0 = VIN- connects to CINbit
                      111   bit 2-0 CM&lt;2:0&gt;: Comparator Mode bits
                                  Figure 8-3 shows the Comparator modes and CM&lt;2:0&gt; bit settings.
*/                                  
//----------------------------------------------------------------------------
  cmcon1 = 0b00000000; 
  /*
  COMPARATOR CONTROL REGISTER 1
                 00000010
                 000000     bit 7-2: Unimplemented: Read as ‘0’
                       1    bit 1 T1GSS: Timer1 Gate Source Select bit
                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)
                                  0 = Timer1 gate source is comparator output
                        0   bit 0 CMSYNC: Comparator Synchronize bit
                                  1 = COUT output synchronized with falling edge of Timer1 clock
                                  0 = COUT output not synchronized with Timer1 clock
*/                                  
//----------------------------------------------------------------------------
  vrcon = 0b00000000; 
  /*
  VOLTAGE REFERENCE CONTROL REGISTER
                 00000000
                 0          bit 7 VREN: CVREF Enable bit
                                  1 = CVREF circuit powered on
                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS
                  0         bit 6 Unimplemented: Read as ‘0’
                   0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">                    0       bit 4 CINV: Comparator Output Inversion bit</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">                                  1 = Output inverted</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">                                  0 = Output not inverted</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">                     0      bit 3 CIS: Comparator Input Switch bit</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">                                  When CM&lt;2:0&gt; = 110 or 101:</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">                                  1 = VIN- connects to CIN+</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="comment">                                  0 = VIN- connects to CINbit</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">                      111   bit 2-0 CM&lt;2:0&gt;: Comparator Mode bits</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">                                  Figure 8-3 shows the Comparator modes and CM&lt;2:0&gt; bit settings.</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#a2312d07b3022ec4b11c243a2b7fb6308">  341</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#a2312d07b3022ec4b11c243a2b7fb6308">cmcon1</a> = 0b00000000; </div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment">  COMPARATOR CONTROL REGISTER 1</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">                 00000010</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">                 000000     bit 7-2: Unimplemented: Read as ‘0’                        1    bit 1 T1GSS: Timer1 Gate Source Select bit
                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)
                                  0 = Timer1 gate source is comparator output
                        0   bit 0 CMSYNC: Comparator Synchronize bit
                                  1 = COUT output synchronized with falling edge of Timer1 clock
                                  0 = COUT output not synchronized with Timer1 clock
*/                                  
//----------------------------------------------------------------------------
  vrcon = 0b00000000; 
  /*
  VOLTAGE REFERENCE CONTROL REGISTER
                 00000000
                 0          bit 7 VREN: CVREF Enable bit
                                  1 = CVREF circuit powered on
                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS
                  0         bit 6 Unimplemented: Read as ‘0’
                   0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment">                       1    bit 1 T1GSS: Timer1 Gate Source Select bit</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">                                  1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">                                  0 = Timer1 gate source is comparator output</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">                        0   bit 0 CMSYNC: Comparator Synchronize bit</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">                                  1 = COUT output synchronized with falling edge of Timer1 clock</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">                                  0 = COUT output not synchronized with Timer1 clock</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#a5c863d82955cc670f021f524a6cb6a36">  354</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#a5c863d82955cc670f021f524a6cb6a36">vrcon</a> = 0b00000000; </div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">  VOLTAGE REFERENCE CONTROL REGISTER</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">                 00000000</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">                 0          bit 7 VREN: CVREF Enable bit</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">                                  1 = CVREF circuit powered on</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment">                                  0 = CVREF circuit powered down, no IDD drain and CVREF = VSS</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment">                  0         bit 6 Unimplemented: Read as ‘0’                    0        bit 5 VRR: CVREF Range Selection bit
                                  1 = Low range
                                  0 = High range
                    0       bit 4 Unimplemented: Read as ‘0’
                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">                   0        bit 5 VRR: CVREF Range Selection bit</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">                                  1 = Low range</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">                                  0 = High range</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">                    0       bit 4 Unimplemented: Read as ‘0’                      0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15
                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD
                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD
*/                                  
//----------------------------------------------------------------------------
  adcon0 = 0b10001100;
  /*
  A/D CONTROL REGISTER
                 00000000
                 1          bit 7 ADFM: A/D Result Formed Select bit
                                  1 = Right justified
                                  0 = Left justified
                  0         bit 6 VCFG: Voltage Reference bit
                                  1 = VREF pin
                                  0 = VDD
                   00       bit 5-4 Unimplemented: Read as ‘0’
                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">                     0000   bit 3-0 VR&lt;3:0&gt;: CVREF Value Selection 0 . VR &lt;3:0&gt; . 15</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">                                  When VRR = 1: CVREF = (VR&lt;3:0&gt;/24) * VDD</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">                                  When VRR = 0: CVREF = VDD/4 + (VR&lt;3:0&gt;/32) * VDD</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#a4b4e8668e7d32ca00de7ba039b23ed18">  371</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#a4b4e8668e7d32ca00de7ba039b23ed18">adcon0</a> = 0b10001100;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">  A/D CONTROL REGISTER</span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">                 00000000</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="comment">                 1          bit 7 ADFM: A/D Result Formed Select bit</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">                                  1 = Right justified</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">                                  0 = Left justified</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="comment">                  0         bit 6 VCFG: Voltage Reference bit</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">                                  1 = VREF pin</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">                                  0 = VDD</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">                   00       bit 5-4 Unimplemented: Read as ‘0’                      11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits
                                  00 = Channel 00 (AN0)
                                  01 = Channel 01 (AN1)
                                  10 = Channel 02 (AN2)
                                  11 = Channel 03 (AN3)
                       0    bit 1 GO/DONE: A/D Conversion Status bit
                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.
                                  This bit is automatically cleared by hardware when the A/D conversion has completed.
                                  0 = A/D conversion completed/not in progress
                        0   bit 0 ADON: A/D Conversion Status bit
                                  1 = A/D converter module is operating
                                  0 = A/D converter is shut off and consumes no operating current 
*/                                  
  //----------------------------------------------------------------------------
  ansel = 0b00000000;
  /*
  ANALOG SELECT REGISTER
                 00001111
                 0          bit 7 Unimplemented: Read as ‘0’
                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">                     11     bit 3-2 CHS&lt;1:0&gt;: Analog Channel Select bits</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">                                  00 = Channel 00 (AN0)</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">                                  01 = Channel 01 (AN1)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">                                  10 = Channel 02 (AN2)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">                                  11 = Channel 03 (AN3)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">                       0    bit 1 GO/DONE: A/D Conversion Status bit</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">                                  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">                                  This bit is automatically cleared by hardware when the A/D conversion has completed.</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">                                  0 = A/D conversion completed/not in progress</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">                        0   bit 0 ADON: A/D Conversion Status bit</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">                                  1 = A/D converter module is operating</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">                                  0 = A/D converter is shut off and consumes no operating current </span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#a0f69f80a2c1439db0582019c4449f538">  396</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#a0f69f80a2c1439db0582019c4449f538">ansel</a> = 0b00000000;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">  ANALOG SELECT REGISTER</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">                 00001111</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">                 0          bit 7 Unimplemented: Read as ‘0’                   000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits
                                  000 = FOSC/2
                                  001 = FOSC/8
                                  010 = FOSC/32
                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)
                                  100 = FOSC/4
                                  101 = FOSC/16
                                  110 = FOSC/64
                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits
                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.
                                  1 = Analog input. Pin is assigned as analog input(1).
                                  0 = Digital I/O. Pin is assigned to port or special function.
                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,
                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit
                                  must be set to input mode in order to allow external control of the voltage on the pin. 
*/                                  
//----------------------------------------------------------------------------
  ccp1con = 0b00000000; 
  /*
  CCP CONTROL REGISTER 1
                 00000000
                 00         bit 7-6 Unimplemented: Read as ‘0’
                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">                  000       bit 6-4 ADCS&lt;2:0&gt;: A/D Conversion Clock Select bits</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">                                  000 = FOSC/2</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">                                  001 = FOSC/8</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment">                                  010 = FOSC/32</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">                                  x11 = FRC (clock derived from a dedicated internal oscillator = 500 kHz max)</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment">                                  100 = FOSC/4</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment">                                  101 = FOSC/16</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">                                  110 = FOSC/64</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">                     0000   bit 3-0 ANS&lt;3:0&gt;: Analog Select bits</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">                                  Analog select between analog or digital function on pins ANS&lt;3:0&gt;, respectively.</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">                                  1 = Analog input. Pin is assigned as analog input(1).</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">                                  0 = Digital I/O. Pin is assigned to port or special function.</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">                                  Note 1: Setting a pin to an analog input automatically disables the digital input circuitry,</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment">                                  weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">                                  must be set to input mode in order to allow external control of the voltage on the pin. </span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#a93adfc44f7b3d1337595bade7ea1b495">  418</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#a93adfc44f7b3d1337595bade7ea1b495">ccp1con</a> = 0b00000000; </div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">  CCP CONTROL REGISTER 1</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">                 00000000</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="comment">                 00         bit 7-6 Unimplemented: Read as ‘0’                    00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits
                                  Capture mode:
                                  Unused.
                                  Compare mode:
                                  Unused.
                                  PWM mode:
                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.
                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits
                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)
                                  0100 = Capture mode, every falling edge
                                  0101 = Capture mode, every rising edge
                                  0110 = Capture mode, every 4th rising edge
                                  0111 = Capture mode, every 16th rising edge
                                  1000 = Compare mode, set output on match (CCP1IF bit is set)
                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)
                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,
                                  CCP1 pin is unaffected)
                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);
                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
                                  11xx = PWM mode 
*/                                  
//----------------------------------------------------------------------------
  wdtcon = 0b00001000;
  /*
  WATCHDOG TIMER CONTROL REGISTER
                 00001000
                 000        bit 7-5 Unimplemented: Read as ‘0’
                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">                   00       bit 5-4 DC1B&lt;1:0&gt;: PWM Least Significant bits</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">                                  Capture mode:</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">                                  Unused.</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">                                  Compare mode:</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">                                  Unused.</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">                                  PWM mode:</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">                                  These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">                     0000   bit 3-0 CCP1M&lt;3:0&gt;: CCP1 Mode Select bits</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">                                  0000 = Capture/Compare/PWM disabled (resets CCP1 module)</span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">                                  0100 = Capture mode, every falling edge</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="comment">                                  0101 = Capture mode, every rising edge</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="comment">                                  0110 = Capture mode, every 4th rising edge</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">                                  0111 = Capture mode, every 16th rising edge</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">                                  1000 = Compare mode, set output on match (CCP1IF bit is set)</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">                                  1001 = Compare mode, clear output on match (CCP1IF bit is set)</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">                                  1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set,</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">                                  CCP1 pin is unaffected)</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">                                  1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected);</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">                                  CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">                                  11xx = PWM mode </span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="bc12f683-config-29_8h.html#a2bd125aa087ee3d4c8a4ad553315e571">  445</a></span>&#160;  <a class="code" href="bc12f683-config-29_8h.html#a2bd125aa087ee3d4c8a4ad553315e571">wdtcon</a> = 0b00001000;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="comment">/*</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">  WATCHDOG TIMER CONTROL REGISTER</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">                 00001000</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">                 000        bit 7-5 Unimplemented: Read as ‘0’                     0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits
                                  Bit Value = Prescale Rate
                                  0000 = 1:32
                                  0001 = 1:64
                                  0010 = 1:128
                                  0011 = 1:256
                                  0100 = 1:512 (Reset value)
                                  0101 = 1:1024
                                  0110 = 1:2048
                                  0111 = 1:4096
                                  1000 = 1:8192
                                  1001 = 1:16384
                                  1010 = 1:32768
                                  1011 = 1:65536
                                  1100 = Reserved
                                  1101 = Reserved
                                  1110 = Reserved
                                  1111 = Reserved
                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)
                                  1 = WDT is turned on
                                  0 = WDT is turned off (Reset value)
                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this
                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with
                                  this control bit.
*/                                  
//----------------------------------------------------------------------------
/*
  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code
      bit 13-12 Unimplemented: Read as ‘1’
      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">                    0100    bit 4-1 WDTPS&lt;3:0&gt;: Watchdog Timer Period Select bits</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">                                  Bit Value = Prescale Rate</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">                                  0000 = 1:32</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">                                  0001 = 1:64</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">                                  0010 = 1:128</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">                                  0011 = 1:256</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">                                  0100 = 1:512 (Reset value)</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">                                  0101 = 1:1024</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">                                  0110 = 1:2048</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">                                  0111 = 1:4096</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">                                  1000 = 1:8192</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">                                  1001 = 1:16384</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">                                  1010 = 1:32768</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">                                  1011 = 1:65536</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">                                  1100 = Reserved</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">                                  1101 = Reserved</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">                                  1110 = Reserved</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">                                  1111 = Reserved</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">                        0   bit 0 SWDTEN: Software Enable or Disable the Watchdog Timer(1)</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">                                  1 = WDT is turned on</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">                                  0 = WDT is turned off (Reset value)</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">                                  Note 1: If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">                                  control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">                                  this control bit.</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">*/</span>                                  </div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">  CONFIG – CONFIGURATION WORD                     &lt;--This is set during the programming of the PIC, NOT in the source code</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">      bit 13-12 Unimplemented: Read as ‘1’       bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit
            1 = Fail-Safe Clock Monitor is enabled
            0 = Fail-Safe Clock Monitor is disabled
      bit 10 IESO: Internal External Switchover bit
            1 = Internal External Switchover mode is enabled
            0 = Internal External Switchover mode is disabled
      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)
            11 = BOD enabled
            10 = BOD enabled during operation and disabled in Sleep
            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)
            00 = BOD disabled
      bit 7 CPD: Data Code Protection bit(2)
            1 = Data memory code protection is disabled
            0 = Data memory code protection is enabled
      bit 6 CP: Code Protection bit(3)
            1 = Program memory code protection is disabled
            0 = Program memory code protection is enabled
      bit 5 MCLRE: GP3/MCLR pin function select bit(4)
            1 = GP3/MCLR pin function is MCLR
            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD
      bit 4 PWRTE: Power-up Timer Enable bit
            1 = PWRT disabled
            0 = PWRT enabled
      bit 3 WDTE: Watchdog Timer Enable bit
            1 = WDT enabled
            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)
      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits
            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN
            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN
            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN
            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN
            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.
            2: The entire data EEPROM will be erased when the code protection is turned off.
            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted
            in INTOSC or RC mode, the internal clock oscillator is disabled.
*/            
//HardwareConfigPIC12F683;
//------------------------------------------------------------------------------

#endif //_BC12F683CONFIG_H_</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">      bit 11 FCMEN: Fail-Safe Clock Monitor Enabled bit</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">            1 = Fail-Safe Clock Monitor is enabled</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">            0 = Fail-Safe Clock Monitor is disabled</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">      bit 10 IESO: Internal External Switchover bit</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">            1 = Internal External Switchover mode is enabled</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">            0 = Internal External Switchover mode is disabled</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">      bit 9-8 BODEN&lt;1:0&gt;: Brown-out Detect Selection bits(1)</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">            11 = BOD enabled</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">            10 = BOD enabled during operation and disabled in Sleep</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">            01 = BOD controlled by SBODEN bit (PCON&lt;4&gt;)</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">            00 = BOD disabled</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">      bit 7 CPD: Data Code Protection bit(2)</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">            1 = Data memory code protection is disabled</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">            0 = Data memory code protection is enabled</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">      bit 6 CP: Code Protection bit(3)</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">            1 = Program memory code protection is disabled</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">            0 = Program memory code protection is enabled</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">      bit 5 MCLRE: GP3/MCLR pin function select bit(4)</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">            1 = GP3/MCLR pin function is MCLR</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">            0 = GP3/MCLR pin function is digital input, MCLR internally tied to VDD</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">      bit 4 PWRTE: Power-up Timer Enable bit</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">            1 = PWRT disabled</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">            0 = PWRT enabled</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">      bit 3 WDTE: Watchdog Timer Enable bit</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">            1 = WDT enabled</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">            0 = WDT disabled and can be enabled by SWDTEN bit (WDTCON&lt;0&gt;)</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">      bit 2-0 FOSC&lt;2:0&gt;: Oscillator Selection bits</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">            111 = RC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">            110 = RCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, RC on RA5/OSC1/CLKIN</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">            101 = INTOSC oscillator: CLKOUT function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment">            100 = INTOSCIO oscillator: I/O function on RA4/OSC2/CLKOUT pin, I/O function on RA5/OSC1/CLKIN</span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">            011 = EC: I/O function on RA4/OSC2/CLKOUT pin, CLKIN on RA5/OSC1/CLKIN</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">            010 = HS oscillator: High-speed crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">            001 = XT oscillator: Crystal/resonator on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">            000 = LP oscillator: Low-power crystal on RA4/OSC2/CLKOUT and RA5/OSC1/CLKIN</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">            Note 1: Enabling Brown-out Detect does not automatically enable Power-up Timer.</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">            2: The entire data EEPROM will be erased when the code protection is turned off.</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">            3: The entire program memory will be erased when the code protection is turned off. When MCLR is asserted</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">            in INTOSC or RC mode, the internal clock oscillator is disabled.</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">*/</span>            </div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment">//HardwareConfigPIC12F683;</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">//------------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#endif //_BC12F683CONFIG_H_</span></div>
<div class="ttc" id="bc12f683-config-29_8h_html_a5c863d82955cc670f021f524a6cb6a36"><div class="ttname"><a href="bc12f683-config-29_8h.html#a5c863d82955cc670f021f524a6cb6a36">vrcon</a></div><div class="ttdeci">vrcon</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00354">bc12f683-config-29.h:354</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_a1bd8813d3e94a5ddd7394e5dfc8c6bb6"><div class="ttname"><a href="bc12f683-config-29_8h.html#a1bd8813d3e94a5ddd7394e5dfc8c6bb6">pir1</a></div><div class="ttdeci">pir1</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00101">bc12f683-config-29.h:101</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_a07976260ebc2b9fff700aeb415b9453d"><div class="ttname"><a href="bc12f683-config-29_8h.html#a07976260ebc2b9fff700aeb415b9453d">osccon</a></div><div class="ttdeci">osccon</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00172">bc12f683-config-29.h:172</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_ae71aff23bc666b5a82db4dda1bef1c55"><div class="ttname"><a href="bc12f683-config-29_8h.html#ae71aff23bc666b5a82db4dda1bef1c55">trisio</a></div><div class="ttdeci">trisio</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00212">bc12f683-config-29.h:212</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_a4cb4e159bd600f0674254278ca83d3ff"><div class="ttname"><a href="bc12f683-config-29_8h.html#a4cb4e159bd600f0674254278ca83d3ff">gpio</a></div><div class="ttdeci">gpio</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00202">bc12f683-config-29.h:202</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_a2bd125aa087ee3d4c8a4ad553315e571"><div class="ttname"><a href="bc12f683-config-29_8h.html#a2bd125aa087ee3d4c8a4ad553315e571">wdtcon</a></div><div class="ttdeci">wdtcon</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00445">bc12f683-config-29.h:445</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_a0f69f80a2c1439db0582019c4449f538"><div class="ttname"><a href="bc12f683-config-29_8h.html#a0f69f80a2c1439db0582019c4449f538">ansel</a></div><div class="ttdeci">ansel</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00396">bc12f683-config-29.h:396</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_a0ce57a3225f38089b8aa8290e53f03f7"><div class="ttname"><a href="bc12f683-config-29_8h.html#a0ce57a3225f38089b8aa8290e53f03f7">option_reg</a></div><div class="ttdeci">option_reg</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00006">bc12f683-config-29.h:6</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_a6df3d7785bff843a90b50a8c5cb9fa08"><div class="ttname"><a href="bc12f683-config-29_8h.html#a6df3d7785bff843a90b50a8c5cb9fa08">pcon</a></div><div class="ttdeci">pcon</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00135">bc12f683-config-29.h:135</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_a0cbc495de301dee542c177419738f8f3"><div class="ttname"><a href="bc12f683-config-29_8h.html#a0cbc495de301dee542c177419738f8f3">pie1</a></div><div class="ttdeci">pie1</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00073">bc12f683-config-29.h:73</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_aea6cd8c873cf6ea4e36157d036f7ae3e"><div class="ttname"><a href="bc12f683-config-29_8h.html#aea6cd8c873cf6ea4e36157d036f7ae3e">intcon</a></div><div class="ttdeci">intcon</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00040">bc12f683-config-29.h:40</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_a1f4eddc7cf494f8b5b00cb1e6c3ca520"><div class="ttname"><a href="bc12f683-config-29_8h.html#a1f4eddc7cf494f8b5b00cb1e6c3ca520">osctune</a></div><div class="ttdeci">osctune</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00156">bc12f683-config-29.h:156</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_a4b4e8668e7d32ca00de7ba039b23ed18"><div class="ttname"><a href="bc12f683-config-29_8h.html#a4b4e8668e7d32ca00de7ba039b23ed18">adcon0</a></div><div class="ttdeci">adcon0</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00371">bc12f683-config-29.h:371</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_a1186948007e0897fa650882c8206b532"><div class="ttname"><a href="bc12f683-config-29_8h.html#a1186948007e0897fa650882c8206b532">cmcon0</a></div><div class="ttdeci">cmcon0</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00317">bc12f683-config-29.h:317</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_a2312d07b3022ec4b11c243a2b7fb6308"><div class="ttname"><a href="bc12f683-config-29_8h.html#a2312d07b3022ec4b11c243a2b7fb6308">cmcon1</a></div><div class="ttdeci">cmcon1</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00341">bc12f683-config-29.h:341</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_a93adfc44f7b3d1337595bade7ea1b495"><div class="ttname"><a href="bc12f683-config-29_8h.html#a93adfc44f7b3d1337595bade7ea1b495">ccp1con</a></div><div class="ttdeci">ccp1con</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00418">bc12f683-config-29.h:418</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_afc76eed84543086b834a9d1ee2428093"><div class="ttname"><a href="bc12f683-config-29_8h.html#afc76eed84543086b834a9d1ee2428093">t1con</a></div><div class="ttdeci">t1con</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00257">bc12f683-config-29.h:257</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_a6cc0ff7d2fea8c2d393938aaf001dbe4"><div class="ttname"><a href="bc12f683-config-29_8h.html#a6cc0ff7d2fea8c2d393938aaf001dbe4">wpu</a></div><div class="ttdeci">wpu</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00224">bc12f683-config-29.h:224</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_a0b8caa5eb448213675f16bdacc633280"><div class="ttname"><a href="bc12f683-config-29_8h.html#a0b8caa5eb448213675f16bdacc633280">ioc</a></div><div class="ttdeci">ioc</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00244">bc12f683-config-29.h:244</a></div></div>
<div class="ttc" id="bc12f683-config-29_8h_html_a62d31e59af2597f0b3d7475dbc64da32"><div class="ttname"><a href="bc12f683-config-29_8h.html#a62d31e59af2597f0b3d7475dbc64da32">t2con</a></div><div class="ttdeci">t2con</div><div class="ttdef"><b>Definition:</b> <a href="bc12f683-config-29_8h_source.html#l00298">bc12f683-config-29.h:298</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Dec 11 2013 15:05:55 for LCD I2C by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.5
</small></address>
</body>
</html>
