{"vcs1":{"timestamp_begin":1694989739.076302223, "rt":0.81, "ut":0.32, "st":0.24}}
{"vcselab":{"timestamp_begin":1694989739.951523209, "rt":0.84, "ut":0.56, "st":0.19}}
{"link":{"timestamp_begin":1694989740.827409467, "rt":0.38, "ut":0.16, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694989738.381543079}
{"VCS_COMP_START_TIME": 1694989738.381543079}
{"VCS_COMP_END_TIME": 1694989742.084731223}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -debug -R hw2prob1.sv"}
{"vcs1": {"peak_mem": 337636}}
{"stitch_vcselab": {"peak_mem": 222576}}
