//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Jul 18 02:37:37 2013 (1374107857)
// Cuda compilation tools, release 5.5, V5.5.0
//

.version 3.2
.target sm_20
.address_size 64

	.file	1 "/home/ragnarok/go/src/github.com/mumax/3/cuda/zeromask.cu", 1508839776, 369

.visible .entry zeromask(
	.param .u64 zeromask_param_0,
	.param .u64 zeromask_param_1,
	.param .u64 zeromask_param_2,
	.param .u32 zeromask_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .s32 	%r<10>;
	.reg .f32 	%f<2>;
	.reg .s64 	%rd<14>;


	ld.param.u64 	%rd5, [zeromask_param_0];
	ld.param.u64 	%rd6, [zeromask_param_1];
	ld.param.u64 	%rd7, [zeromask_param_2];
	ld.param.u32 	%r2, [zeromask_param_3];
	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd6;
	cvta.to.global.u64 	%rd3, %rd7;
	.loc 1 8 1
	mov.u32 	%r3, %nctaid.x;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	.loc 1 9 1
	setp.ge.s32	%p1, %r1, %r2;
	@%p1 bra 	BB0_3;

	.loc 1 10 1
	cvt.s64.s32	%rd4, %r1;
	add.s64 	%rd8, %rd3, %rd4;
	ld.global.u8 	%rd9, [%rd8];
	shl.b64 	%rd10, %rd9, 2;
	add.s64 	%rd11, %rd2, %rd10;
	ld.global.f32 	%f1, [%rd11];
	setp.eq.f32	%p2, %f1, 0f00000000;
	@%p2 bra 	BB0_3;

	.loc 1 11 1
	shl.b64 	%rd12, %rd4, 2;
	add.s64 	%rd13, %rd1, %rd12;
	mov.u32 	%r9, 0;
	.loc 1 11 1
	st.global.u32 	[%rd13], %r9;

BB0_3:
	.loc 1 14 2
	ret;
}


