<stg><name>Attention_layer</name>


<trans_list>

<trans id="176" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="7" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="18" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="20" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="21" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="23" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="29" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="30" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="64">
<![CDATA[
:0  %v28 = alloca [12 x float], align 16

]]></Node>
<StgValue><ssdm name="v28"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %v25_0 = phi i4 [ 0, %0 ], [ %v25, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="v25_0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %icmp_ln64 = icmp eq i4 %v25_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %v25 = add i4 %v25_0, 1

]]></Node>
<StgValue><ssdm name="v25"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln64, label %.preheader3.preheader, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader4.preheader:0  %tmp_52 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %v25_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="8">
<![CDATA[
.preheader4.preheader:1  %zext_ln66 = zext i8 %tmp_52 to i9

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader4.preheader:2  %tmp_53 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %v25_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="6">
<![CDATA[
.preheader4.preheader:3  %zext_ln66_1 = zext i6 %tmp_53 to i9

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader4.preheader:4  %sub_ln66 = sub i9 %zext_ln66, %zext_ln66_1

]]></Node>
<StgValue><ssdm name="sub_ln66"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:5  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader4:0  %v26_0 = phi i4 [ %v26, %1 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="v26_0"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:1  %icmp_ln65 = icmp eq i4 %v26_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_401 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:3  %v26 = add i4 %v26_0, 1

]]></Node>
<StgValue><ssdm name="v26"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln65, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="4">
<![CDATA[
:0  %zext_ln66_2 = zext i4 %v26_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln66_2"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln66 = add i9 %sub_ln66, %zext_ln66_2

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="9">
<![CDATA[
:2  %sext_ln66 = sext i9 %add_ln66 to i64

]]></Node>
<StgValue><ssdm name="sext_ln66"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %v24_addr = getelementptr [144 x float]* %v24, i64 0, i64 %sext_ln66

]]></Node>
<StgValue><ssdm name="v24_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:4  store float 0.000000e+00, float* %v24_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3:0  %i1_0 = phi i4 [ %i1, %l_norm_i1_end ], [ 0, %.preheader3.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:1  %icmp_ln69 = icmp eq i4 %i1_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_402 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:3  %i1 = add i4 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln69, label %4, label %l_norm_i1_begin

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_norm_i1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_norm_i1_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
l_norm_i1_begin:2  br label %2

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln98"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %j_init1_0 = phi i4 [ 0, %l_norm_i1_begin ], [ %j_init1, %l_j_init1 ]

]]></Node>
<StgValue><ssdm name="j_init1_0"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln71 = icmp eq i4 %j_init1_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_403 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %j_init1 = add i4 %j_init1_0, 1

]]></Node>
<StgValue><ssdm name="j_init1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln71, label %.preheader2.preheader, label %l_j_init1

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j_init1:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j_init1:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j_init1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="4">
<![CDATA[
l_j_init1:3  %zext_ln73 = zext i4 %j_init1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j_init1:4  %v28_addr = getelementptr inbounds [12 x float]* %v28, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="v28_addr"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
l_j_init1:5  store float 0.000000e+00, float* %v28_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j_init1:6  %empty_404 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
l_j_init1:7  br label %2

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader2.preheader:0  %tmp_54 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i1_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="10">
<![CDATA[
.preheader2.preheader:1  %zext_ln89 = zext i10 %tmp_54 to i11

]]></Node>
<StgValue><ssdm name="zext_ln89"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader2.preheader:2  %tmp_55 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %i1_0, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="8">
<![CDATA[
.preheader2.preheader:3  %zext_ln89_1 = zext i8 %tmp_55 to i9

]]></Node>
<StgValue><ssdm name="zext_ln89_1"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader2.preheader:4  %tmp_56 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %i1_0, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="6">
<![CDATA[
.preheader2.preheader:5  %zext_ln89_2 = zext i6 %tmp_56 to i9

]]></Node>
<StgValue><ssdm name="zext_ln89_2"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader2.preheader:6  %sub_ln89 = sub i9 %zext_ln89_1, %zext_ln89_2

]]></Node>
<StgValue><ssdm name="sub_ln89"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:7  br label %3

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i10 [ 0, %.preheader2.preheader ], [ %add_ln75, %l_j2 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1  %k1_0 = phi i7 [ 0, %.preheader2.preheader ], [ %select_ln78_1, %l_j2 ]

]]></Node>
<StgValue><ssdm name="k1_0"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:2  %j2_0 = phi i4 [ 0, %.preheader2.preheader ], [ %j2, %l_j2 ]

]]></Node>
<StgValue><ssdm name="j2_0"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %icmp_ln75 = icmp eq i10 %indvar_flatten, -256

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %add_ln75 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln75, label %.preheader1.preheader, label %l_j2

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
l_j2:0  %k1 = add i7 %k1_0, 1

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j2:3  %icmp_ln76 = icmp eq i4 %j2_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
l_j2:4  %select_ln78 = select i1 %icmp_ln76, i4 0, i4 %j2_0

]]></Node>
<StgValue><ssdm name="select_ln78"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
l_j2:5  %select_ln78_1 = select i1 %icmp_ln76, i7 %k1, i7 %k1_0

]]></Node>
<StgValue><ssdm name="select_ln78_1"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="7">
<![CDATA[
l_j2:6  %zext_ln78 = zext i7 %select_ln78_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
l_j2:7  %add_ln78 = add i11 %zext_ln78, %zext_ln89

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="11">
<![CDATA[
l_j2:8  %zext_ln78_1 = zext i11 %add_ln78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln78_1"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2:9  %v22_addr = getelementptr [768 x float]* %v22, i64 0, i64 %zext_ln78_1

]]></Node>
<StgValue><ssdm name="v22_addr"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="10">
<![CDATA[
l_j2:10  %v22_load = load float* %v22_addr, align 4

]]></Node>
<StgValue><ssdm name="v22_load"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
l_j2:15  %tmp_57 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %select_ln78, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="10">
<![CDATA[
l_j2:16  %zext_ln79_1 = zext i10 %tmp_57 to i11

]]></Node>
<StgValue><ssdm name="zext_ln79_1"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
l_j2:17  %add_ln79 = add i11 %zext_ln78, %zext_ln79_1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="11">
<![CDATA[
l_j2:18  %zext_ln79_2 = zext i11 %add_ln79 to i64

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2:19  %v23_addr = getelementptr [768 x float]* %v23, i64 0, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="v23_addr"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="10">
<![CDATA[
l_j2:20  %v33 = load float* %v23_addr, align 4

]]></Node>
<StgValue><ssdm name="v33"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
l_j2:27  %j2 = add i4 %select_ln78, 1

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="109" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="10">
<![CDATA[
l_j2:10  %v22_load = load float* %v22_addr, align 4

]]></Node>
<StgValue><ssdm name="v22_load"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="10">
<![CDATA[
l_j2:20  %v33 = load float* %v23_addr, align 4

]]></Node>
<StgValue><ssdm name="v33"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="111" st_id="9" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2:21  %v34 = fmul float %v22_load, %v33

]]></Node>
<StgValue><ssdm name="v34"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="112" st_id="10" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2:21  %v34 = fmul float %v22_load, %v33

]]></Node>
<StgValue><ssdm name="v34"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="4">
<![CDATA[
l_j2:14  %zext_ln79 = zext i4 %select_ln78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2:21  %v34 = fmul float %v22_load, %v33

]]></Node>
<StgValue><ssdm name="v34"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j2:22  %v28_addr_2 = getelementptr inbounds [12 x float]* %v28, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="v28_addr_2"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
l_j2:23  %v35 = load float* %v28_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v35"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="117" st_id="12" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2:21  %v34 = fmul float %v22_load, %v33

]]></Node>
<StgValue><ssdm name="v34"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="4">
<![CDATA[
l_j2:23  %v35 = load float* %v28_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v35"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="119" st_id="13" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2:24  %v36 = fadd float %v35, %v34

]]></Node>
<StgValue><ssdm name="v36"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="120" st_id="14" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2:24  %v36 = fadd float %v35, %v34

]]></Node>
<StgValue><ssdm name="v36"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="121" st_id="15" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2:24  %v36 = fadd float %v35, %v34

]]></Node>
<StgValue><ssdm name="v36"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="122" st_id="16" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2:24  %v36 = fadd float %v35, %v34

]]></Node>
<StgValue><ssdm name="v36"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="123" st_id="17" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j2:24  %v36 = fadd float %v35, %v34

]]></Node>
<StgValue><ssdm name="v36"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j2:1  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @l_S_k_0_k1_l_j2_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
l_j2:2  %empty_405 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)

]]></Node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j2:11  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j2:12  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j2:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln77"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
l_j2:25  store float %v36, float* %v28_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j2:26  %empty_406 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str10, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
l_j2:28  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="132" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="133" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1:0  %j_back1_0 = phi i4 [ %j_back1, %l_j_back1 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="j_back1_0"/></StgValue>
</operation>

<operation id="134" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:1  %icmp_ln86 = icmp eq i4 %j_back1_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="135" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_407 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>

<operation id="136" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:3  %j_back1 = add i4 %j_back1_0, 1

]]></Node>
<StgValue><ssdm name="j_back1"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln86, label %.preheader.preheader, label %l_j_back1

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="4">
<![CDATA[
l_j_back1:3  %zext_ln88 = zext i4 %j_back1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j_back1:8  %v28_addr_1 = getelementptr inbounds [12 x float]* %v28, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="v28_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4">
<![CDATA[
l_j_back1:9  %v38 = load float* %v28_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="141" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j_back1:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln86"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j_back1:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="143" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j_back1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln87"/></StgValue>
</operation>

<operation id="144" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="4">
<![CDATA[
l_j_back1:4  %zext_ln89_3 = zext i4 %j_back1_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln89_3"/></StgValue>
</operation>

<operation id="145" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_j_back1:5  %add_ln89 = add i9 %sub_ln89, %zext_ln89_3

]]></Node>
<StgValue><ssdm name="add_ln89"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="9">
<![CDATA[
l_j_back1:6  %sext_ln89 = sext i9 %add_ln89 to i64

]]></Node>
<StgValue><ssdm name="sext_ln89"/></StgValue>
</operation>

<operation id="147" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j_back1:7  %v24_addr_1 = getelementptr [144 x float]* %v24, i64 0, i64 %sext_ln89

]]></Node>
<StgValue><ssdm name="v24_addr_1"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="4">
<![CDATA[
l_j_back1:9  %v38 = load float* %v28_addr_1, align 4

]]></Node>
<StgValue><ssdm name="v38"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
l_j_back1:10  store float %v38, float* %v24_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="150" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j_back1:11  %empty_408 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str11, i32 %tmp_11)

]]></Node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
l_j_back1:12  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="152" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="153" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %j3_0 = phi i4 [ %j3, %l_j3 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j3_0"/></StgValue>
</operation>

<operation id="154" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln91 = icmp eq i4 %j3_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="155" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_409 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="156" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %j3 = add i4 %j3_0, 1

]]></Node>
<StgValue><ssdm name="j3"/></StgValue>
</operation>

<operation id="157" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln91, label %l_norm_i1_end, label %l_j3

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="158" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="4">
<![CDATA[
l_j3:3  %zext_ln93 = zext i4 %j3_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="159" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
l_j3:4  %add_ln93 = add i9 %sub_ln89, %zext_ln93

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="160" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="9">
<![CDATA[
l_j3:5  %sext_ln93 = sext i9 %add_ln93 to i64

]]></Node>
<StgValue><ssdm name="sext_ln93"/></StgValue>
</operation>

<operation id="161" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
l_j3:6  %v24_addr_2 = getelementptr [144 x float]* %v24, i64 0, i64 %sext_ln93

]]></Node>
<StgValue><ssdm name="v24_addr_2"/></StgValue>
</operation>

<operation id="162" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="8">
<![CDATA[
l_j3:7  %v40 = load float* %v24_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v40"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="163" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="8">
<![CDATA[
l_j3:7  %v40 = load float* %v24_addr_2, align 4

]]></Node>
<StgValue><ssdm name="v40"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="164" st_id="25" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3:8  %v41 = fmul float %v40, 1.250000e-01

]]></Node>
<StgValue><ssdm name="v41"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="165" st_id="26" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3:8  %v41 = fmul float %v40, 1.250000e-01

]]></Node>
<StgValue><ssdm name="v41"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="166" st_id="27" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3:8  %v41 = fmul float %v40, 1.250000e-01

]]></Node>
<StgValue><ssdm name="v41"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="167" st_id="28" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
l_j3:8  %v41 = fmul float %v40, 1.250000e-01

]]></Node>
<StgValue><ssdm name="v41"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="168" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
l_j3:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="169" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
l_j3:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="170" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
l_j3:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln92"/></StgValue>
</operation>

<operation id="171" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
l_j3:9  store float %v41, float* %v24_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>

<operation id="172" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_j3:10  %empty_410 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str12, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="173" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
l_j3:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="174" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
l_norm_i1_end:0  %empty_411 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str7, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="175" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
l_norm_i1_end:1  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
