{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595198126736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595198126736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 19 19:35:26 2020 " "Processing started: Sun Jul 19 19:35:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595198126736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1595198126736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1595198126736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1595198130125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1595198130125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/counter/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/counter/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Multiplicador/Counter/Counter.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Counter/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198148811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198148811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198148847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198148847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/adder/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/adder/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Multiplicador/Adder/Adder.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Adder/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198148879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198148879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/acc/acc.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/acc/acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Acc " "Found entity 1: Acc" {  } { { "Multiplicador/ACC/Acc.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/ACC/Acc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198148912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198148912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addrdecoding/addrdecoding.v 1 1 " "Found 1 design units, including 1 entities, in source file addrdecoding/addrdecoding.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDRDecoding " "Found entity 1: ADDRDecoding" {  } { { "ADDRDecoding/ADDRDecoding.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/ADDRDecoding/ADDRDecoding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198148945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198148945 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerfile.v(21) " "Verilog HDL information at registerfile.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "RegisterFile/registerfile.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/RegisterFile/registerfile.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1595198148962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "RegisterFile/registerfile.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/RegisterFile/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198148978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198148978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/register.v 1 1 " "Found 1 design units, including 1 entities, in source file register/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register/Register.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Register/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198149009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198149009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "PC/pc.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/PC/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198149040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198149040 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux MUX/mux.v " "Entity \"mux\" obtained from \"MUX/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "MUX/mux.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/MUX/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1595198149072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "MUX/mux.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/MUX/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198149072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198149072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador/multiplicador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplicador/multiplicador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "Multiplicador/Multiplicador.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Multiplicador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198149103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198149103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionmemory " "Found entity 1: instructionmemory" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198149134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198149134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend/extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend/extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "Extend/extend.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Extend/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198149165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198149165 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datamemory.v(26) " "Verilog HDL warning at datamemory.v(26): extended using \"x\" or \"z\"" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1595198149197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamemory " "Found entity 1: datamemory" {  } { { "DataMemory/datamemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/DataMemory/datamemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198149212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198149212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/control.v 1 1 " "Found 1 design units, including 1 entities, in source file control/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198149243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198149243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/alu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/ALU/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198149290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198149290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198149322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198149322 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "control Control cpu.v(45) " "Verilog HDL Declaration information at cpu.v(45): object \"control\" differs only in case from object \"Control\" in the same scope" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1595198149337 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ctrl1 CTRL1 cpu.v(46) " "Verilog HDL Declaration information at cpu.v(46): object \"ctrl1\" differs only in case from object \"CTRL1\" in the same scope" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1595198149353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ctrl2 CTRL2 cpu.v(47) " "Verilog HDL Declaration information at cpu.v(47): object \"ctrl2\" differs only in case from object \"CTRL2\" in the same scope" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1595198149353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ctrl3 CTRL3 cpu.v(48) " "Verilog HDL Declaration information at cpu.v(48): object \"ctrl3\" differs only in case from object \"CTRL3\" in the same scope" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1595198149353 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "cpu cpu.v(10) " "Verilog Module Declaration warning at cpu.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"cpu\"" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 10 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Design Software" 0 -1 1595198149353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198149353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198149353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TB " "Found entity 1: TB" {  } { { "TB.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595198149384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1595198149384 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wSystemClk cpu.v(38) " "Verilog HDL Implicit Net warning at cpu.v(38): created implicit net for \"wSystemClk\"" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1595198149384 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wMultiplierClk cpu.v(39) " "Verilog HDL Implicit Net warning at cpu.v(39): created implicit net for \"wMultiplierClk\"" {  } { { "cpu.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1595198149384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1595198149743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:ProgramCouter " "Elaborating entity \"pc\" for hierarchy \"pc:ProgramCouter\"" {  } { { "cpu.v" "ProgramCouter" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198149765 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pc.v(11) " "Verilog HDL assignment warning at pc.v(11): truncated value with size 32 to match size of target (10)" {  } { { "PC/pc.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/PC/pc.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1595198149768 "|cpu|pc:ProgramCouter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionmemory instructionmemory:IntructionMemory " "Elaborating entity \"instructionmemory\" for hierarchy \"instructionmemory:IntructionMemory\"" {  } { { "cpu.v" "IntructionMemory" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198149777 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.data_a 0 instructionmemory.v(9) " "Net \"memoria.data_a\" at instructionmemory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1595198149779 "|cpu|instructionmemory:IntructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.waddr_a 0 instructionmemory.v(9) " "Net \"memoria.waddr_a\" at instructionmemory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1595198149779 "|cpu|instructionmemory:IntructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memoria.we_a 0 instructionmemory.v(9) " "Net \"memoria.we_a\" at instructionmemory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory/instructionmemory.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/InstructionMemory/instructionmemory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1595198149780 "|cpu|instructionmemory:IntructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:Control " "Elaborating entity \"control\" for hierarchy \"control:Control\"" {  } { { "cpu.v" "Control" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198149792 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(19) " "Verilog HDL Case Statement warning at control.v(19): incomplete case statement has no default case item" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 19 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1595198149795 "|cpu|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_muxM control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"ctrl_muxM\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595198149796 "|cpu|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"alu\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595198149796 "|cpu|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_muxA control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"ctrl_muxA\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595198149796 "|cpu|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_muxR control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"ctrl_muxR\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595198149796 "|cpu|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"rd\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595198149796 "|cpu|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"wr\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595198149796 "|cpu|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cs control.v(11) " "Verilog HDL Always Construct warning at control.v(11): inferring latch(es) for variable \"cs\", which holds its previous value in one or more paths through the always construct" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1595198149796 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] control.v(57) " "Inferred latch for \"rd\[0\]\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198149796 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] control.v(57) " "Inferred latch for \"rd\[1\]\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198149796 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] control.v(57) " "Inferred latch for \"rd\[2\]\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198149796 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] control.v(57) " "Inferred latch for \"rd\[3\]\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198149796 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] control.v(57) " "Inferred latch for \"rd\[4\]\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198149796 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr control.v(57) " "Inferred latch for \"wr\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198149796 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs control.v(57) " "Inferred latch for \"cs\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198149796 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_muxM control.v(57) " "Inferred latch for \"ctrl_muxM\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198149796 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_muxR control.v(57) " "Inferred latch for \"ctrl_muxR\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198149796 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_muxA control.v(57) " "Inferred latch for \"ctrl_muxA\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198149796 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[0\] control.v(57) " "Inferred latch for \"alu\[0\]\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198149796 "|cpu|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu\[1\] control.v(57) " "Inferred latch for \"alu\[1\]\" at control.v(57)" {  } { { "Control/control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Control/control.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1595198149798 "|cpu|control:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile registerfile:RegisterFile " "Elaborating entity \"registerfile\" for hierarchy \"registerfile:RegisterFile\"" {  } { { "cpu.v" "RegisterFile" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198149809 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i registerfile.v(21) " "Verilog HDL Always Construct warning at registerfile.v(21): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "RegisterFile/registerfile.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/RegisterFile/registerfile.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1595198149816 "|cpu|registerfile:RegisterFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:Extend " "Elaborating entity \"extend\" for hierarchy \"extend:Extend\"" {  } { { "cpu.v" "Extend" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198149824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:IMM " "Elaborating entity \"Register\" for hierarchy \"Register:IMM\"" {  } { { "cpu.v" "IMM" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198149836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:MuxA " "Elaborating entity \"mux\" for hierarchy \"mux:MuxA\"" {  } { { "cpu.v" "MuxA" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198149850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "cpu.v" "ALU" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198149865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador Multiplicador:multiplicador " "Elaborating entity \"Multiplicador\" for hierarchy \"Multiplicador:multiplicador\"" {  } { { "cpu.v" "multiplicador" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198149880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Multiplicador:multiplicador\|Control:Control " "Elaborating entity \"Control\" for hierarchy \"Multiplicador:multiplicador\|Control:Control\"" {  } { { "Multiplicador/Multiplicador.v" "Control" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Multiplicador.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198149890 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "estado_atual Control.v(50) " "Verilog HDL Always Construct warning at Control.v(50): variable \"estado_atual\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1595198149892 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "St Control.v(52) " "Verilog HDL Always Construct warning at Control.v(52): variable \"St\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1595198149892 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "M Control.v(70) " "Verilog HDL Always Construct warning at Control.v(70): variable \"M\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1595198149893 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Done Control.v(48) " "Verilog HDL Always Construct warning at Control.v(48): inferring latch(es) for variable \"Done\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1595198149893 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Load Control.v(48) " "Verilog HDL Always Construct warning at Control.v(48): inferring latch(es) for variable \"Load\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1595198149893 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Idle Control.v(48) " "Verilog HDL Always Construct warning at Control.v(48): inferring latch(es) for variable \"Idle\", which holds its previous value in one or more paths through the always construct" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1595198149893 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rst Control.v(6) " "Output port \"rst\" at Control.v(6) has no driver" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1595198149893 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Idle Control.v(48) " "Inferred latch for \"Idle\" at Control.v(48)" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595198149893 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Load Control.v(48) " "Inferred latch for \"Load\" at Control.v(48)" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595198149893 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done Control.v(48) " "Inferred latch for \"Done\" at Control.v(48)" {  } { { "Multiplicador/Control/Control.v" "" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Control/Control.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1595198149893 "|cpu|Multiplicador:multiplicador|Control:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Multiplicador:multiplicador\|Counter:Counter " "Elaborating entity \"Counter\" for hierarchy \"Multiplicador:multiplicador\|Counter:Counter\"" {  } { { "Multiplicador/Multiplicador.v" "Counter" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Multiplicador.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198149899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Multiplicador:multiplicador\|Adder:Adder " "Elaborating entity \"Adder\" for hierarchy \"Multiplicador:multiplicador\|Adder:Adder\"" {  } { { "Multiplicador/Multiplicador.v" "Adder" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Multiplicador.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198149909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Acc Multiplicador:multiplicador\|Acc:Acc " "Elaborating entity \"Acc\" for hierarchy \"Multiplicador:multiplicador\|Acc:Acc\"" {  } { { "Multiplicador/Multiplicador.v" "Acc" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/Multiplicador/Multiplicador.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198149919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamemory datamemory:DataMemory " "Elaborating entity \"datamemory\" for hierarchy \"datamemory:DataMemory\"" {  } { { "cpu.v" "DataMemory" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198149947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRDecoding ADDRDecoding:ADDRDecode " "Elaborating entity \"ADDRDecoding\" for hierarchy \"ADDRDecoding:ADDRDecode\"" {  } { { "cpu.v" "ADDRDecode" { Text "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/cpu.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1595198149971 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1595198150278 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/output_files/cpu.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/ELTD15/MIPS_CPU/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1595198150387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595198150466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 19 19:35:50 2020 " "Processing ended: Sun Jul 19 19:35:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595198150466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595198150466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595198150466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1595198150466 ""}
