
*** Running vivado
    with args -log conv_3_3_conv_3_3_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source conv_3_3_conv_3_3_0_0.tcl


****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source conv_3_3_conv_3_3_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nyengele/aha/fpga_builder/apps/conv_3_3/bin/fpga/hls/conv_3_3/conv_3_3/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.1/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2080.113 ; gain = 0.000 ; free physical = 6691 ; free virtual = 80806
Command: synth_design -top conv_3_3_conv_3_3_0_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1602513
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2649.586 ; gain = 11.812 ; free physical = 5030 ; free virtual = 79127
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'conv_3_3_conv_3_3_0_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_conv_3_3_0_0/synth/conv_3_3_conv_3_3_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'unoptimized_conv_3_3_rdai' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/unoptimized_conv_3_3_rdai.v:12]
INFO: [Synth 8-6157] synthesizing module 'Block_proc75' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/Block_proc75.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (1#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (2#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (3#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (3#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (3#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (3#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Block_proc75' (4#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/Block_proc75.v:10]
INFO: [Synth 8-6157] synthesizing module 'write_r' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/write_r.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'write_r' (5#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/write_r.v:10]
INFO: [Synth 8-6157] synthesizing module 'unoptimized_conv_3_3' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/unoptimized_conv_3_3.v:10]
	Parameter ap_ST_fsm_state1 bound to: 11'b00000000001 
	Parameter ap_ST_fsm_state2 bound to: 11'b00000000010 
	Parameter ap_ST_fsm_state3 bound to: 11'b00000000100 
	Parameter ap_ST_fsm_state4 bound to: 11'b00000001000 
	Parameter ap_ST_fsm_state5 bound to: 11'b00000010000 
	Parameter ap_ST_fsm_state6 bound to: 11'b00000100000 
	Parameter ap_ST_fsm_state7 bound to: 11'b00001000000 
	Parameter ap_ST_fsm_state8 bound to: 11'b00010000000 
	Parameter ap_ST_fsm_state9 bound to: 11'b00100000000 
	Parameter ap_ST_fsm_state10 bound to: 11'b01000000000 
	Parameter ap_ST_fsm_state11 bound to: 11'b10000000000 
INFO: [Synth 8-6157] synthesizing module 'unoptimized_conv_bkb' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/unoptimized_conv_bkb.v:48]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'unoptimized_conv_bkb_ram' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/unoptimized_conv_bkb.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'unoptimized_conv_bkb_ram' (6#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/unoptimized_conv_bkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'unoptimized_conv_bkb' (7#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/unoptimized_conv_bkb.v:48]
INFO: [Synth 8-6157] synthesizing module 'unoptimized_conv_cud' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/unoptimized_conv_cud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'unoptimized_conv_cud_DSP48_0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/unoptimized_conv_cud.v:7]
INFO: [Synth 8-6155] done synthesizing module 'unoptimized_conv_cud_DSP48_0' (8#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/unoptimized_conv_cud.v:7]
INFO: [Synth 8-6155] done synthesizing module 'unoptimized_conv_cud' (9#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/unoptimized_conv_cud.v:30]
INFO: [Synth 8-6155] done synthesizing module 'unoptimized_conv_3_3' (10#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/unoptimized_conv_3_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'read_1' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/read_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'read_1' (11#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/read_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'operator_int_1' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/operator_int_1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'operator_int_1' (12#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/operator_int_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'read_r' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/read_r.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'read_r' (13#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/read_r.v:10]
INFO: [Synth 8-6157] synthesizing module 'operator_int' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/operator_int.v:10]
	Parameter ap_ST_fsm_state1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'operator_int' (14#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/operator_int.v:10]
INFO: [Synth 8-6157] synthesizing module 'Block_proc7476' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/Block_proc7476.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_state2 bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'Block_proc7476' (15#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/Block_proc7476.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/fifo_w16_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/fifo_w16_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (16#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/fifo_w16_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (17#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/fifo_w16_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d2_A' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/fifo_w1_d2_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w1_d2_A_shiftReg' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/fifo_w1_d2_A.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A_shiftReg' (18#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/fifo_w1_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w1_d2_A' (19#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/fifo_w1_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_unoptimdEe' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/start_for_unoptimdEe.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_unoptimdEe_shiftReg' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/start_for_unoptimdEe.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_unoptimdEe_shiftReg' (20#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/start_for_unoptimdEe.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_unoptimdEe' (21#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/start_for_unoptimdEe.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_read_1_U0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/start_for_read_1_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_read_1_U0_shiftReg' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/start_for_read_1_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_read_1_U0_shiftReg' (22#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/start_for_read_1_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_read_1_U0' (23#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/start_for_read_1_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'start_for_read_U0' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/start_for_read_U0.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_read_U0_shiftReg' [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/start_for_read_U0.v:8]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_read_U0_shiftReg' (24#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/start_for_read_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'start_for_read_U0' (25#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/start_for_read_U0.v:42]
INFO: [Synth 8-6155] done synthesizing module 'unoptimized_conv_3_3_rdai' (26#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ipshared/f805/hdl/verilog/unoptimized_conv_3_3_rdai.v:12]
INFO: [Synth 8-6155] done synthesizing module 'conv_3_3_conv_3_3_0_0' (27#1) [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_conv_3_3_0_0/synth/conv_3_3_conv_3_3_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2700.492 ; gain = 62.719 ; free physical = 5650 ; free virtual = 79748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2716.336 ; gain = 78.562 ; free physical = 5743 ; free virtual = 79842
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2716.336 ; gain = 78.562 ; free physical = 5743 ; free virtual = 79842
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.336 ; gain = 0.000 ; free physical = 5728 ; free virtual = 79829
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_conv_3_3_0_0/constraints/unoptimized_conv_3_3_rdai_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.srcs/sources_1/bd/conv_3_3/ip/conv_3_3_conv_3_3_0_0/constraints/unoptimized_conv_3_3_rdai_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/conv_3_3_conv_3_3_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/conv_3_3_conv_3_3_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.055 ; gain = 0.000 ; free physical = 5405 ; free virtual = 79504
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2891.055 ; gain = 0.000 ; free physical = 5404 ; free virtual = 79503
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2891.055 ; gain = 253.281 ; free physical = 5434 ; free virtual = 79533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2891.055 ; gain = 253.281 ; free physical = 5433 ; free virtual = 79532
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/conv_3_3_conv_3_3_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2891.055 ; gain = 253.281 ; free physical = 5430 ; free virtual = 79529
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"unoptimized_conv_bkb_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "unoptimized_conv_bkb_ram:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "unoptimized_conv_bkb_ram:/ram_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2891.055 ; gain = 253.281 ; free physical = 5384 ; free virtual = 79484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   5 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 11    
+---Registers : 
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 20    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 6     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 53    
+---RAMs : 
	              64K Bit	(4096 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 11    
	   2 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   4 Input    2 Bit        Muxes := 4     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 90    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP unoptimized_conv_3_3_U0/add_ln58_4_reg_646_reg, operation Mode is: C+A*(B:0x13).
DSP Report: register unoptimized_conv_3_3_U0/add_ln58_4_reg_646_reg is absorbed into DSP unoptimized_conv_3_3_U0/add_ln58_4_reg_646_reg.
DSP Report: operator unoptimized_conv_3_3_U0/unoptimized_conv_cud_U6/unoptimized_conv_cud_DSP48_0_U/p is absorbed into DSP unoptimized_conv_3_3_U0/add_ln58_4_reg_646_reg.
DSP Report: operator unoptimized_conv_3_3_U0/unoptimized_conv_cud_U6/unoptimized_conv_cud_DSP48_0_U/m is absorbed into DSP unoptimized_conv_3_3_U0/add_ln58_4_reg_646_reg.
DSP Report: Generating DSP unoptimized_conv_3_3_U0/add_ln58_5_reg_676_reg, operation Mode is: C+A*(B:0x15).
DSP Report: register unoptimized_conv_3_3_U0/add_ln58_5_reg_676_reg is absorbed into DSP unoptimized_conv_3_3_U0/add_ln58_5_reg_676_reg.
DSP Report: operator unoptimized_conv_3_3_U0/unoptimized_conv_cud_U7/unoptimized_conv_cud_DSP48_0_U/p is absorbed into DSP unoptimized_conv_3_3_U0/add_ln58_5_reg_676_reg.
DSP Report: operator unoptimized_conv_3_3_U0/unoptimized_conv_cud_U7/unoptimized_conv_cud_DSP48_0_U/m is absorbed into DSP unoptimized_conv_3_3_U0/add_ln58_5_reg_676_reg.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/unoptimized_conv_3_3_U0/hw_input_global_wrap_U/unoptimized_conv_bkb_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/unoptimized_conv_3_3_U0/hw_input_global_wrap_U/unoptimized_conv_bkb_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/unoptimized_conv_3_3_U0/hw_input_global_wrap_U/unoptimized_conv_bkb_ram_U/ram_reg"
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 2891.055 ; gain = 253.281 ; free physical = 5405 ; free virtual = 79513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                                                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | unoptimized_conv_3_3_U0/hw_input_global_wrap_U/unoptimized_conv_bkb_ram_U/ram_reg | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
+------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+--------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|unoptimized_conv_3_3_rdai | C+A*(B:0x13) | 16     | 6      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|unoptimized_conv_3_3_rdai | C+A*(B:0x15) | 16     | 6      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+--------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:17 . Memory (MB): peak = 3322.516 ; gain = 684.742 ; free physical = 7432 ; free virtual = 81523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5556] The block RAM "inst/unoptimized_conv_3_3_U0/hw_input_global_wrap_U/unoptimized_conv_bkb_ram_U/ram_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "inst/unoptimized_conv_3_3_U0/hw_input_global_wrap_U/unoptimized_conv_bkb_ram_U/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 7 for RAM "inst/unoptimized_conv_3_3_U0/hw_input_global_wrap_U/unoptimized_conv_bkb_ram_U/ram_reg"
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:18 . Memory (MB): peak = 3322.516 ; gain = 684.742 ; free physical = 7429 ; free virtual = 81520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object                                                                        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst        | unoptimized_conv_3_3_U0/hw_input_global_wrap_U/unoptimized_conv_bkb_ram_U/ram_reg | 4 K x 16(READ_FIRST)   | W | R | 4 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 1,1             | 
+------------+-----------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/unoptimized_conv_3_3_U0/hw_input_global_wrap_U/unoptimized_conv_bkb_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/unoptimized_conv_3_3_U0/hw_input_global_wrap_U/unoptimized_conv_bkb_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/unoptimized_conv_3_3_U0/hw_input_global_wrap_U/unoptimized_conv_bkb_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/unoptimized_conv_3_3_U0/hw_input_global_wrap_U/unoptimized_conv_bkb_ram_U/ram_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:01:18 . Memory (MB): peak = 3338.531 ; gain = 700.758 ; free physical = 7426 ; free virtual = 81518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 3338.531 ; gain = 700.758 ; free physical = 7424 ; free virtual = 81515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 3338.531 ; gain = 700.758 ; free physical = 7424 ; free virtual = 81515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 3338.531 ; gain = 700.758 ; free physical = 7424 ; free virtual = 81515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 3338.531 ; gain = 700.758 ; free physical = 7424 ; free virtual = 81515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 3338.531 ; gain = 700.758 ; free physical = 7424 ; free virtual = 81515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 3338.531 ; gain = 700.758 ; free physical = 7425 ; free virtual = 81516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    15|
|2     |DSP_ALU         |     2|
|3     |DSP_A_B_DATA    |     2|
|4     |DSP_C_DATA      |     2|
|5     |DSP_MULTIPLIER  |     2|
|6     |DSP_M_DATA      |     2|
|7     |DSP_OUTPUT      |     2|
|8     |DSP_PREADD      |     2|
|9     |DSP_PREADD_DATA |     2|
|10    |LUT1            |    25|
|11    |LUT2            |    76|
|12    |LUT3            |    72|
|13    |LUT4            |   155|
|14    |LUT5            |    41|
|15    |LUT6            |   144|
|16    |RAMB36E2        |     2|
|17    |FDRE            |   471|
|18    |FDSE            |    24|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 3338.531 ; gain = 700.758 ; free physical = 7424 ; free virtual = 81515
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:47 ; elapsed = 00:01:13 . Memory (MB): peak = 3338.531 ; gain = 526.039 ; free physical = 7469 ; free virtual = 81561
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:21 . Memory (MB): peak = 3338.539 ; gain = 700.758 ; free physical = 7469 ; free virtual = 81561
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3349.500 ; gain = 0.000 ; free physical = 7542 ; free virtual = 81633
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3396.391 ; gain = 0.000 ; free physical = 7475 ; free virtual = 81566
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:01:47 . Memory (MB): peak = 3396.391 ; gain = 1316.277 ; free physical = 7618 ; free virtual = 81709
INFO: [Common 17-1381] The checkpoint '/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/conv_3_3_conv_3_3_0_0_synth_1/conv_3_3_conv_3_3_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP conv_3_3_conv_3_3_0_0, cache-ID = 088a99f8f3de08c2
INFO: [Coretcl 2-1174] Renamed 33 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nyengele/aha/fpga_builder/apps/conv_3_3/conv_3_3/conv_3_3.runs/conv_3_3_conv_3_3_0_0_synth_1/conv_3_3_conv_3_3_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file conv_3_3_conv_3_3_0_0_utilization_synth.rpt -pb conv_3_3_conv_3_3_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 13 14:49:10 2020...
