<module name="CPU" acronym="" XML_version="1.0" HW_revision="n/a" description="C71-CPU-Registers">
	<group id="General" name="General" instances="1" offset="0" instaddr="0" description="General Registers">
		<register id="PC" offset="0xcff00" width="64" page="121" description="Program counter, E1 phase">
			<bitfield id="PC" resetval="0x0" begin="48" end="0" rwaccess="RW" description="Program Counter, read-only in functional mode. " />
		</register>
		<register id="CPUID" offset="0xA0000" width="64" page="121" description="CPU ID register">
			<bitfield id="RSVD0" resetval="0x0" begin="63" end="32" rwaccess="R" description="Reserve" />
			<bitfield id="SCHEME" resetval="0x1" begin="31" end="30" rwaccess="R" description="Indicates the old scheme vs. new scheme" />
			<bitfield id="BU" resetval="0x2" begin="29" end="28" rwaccess="R" description="Business Indicator" />
			<bitfield id="FUNC" resetval="0x0C0" begin="27" end="16" rwaccess="R" description="Function indicates a software compatible module family" />
			<bitfield id="RTL" resetval="0x0" begin="15" end="11" rwaccess="R" description="RTL version" />
			<bitfield id="MAJOR" resetval="0x0" begin="10" end="8" rwaccess="R" description="Major revision" />
			<bitfield id="CUSTOM" resetval="0x0" begin="7" end="6" rwaccess="R" description="Indicates a special version for a particular device" />
			<bitfield id="MINOR" resetval="0x0" begin="5" end="0" rwaccess="R" description="Minor revision" />
		</register>
		<register id="PMR" offset="0xA0100" width="64" page="121" description="Power Management register">
			<bitfield id="RSVD0" resetval="0x0" begin="63" end="6" rwaccess="R" description="Reserve" />
			<bitfield id="PWRD" resetval="0x0" begin="5" end="0" rwaccess="RW" description="Power down mode field" />
		</register>
		<register id="DNUM" offset="0xA0200" width="64" page="121" description="DSP core number register">
			<bitfield id="RSVD0" resetval="0x0" begin="63" end="24" rwaccess="R" description="Reserve" />
			<bitfield id="CLUSTRNUM" resetval="0x0" begin="23" end="16" rwaccess="R" description="Identifies the  cluster number of the device" />
			<bitfield id="COREPACNUM" resetval="0x0" begin="15" end="8" rwaccess="R" description="Identifies the corepac number within the cluster of the device" />
			<bitfield id="CPUNUM" resetval="0x0" begin="7" end="0" rwaccess="R" description="Identifies the  DSP core number within the cluster and the corepac of the device" />
		</register>
		<register id="TSC" offset="0xA0300" width="64" page="121" description="Time-stamp counter register">
			<bitfield id="TSC" resetval="0x0" begin="63" end="0" rwaccess="R" description="Time Stamp Counter" />
		</register>
		<register id="TSR" offset="0xA0400" width="64" page="121" description="Task state register">
			<bitfield id="RSVD6" resetval="0x0" begin="63" end="57" rwaccess="R" description="Reserve" />
			<bitfield id="EN" resetval="0x0" begin="56" end="56" rwaccess="R" description="Endian mode" />
			<bitfield id="RSVD5" resetval="0x0" begin="55" end="53" rwaccess="R" description="Reserve" />
			<bitfield id="HWA0_PRESENT" resetval="0x0" begin="52" end="52" rwaccess="R" description="HWA0 Present at SOC" />
			<bitfield id="RSVD4" resetval="0x0" begin="51" end="49" rwaccess="R" description="Reserve" />
			<bitfield id="HWA0" resetval="0x0" begin="48" end="48" rwaccess="R" description="HWA0 Active" />
			<bitfield id="RSVD_SA7" resetval="0x0" begin="47" end="47" rwaccess="R" description="Streaming Write 7  is active - writable by SAOPEN/SACLOSE only" />
			<bitfield id="RSVD_SA6" resetval="0x0" begin="46" end="46" rwaccess="R" description="Streaming Write 6  is active - writable by SAOPEN/SACLOSE only" />
			<bitfield id="RSVD_SA5" resetval="0x0" begin="45" end="45" rwaccess="R" description="Streaming Write 5  is active - writable by SAOPEN/SACLOSE only" />
			<bitfield id="RSVD_SA4" resetval="0x0" begin="44" end="44" rwaccess="R" description="Streaming Write 4  is active - writable by SAOPEN/SACLOSE only" />
			<bitfield id="SA3" resetval="0x0" begin="43" end="43" rwaccess="R" description="Streaming Write 3  is active - writable by SAOPEN/SACLOSE only" />
			<bitfield id="SA2" resetval="0x0" begin="42" end="42" rwaccess="R" description="Streaming Write 2  is active - writable by SAOPEN/SACLOSE only" />
			<bitfield id="SA1" resetval="0x0" begin="41" end="41" rwaccess="R" description="Streaming Write 1  is active - writable by SAOPEN/SACLOSE only" />
			<bitfield id="SA0" resetval="0x0" begin="40" end="40" rwaccess="R" description="Streaming Write 0  is active - writable by SAOPEN/SACLOSE only" />
			<bitfield id="RSVD_SE7" resetval="0x0" begin="39" end="39" rwaccess="R" description="Streaming Engine 7 is active - writable by SEOPEN/SECLOSE only" />
			<bitfield id="RSVD_SE6" resetval="0x0" begin="38" end="38" rwaccess="R" description="Streaming Engine 6 is active - writable by SEOPEN/SECLOSE only" />
			<bitfield id="RSVD_SE5" resetval="0x0" begin="37" end="37" rwaccess="R" description="Streaming Engine 5 is active - writable by SEOPEN/SECLOSE only" />
			<bitfield id="RSVD_SE4" resetval="0x0" begin="36" end="36" rwaccess="R" description="Streaming Engine 4 is active - writable by SEOPEN/SECLOSE only" />
			<bitfield id="RSVD_SE3" resetval="0x0" begin="35" end="35" rwaccess="R" description="Streaming Engine 3 is active - writable by SEOPEN/SECLOSE only" />
			<bitfield id="RSVD_SE2" resetval="0x0" begin="34" end="34" rwaccess="R" description="Streaming Engine 2 is active - writable by SEOPEN/SECLOSE only" />
			<bitfield id="SE1" resetval="0x0" begin="33" end="33" rwaccess="R" description="Streaming Engine 1 is active - writable by SEOPEN/SECLOSE only" />
			<bitfield id="SE0" resetval="0x0" begin="32" end="32" rwaccess="R" description="Streaming Engine 0 is active - writable by SEOPEN/SECLOSE only" />
			<bitfield id="RSVD3" resetval="0x0" begin="31" end="29" rwaccess="R" description="Reserve" />
			<bitfield id="DBGM" resetval="0x0" begin="28" end="28" rwaccess="R" description="Debug access mask.  0: enables debug accesses, 1: disables debug accesses - writable by  DDBG and EDBG instructions" />
			<bitfield id="SUDEN" resetval="0x0" begin="27" end="26" rwaccess="R" description="Secure User Debug Enable -- writable by instruction RETE only.  [26] : invasive debug enable (SUIDEN), [27] : non-invasive debug enable (SUNIDEN). Secure supervisor writable only." />
			<bitfield id="GEE" resetval="0x0" begin="25" end="25" rwaccess="R" description="Global Event Enable -- Can only be modifed by REVT/DEVT/RETE; Will only disable interrupts destined for own executing level" />
			<bitfield id="PROT" resetval="0x1" begin="24" end="24" rwaccess="R" description="Pipeline Mode - writable by PROT/UNPROT/PROTCLR only" />
			<bitfield id="MCOLOR" resetval="0x0" begin="23" end="19" rwaccess="R" description="Memory Tag Color, writable by MTAG instruction only" />
			<bitfield id="RSVD2" resetval="0x0" begin="18" end="17" rwaccess="R" description="Reserved" />
			<bitfield id="COP" resetval="0x1FF" begin="16" end="8" rwaccess="R" description="Current operating priority" />
			<bitfield id="RSVD1" resetval="0x0" begin="7" end="5" rwaccess="R" description="Reserved" />
			<bitfield id="PFE" resetval="0x0" begin="4" end="4" rwaccess="R" description="Speculative Page Fault Enable" />
			<bitfield id="HDL" resetval="0x0" begin="3" end="3" rwaccess="R" description="Current processing mode, 0- Program thread mode; 1-Event handler mode" />
			<bitfield id="CXM" resetval="0x5" begin="2" end="0" rwaccess="R" description="Current execution mode, reset value is 0x5" />
		</register>
		<register id="RP" offset="0xA0500" width="64" page="121" description="Return pointer register">
			<bitfield id="RP" resetval="0x0" begin="63" end="2" rwaccess="RW" description="Return Pointer" />
			<bitfield id="RSV" resetval="0x0" begin="1" end="1" rwaccess="R" description="Reserved" />
			<bitfield id="SYSCALL" resetval="0x0" begin="0" end="0" rwaccess="RW" description="System call: SYSCALL/ROOTCALL/SECCALL executed, 0-Normal Call; 1-System Call" />
		</register>
		<register id="BPCR" offset="0xA0600" width="64" page="121" description="Branch Predictor Control Register">
			<bitfield id="RSVD0" resetval="0x0" begin="63" end="1" rwaccess="R" description="Reserve" />
			<bitfield id="BPOFF" resetval="0x0" begin="0" end="0" rwaccess="RW" description="Turn off Branch Predictor if = 1" />
		</register>
		<register id="GTSC" offset="0xa3700" width="64" page="121" description="Global Time Stamp Counter">
			<bitfield id="GTSC" resetval="0x0" begin="63" end="0" rwaccess="R" description="Global Time Stamp Counter" />
		</register>
		<register id="STSC" offset="0xa3800" width="64" page="121" description="Shadow Time Stamp Counter">
			<bitfield id="STSC" resetval="0x0" begin="63" end="0" rwaccess="R" description="Shadow Time Stamp Counter" />
		</register>
		<register id="UFCMR" offset="0xa3900" width="64" page="121" description="User Flag Clear Mask Register">
			<bitfield id="UFCMR" resetval="0x0" begin="63" end="0" rwaccess="RW" description="User Flag Clear Mask Register" />
		</register>
	</group>
	<group id="General Purpose" name="General Purpose" instances="1" offset="0" instaddr="0" description="General Purpose Registers">
		<register id="A0" offset="0x000000000" width="64" page="121" description="Global scalar register 0" />
		<register id="A1" offset="0x000000100" width="64" page="121" description="Global scalar register 1"/>	
		<register id="A2" offset="0x000000200" width="64" page="121" description="Global scalar register 2"/>	
		<register id="A3" offset="0x000000300" width="64" page="121" description="Global scalar register 3"/>	
		<register id="A4" offset="0x000000400" width="64" page="121" description="Global scalar register 4"/>	
		<register id="A5" offset="0x000000500" width="64" page="121" description="Global scalar register 5"/>	
		<register id="A6" offset="0x000000600" width="64" page="121" description="Global scalar register 6"/>	
		<register id="A7" offset="0x000000700" width="64" page="121" description="Global scalar register 7"/>	
		<register id="A8" offset="0x000000800" width="64" page="121" description="Global scalar register 8"/>	
		<register id="A9" offset="0x000000900" width="64" page="121" description="Global scalar register 9"/>	
		<register id="A10" offset="0x000000A00" width="64" page="121" description="Global scalar register 10"/>	
		<register id="A11" offset="0x000000B00" width="64" page="121" description="Global scalar register 11"/>	
		<register id="A12" offset="0x000000C00" width="64" page="121" description="Global scalar register 12"/>	
		<register id="A13" offset="0x000000D00" width="64" page="121" description="Global scalar register 13"/>	
		<register id="A14" offset="0x000000E00" width="64" page="121" description="Global scalar register 14"/>	
		<register id="A15" offset="0x000000F00" width="64" page="121" description="Global scalar register 15"/>	
		<register id="D0" offset="0x000010000" width="64" page="121" description="Local .D1/.D2 register 0"/>	
		<register id="D1" offset="0x000010100" width="64" page="121" description="Local .D1/.D2 register 1"/>	
		<register id="D2" offset="0x000010200" width="64" page="121" description="Local .D1/.D2 register 2"/>	
		<register id="D3" offset="0x000010300" width="64" page="121" description="Local .D1/.D2 register 3"/>	
		<register id="D4" offset="0x000010400" width="64" page="121" description="Local .D1/.D2 register 4"/>	
		<register id="D5" offset="0x000010500" width="64" page="121" description="Local .D1/.D2 register 5"/>	
		<register id="D6" offset="0x000010600" width="64" page="121" description="Local .D1/.D2 register 6"/>	
		<register id="D7" offset="0x000010700" width="64" page="121" description="Local .D1/.D2 register 7"/>	
		<register id="D8" offset="0x000010800" width="64" page="121" description="Local .D1/.D2 register 8"/>	
		<register id="D9" offset="0x000010900" width="64" page="121" description="Local .D1/.D2 register 9"/>	
		<register id="D10" offset="0x000010A00" width="64" page="121" description="Local .D1/.D2 register 10"/>	
		<register id="D11" offset="0x000010B00" width="64" page="121" description="Local .D1/.D2 register 11"/>	
		<register id="D12" offset="0x000010C00" width="64" page="121" description="Local .D1/.D2 register 12"/>	
		<register id="D13" offset="0x000010D00" width="64" page="121" description="Local .D1/.D2 register 13"/>	
		<register id="D14" offset="0x000010E00" width="64" page="121" description="Local .D1/.D2 register 14"/>	
		<register id="D15" offset="0x000010F00" width="64" page="121" description="Local .D1/.D2 register 15"/>	
		<register id="AM0" offset="0x000020000" width="64" page="121" description="Local .M1 register 0"/>	
		<register id="AM1" offset="0x000020100" width="64" page="121" description="Local .M1 register 1"/>	
		<register id="AM2" offset="0x000020200" width="64" page="121" description="Local .M1 register 2"/>	
		<register id="AM3" offset="0x000020300" width="64" page="121" description="Local .M1 register 3"/>	
		<register id="AM4" offset="0x000020400" width="64" page="121" description="Local .M1 register 4"/>	
		<register id="AM5" offset="0x000020500" width="64" page="121" description="Local .M1 register 5"/>	
		<register id="AM6" offset="0x000020600" width="64" page="121" description="Local .M1 register 6"/>	
		<register id="AM7" offset="0x000020700" width="64" page="121" description="Local .M1 register 7"/>	
		<register id="AL0" offset="0x000030000" width="64" page="121" description="Local .L1/.S1 register 0"/>	
		<register id="AL1" offset="0x000030100" width="64" page="121" description="Local .L1/.S1 register 1"/>	
		<register id="AL2" offset="0x000030200" width="64" page="121" description="Local .L1/.S1 register 2"/>	
		<register id="AL3" offset="0x000030300" width="64" page="121" description="Local .L1/.S1 register 3"/>	
		<register id="AL4" offset="0x000030400" width="64" page="121" description="Local .L1/.S1 register 4"/>	
		<register id="AL5" offset="0x000030500" width="64" page="121" description="Local .L1/.S1 register 5"/>	
		<register id="AL6" offset="0x000030600" width="64" page="121" description="Local .L1/.S1 register 6"/>	
		<register id="AL7" offset="0x000030700" width="64" page="121" description="Local .L1/.S1 register 7"/>	
		<register id="BM0" offset="0x000060000" width="64" page="121" description="Local .M2/.C register 0, scalar slice"/>	
		<register id="BM1" offset="0x000060100" width="64" page="121" description="Local .M2/.C register 1, scalar slice"/>	
		<register id="BM2" offset="0x000060200" width="64" page="121" description="Local .M2/.C register 2, scalar slice"/>	
		<register id="BM3" offset="0x000060300" width="64" page="121" description="Local .M2/.C register 3, scalar slice"/>	
		<register id="BM4" offset="0x000060400" width="64" page="121" description="Local .M2/.C register 4, scalar slice"/>	
		<register id="BM5" offset="0x000060500" width="64" page="121" description="Local .M2/.C register 5, scalar slice"/>	
		<register id="BM6" offset="0x000060600" width="64" page="121" description="Local .M2/.C register 6, scalar slice"/>	
		<register id="BM7" offset="0x000060700" width="64" page="121" description="Local .M2/.C register 7, scalar slice"/>	
		<register id="BL0" offset="0x000070000" width="64" page="121" description="Local .L2/.S2 register 0, scalar slice"/>	
		<register id="BL1" offset="0x000070100" width="64" page="121" description="Local .L2/.S2 register 1, scalar slice"/>	
		<register id="BL2" offset="0x000070200" width="64" page="121" description="Local .L2/.S2 register 2, scalar slice"/>	
		<register id="BL3" offset="0x000070300" width="64" page="121" description="Local .L2/.S2 register 3, scalar slice"/>	
		<register id="BL4" offset="0x000070400" width="64" page="121" description="Local .L2/.S2 register 4, scalar slice"/>	
		<register id="BL5" offset="0x000070500" width="64" page="121" description="Local .L2/.S2 register 5, scalar slice"/>	
		<register id="BL6" offset="0x000070600" width="64" page="121" description="Local .L2/.S2 register 6, scalar slice"/>	
		<register id="BL7" offset="0x000070700" width="64" page="121" description="Local .L2/.S2 register 7, scalar slice"/>	
	</group>
	<group id="General Purpose Vector" name="General Purpose Vector" instances="1" offset="0" instaddr="0" description="General Purpose Vector Registers">
		<register id="P0" offset="0x000050000" width="64" page="121" description="Vector Predicate register 0"/>							
		<register id="P1" offset="0x000050100" width="64" page="121" description="Vector Predicate register 1"/>							
		<register id="P2" offset="0x000050200" width="64" page="121" description="Vector Predicate register 2"/>							
		<register id="P3" offset="0x000050300" width="64" page="121" description="Vector Predicate register 3"/>							
		<register id="P4" offset="0x000050400" width="64" page="121" description="Vector Predicate register 4"/>							
		<register id="P5" offset="0x000050500" width="64" page="121" description="Vector Predicate register 5"/>							
		<register id="P6" offset="0x000050600" width="64" page="121" description="Vector Predicate register 6"/>							
		<register id="P7" offset="0x000050700" width="64" page="121" description="Vector Predicate register 7"/>		
		<register id="VB0" acronym="VB0" page="121" offset="0x000040000" width="64" instances="8" instaddr="0x001" description="Global vector register 0" />
		<register id="VB1" acronym="VB1" page="121" offset="0x000040100" width="64" instances="8" instaddr="0x001" description="Global vector register 1" />
		<register id="VB2" acronym="VB2" page="121" offset="0x000040200" width="64" instances="8" instaddr="0x001" description="Global vector register 2" />
		<register id="VB3" acronym="VB3" page="121" offset="0x000040300" width="64" instances="8" instaddr="0x001" description="Global vector register 3" />
		<register id="VB4" acronym="VB4" page="121" offset="0x000040400" width="64" instances="8" instaddr="0x001" description="Global vector register 4" />
		<register id="VB5" acronym="VB5" page="121" offset="0x000040500" width="64" instances="8" instaddr="0x001" description="Global vector register 5" />
		<register id="VB6" acronym="VB6" page="121" offset="0x000040600" width="64" instances="8" instaddr="0x001" description="Global vector register 6" />
		<register id="VB7" acronym="VB7" page="121" offset="0x000040700" width="64" instances="8" instaddr="0x001" description="Global vector register 7" />
		<register id="VB8" acronym="VB8" page="121" offset="0x000040800" width="64" instances="8" instaddr="0x001" description="Global vector register 8" />
		<register id="VB9" acronym="VB9" page="121" offset="0x000040900" width="64" instances="8" instaddr="0x001" description="Global vector register 9" />
		<register id="VB10" acronym="VB10" page="121" offset="0x000040A00" width="64" instances="8" instaddr="0x001" description="Global vector register 10" />
		<register id="VB11" acronym="VB11" page="121" offset="0x000040B00" width="64" instances="8" instaddr="0x001" description="Global vector register 11" />
		<register id="VB12" acronym="VB12" page="121" offset="0x000040C00" width="64" instances="8" instaddr="0x001" description="Global vector register 12" />
		<register id="VB13" acronym="VB13" page="121" offset="0x000040D00" width="64" instances="8" instaddr="0x001" description="Global vector register 13" />
		<register id="VB14" acronym="VB14" page="121" offset="0x000040E00" width="64" instances="8" instaddr="0x001" description="Global vector register 14" />
		<register id="VB15" acronym="VB15" page="121" offset="0x000040F00" width="64" instances="8" instaddr="0x001" description="Global vector register 15" />
		<register id="VBM0" acronym="VBM0" page="121" offset="0x000060000" width="64" instances="8" instaddr="0x001" description="Local .M2/.C register 0" />
		<register id="VBM1" acronym="VBM1" page="121" offset="0x000060100" width="64" instances="8" instaddr="0x001" description="Local .M2/.C register 1" />
		<register id="VBM2" acronym="VBM2" page="121" offset="0x000060200" width="64" instances="8" instaddr="0x001" description="Local .M2/.C register 2" />
		<register id="VBM3" acronym="VBM3" page="121" offset="0x000060300" width="64" instances="8" instaddr="0x001" description="Local .M2/.C register 3" />
		<register id="VBM4" acronym="VBM4" page="121" offset="0x000060400" width="64" instances="8" instaddr="0x001" description="Local .M2/.C register 4" />
		<register id="VBM5" acronym="VBM5" page="121" offset="0x000060500" width="64" instances="8" instaddr="0x001" description="Local .M2/.C register 5" />
		<register id="VBM6" acronym="VBM6" page="121" offset="0x000060600" width="64" instances="8" instaddr="0x001" description="Local .M2/.C register 6" />
		<register id="VBM7" acronym="VBM7" page="121" offset="0x000060700" width="64" instances="8" instaddr="0x001" description="Local .M2/.C register 7" />
		<register id="VBL0" acronym="VBL0" page="121" offset="0x000070000" width="64" instances="8" instaddr="0x001" description="Local .L2/.S2 register 0" />
		<register id="VBL1" acronym="VBL1" page="121" offset="0x000070100" width="64" instances="8" instaddr="0x001" description="Local .L2/.S2 register 1" />
		<register id="VBL2" acronym="VBL2" page="121" offset="0x000070200" width="64" instances="8" instaddr="0x001" description="Local .L2/.S2 register 2" />
		<register id="VBL3" acronym="VBL3" page="121" offset="0x000070300" width="64" instances="8" instaddr="0x001" description="Local .L2/.S2 register 3" />
		<register id="VBL4" acronym="VBL4" page="121" offset="0x000070400" width="64" instances="8" instaddr="0x001" description="Local .L2/.S2 register 4" />
		<register id="VBL5" acronym="VBL5" page="121" offset="0x000070500" width="64" instances="8" instaddr="0x001" description="Local .L2/.S2 register 5" />
		<register id="VBL6" acronym="VBL6" page="121" offset="0x000070600" width="64" instances="8" instaddr="0x001" description="Local .L2/.S2 register 6" />
		<register id="VBL7" acronym="VBL7" page="121" offset="0x000070700" width="64" instances="8" instaddr="0x001" description="Local .L2/.S2 register 7" />
	</group>
	<group id="Computation" name="Computation" instances="1" offset="0" instaddr="0" description="Computation Registers">
		<register id="FPCR" offset="0xA0700" width="64" page="121" description="Floating-point  control register">
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="9" rwaccess="R" description="Reserve" />
			<bitfield id="IDIV0_EN" resetval="0x0" begin="8" end="8" rwaccess="RW" description="Integer Divide by 0 Exception Enable" />
			<bitfield id="RSVD1" resetval="0x0" begin="7" end="5" rwaccess="R" description="Reserve" />
			<bitfield id="FTZ" resetval="0x1" begin="4" end="4" rwaccess="RW" description="Flush-to-zero mode" />
			<bitfield id="RSVD0" resetval="0x0" begin="3" end="2" rwaccess="R" description="Reserve" />
			<bitfield id="RMODE" resetval="0x0" begin="1" end="0" rwaccess="RW" description="Floating Point Rounding Mode" />
		</register>
		<register id="FSR" offset="0xA0800" width="64" page="121" description="Flag status register">
			<bitfield id="SAT_7" resetval="0x0" begin="63" end="63" rwaccess="RW" description="Result is saturated Fixed Point Flag, vector_slice7" />
			<bitfield id="UNORD_7" resetval="0x0" begin="62" end="62" rwaccess="RW" description="Compare result is unordered Floating Point Flag, vector_slice7" />
			<bitfield id="DEN_7" resetval="0x0" begin="61" end="61" rwaccess="RW" description="Source is a Denorm Floating Point Flag, vector_slice7" />
			<bitfield id="INEX_7" resetval="0x0" begin="60" end="60" rwaccess="RW" description="Result is inexact Floating Point Flag, vector_slice7" />
			<bitfield id="UNDER_7" resetval="0x0" begin="59" end="59" rwaccess="RW" description="Result is underflow Floating Point Flag, vector_slice7" />
			<bitfield id="OVER_7" resetval="0x0" begin="58" end="58" rwaccess="RW" description="Result is overflow Floating Point Flag, vector_slice7" />
			<bitfield id="DIV0_7" resetval="0x0" begin="57" end="57" rwaccess="RW" description="Divide by zero Floating Point Flag, vector_slice7" />
			<bitfield id="INVAL_7" resetval="0x0" begin="56" end="56" rwaccess="RW" description="Invalid Operations Floating Point Flag, scalar slice || vector_slice7" />
			<bitfield id="SAT_6" resetval="0x0" begin="55" end="55" rwaccess="RW" description="Result is saturated Fixed Point Flag, vector_slice6" />
			<bitfield id="UNORD_6" resetval="0x0" begin="54" end="54" rwaccess="RW" description="Compare result is unordered Floating Point Flag, vector_slice6" />
			<bitfield id="DEN_6" resetval="0x0" begin="53" end="53" rwaccess="RW" description="Source is a Denorm Floating Point Flag, vector_slice6" />
			<bitfield id="INEX_6" resetval="0x0" begin="52" end="52" rwaccess="RW" description="Result is inexact Floating Point Flag, vector_slice6" />
			<bitfield id="UNDER_6" resetval="0x0" begin="51" end="51" rwaccess="RW" description="Result is underflow Floating Point Flag, vector_slice6" />
			<bitfield id="OVER_6" resetval="0x0" begin="50" end="50" rwaccess="RW" description="Result is overflow Floating Point Flag, vector_slice6" />
			<bitfield id="DIV0_6" resetval="0x0" begin="49" end="49" rwaccess="RW" description="Divide by zero Floating Point Flag, vector_slice6" />
			<bitfield id="INVAL_6" resetval="0x0" begin="48" end="48" rwaccess="RW" description="Invalid Operations Floating Point Flag, scalar slice || vector_slice6" />
			<bitfield id="SAT_5" resetval="0x0" begin="47" end="47" rwaccess="RW" description="Result is saturated Fixed Point Flag, vector_slice5" />
			<bitfield id="UNORD_5" resetval="0x0" begin="46" end="46" rwaccess="RW" description="Compare result is unordered Floating Point Flag, vector_slice5" />
			<bitfield id="DEN_5" resetval="0x0" begin="45" end="45" rwaccess="RW" description="Source is a Denorm Floating Point Flag, vector_slice5" />
			<bitfield id="INEX_5" resetval="0x0" begin="44" end="44" rwaccess="RW" description="Result is inexact Floating Point Flag, vector_slice5" />
			<bitfield id="UNDER_5" resetval="0x0" begin="43" end="43" rwaccess="RW" description="Result is underflow Floating Point Flag, vector_slice5" />
			<bitfield id="OVER_5" resetval="0x0" begin="42" end="42" rwaccess="RW" description="Result is overflow Floating Point Flag, vector_slice5" />
			<bitfield id="DIV0_5" resetval="0x0" begin="41" end="41" rwaccess="RW" description="Divide by zero Floating Point Flag, vector_slice5" />
			<bitfield id="INVAL_5" resetval="0x0" begin="40" end="40" rwaccess="RW" description="Invalid Operations Floating Point Flag, scalar slice || vector_slice5" />
			<bitfield id="SAT_4" resetval="0x0" begin="39" end="39" rwaccess="RW" description="Result is saturated Fixed Point Flag, vector_slice4" />
			<bitfield id="UNORD_4" resetval="0x0" begin="38" end="38" rwaccess="RW" description="Compare result is unordered Floating Point Flag, vector_slice4 " />
			<bitfield id="DEN_4" resetval="0x0" begin="37" end="37" rwaccess="RW" description="Source is a Denorm Floating Point Flag, vector_slice4" />
			<bitfield id="INEX_4" resetval="0x0" begin="36" end="36" rwaccess="RW" description="Result is inexact Floating Point Flag, vector_slice4" />
			<bitfield id="UNDER_4" resetval="0x0" begin="35" end="35" rwaccess="RW" description="Result is underflow Floating Point Flag, vector_slice4" />
			<bitfield id="OVER_4" resetval="0x0" begin="34" end="34" rwaccess="RW" description="Result is overflow Floating Point Flag, vector_slice4" />
			<bitfield id="DIV0_4" resetval="0x0" begin="33" end="33" rwaccess="RW" description="Divide by zero Floating Point Flag, vector_slice4" />
			<bitfield id="INVAL_4" resetval="0x0" begin="32" end="32" rwaccess="RW" description="Invalid Operations Floating Point Flag, scalar slice || vector_slice4" />
			<bitfield id="SAT_3" resetval="0x0" begin="31" end="31" rwaccess="RW" description="Result is saturated Fixed Point Flag, vector_slice3" />
			<bitfield id="UNORD_3" resetval="0x0" begin="30" end="30" rwaccess="RW" description="Compare result is unordered Floating Point Flag, vector_slice3 " />
			<bitfield id="DEN_3" resetval="0x0" begin="29" end="29" rwaccess="RW" description="Source is a Denorm Floating Point Flag, vector_slice3" />
			<bitfield id="INEX_3" resetval="0x0" begin="28" end="28" rwaccess="RW" description="Result is inexact Floating Point Flag, vector_slice3" />
			<bitfield id="UNDER_3" resetval="0x0" begin="27" end="27" rwaccess="RW" description="Result is underflow Floating Point Flag, vector_slice3" />
			<bitfield id="OVER_3" resetval="0x0" begin="26" end="26" rwaccess="RW" description="Result is overflow Floating Point Flag, vector_slice3" />
			<bitfield id="DIV0_3" resetval="0x0" begin="25" end="25" rwaccess="RW" description="Divide by zero Floating Point Flag, vector_slice3" />
			<bitfield id="INVAL_3" resetval="0x0" begin="24" end="24" rwaccess="RW" description="Invalid Operations Floating Point Flag, scalar slice || vector_slice3" />
			<bitfield id="SAT_2" resetval="0x0" begin="23" end="23" rwaccess="RW" description="Result is saturated Fixed Point Flag, vector_slice2" />
			<bitfield id="UNORD_2" resetval="0x0" begin="22" end="22" rwaccess="RW" description="Compare result is unordered Floating Point Flag, vector_slice2" />
			<bitfield id="DEN_2" resetval="0x0" begin="21" end="21" rwaccess="RW" description="Source is a Denorm Floating Point Flag, vector_slice2" />
			<bitfield id="INEX_2" resetval="0x0" begin="20" end="20" rwaccess="RW" description="Result is inexact Floating Point Flag, vector_slice2" />
			<bitfield id="UNDER_2" resetval="0x0" begin="19" end="19" rwaccess="RW" description="Result is underflow Floating Point Flag, vector_slice2" />
			<bitfield id="OVER_2" resetval="0x0" begin="18" end="18" rwaccess="RW" description="Result is overflow Floating Point Flag, vector_slice2" />
			<bitfield id="DIV0_2" resetval="0x0" begin="17" end="17" rwaccess="RW" description="Divide by zero Floating Point Flag, vector_slice2" />
			<bitfield id="INVAL_2" resetval="0x0" begin="16" end="16" rwaccess="RW" description="Invalid Operations Floating Point Flag, scalar slice || vector_slice2" />
			<bitfield id="SAT_1" resetval="0x0" begin="15" end="15" rwaccess="RW" description="Result is saturated Fixed Point Flag, vector_slice1" />
			<bitfield id="UNORD_1" resetval="0x0" begin="14" end="14" rwaccess="RW" description="Compare result is unordered Floating Point Flag, vector_slice1 " />
			<bitfield id="DEN_1" resetval="0x0" begin="13" end="13" rwaccess="RW" description="Source is a Denorm Floating Point Flag, vector_slice1" />
			<bitfield id="INEX_1" resetval="0x0" begin="12" end="12" rwaccess="RW" description="Result is inexact Floating Point Flag, vector_slice1" />
			<bitfield id="UNDER_1" resetval="0x0" begin="11" end="11" rwaccess="RW" description="Result is underflow Floating Point Flag, vector_slice1" />
			<bitfield id="OVER_1" resetval="0x0" begin="10" end="10" rwaccess="RW" description="Result is overflow Floating Point Flag, vector_slice1" />
			<bitfield id="DIV0_1" resetval="0x0" begin="9" end="9" rwaccess="RW" description="Divide by zero Floating Point Flag, vector_slice1" />
			<bitfield id="INVAL_1" resetval="0x0" begin="8" end="8" rwaccess="RW" description="Invalid Operations Floating Point Flag, scalar slice || vector_slice1" />
			<bitfield id="SAT_0" resetval="0x0" begin="7" end="7" rwaccess="RW" description="Result is saturated Fixed Point Flag, vector_slice0" />
			<bitfield id="UNORD_0" resetval="0x0" begin="6" end="6" rwaccess="RW" description="Compare result is unordered Floating Point Flag, vector_slice0 " />
			<bitfield id="DEN_0" resetval="0x0" begin="5" end="5" rwaccess="RW" description="Source is a Denorm Floating Point Flag, vector_slice0" />
			<bitfield id="INEX_0" resetval="0x0" begin="4" end="4" rwaccess="RW" description="Result is inexact Floating Point Flag, vector_slice0" />
			<bitfield id="UNDER_0" resetval="0x0" begin="3" end="3" rwaccess="RW" description="Result is underflow Floating Point Flag, vector_slice0" />
			<bitfield id="OVER_0" resetval="0x0" begin="2" end="2" rwaccess="RW" description="Result is overflow Floating Point Flag, vector_slice0" />
			<bitfield id="DIV0_0" resetval="0x0" begin="1" end="1" rwaccess="RW" description="Divide by zero Floating Point Flag, vector_slice0" />
			<bitfield id="INVAL_0" resetval="0x0" begin="0" end="0" rwaccess="RW" description="Invalid Operations Floating Point Flag, scalar slice || vector_slice0" />
		</register>
		<register id="GPLY" offset="0xa3500" width="64" page="121" description="Galois Polynomial Register">
			<bitfield id="RSVD0" resetval="0x0" begin="63" end="32" rwaccess="R" description="Reserved" />
			<bitfield id="GPLY" resetval="0x0" begin="31" end="0" rwaccess="RW" description="Galois Polynomial Register" />
		</register>
		<register id="GFPGFR" offset="0xa3600" width="64" page="121" description="Galois Field Polynomial Generator Function Register">
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="27" rwaccess="R" description="Reserved" />
			<bitfield id="SIZE" resetval="0x7" begin="26" end="24" rwaccess="RW" description="Field size" />
			<bitfield id="RSVD1" resetval="0x0" begin="23" end="8" rwaccess="R" description="Reserved" />
			<bitfield id="POLY" resetval="0x1D" begin="7" end="0" rwaccess="RW" description="Polynomial Generator" />
		</register>
		<register id="CUCR0" acronym="CUCR0" instances="8" instaddr="0x001" offset="0x00000B0000" width="64" page="121" description=".C unit Control Register 0"/>
		<register id="CUCR1" acronym="CUCR1" instances="8" instaddr="0x001" offset="0x00000B0100" width="64" page="121" description=".C unit Control Register 1"/>
		<register id="CUCR2" acronym="CUCR2" instances="8" instaddr="0x001" offset="0x00000B0200" width="64" page="121" description=".C unit Control Register 2"/>
		<register id="CUCR3" acronym="CUCR3" instances="8" instaddr="0x001" offset="0x00000B0300" width="64" page="121" description=".C unit Control Register 3"/>
	</group>
	<group id="Exception" name="Exception" instances="1" offset="0" instaddr="0" description="Exception Registers">
		<register id="ECLMR" offset="0xa0900" width="64" page="121" description="Event Claim Register">
			<bitfield id="ECLMR" resetval="0xFFFFFFFFFFFFFFFF" begin="63" end="0" rwaccess="RW" description="Claimed interrupts Register, Secure Supervisor claim only" />
		</register>
		<register id="EASGR" offset="0xa0a00" width="64" page="121" description="Event Assign Register">
			<bitfield id="EASGR" resetval="0x0" begin="63" end="0" rwaccess="RW" description="Event Assign Register, Root Supervisor, SS and S can assign" />
		</register>
		<register id="EPRI0" offset="0x0a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 0" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI1" offset="0x1a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 1" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI2" offset="0x2a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 2" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI3" offset="0x3a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 3" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI4" offset="0x4a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 4" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI5" offset="0x5a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 5" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI6" offset="0x6a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 6" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI7" offset="0x7a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 7" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI8" offset="0x8a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 8" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI9" offset="0x9a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 9" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI10" offset="0xaa0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 10" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI11" offset="0xba0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 11" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI12" offset="0xca0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 12" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI13" offset="0xda0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 13" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI14" offset="0xea0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 14" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI15" offset="0xfa0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 15" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI16" offset="0x10a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 16" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI17" offset="0x11a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 17" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI18" offset="0x12a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 18" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI19" offset="0x13a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 19" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI20" offset="0x14a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 20" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI21" offset="0x15a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 21" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI22" offset="0x16a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 22" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI23" offset="0x17a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 23" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI24" offset="0x18a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 24" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI25" offset="0x19a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 25" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI26" offset="0x1aa0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 26" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI27" offset="0x1ba0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 27" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI28" offset="0x1ca0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 28" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI29" offset="0x1da0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 29" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI30" offset="0x1ea0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 30" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI31" offset="0x1fa0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 31" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI32" offset="0x20a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 32" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI33" offset="0x21a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 33" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI34" offset="0x22a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 34" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI35" offset="0x23a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 35" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI36" offset="0x24a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 36" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI37" offset="0x25a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 37" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI38" offset="0x26a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 38" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI39" offset="0x27a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 39" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI40" offset="0x28a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 40" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI41" offset="0x29a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 41" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI42" offset="0x2aa0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 42" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI43" offset="0x2ba0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 43" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI44" offset="0x2ca0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 44" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI45" offset="0x2da0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 45" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI46" offset="0x2ea0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 46" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI47" offset="0x2fa0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 47" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI48" offset="0x30a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 48" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI49" offset="0x31a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 49" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI50" offset="0x32a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 50" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI51" offset="0x33a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 51" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI52" offset="0x34a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 52" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI53" offset="0x35a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 53" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI54" offset="0x36a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 54" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI55" offset="0x37a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 55" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI56" offset="0x38a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 56" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI57" offset="0x39a0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 57" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI58" offset="0x3aa0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 58" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI59" offset="0x3ba0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 59" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI60" offset="0x3ca0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 60" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI61" offset="0x3da0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 61" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI62" offset="0x3ea0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 62" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EPRI63" offset="0x3fa0b00" width="64" page="121" description="Event Priority Register Event priority Register Index 63" >
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="EPRI" resetval="0x7" begin="7" end="5" rwaccess="RW" description="Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EER" offset="0xa0c00" width="64" page="121" description="Event Enable Register">
			<bitfield id="EER" resetval="0x0" begin="63" end="0" rwaccess="R" description="Event Flag register"/>
		</register>
		<register id="EESET" offset="0xA0d00" width="64" page="121" rwaccess="W,W" description="Event Enable Set  Register"/>
		<register id="EECLR" offset="0xa0e00" width="64" page="121" rwaccess="W,W" description="Event Enable Clear Register"/>

		<register id="DEPR" offset="0xa0f00" width="64" page="121" description="Debug Event Priority Register">
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserve" />
			<bitfield id="DEPR" resetval="0x0" begin="7" end="5" rwaccess="RW" description="Debug Event Priority Number" />
			<bitfield id="RSVD1" resetval="0x0" begin="4" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="EFR" offset="0xa1000" width="64" page="121" description="Event Flag Register">
			<bitfield id="EFR" resetval="0x0" begin="63" end="0" rwaccess="R" description="Event Flag register" />
		</register>
		<register id="EFSET" offset="0xa1100" width="64" page="121" rwaccess="W,W" description="Event Flag Set  Register"/>
		<register id="EFCLR" offset="0xa1200" width="64" page="121" rwaccess="W,W" description="Event Flag Clear Register"/>
		<register id="IESET" offset="0xa1300" width="64" page="121" description="Internal Exception Event Set Register">
			<bitfield id="IESET" resetval="0x0" begin="63" end="0" rwaccess="RW" description="Internal Event Set Register" />
		</register>
		<register id="ESTP_SS" offset="0xa1400" width="64" page="121" description="Event Service Table Pointer Register, Secure Supervisor">
			<bitfield id="ESTB" resetval="0x0" begin="63" end="0" rwaccess="RW" description="Interrupt Service Table Pointer" />
		</register>
		<register id="ESTP_S" offset="0xa1500" width="64" page="121" description="Event Service Table Pointer Register, Supervisor">
			<bitfield id="ESTB" resetval="0x0" begin="63" end="0" rwaccess="RW" description="Interrupt Service Table Pointer" />
		</register>
		<register id="ESTP_GS" offset="0xa1600" width="64" page="121" description="Event Service Table Pointer Register, Guest Supervisor">
			<bitfield id="ESTB" resetval="0x0" begin="63" end="0" rwaccess="RW" description="Interrupt Service Table Pointer" />
		</register>
		<register id="EDR" offset="0xa1700" width="64" page="121" description="Event Dropped Register">
			<bitfield id="EDR" resetval="0x0" begin="63" end="0" rwaccess="R" description="Dropped Event Register" />
		</register>
		<register id="ECSP_SS" offset="0xa1800" width="64" page="121" description="Event Context Save Pointer, Secure Supervisor">
			<bitfield id="ECSP" resetval="0x0" begin="63" end="17" rwaccess="RW" description="Event Context Save Pointer" />
			<bitfield id="NCNT" resetval="0x0" begin="16" end="13" rwaccess="RW" description="Event Context NCNT" />
			<bitfield id="RSVD0" resetval="0x0" begin="12" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="ECSP_S" offset="0xa1900" width="64" page="121" description="Event Context Save Pointer, Supervisor">
			<bitfield id="ECSP" resetval="0x0" begin="63" end="17" rwaccess="RW" description="Event Context Save Pointer" />
			<bitfield id="NCNT" resetval="0x0" begin="16" end="13" rwaccess="RW" description="Event Context NCNT" />
			<bitfield id="RSVD0" resetval="0x0" begin="12" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="ECSP_GS" offset="0xa1a00" width="64" page="121" description="Event Context Save Pointer, Guest Supervisor"/>
		<bitfield id="ECSP" resetval="0x0" begin="63" end="17" rwaccess="RW" description="Event Context Save Pointer" />
		<bitfield id="NCNT" resetval="0x0" begin="16" end="13" rwaccess="RW" description="Event Context NCNT" />
		<bitfield id="RSVD0" resetval="0x0" begin="12" end="0" rwaccess="R" description="Reserve" />
		<register id="TCSP" offset="0xa1b00" width="64" page="121" description="Task Context Save Pointer">
			<bitfield id="TCSP" resetval="0x0" begin="63" end="17" rwaccess="RW" description="User Context Save Pointer" />
			<bitfield id="NCNT" resetval="0x0" begin="16" end="13" rwaccess="RW" description="Event Context NCNT" />
			<bitfield id="RSVD0" resetval="0x0" begin="12" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="RXMR_SS" offset="0xa1c00" width="64" page="121" description="Returning Execution Mode Register, Secure Supervisor">
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="35" rwaccess="R" description="Reserve" />
			<bitfield id="SYSCALL" resetval="0x0" begin="34" end="32" rwaccess="RW" description="Returning execution mode from System Call when RETS is executed" />
			<bitfield id="RSVD1" resetval="0x0" begin="31" end="4" rwaccess="R" description="Reserve" />
			<bitfield id="HDL" resetval="0x0" begin="3" end="3" rwaccess="RW" description="Returning handler bit" />
			<bitfield id="CXM" resetval="0x0" begin="2" end="0" rwaccess="RW" description="Returning execution mode" />
		</register>
		<register id="RXMR_S" offset="0xa1d00" width="64" page="121" description="Returning Execution Mode Register, Supervisor">
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="35" rwaccess="R" description="Reserve" />
			<bitfield id="SYSCALL" resetval="0x0" begin="34" end="32" rwaccess="RW" description="Returning execution mode from System Call when RETS is executed" />
			<bitfield id="RSVD1" resetval="0x0" begin="31" end="4" rwaccess="R" description="Reserve" />
			<bitfield id="HDL" resetval="0x0" begin="3" end="3" rwaccess="RW" description="Returning handler bit" />
			<bitfield id="CXM" resetval="0x0" begin="2" end="0" rwaccess="RW" description="Returning execution mode" />
		</register>
		<register id="AHPEE" offset="0xa1e00" width="64" page="121" description="Highest Priority Enabled Event, Currently in service">
			<bitfield id="RSVD0" resetval="0x0" begin="63" end="6" rwaccess="R" description="Reserve" />
			<bitfield id="NUM" resetval="0x0" begin="5" end="0" rwaccess="R" description="Highest Priority Enabled Event" />
		</register>
		<register id="PHPEE" offset="0xa1f00" width="64" page="121" description="Pending HPEE">
			<bitfield id="RSVD0" resetval="0x0" begin="63" end="6" rwaccess="R" description="Reserve" />
			<bitfield id="NUM" resetval="0x0" begin="5" end="0" rwaccess="R" description="Highest Priority Enabled Event" />
		</register>
		<register id="IPE" offset="0xa2000" width="64" page="121" rwaccess="W,W" description="Inter-processor Events Register"/>
		<register id="IERR" offset="0xa2100" width="64" page="121" description="Internal exception report register">
			<bitfield id="IERR" resetval="0x0" begin="63" end="0" rwaccess="RW" description="Internal exception report register" />
		</register>
		<register id="IEAR" offset="0xa2200" width="64" page="121" description="Internal Exception Address Register">
			<bitfield id="IEAR" resetval="0x0" begin="63" end="0" rwaccess="RW" description="Internal Event Address Register" />
		</register>
		<register id="IESR" offset="0xa2300" width="64" page="121" description="Internal exception Status Register">
			<bitfield id="IESR" resetval="0x0" begin="63" end="0" rwaccess="RW" description="Internal Event Status Register" />
		</register>
		<register id="IEDR" offset="0xa2400" width="64" page="121" description="Internal Exception Data Register">
			<bitfield id="IEDR" resetval="0x0" begin="63" end="0" rwaccess="RW" description="Reserved" />
		</register>
		<register id="TCR" offset="0xa2500" width="64" page="121" description="Test Count register">
			<bitfield id="RSVD0" resetval="0x0" begin="63" end="20" rwaccess="R" description="Test Counter Register Count Value" />
			<bitfield id="COUNT" resetval="0x0" begin="19" end="0" rwaccess="RW" description="Test Counter Register" />
		</register>
		<register id="TCCR" offset="0xa2600" width="64" page="121" description="Test Count Config register">
			<bitfield id="RSVD3" resetval="0x0" begin="63" end="17" rwaccess="R" description="Reserved" />
			<bitfield id="UE" resetval="0x0" begin="16" end="16" rwaccess="RW" description="User mode enable bit" />
			<bitfield id="RSVD2" resetval="0x0" begin="15" end="14" rwaccess="R" description="Reserved" />
			<bitfield id="EVTINDEX" resetval="0x0" begin="13" end="8" rwaccess="RW" description="Event number index group for count-to-zero event triggered" />
			<bitfield id="RSVD1" resetval="0x0" begin="7" end="6" rwaccess="R" description="Reserved" />
			<bitfield id="EVTNUM" resetval="0x0" begin="5" end="0" rwaccess="RW" description="Event number for count-to-zero event triggered" />
		</register>
		<register id="GMER" offset="0xa2700" width="64" page="121" description="Guest Mode Enable Register">
			<bitfield id="RSVD0" resetval="0x0" begin="63" end="1" rwaccess="R" description="Reserved" />
			<bitfield id="SECCALLEN" resetval="0x0" begin="0" end="0" rwaccess="RW" description="SECCALL enable 0: GS cannot make SECCALL; 1: GS can make SECCALL" />
		</register>
		<register id="UMER" offset="0xa2800" width="64" page="121" description="User Mask Enable Register">
			<bitfield id="RSVD0" resetval="0x0" begin="63" end="1" rwaccess="R" description="Reserved" />
			<bitfield id="UMEN" resetval="0x0" begin="0" end="0" rwaccess="RW" description="User Mask Enable Register" />
		</register>
		<register id="SPBR" offset="0xa2900" width="64" page="121" description="Stack pointer boundary Register">
			<bitfield id="SPBR" resetval="0x0" begin="63" end="0" rwaccess="RW" description="Stack Pointer Boundary" />
		</register>
	</group>
	<group id="LUT" name="LUT" instances="1" offset="0" instaddr="0" description="LUT Registers">
					<register id="LTBR0" offset="0xa2a00" width="64" page="121" description="Lookup Table Base Address  register 0">
			<bitfield id="RSVD1" resetval="0x0" begin="63" end="16" rwaccess="R" description="Reserve" />
			<bitfield id="BASE" resetval="0x0" begin="15" end="7" rwaccess="RW" description="Base Address" />
			<bitfield id="RSVD0" resetval="0x0" begin="6" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="LTBR1" offset="0xa2b00" width="64" page="121" description="Lookup Table Base Address  register 1">
			<bitfield id="RSVD1" resetval="0x0" begin="63" end="16" rwaccess="R" description="Reserve" />
			<bitfield id="BASE" resetval="0x0" begin="15" end="7" rwaccess="RW" description="Base Address" />
			<bitfield id="RSVD0" resetval="0x0" begin="6" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="LTBR2" offset="0xa2c00" width="64" page="121" description="Lookup Table Base Address  register 2">
			<bitfield id="RSVD1" resetval="0x0" begin="63" end="16" rwaccess="R" description="Reserve" />
			<bitfield id="BASE" resetval="0x0" begin="15" end="7" rwaccess="RW" description="Base Address" />
			<bitfield id="RSVD0" resetval="0x0" begin="6" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="LTBR3" offset="0xa2d00" width="64" page="121" description="Lookup Table Base Address register 3">
			<bitfield id="RSVD1" resetval="0x0" begin="63" end="16" rwaccess="R" description="Reserve" />
			<bitfield id="BASE" resetval="0x0" begin="15" end="7" rwaccess="RW" description="Base Address" />
			<bitfield id="RSVD0" resetval="0x0" begin="6" end="0" rwaccess="R" description="Reserve" />
		</register>
		<register id="LTCR0" offset="0xa2e00" width="64" page="121" description="Lookup Table configuration register 0">
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="29" rwaccess="R" description="Reserve" />
			<bitfield id="VCOP" resetval="0x0" begin="28" end="28" rwaccess="RW" description="VCOP  bit to tell L1D to interpret memory configuration: 0: native c7x, 1: same as EVE  " />
			<bitfield id="RSVD1" resetval="0x0" begin="27" end="26" rwaccess="R" description="Reserve" />
			<bitfield id="PROMO" resetval="0x0" begin="25" end="24" rwaccess="RW" description="Levels of precision promotion: 2b'00 -- No Promote 2b'01 --  Promote_2X -> B->H, H->W, W->D 2b'10 -- Promote_4X  -> B->W, H->D 2b'11 -- Promote_8X  -> Promote B->D" />
			<bitfield id="TSIZE" resetval="0x0" begin="23" end="16" rwaccess="RW" description="Table size" />
			<bitfield id="RSVD0" resetval="0x0" begin="15" end="14" rwaccess="R" description="Reserve" />
			<bitfield id="WSIZE" resetval="0x0" begin="13" end="11" rwaccess="RW" description="Histogram Weight Sizes" />
			<bitfield id="INTER" resetval="0x0" begin="10" end="8" rwaccess="RW" description="Interpolating" />
			<bitfield id="SAT" resetval="0x0" begin="7" end="7" rwaccess="RW" description="1: Result is saturated, 0: Result is not saturated" />
			<bitfield id="SIGN" resetval="0x0" begin="6" end="6" rwaccess="RW" description="1: Signed, 0: Unsigned" />
			<bitfield id="ESIZE" resetval="0x0" begin="5" end="3" rwaccess="RW" description="Element size" />
			<bitfield id="NTBL" resetval="0x0" begin="2" end="0" rwaccess="RW" description="Number of tables" />
		</register>
		<register id="LTCR1" offset="0xa2f00" width="64" page="121" description="Lookup Table configuration register 1">
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="29" rwaccess="R" description="Reserve" />
			<bitfield id="VCOP" resetval="0x0" begin="28" end="28" rwaccess="RW" description="VCOP  bit to tell L1D to interpret memory configuration: 0: native c7x, 1: same as EVE  " />
			<bitfield id="RSVD1" resetval="0x0" begin="27" end="26" rwaccess="R" description="Reserve" />
			<bitfield id="PROMO" resetval="0x0" begin="25" end="24" rwaccess="RW" description="Levels of precision promotion:  2b'00 -- No Promote 2b'01 --  Promote_2X -> B->H, H->W, W->D 2b'10 -- Promote_4X  -> B->W, H->D 2b'11 -- Promote_8X  -> Promote B->D" />
			<bitfield id="TSIZE" resetval="0x0" begin="23" end="16" rwaccess="RW" description="Table size" />
			<bitfield id="RSVD0" resetval="0x0" begin="15" end="14" rwaccess="R" description="Reserve" />
			<bitfield id="WSIZE" resetval="0x0" begin="13" end="11" rwaccess="RW" description="Histogram Weight Sizes" />
			<bitfield id="INTER" resetval="0x0" begin="10" end="8" rwaccess="RW" description="Interpolating" />
			<bitfield id="SAT" resetval="0x0" begin="7" end="7" rwaccess="RW" description="1: Result is saturated, 0: Result is not saturated" />
			<bitfield id="SIGN" resetval="0x0" begin="6" end="6" rwaccess="RW" description="1: Signed, 0: Unsigned" />
			<bitfield id="ESIZE" resetval="0x0" begin="5" end="3" rwaccess="RW" description="Element size" />
			<bitfield id="NTBL" resetval="0x0" begin="2" end="0" rwaccess="RW" description="Number of tables" />
		</register>
		<register id="LTCR2" offset="0xa3000" width="64" page="121" description="Lookup Table configuration register 2">
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="29" rwaccess="R" description="Reserve" />
			<bitfield id="VCOP" resetval="0x0" begin="28" end="28" rwaccess="RW" description="VCOP  bit to tell L1D to interpret memory configuration: 0: native c7x, 1: same as EVE  " />
			<bitfield id="RSVD1" resetval="0x0" begin="27" end="26" rwaccess="R" description="Reserve" />
			<bitfield id="PROMO" resetval="0x0" begin="25" end="24" rwaccess="RW" description="Levels of precision promotion:  2b'00 -- No Promote 2b'01 --  Promote_2X -> B->H, H->W, W->D 2b'10 -- Promote_4X  -> B->W, H->D 2b'11 -- Promote_8X  -> Promote B->D" />
			<bitfield id="TSIZE" resetval="0x0" begin="23" end="16" rwaccess="RW" description="Table size" />
			<bitfield id="RSVD0" resetval="0x0" begin="15" end="14" rwaccess="R" description="Reserve" />
			<bitfield id="WSIZE" resetval="0x0" begin="13" end="11" rwaccess="RW" description="Histogram Weight Sizes" />
			<bitfield id="INTER" resetval="0x0" begin="10" end="8" rwaccess="RW" description="Interpolating" />
			<bitfield id="SAT" resetval="0x0" begin="7" end="7" rwaccess="RW" description="1: Result is saturated, 0: Result is not saturated" />
			<bitfield id="SIGN" resetval="0x0" begin="6" end="6" rwaccess="RW" description="1: Signed, 0: Unsigned" />
			<bitfield id="ESIZE" resetval="0x0" begin="5" end="3" rwaccess="RW" description="Element size" />
			<bitfield id="NTBL" resetval="0x0" begin="2" end="0" rwaccess="RW" description="Number of tables" />
		</register>
		<register id="LTCR3" offset="0xa3100" width="64" page="121" description="Lookup Table configuration register 3">
			<bitfield id="RSVD2" resetval="0x0" begin="63" end="29" rwaccess="R" description="Reserve" />
			<bitfield id="VCOP" resetval="0x0" begin="28" end="28" rwaccess="RW" description="VCOP  bit to tell L1D to interpret memory configuration: 0: native c7x, 1: same as EVE  " />
			<bitfield id="RSVD1" resetval="0x0" begin="27" end="26" rwaccess="R" description="Reserve" />
			<bitfield id="PROMO" resetval="0x0" begin="25" end="24" rwaccess="RW" description="Levels of precision promotion: 2b'00 -- No Promote 2b'01  --  Promote_2X -> B->H, H->W, W->D 2b'10  -- Promote_4X  -> B->W, H->D 2b'11  -- Promote_8X  -> Promote B->D" />
			<bitfield id="TSIZE" resetval="0x0" begin="23" end="16" rwaccess="RW" description="Table size" />
			<bitfield id="RSVD0" resetval="0x0" begin="15" end="14" rwaccess="R" description="Reserve" />
			<bitfield id="WSIZE" resetval="0x0" begin="13" end="11" rwaccess="RW" description="Histogram Weight Sizes" />
			<bitfield id="INTER" resetval="0x0" begin="10" end="8" rwaccess="RW" description="Interpolating" />
			<bitfield id="SAT" resetval="0x0" begin="7" end="7" rwaccess="RW" description="1: Result is saturated, 0: Result is not saturated" />
			<bitfield id="SIGN" resetval="0x0" begin="6" end="6" rwaccess="RW" description="1: Signed, 0: Unsigned" />
			<bitfield id="ESIZE" resetval="0x0" begin="5" end="3" rwaccess="RW" description="Element size" />
			<bitfield id="NTBL" resetval="0x0" begin="2" end="0" rwaccess="RW" description="Number of tables" />
		</register>
		<register id="LTER" offset="0xa3200" width="64" page="121" description="Lookup Table Enable register">
			<bitfield id="RSVD3" resetval="0x0" begin="63" end="14" rwaccess="R" description="Reserved" />
			<bitfield id="LUTE3" resetval="0x0" begin="13" end="12" rwaccess="RW" description="Enable look up table set 3" />
			<bitfield id="RSVD2" resetval="0x0" begin="11" end="10" rwaccess="R" description="Reserved" />
			<bitfield id="LUTE2" resetval="0x0" begin="9" end="8" rwaccess="RW" description="Enable look up table set 2" />
			<bitfield id="RSVD1" resetval="0x0" begin="7" end="6" rwaccess="R" description="Reserved" />
			<bitfield id="LUTE1" resetval="0x0" begin="5" end="4" rwaccess="RW" description="Enable look up table set 1" />
			<bitfield id="RSVD0" resetval="0x0" begin="3" end="2" rwaccess="R" description="Reserved" />
			<bitfield id="LUTE0" resetval="0x0" begin="1" end="0" rwaccess="RW" description="Enable look up table set 0" />
		</register>
	</group>
	<group id="Streaming Address" name="Streaming Address" instances="1" offset="0" instaddress="0" description="Streaming Address Registers">
		<register id="SA0CR"   acronym="SA0CR"   offset="0x0000B0400" width="64" page="121" instances="8" instaddr="0x001" description="Streaming address generator configuration register 0[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
		<register id="SA0CNTR0" acronym="SA0CNTR0" offset="0x0000B0500" width="64" page="121" instances="8" instaddr="0x001" description="Streaming address generator counter register 0[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
		<register id="SA1CR"   acronym="SA1CR"   offset="0x0000B0600" width="64" page="121" instances="8" instaddr="0x001" description="Streaming address generator configuration register 1[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
		<register id="SA0CNTR1" acronym="SA0CNTR1" offset="0x0000B0700" width="64" page="121" instances="8" instaddr="0x001" description="Streaming address generator counter register 1[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
		<register id="SA2CR"   acronym="SA2CR"   offset="0x0000B0800" width="64" page="121" instances="8" instaddr="0x001" description="Streaming address generator configuration register 2[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
		<register id="SA0CNTR2" acronym="SA0CNTR2" offset="0x0000B0900" width="64" page="121" instances="8" instaddr="0x001" description="Streaming address generator counter register 2[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
		<register id="SA3CR"   acronym="SA3CR"   offset="0x0000B0A00" width="64" page="121" instances="8" instaddr="0x001" description="Streaming address generator configuration register 3[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />
		<register id="SA0CNTR3" acronym="SA0CNTR3" offset="0x0000B0B00" width="64" page="121" instances="8" instaddr="0x001" description="Streaming address generator counter register 3[Access Permissions: Guest User=RW, Guest Supervisor=RW, User=RW, Supervisor=RW, Secure User=RW, Secure Supervisor=RW]" />

		<register id="SA0" offset="0xb0c00" width="64" page="121" description="Streaming Address Offset Register 0">
			<bitfield id="RSVD0" resetval="0x0" begin="63" end="32" rwaccess="R" description="Reserved" />
			<bitfield id="SA_OFFSET" resetval="0x0" begin="31" end="0" rwaccess="R" description="SA offset value" />
		</register>
		<register id="SA1" offset="0xb0d00" width="64" page="121" description="Streaming Address Offset Register 1">
			<bitfield id="RSVD0" resetval="0x0" begin="63" end="32" rwaccess="R" description="Reserved" />
			<bitfield id="SA_OFFSET" resetval="0x0" begin="31" end="0" rwaccess="R" description="SA offset value" />
		</register>
		<register id="SA2" offset="0xb0e00" width="64" page="121" description="Streaming Address Offset Register 2">
			<bitfield id="RSVD0" resetval="0x0" begin="63" end="32" rwaccess="R" description="Reserved" />
			<bitfield id="SA_OFFSET" resetval="0x0" begin="31" end="0" rwaccess="R" description="SA offset value" />
		</register>
		<register id="SA3" offset="0xb0f00" width="64" page="121" description="Streaming Address Offset Register 3">
			<bitfield id="RSVD0" resetval="0x0" begin="63" end="32" rwaccess="R" description="Reserved" />
			<bitfield id="SA_OFFSET" resetval="0x0" begin="31" end="0" rwaccess="R" description="SA offset value" />
		</register>
		<register id="PSA0" offset="0xd0000" width="64" page="121" description="Streaming Address Predicate Register 0">
			<bitfield id="PSA" resetval="0x0" begin="63" end="0" rwaccess="R" description="SA byte enables" />
		</register>
		<register id="PSA1" offset="0xd0001" width="64" page="121" description="Streaming Address Predicate Register 1">
			<bitfield id="PSA" resetval="0x0" begin="63" end="0" rwaccess="R" description="SA byte enables" />
		</register>
		<register id="PSA2" offset="0xd0002" width="64" page="121" description="Streaming Address Predicate Register 2">
			<bitfield id="PSA" resetval="0x0" begin="63" end="0" rwaccess="R" description="SA byte enables" />
		</register>
		<register id="PSA3" offset="0xd0003" width="64" page="121" description="Streaming Address Predicate Register 3">
			<bitfield id="PSA" resetval="0x0" begin="63" end="0" rwaccess="R" description="SA byte enables" />
		</register>
	</group>
	<group id="Debug" name="Debug" instances="1" offset="0" instaddress="0" description="Registers useful for debug">
		<register id="PC" offset="0xcff00" width="64" page="121" description="Program counter, E1 phase">
			<bitfield id="PC" resetval="0x0" begin="48" end="0" rwaccess="RW" description="Program Counter, read-only in functional mode. " />
		</register>
		<register id="SP" offset="0x10f00" width="64" page="121" description="Stack Pointer (D15)"/>
		<register id="FP" offset="0x10f00" width="64" page="121" description="Frame Pointer (D15)"/>

		<register id="DBGCTXT" offset="0xa3300" width="64" page="121" description="Debug Context (Overlay) Register">
			<bitfield id="RSVD0" resetval="0x0" begin="63" end="32" rwaccess="R" description="Reserved" />
			<bitfield id="DBGCTXT" resetval="0x0" begin="31" end="0" rwaccess="RW" description="Debug Context Switch Register" />
		</register>
		<register id="PC_PROF" offset="0xa3400" width="64" page="121" description="PC_PROF Register">
			<bitfield id="PC_PROF" resetval="0x0" begin="63" end="0" rwaccess="RW" description="PC Profile Register " />
		</register>
		<register id="ILCNT" offset="0xcf000" width="64" page="121" description="Inner Loop Counter Register">
			<bitfield id="ILCNT" resetval="0x0" begin="63" end="0" rwaccess="R" description="Inner Loop Count" />
		</register>
		<register id="ILCNT_INIT" offset="0xcf100" width="64" page="121" description="Inner Loop Counter Initial Value Register">
			<bitfield id="ILCNT_INIT" resetval="0x0" begin="63" end="0" rwaccess="R" description="Inner Loop Count Initial Value" />
		</register>
		<register id="OLCNT" offset="0xcf200" width="64" page="121" description="Inner Loop Counter Initial Value Register">
			<bitfield id="OLCNT" resetval="0x0" begin="63" end="0" rwaccess="R" description="Outer Loop Count" />
		</register>
		<register id="EPISKEW" offset="0xcf300" width="64" page="121" description="Set number of additional taken branches to take, k=-1,..30, k is called EPISKEW">
			<bitfield id="RSVD0" resetval="0x0" begin="63" end="6" rwaccess="R" description="Reserved" />
			<bitfield id="EPISKEW" resetval="0x0" begin="5" end="0" rwaccess="R" description="EPISKEW" />
		</register>
		<register id="LCNTFLAG" offset="0xcf400" width="64" page="121" description="16-bit predicate flags">
			<bitfield id="FLG" resetval="0x0" begin="63" end="0" rwaccess="R" description="Loop Counter Flags" />
		</register>
		<register id="SCRB" acronym="SCRB" instances="8" instaddr="0x001" offset="0x00000CF500" width="64" page="121" description="Scoreboard Bits Register -- For Debug only"/>
		<register id="SE0" acronym="SE0" instances="8" instaddr="0x001" offset="0x0000CFA00" width="64" page="121" description="Streaming Engine Data Register 0 -- For Debug only[Access Permissions: Non-Secure Debug=R, Secure Debug=R]" />
		<register id="SE1" acronym="SE1" instances="8" instaddr="0x001" offset="0x0000CFB00" width="64" page="121" description="Streaming Engine Data Register 1 -- For Debug only[Access Permissions: Non-Secure Debug=R, Secure Debug=R]" />
	</group>
</module>

