INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/RISCV/RISCV.srcs/sources_1/new/PARAM.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/RISCV/RISCV.srcs/sources_1/ip/dram/sim/dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/RISCV/RISCV.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/RISCV/RISCV.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/RISCV/RISCV.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/RISCV/RISCV.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/RISCV/RISCV.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/RISCV/RISCV.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/RISCV/RISCV.srcs/sources_1/new/Mux_Imm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_Imm
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/RISCV/RISCV.srcs/sources_1/new/Mux_op_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_op_B
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/RISCV/RISCV.srcs/sources_1/new/Mux_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/RISCV/RISCV.srcs/sources_1/new/Mux_wd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_wd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/RISCV/RISCV.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/RISCV/RISCV.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/RISCV/RISCV.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/RISCV/RISCV.srcs/sources_1/new/miniRv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniRv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/RISCV/RISCV.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/RISCV/RISCV/RISCV.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
