# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 39
set hasByteEnable 0
set MemName kmxGauss_cdt_v
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 31
set AddrRange 414
set AddrWd 9
set TrueReset 0
set IsROM 1
set ROMData { "0000000000000000000000000000000" "0000000000000000000000000000000" "0000010001110100001101100111111" "1001010010010011001100100000001" "0000110101011010011110001001100" "0001100101000001000010110010010" "0001011000111010001111010010101" "1000000000111100101110110111001" "0001111100001111001110110000101" "1110011110101011011111110110111" "0010011111010101001110001011100" "0101001001110011001010010001010" "0011000010001000000100100110011" "1111111111010010000000010001101" "0011100100100011101111111110001" "1001000111100001010111010000011" "0100000110100100010110100001111" "0010000000010111100100000000110" "0100101000000110001000001000000" "1100000111100110001001101110111" "0101001001000101011111011101011" "1010000101100011000000011001111" "0101101001011111000011001101010" "0011110001010001001000101101001" "0110001001001111100111000011001" "0010000001011001111011110110010" "0110101000010100001100100101000" "0010001100011100101100000001101" "0111000110101010000100000101100" "1101010011111100110001000001010" "0111100100001110101101001110011" "1011001100111010110110100110110" "1000000000111111110111100001110" "0110011111001101010001111101001" "1000011100111011100010110011110" "0011000001110111101101011001110" "1000110111111111111111011011010" "0100111111000000101000110001011" "1001010010001011101110011010011" "0010111010011100101010101001001" "1001101011011101100001011110011" "1001001000101110010111000010010" "1010000011110100011010111000001" "1111101100110101010001100111000" "1010011011001111101101001100100" "1110101001011111000111000110001" "1010110001101110111010111101101" "0101101110010011111000100110111" "1011000111010001110110001101011" "0101000011001011100101011111100" "1011011011111000011111111010000" "1011100110011001000110010111110" "1011101111100011000111010100111" "0110011001001101100000010000111" "1100000010010010001001010011111" "0000001110110101110011010110110" "1100010100000110001111011111000" "0101011010100100100001000010011" "1100100101000000001111011010011" "0001010010111010001000000111000" "1100110101000001001001101100011" "1100101010001001110110101010010" "1101000100001010001001000010111" "0011111011110010000100111111011" "1101010010011100100001010101000" "1011000100110111111000010011100" "1101011111111001101110100110000" "0010110001011011100010001000101" "1101101100100011010100000101101" "1111011110010111111010101011100" "1101111000011010111011010010111" "1110101110100110101001010001111" "1110000011100010010010111101101" "0010011111110000010111001111001" "1110001101111011001110001010100" "0100110000011000010011011000111" "1110010111100111100011011000111" "1111101100111000000000110010001" "1110100000101001001011101010101" "0000100010001110010111001100011" "1110101001000010000001101101101" "0100001101000010011100011101010" "1110110000110100000001001010001" "0110101000000010101100001100111" "1110111000000001000101110010100" "0110000110000001011110100100010" "1110111110101011001010110111001" "0101101111000110101000001111111" "1111000100110100001010011101110" "0011001110001011101101110010100" "1111001010011101111100111100010" "1101011111000101001100100001010" "1111001111101010011000010111110" "0100000101001111111000100100111" "1111010100011011010000000110001" "0001000010001000011001110011001" "1111011000110010010100010100101" "1001101100111010101001111001111" "1111011100110001010001110001100" "1110010110001101000001101010111" "1111100000011001110001011000111" "1011101011010011000101100100101" "1111100011101101011000000101010" "1101110111100110010011101111001" "1111100110101101100110100011101" "0001001111101110100110001111001" "1111101001011011111001001001101" "1010000001101110001001000111010" "1111101011111001100111110000001" "1010010111001101100110001011101" "1111101110001000000101101110110" "1100001001001111101101011101010" "1111110000001000100001111011001" "0010110111100010001001100110001" "1111110001111100000110101001011" "1001000101000000000101110010000" "1111110011100011111001101111110" "1100100111000001110111101000111" "1111110101000000111100101010111" "1100111001101011100100000101001" "1111110110010100001100100100001" "1111000110101111011001000000010" "1111110111011110100010011001011" "1100011100111101101000110101110" "1111111000100000110011000101101" "0000010101110100001000110011111" "1111111001011011101111101010011" "1100110111011100110101000010100" "1111111010010000000101011010111" "1101111100000010100010100111011" "1111111010111110011110000110010" "0100101100001111011001101011001" "1111111011100111100000000011000" "0110100110001100000110001010100" "1111111100001011101110011011000" "1101011010011111100010010011101" "1111111100101011101001010111001" "0110111011010011110110100001000" "1111111101000111101110001010101" "0101001100101101011100011011110" "1111111101100000010111011111010" "0001110111011101110001100001111" "1111111101110101111101100000011" "1000101110101110011101101110010" "1111111110001000110110000110100" "1111100100011000101100111110010" "1111111110011001010101000010000" "0010101110010101010001100100110" "1111111110100111101100000101000" "1111011111010100100100001001001" "1111111110110100001011001110101" "0110110000010001110011111000010" "1111111110111111000000110011010" "0011101001111011111111100110101" "1111111111001000011001100110011" "0011001010100101111111101011111" "1111111111010000100001000010111" "1010101000001101111000101011010" "1111111111010111100001010011010" "1100001100010000000010101000110" "1111111111011101100011011000111" "1000111100001101010100010101000" "1111111111100010101111010011001" "0001010000111001011011110010101" "1111111111100111001100000101110" "0100100110000010111110111001100" "1111111111101010111111111111010" "0010001101101000011000101101001" "1111111111101110010000011101111" "1101001101101111010010000101000" "1111111111110001000010010101011" "0110000101110011001010111100100" "1111111111110011011001110010110" "1100101000111011001110000011110" "1111111111110101011010100001011" "1101000111011101001101100011010" "1111111111110111000111101110010" "1011101010000100000100010100110" "1111111111111000100100001011110" "0001000101011010001100111000100" "1111111111111001110010010100011" "1100001110111001001010111001100" "1111111111111010110100001110011" "1010111001110101010111100100101" "1111111111111011101011101101011" "1101100001000000111111011010001" "1111111111111100011010010101010" "1000011011001110011010000111000" "1111111111111101000001011011110" "0101110010100110101010001000011" "1111111111111101100010001010100" "1010101110101010001001101110000" "1111111111111101111101100000110" "0010010111111010110110111000101" "1111111111111110010100010100010" "0001010010110001000101100001000" "1111111111111110100111010011000" "0011100101000101010000101001111" "1111111111111110110111000100001" "0111110000010110100010100110101" "1111111111111111000100001000111" "1000011111110010101110011000100" "1111111111111111001110111101011" "0111000000001000100001100000001" "1111111111111111010111111001011" "0111101101000001100111100100100" "1111111111111111011111010001000" "0010110110101011101110001111100" "1111111111111111100101010101000" "1010011001011011110110100000100" "1111111111111111101010010011110" "0110011000011000100001110101010" "1111111111111111101110011001000" "1001000100011001000101100000011" "1111111111111111110001101110110" "1011110001001011000001011000010" "1111111111111111110100011101011" "0101010011010011001100100000101" "1111111111111111110110101011101" "1010111011100111100011110100111" "1111111111111111111000011111011" "1100011110100110100100110011111" "1111111111111111111001111101011" "1100010000111010100100100001010" "1111111111111111111011001001101" "0011011101011111110001001100110" "1111111111111111111100000111010" "0011010101001010000001000011001" "1111111111111111111100111001000" "0011110011101001101110110000111" "1111111111111111111101100001000" "1111110010101100011000011010011" "1111111111111111111110000001010" "1111100000001010000110100111000" "1111111111111111111110011011010" "0001001001111101110111100111011" "1111111111111111111110110000000" "0000001111100110001011100101011" "1111111111111111111111000000100" "1011100110111111100111000101110" "1111111111111111111111001101110" "1010100000101110111110011011111" "1111111111111111111111011000011" "0000110101100100110011010100011" "1111111111111111111111100000110" "0010100110000101011001101000010" "1111111111111111111111100111011" "0110110011101110111000111111001" "1111111111111111111111101100101" "1001111001101111011110111010011" "1111111111111111111111110000110" "1111101011000001000000110110101" "1111111111111111111111110100001" "0100111001101001111011011110101" "1111111111111111111111110110110" "0000101011110110101011001011100" "1111111111111111111111111000110" "0101100001010111101011101101000" "1111111111111111111111111010011" "0010001100001111001100010101000" "1111111111111111111111111011101" "0010011110111110000010100001100" "1111111111111111111111111100100" "1111110010000110110011100000000" "1111111111111111111111111101011" "0001100010101010100111100100110" "1111111111111111111111111101111" "1101101010110001111111010111010" "1111111111111111111111111110011" "1000110101100101110101001001101" "1111111111111111111111111110110" "0110101111010000111010111000110" "1111111111111111111111111111000" "1010010001111000001000110111001" "1111111111111111111111111111010" "0101101111101111011111000010100" "1111111111111111111111111111011" "1010111011101011000010110100110" "1111111111111111111111111111100" "1011001111100101010110010000010" "1111111111111111111111111111101" "0111110001101111111000011001001" "1111111111111111111111111111110" "0001011000111110100110011110010" "1111111111111111111111111111110" "1000101111111100001001010101100" "1111111111111111111111111111110" "1110010111110001110011101000000" "1111111111111111111111111111111" "0010101010001100001100011111111" "1111111111111111111111111111111" "0101111011000011110011010001100" "1111111111111111111111111111111" "1000011001101111001101110110110" "1111111111111111111111111111111" "1010010010000011101010010000011" "1111111111111111111111111111111" "1011101101000111100000001100011" "1111111111111111111111111111111" "1100110001111001101111101011001" "1111111111111111111111111111111" "1101100101110000110010111110001" "1111111111111111111111111111111" "1110001100110010011011010010001" "1111111111111111111111111111111" "1110101010000110010110101011100" "1111111111111111111111111111111" "1111000000000100101001111100100" "1111111111111111111111111111111" "1111010000100000111001001111101" "1111111111111111111111111111111" "1111011100110010101101111001001" "1111111111111111111111111111111" "1111100101111100011101100101000" "1111111111111111111111111111111" "1111101100110000001111011101111" "1111111111111111111111111111111" "1111110001110011110101011010010" "1111111111111111111111111111111" "1111110101100011101010100101100" "1111111111111111111111111111111" "1111111000010101000101000000111" "1111111111111111111111111111111" "1111111010011000000100011001100" "1111111111111111111111111111111" "1111111011111000100110011001001" "1111111111111111111111111111111" "1111111100111111100110100000110" "1111111111111111111111111111111" "1111111101110011101110100000110" "1111111111111111111111111111111" "1111111110011001111010111011110" "1111111111111111111111111111111" "1111111110110101110110101010000" "1111111111111111111111111111111" "1111111111001010001111100111110" "1111111111111111111111111111111" "1111111111011001000110011000011" "1111111111111111111111111111111" "1111111111100011111001110000101" "1111111111111111111111111111111" "1111111111101011101111100100011" "1111111111111111111111111111111" "1111111111110001011011000101111" "1111111111111111111111111111111" "1111111111110101100001111011111" "1111111111111111111111111111111" "1111111111111000011111101000000" "1111111111111111111111111111111" "1111111111111010101000010000100" "1111111111111111111111111111111" "1111111111111100001010011111011" "1111111111111111111111111111111" "1111111111111101010000111110100" "1111111111111111111111111111111" "1111111111111110000011011101100" "1111111111111111111111111111111" "1111111111111110100111100011001" "1111111111111111111111111111111" "1111111111111111000001010011000" "1111111111111111111111111111111" "1111111111111111010011101000100" "1111111111111111111111111111111" "1111111111111111100000101010101" "1111111111111111111111111111111" "1111111111111111101001111010011" "1111111111111111111111111111111" "1111111111111111110000011101011" "1111111111111111111111111111111" "1111111111111111110101000101100" "1111111111111111111111111111111" "1111111111111111111000010110011" "1111111111111111111111111111111" "1111111111111111111010101001100" "1111111111111111111111111111111" "1111111111111111111100010000110" "1111111111111111111111111111111" "1111111111111111111101011001010" "1111111111111111111111111111111" "1111111111111111111110001100000" "1111111111111111111111111111111" "1111111111111111111110101111100" "1111111111111111111111111111111" "1111111111111111111111001000010" "1111111111111111111111111111111" "1111111111111111111111011001011" "1111111111111111111111111111111" "1111111111111111111111100101011" "1111111111111111111111111111111" "1111111111111111111111101101101" "1111111111111111111111111111111" "1111111111111111111111110011011" "1111111111111111111111111111111" "1111111111111111111111110111011" "1111111111111111111111111111111" "1111111111111111111111111010001" "1111111111111111111111111111111" "1111111111111111111111111100000" "1111111111111111111111111111111" "1111111111111111111111111101010" "1111111111111111111111111111111" "1111111111111111111111111110001" "1111111111111111111111111111111" "1111111111111111111111111110110" "1111111111111111111111111111111" "1111111111111111111111111111001" "1111111111111111111111111111111" "1111111111111111111111111111100" "1111111111111111111111111111111" "1111111111111111111111111111101" "1111111111111111111111111111111" "1111111111111111111111111111110" "1111111111111111111111111111111" "1111111111111111111111111111111" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.772
set ClkPeriod 15
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 40
set hasByteEnable 0
set MemName kmxGauss_s
set CoreName ap_simcore_mem
set PortList { 2 2 }
set DataWd 64
set AddrRange 25
set AddrWd 5
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.772
set ClkPeriod 15
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 41
set hasByteEnable 0
set MemName kmxGauss_x_assign
set CoreName ap_simcore_mem
set PortList { 2 3 }
set DataWd 8
set AddrRange 168
set AddrWd 8
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.772
set ClkPeriod 15
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 42
set hasByteEnable 0
set MemName kmxGauss_sampk
set CoreName ap_simcore_mem
set PortList { 2 2 }
set DataWd 32
set AddrRange 1438
set AddrWd 11
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.772
set ClkPeriod 15
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 43
set hasByteEnable 0
set MemName kmxGauss_sampk_temp
set CoreName ap_simcore_mem
set PortList { 2 2 }
set DataWd 8
set AddrRange 5752
set AddrWd 13
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.772
set ClkPeriod 15
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 44
set hasByteEnable 0
set MemName kmxGauss_sampg
set CoreName ap_simcore_mem
set PortList { 2 2 }
set DataWd 32
set AddrRange 719
set AddrWd 10
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.772
set ClkPeriod 15
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name z \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename z \
    op interface \
    ports { z_address0 { O 9 vector } z_ce0 { O 1 bit } z_we0 { O 1 bit } z_d0 { O 16 vector } z_address1 { O 9 vector } z_ce1 { O 1 bit } z_we1 { O 1 bit } z_d1 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'z'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name seed \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename seed \
    op interface \
    ports { seed_address0 { O 7 vector } seed_ce0 { O 1 bit } seed_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'seed'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name seed_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_seed_offset \
    op interface \
    ports { seed_offset { I 8 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name nonce \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_nonce \
    op interface \
    ports { nonce { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


