<!doctype html>
<html class="no-js" lang="en">
  <head><meta charset="utf-8"/>
    <meta name="viewport" content="width=device-width,initial-scale=1"/>
    <meta name="color-scheme" content="light dark"><meta name="viewport" content="width=device-width, initial-scale=1" />
<link rel="index" title="Index" href="../../genindex.html" /><link rel="search" title="Search" href="../../search.html" /><link rel="next" title="AXI SPI Engine Module" href="axi_spi_engine.html" /><link rel="prev" title="SPI Engine" href="index.html" />

    <link rel="shortcut icon" href="../../_static/icon.svg"/><!-- Generated with Sphinx 7.2.2 and Furo 2023.08.17 -->
        <title>SPI Engine Execution Module - HDL, Analog Devices v0.1 documentation</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=a746c00c" />
    <link rel="stylesheet" type="text/css" href="../../_static/styles/furo.css?v=135e06be" />
    <link rel="stylesheet" type="text/css" href="../../_static/styles/furo-extensions.css?v=36a5483c" />
    <link rel="stylesheet" type="text/css" href="../../_static/custom.css?v=732c4615" />
    
    


<style>
  body {
    --color-code-background: #f8f8f8;
  --color-code-foreground: black;
  
  }
  @media not print {
    body[data-theme="dark"] {
      --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
    }
    @media (prefers-color-scheme: dark) {
      body:not([data-theme="light"]) {
        --color-code-background: #202020;
  --color-code-foreground: #d0d0d0;
  
      }
    }
  }
</style></head>
  <body>
    
    <script>
      document.body.dataset.theme = localStorage.getItem("theme") || "auto";
    </script>
    

<svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
  <symbol id="svg-toc" viewBox="0 0 24 24">
    <title>Contents</title>
    <svg stroke="currentColor" fill="currentColor" stroke-width="0" viewBox="0 0 1024 1024">
      <path d="M408 442h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8zm-8 204c0 4.4 3.6 8 8 8h480c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8H408c-4.4 0-8 3.6-8 8v56zm504-486H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zm0 632H120c-4.4 0-8 3.6-8 8v56c0 4.4 3.6 8 8 8h784c4.4 0 8-3.6 8-8v-56c0-4.4-3.6-8-8-8zM115.4 518.9L271.7 642c5.8 4.6 14.4.5 14.4-6.9V388.9c0-7.4-8.5-11.5-14.4-6.9L115.4 505.1a8.74 8.74 0 0 0 0 13.8z"/>
    </svg>
  </symbol>
  <symbol id="svg-menu" viewBox="0 0 24 24">
    <title>Menu</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-menu">
      <line x1="3" y1="12" x2="21" y2="12"></line>
      <line x1="3" y1="6" x2="21" y2="6"></line>
      <line x1="3" y1="18" x2="21" y2="18"></line>
    </svg>
  </symbol>
  <symbol id="svg-arrow-right" viewBox="0 0 24 24">
    <title>Expand</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather-chevron-right">
      <polyline points="9 18 15 12 9 6"></polyline>
    </svg>
  </symbol>
  <symbol id="svg-sun" viewBox="0 0 24 24">
    <title>Light mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="feather-sun">
      <circle cx="12" cy="12" r="5"></circle>
      <line x1="12" y1="1" x2="12" y2="3"></line>
      <line x1="12" y1="21" x2="12" y2="23"></line>
      <line x1="4.22" y1="4.22" x2="5.64" y2="5.64"></line>
      <line x1="18.36" y1="18.36" x2="19.78" y2="19.78"></line>
      <line x1="1" y1="12" x2="3" y2="12"></line>
      <line x1="21" y1="12" x2="23" y2="12"></line>
      <line x1="4.22" y1="19.78" x2="5.64" y2="18.36"></line>
      <line x1="18.36" y1="5.64" x2="19.78" y2="4.22"></line>
    </svg>
  </symbol>
  <symbol id="svg-moon" viewBox="0 0 24 24">
    <title>Dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-moon">
      <path stroke="none" d="M0 0h24v24H0z" fill="none" />
      <path d="M12 3c.132 0 .263 0 .393 0a7.5 7.5 0 0 0 7.92 12.446a9 9 0 1 1 -8.313 -12.454z" />
    </svg>
  </symbol>
  <symbol id="svg-sun-half" viewBox="0 0 24 24">
    <title>Auto light/dark mode</title>
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor"
      stroke-width="1.5" stroke-linecap="round" stroke-linejoin="round" class="icon-tabler-shadow">
      <path stroke="none" d="M0 0h24v24H0z" fill="none"/>
      <circle cx="12" cy="12" r="9" />
      <path d="M13 12h5" />
      <path d="M13 15h4" />
      <path d="M13 18h1" />
      <path d="M13 9h4" />
      <path d="M13 6h1" />
    </svg>
  </symbol>
</svg>

<input type="checkbox" class="sidebar-toggle" name="__navigation" id="__navigation">
<input type="checkbox" class="sidebar-toggle" name="__toc" id="__toc">
<label class="overlay sidebar-overlay" for="__navigation">
  <div class="visually-hidden">Hide navigation sidebar</div>
</label>
<label class="overlay toc-overlay" for="__toc">
  <div class="visually-hidden">Hide table of contents sidebar</div>
</label>



<div class="page">
  <header class="mobile-header">
    <div class="header-left">
      <label class="nav-overlay-icon" for="__navigation">
        <div class="visually-hidden">Toggle site navigation sidebar</div>
        <i class="icon"><svg><use href="#svg-menu"></use></svg></i>
      </label>
    </div>
    <div class="header-center">
      <a href="../../index.html"><div class="brand">HDL, Analog Devices v0.1 documentation</div></a>
    </div>
    <div class="header-right">
      <div class="theme-toggle-container theme-toggle-header">
        <button class="theme-toggle">
          <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
          <svg class="theme-icon-when-auto"><use href="#svg-sun-half"></use></svg>
          <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
          <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
        </button>
      </div>
      <label class="toc-overlay-icon toc-header-icon" for="__toc">
        <div class="visually-hidden">Toggle table of contents sidebar</div>
        <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
      </label>
    </div>
  </header>
  <aside class="sidebar-drawer">
    <div class="sidebar-container">
      
      <div class="sidebar-sticky"><a class="sidebar-brand" href="../../index.html">
  
  
  <span class="sidebar-brand-text">HDL, Analog Devices v0.1 documentation</span>
  
</a><form class="sidebar-search-container" method="get" action="../../search.html" role="search">
  <input class="sidebar-search" placeholder="Search" name="q" aria-label="Search">
  <input type="hidden" name="check_keywords" value="yes">
  <input type="hidden" name="area" value="default">
</form>
<div id="searchbox"></div><div class="sidebar-scroll"><div class="sidebar-tree">
  <p class="caption" role="heading"><span class="caption-text">User guide</span></p>
<ul>
<li class="toctree-l1 has-children"><a class="reference internal" href="../../user_guide/index.html">User Guide</a><input class="toctree-checkbox" id="toctree-checkbox-1" name="toctree-checkbox-1" role="switch" type="checkbox"/><label for="toctree-checkbox-1"><div class="visually-hidden">Toggle navigation of User Guide</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/introduction.html">Introduction</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/git_repository.html">Git repository</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/releases.html">Releases</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/build_hdl.html">Build an HDL project</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/architecture.html">HDL architecture</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/ip_cores.html">IP cores</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/porting_project.html">Porting reference designs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/customize_hdl.html">Customize HDL projects</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/hdl_coding_guideline.html">HDL coding guideline</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/docs_guidelines.html">Documentation guidelines</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../user_guide/third_party.html">Third party forks</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Libraries</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../axi_dmac/index.html">High-Speed DMA Controller</a></li>
<li class="toctree-l1 current has-children"><a class="reference internal" href="index.html">SPI Engine</a><input checked="" class="toctree-checkbox" id="toctree-checkbox-2" name="toctree-checkbox-2" role="switch" type="checkbox"/><label for="toctree-checkbox-2"><div class="visually-hidden">Toggle navigation of SPI Engine</div><i class="icon"><svg><use href="#svg-arrow-right"></use></svg></i></label><ul class="current">
<li class="toctree-l2 current current-page"><a class="current reference internal" href="#">Execution Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="axi_spi_engine.html">AXI Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="spi_engine_offload.html">Offload Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="spi_engine_interconnect.html">Interconnect Module</a></li>
<li class="toctree-l2"><a class="reference internal" href="control-interface.html">Control Interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="offload-control-interface.html">Offload Control Interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="spi-bus-interface.html">SPI Bus Interface</a></li>
<li class="toctree-l2"><a class="reference internal" href="instruction-format.html">Instruction Set Specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="tutorial.html">Tutorial - PulSAR ADC</a></li>
</ul>
</li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Projects</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../projects/ad9081_fmca_ebz/index.html">AD9081-FMCA-EBZ/AD9082-FMCA-EBZ HDL project</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../projects/ad9783_ebz/index.html">AD9783-EBZ HDL project</a></li>
</ul>

</div>
</div>

      </div>
      
    </div>
  </aside>
  <div class="main">
    <div class="content">
      <div class="article-container">
        <a href="#" class="back-to-top muted-link">
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24">
            <path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12z"></path>
          </svg>
          <span>Back to top</span>
        </a>
        <div class="content-icon-container">
          
<div class="theme-toggle-container theme-toggle-content">
            <button class="theme-toggle">
              <div class="visually-hidden">Toggle Light / Dark / Auto color theme</div>
              <svg class="theme-icon-when-auto"><use href="#svg-sun-half"></use></svg>
              <svg class="theme-icon-when-dark"><use href="#svg-moon"></use></svg>
              <svg class="theme-icon-when-light"><use href="#svg-sun"></use></svg>
            </button>
          </div>
          <label class="toc-overlay-icon toc-content-icon" for="__toc">
            <div class="visually-hidden">Toggle table of contents sidebar</div>
            <i class="icon"><svg><use href="#svg-toc"></use></svg></i>
          </label>
        </div>
        <article role="main">
          <section id="spi-engine-execution-module">
<span id="spi-engine-execution"></span><h1>SPI Engine Execution Module<a class="headerlink" href="#spi-engine-execution-module" title="Link to this heading">#</a></h1>
<figure class="align-default" id="id1">
<object data="../../_images/symbol-5615329cad08feceacf00638ba63deefa7f7665a.svg" type="image/svg+xml">
            <p class="warning">// ***************************************************************************
// ***************************************************************************
// Copyright (C) 2015-2023 Analog Devices, Inc. All rights reserved.
//
// In this HDL repository, there are many different and unique modules, consisting
// of various HDL (Verilog or VHDL) components. The individual modules are
// developed independently, and may be accompanied by separate and unique license
// terms.
//
// The user should read each of these license terms, and understand the
// freedoms and responsibilities that he or she has by using this source/core.
//
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
// A PARTICULAR PURPOSE.
//
// Redistribution and use of source or resulting binaries, with or without modification
// of this file, are permitted under one of the following two license terms:
//
//   1. The GNU General Public License version 2 as published by the
//      Free Software Foundation, which can be found in the top level directory
//      of this repository (LICENSE_GPL2), and also online at:
//      &lt;https://www.gnu.org/licenses/old-licenses/gpl-2.0.html&gt;
//
// OR
//
//   2. An ADI specific BSD license, which can be found in the top level directory
//      of this repository (LICENSE_ADIBSD), and also on-line at:
//      https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD
//      This will allow to generate bit files and not release the source code,
//      as long as it attaches to an ADI device.
//
// ***************************************************************************
// ***************************************************************************

`timescale 1ns/100ps

module spi_engine_execution #(

  parameter NUM_OF_CS = 1,
  parameter DEFAULT_SPI_CFG = 0,
  parameter DEFAULT_CLK_DIV = 0,
  parameter DATA_WIDTH = 8,                   // Valid data widths values are 8/16/24/32
  parameter NUM_OF_SDI = 1,
  parameter [0:0] SDO_DEFAULT = 1'b0,
  parameter ECHO_SCLK = 0,
  parameter [1:0] SDI_DELAY = 2'b00
) (
  input clk,
  input resetn,

  output reg active,

  output cmd_ready,
  input cmd_valid,
  input [15:0] cmd,

  input sdo_data_valid,
  output reg sdo_data_ready,
  input [(DATA_WIDTH-1):0] sdo_data,

  input sdi_data_ready,
  output reg sdi_data_valid,
  output [(NUM_OF_SDI * DATA_WIDTH)-1:0] sdi_data,

  input sync_ready,
  output reg sync_valid,
  output [7:0] sync,

  input echo_sclk,
  output reg sclk,
  output reg sdo,
  output reg sdo_t,
  input [NUM_OF_SDI-1:0] sdi,
  output reg [NUM_OF_CS-1:0] cs,
  output reg three_wire
);

  localparam CMD_TRANSFER = 2'b00;
  localparam CMD_CHIPSELECT = 2'b01;
  localparam CMD_WRITE = 2'b10;
  localparam CMD_MISC = 2'b11;

  localparam MISC_SYNC = 1'b0;
  localparam MISC_SLEEP = 1'b1;

  localparam REG_CLK_DIV = 2'b00;
  localparam REG_CONFIG = 2'b01;
  localparam REG_WORD_LENGTH = 2'b10;

  localparam BIT_COUNTER_WIDTH = DATA_WIDTH &gt; 16 ? 5 :
                                 DATA_WIDTH &gt; 8  ? 4 : 3;

  localparam BIT_COUNTER_CARRY = 2** (BIT_COUNTER_WIDTH + 1);
  localparam BIT_COUNTER_CLEAR = {{8{1'b1}}, {BIT_COUNTER_WIDTH{1'b0}}, 1'b1};

  reg sclk_int = 1'b0;
  wire sdo_int_s;
  reg sdo_t_int = 1'b0;

  reg idle;

  reg [7:0] clk_div_counter = 'h00;
  reg [7:0] clk_div_counter_next = 'h00;
  reg clk_div_last;

  reg [(BIT_COUNTER_WIDTH+8):0] counter = 'h00;

  wire [7:0] sleep_counter = counter[(BIT_COUNTER_WIDTH+8):(BIT_COUNTER_WIDTH+1)];
  wire [1:0] cs_sleep_counter = counter[(BIT_COUNTER_WIDTH+2):(BIT_COUNTER_WIDTH+1)];
  wire [(BIT_COUNTER_WIDTH-1):0] bit_counter = counter[BIT_COUNTER_WIDTH:1];
  wire [7:0] transfer_counter = counter[(BIT_COUNTER_WIDTH+8):(BIT_COUNTER_WIDTH+1)];
  wire ntx_rx = counter[0];

  reg trigger = 1'b0;
  reg trigger_next = 1'b0;
  reg wait_for_io = 1'b0;
  reg transfer_active = 1'b0;

  wire last_bit;
  wire first_bit;
  reg last_transfer;
  reg [7:0] word_length = DATA_WIDTH;
  reg [7:0] left_aligned = 8'b0;
  wire end_of_word;

  reg [7:0] sdi_counter = 8'b0;

  assign first_bit = ((bit_counter == 'h0) ||  (bit_counter == word_length));

  reg [15:0] cmd_d1;

  reg cpha = DEFAULT_SPI_CFG[0];
  reg cpol = DEFAULT_SPI_CFG[1];
  reg [7:0] clk_div = DEFAULT_CLK_DIV;

  reg sdo_enabled = 1'b0;
  reg sdi_enabled = 1'b0;

  reg [(DATA_WIDTH-1):0] data_sdo_shift = 'h0;

  reg [SDI_DELAY+1:0] trigger_rx_d = {(SDI_DELAY+2){1'b0}};

  wire [1:0] inst = cmd[13:12];
  wire [1:0] inst_d1 = cmd_d1[13:12];

  wire exec_cmd = cmd_ready &amp;&amp; cmd_valid;
  wire exec_transfer_cmd = exec_cmd &amp;&amp; inst == CMD_TRANSFER;

  wire exec_write_cmd = exec_cmd &amp;&amp; inst == CMD_WRITE;
  wire exec_chipselect_cmd = exec_cmd &amp;&amp; inst == CMD_CHIPSELECT;
  wire exec_misc_cmd = exec_cmd &amp;&amp; inst == CMD_MISC;
  wire exec_sync_cmd = exec_misc_cmd &amp;&amp; cmd[8] == MISC_SYNC;

  wire trigger_tx;
  wire trigger_rx;

  wire sleep_counter_compare;
  wire cs_sleep_counter_compare;

  wire io_ready1;
  wire io_ready2;
  wire trigger_rx_s;

  wire last_sdi_bit;
  wire end_of_sdi_latch;

  (* direct_enable = &quot;yes&quot; *) wire cs_gen;

  assign cs_gen = inst_d1 == CMD_CHIPSELECT &amp;&amp; cs_sleep_counter_compare == 1'b1;
  assign cmd_ready = idle;

  always &#64;(posedge clk) begin
    if (exec_transfer_cmd) begin
      sdo_enabled &lt;= cmd[8];
      sdi_enabled &lt;= cmd[9];
    end
  end

  always &#64;(posedge clk) begin
    if (cmd_ready &amp; cmd_valid)
     cmd_d1 &lt;= cmd;
  end

  always &#64;(posedge clk) begin
    if (resetn == 1'b0) begin
      active &lt;= 1'b0;
    end else begin
      if (exec_cmd == 1'b1)
        active &lt;= 1'b1;
      else if (sync_ready == 1'b1 &amp;&amp; sync_valid == 1'b1)
        active &lt;= 1'b0;
    end
  end

  // Load the interface configurations from the 'Configuration Write'
  // instruction
  always &#64;(posedge clk) begin
    if (resetn == 1'b0) begin
      cpha &lt;= DEFAULT_SPI_CFG[0];
      cpol &lt;= DEFAULT_SPI_CFG[1];
      three_wire &lt;= DEFAULT_SPI_CFG[2];
      clk_div &lt;= DEFAULT_CLK_DIV;
      word_length &lt;= DATA_WIDTH;
      left_aligned &lt;= 8'b0;
    end else if (exec_write_cmd == 1'b1) begin
      if (cmd[9:8] == REG_CONFIG) begin
        cpha &lt;= cmd[0];
        cpol &lt;= cmd[1];
        three_wire &lt;= cmd[2];
      end else if (cmd[9:8] == REG_CLK_DIV) begin
        clk_div &lt;= cmd[7:0];
      end else if (cmd[9:8] == REG_WORD_LENGTH) begin
        // the max value of this reg must be DATA_WIDTH
        word_length &lt;= cmd[7:0];
        left_aligned &lt;= DATA_WIDTH - cmd[7:0];
      end
    end
  end

  always &#64;(posedge clk) begin
    if ((clk_div_last == 1'b0 &amp;&amp; idle == 1'b0 &amp;&amp; wait_for_io == 1'b0 &amp;&amp;
      clk_div_counter == 'h01) || clk_div == 'h00)
      clk_div_last &lt;= 1'b1;
    else
      clk_div_last &lt;= 1'b0;
  end

  always &#64;(posedge clk) begin
    if (clk_div_last == 1'b1 || idle == 1'b1 || wait_for_io == 1'b1) begin
      clk_div_counter &lt;= clk_div;
      trigger &lt;= 1'b1;
    end else begin
      clk_div_counter &lt;= clk_div_counter - 1'b1;
      trigger &lt;= 1'b0;
    end
  end

  assign trigger_tx = trigger == 1'b1 &amp;&amp; ntx_rx == 1'b0;
  assign trigger_rx = trigger == 1'b1 &amp;&amp; ntx_rx == 1'b1;

  assign sleep_counter_compare = sleep_counter == cmd_d1[7:0] &amp;&amp; clk_div_last == 1'b1;
  assign cs_sleep_counter_compare = cs_sleep_counter == cmd_d1[9:8] &amp;&amp; clk_div_last == 1'b1;

  always &#64;(posedge clk) begin
    if (idle == 1'b1) begin
      counter &lt;= 'h00;
    end else if (clk_div_last == 1'b1 &amp;&amp; wait_for_io == 1'b0) begin
      if (bit_counter == word_length) begin
          counter &lt;= (counter &amp; BIT_COUNTER_CLEAR) + (transfer_active ? 'h1 : 'h10) + BIT_COUNTER_CARRY;
      end else begin
        counter &lt;= counter + (transfer_active ? 'h1 : 'h10);
      end
    end
  end

  always &#64;(posedge clk) begin
    if (resetn == 1'b0) begin
      idle &lt;= 1'b1;
    end else begin
      if (exec_transfer_cmd || exec_chipselect_cmd || exec_misc_cmd) begin
        idle &lt;= 1'b0;
      end else begin
        case (inst_d1)
        CMD_TRANSFER: begin
          if (transfer_active == 1'b0 &amp;&amp; wait_for_io == 1'b0 &amp;&amp; end_of_sdi_latch == 1'b1)
            idle &lt;= 1'b1;
        end
        CMD_CHIPSELECT: begin
          if (cs_sleep_counter_compare)
            idle &lt;= 1'b1;
        end
        CMD_MISC: begin
          case (cmd_d1[8])
          MISC_SLEEP: begin
            if (sleep_counter_compare)
              idle &lt;= 1'b1;
          end
          MISC_SYNC: begin
            if (sync_ready)
              idle &lt;= 1'b1;
          end
          endcase
        end
        endcase
      end
    end
  end

  always &#64;(posedge clk) begin
    if (resetn == 1'b0) begin
      cs &lt;= 'hff;
    end else if (cs_gen) begin
      cs &lt;= cmd_d1[NUM_OF_CS-1:0];
    end
  end

  always &#64;(posedge clk) begin
    if (resetn == 1'b0) begin
      sync_valid &lt;= 1'b0;
    end else begin
      if (exec_sync_cmd == 1'b1) begin
        sync_valid &lt;= 1'b1;
      end else if (sync_ready == 1'b1) begin
        sync_valid &lt;= 1'b0;
      end
    end
  end

  assign sync = cmd_d1[7:0];

  always &#64;(posedge clk) begin
    if (resetn == 1'b0)
      sdo_data_ready &lt;= 1'b0;
    else if (sdo_enabled == 1'b1 &amp;&amp; first_bit == 1'b1 &amp;&amp; trigger_tx == 1'b1 &amp;&amp; transfer_active == 1'b1)
      sdo_data_ready &lt;= 1'b1;
    else if (sdo_data_valid == 1'b1)
      sdo_data_ready &lt;= 1'b0;
  end

  assign io_ready1 = (sdi_data_valid == 1'b0 || sdi_data_ready == 1'b1) &amp;&amp;
          (sdo_enabled == 1'b0 || last_transfer == 1'b1 || sdo_data_valid == 1'b1);
  assign io_ready2 = (sdi_enabled == 1'b0 || sdi_data_ready == 1'b1) &amp;&amp;
          (sdo_enabled == 1'b0 || last_transfer == 1'b1 || sdo_data_valid == 1'b1);

  always &#64;(posedge clk) begin
    if (idle == 1'b1) begin
      last_transfer &lt;= 1'b0;
    end else if (trigger_tx == 1'b1 &amp;&amp; transfer_active == 1'b1) begin
      if (transfer_counter == cmd_d1[7:0])
        last_transfer &lt;= 1'b1;
      else
        last_transfer &lt;= 1'b0;
    end
  end

  always &#64;(posedge clk) begin
    if (resetn == 1'b0) begin
      transfer_active &lt;= 1'b0;
      wait_for_io &lt;= 1'b0;
    end else begin
      if (exec_transfer_cmd == 1'b1) begin
        wait_for_io &lt;= 1'b1;
        transfer_active &lt;= 1'b0;
      end else if (wait_for_io == 1'b1 &amp;&amp; io_ready1 == 1'b1) begin
        wait_for_io &lt;= 1'b0;
        if (last_transfer == 1'b0)
          transfer_active &lt;= 1'b1;
        else
          transfer_active &lt;= 1'b0;
      end else if (transfer_active == 1'b1 &amp;&amp; end_of_word == 1'b1) begin
        if (last_transfer == 1'b1 || io_ready2 == 1'b0)
          transfer_active &lt;= 1'b0;
        if (io_ready2 == 1'b0)
          wait_for_io &lt;= 1'b1;
      end
    end
  end

  always &#64;(posedge clk) begin
    if (transfer_active == 1'b1 || wait_for_io == 1'b1)
    begin
      sdo_t_int &lt;= ~sdo_enabled;
    end else begin
      sdo_t_int &lt;= 1'b1;
    end
  end

  // Load the SDO parallel data into the SDO shift register. In case of a custom
  // data width, additional bit shifting must done at load.
  always &#64;(posedge clk) begin
    if ((inst_d1 == CMD_TRANSFER) &amp;&amp; (!sdo_enabled)) begin
      data_sdo_shift &lt;= {DATA_WIDTH{SDO_DEFAULT}};
    end else if (transfer_active == 1'b1 &amp;&amp; trigger_tx == 1'b1) begin
      if (first_bit == 1'b1)
        data_sdo_shift &lt;= sdo_data &lt;&lt; left_aligned;
      else
        data_sdo_shift &lt;= {data_sdo_shift[(DATA_WIDTH-2):0], 1'b0};
    end
  end

  assign sdo_int_s = data_sdo_shift[DATA_WIDTH-1];

  // In case of an interface with high clock rate (SCLK &gt; 50MHz), the latch of
  // the SDI line can be delayed with 1, 2 or 3 SPI core clock cycle.
  // Taking the fact that in high SCLK frequencies the pre-scaler most likely will
  // be set to 0, to reduce the core clock's speed, this delay will mean that SDI will
  // be latched at one of the next consecutive SCLK edge.

  always &#64;(posedge clk) begin
    trigger_rx_d &lt;= {trigger_rx_d, trigger_rx};
  end

  assign trigger_rx_s = trigger_rx_d[SDI_DELAY+1];

  // Load the serial data into SDI shift register(s), then link it to the output
  // register of the module
  // NOTE: ECHO_SCLK mode can be used when the SCLK line is looped back to the FPGA
  // through an other level shifter, in order to remove the round-trip timing delays
  // introduced by the level shifters. This can improve the timing significantly
  // on higher SCLK rates. Devices like ad4630 have an echod SCLK, which can be
  // used to latch the MISO lines, improving the overall timing margin of the
  // interface.

  wire cs_active_s = (inst_d1 == CMD_CHIPSELECT) &amp; ~(&amp;cmd_d1[NUM_OF_CS-1:0]);
  genvar i;

  // NOTE: SPI configuration (CPOL/PHA) is only hardware configurable at this point
  generate
  if (ECHO_SCLK == 1) begin : g_echo_sclk_miso_latch

    reg [7:0] sdi_counter_d = 8'b0;
    reg [7:0] sdi_transfer_counter = 8'b0;
    reg [7:0] num_of_transfers = 8'b0;
    reg [(NUM_OF_SDI * DATA_WIDTH)-1:0] sdi_data_latch = {(NUM_OF_SDI * DATA_WIDTH){1'b0}};

    if ((DEFAULT_SPI_CFG[1:0] == 2'b01) || (DEFAULT_SPI_CFG[1:0] == 2'b10)) begin : g_echo_miso_nshift_reg

      // MISO shift register runs on negative echo_sclk
      for (i=0; i&lt;NUM_OF_SDI; i=i+1) begin: g_sdi_shift_reg
        reg [DATA_WIDTH-1:0] data_sdi_shift;

        always &#64;(negedge echo_sclk or posedge cs_active_s) begin
          if (cs_active_s) begin
            data_sdi_shift &lt;= 0;
          end else begin
            data_sdi_shift &lt;= {data_sdi_shift, sdi[i]};
          end
        end

        // intended LATCH
        always &#64;(negedge echo_sclk) begin
          if (last_sdi_bit)
            sdi_data_latch[i*DATA_WIDTH+:DATA_WIDTH] &lt;= {data_sdi_shift, sdi[i]};
        end

      end

      always &#64;(posedge echo_sclk or posedge cs_active_s) begin
        if (cs_active_s == 1'b1) begin
          sdi_counter &lt;= 8'b0;
          sdi_counter_d &lt;= 8'b0;
        end else begin
          sdi_counter &lt;= (sdi_counter == word_length-1) ? 8'b0 : sdi_counter + 1'b1;
          sdi_counter_d &lt;= sdi_counter;
        end
      end

    end else begin : g_echo_miso_pshift_reg

      // MISO shift register runs on positive echo_sclk
      for (i=0; i&lt;NUM_OF_SDI; i=i+1) begin: g_sdi_shift_reg
        reg [DATA_WIDTH-1:0] data_sdi_shift;
        always &#64;(posedge echo_sclk or posedge cs_active_s) begin
          if (cs_active_s) begin
            data_sdi_shift &lt;= 0;
          end else begin
            data_sdi_shift &lt;= {data_sdi_shift, sdi[i]};
          end
        end
        // intended LATCH
        always &#64;(posedge echo_sclk) begin
          if (last_sdi_bit)
            sdi_data_latch[i*DATA_WIDTH+:DATA_WIDTH] &lt;= data_sdi_shift;
        end
      end

      always &#64;(posedge echo_sclk or posedge cs_active_s) begin
        if (cs_active_s == 1'b1) begin
          sdi_counter &lt;= 8'b0;
          sdi_counter_d &lt;= 8'b0;
        end else begin
          sdi_counter &lt;= (sdi_counter == word_length-1) ? 8'b0 : sdi_counter + 1'b1;
          sdi_counter_d &lt;= sdi_counter;
        end
      end

    end

    assign sdi_data = sdi_data_latch;
    assign last_sdi_bit = (sdi_counter == 0) &amp;&amp; (sdi_counter_d == word_length-1);

    // sdi_data_valid is synchronous to SPI clock, so synchronize the
    // last_sdi_bit to SPI clock

    reg [3:0] last_sdi_bit_m = 4'b0;
    always &#64;(posedge clk) begin
      if (cs_active_s) begin
        last_sdi_bit_m &lt;= 4'b0;
      end else begin
        last_sdi_bit_m &lt;= {last_sdi_bit_m, last_sdi_bit};
      end
    end

    always &#64;(posedge clk) begin
      if (cs_active_s) begin
        sdi_data_valid &lt;= 1'b0;
      end else if (sdi_enabled == 1'b1 &amp;&amp;
                   last_sdi_bit_m[3] == 1'b0 &amp;&amp;
                   last_sdi_bit_m[2] == 1'b1) begin
        sdi_data_valid &lt;= 1'b1;
      end else if (sdi_data_ready == 1'b1) begin
        sdi_data_valid &lt;= 1'b0;
      end
    end

    always &#64;(posedge clk) begin
      if (cs_active_s) begin
        num_of_transfers &lt;= 8'b0;
      end else begin
        if (cmd_d1[15:12] == 4'b0) begin
          num_of_transfers &lt;= cmd_d1[7:0] + 1'b1; // cmd_d1 contains the NUM_OF_TRANSFERS - 1
        end
      end
    end

    always &#64;(posedge clk) begin
      if (cs_active_s) begin
        sdi_transfer_counter &lt;= 0;
      end else if (last_sdi_bit_m[2] == 1'b0 &amp;&amp;
                   last_sdi_bit_m[1] == 1'b1) begin
        sdi_transfer_counter &lt;= sdi_transfer_counter + 1'b1;
      end
    end

    assign end_of_sdi_latch = last_sdi_bit_m[2] &amp; (sdi_transfer_counter == num_of_transfers);

  end /* g_echo_sclk_miso_latch */
  else
  begin : g_sclk_miso_latch

    assign end_of_sdi_latch = 1'b1;

    for (i=0; i&lt;NUM_OF_SDI; i=i+1) begin: g_sdi_shift_reg

      reg [DATA_WIDTH-1:0] data_sdi_shift;

      always &#64;(posedge clk) begin
        if (cs_active_s) begin
          data_sdi_shift &lt;= 0;
        end else begin
          if (trigger_rx_s == 1'b1) begin
            data_sdi_shift &lt;= {data_sdi_shift, sdi[i]};
          end
        end
      end

      assign sdi_data[i*DATA_WIDTH+:DATA_WIDTH] = data_sdi_shift;

    end

    assign last_sdi_bit = (sdi_counter == word_length-1);
    always &#64;(posedge clk) begin
      if (resetn == 1'b0) begin
        sdi_counter &lt;= 8'b0;
      end else begin
        if (trigger_rx_s == 1'b1) begin
          sdi_counter &lt;= last_sdi_bit ? 8'b0 : sdi_counter + 1'b1;
        end
      end
    end

    always &#64;(posedge clk) begin
      if (resetn == 1'b0)
        sdi_data_valid &lt;= 1'b0;
      else if (sdi_enabled == 1'b1 &amp;&amp; last_sdi_bit == 1'b1 &amp;&amp; trigger_rx_s == 1'b1)
        sdi_data_valid &lt;= 1'b1;
      else if (sdi_data_ready == 1'b1)
        sdi_data_valid &lt;= 1'b0;
    end

  end /* g_sclk_miso_latch */
  endgenerate

  // end_of_word will signal the end of a transaction, pushing the command
  // stream execution to the next command. end_of_word in normal mode can be
  // generated using the global bit_counter
  assign last_bit = bit_counter == word_length - 1;
  assign end_of_word = last_bit == 1'b1 &amp;&amp; ntx_rx == 1'b1 &amp;&amp; clk_div_last == 1'b1;

  always &#64;(posedge clk) begin
    if (transfer_active == 1'b1) begin
      sclk_int &lt;= cpol ^ cpha ^ ntx_rx;
    end else begin
      sclk_int &lt;= cpol;
    end
  end

  // Additional register stage to improve timing
  always &#64;(posedge clk) begin
    sclk &lt;= sclk_int;
    sdo &lt;= sdo_int_s;
    sdo_t &lt;= sdo_t_int;
  end

endmodule</p></object>
<figcaption>
<p><span class="caption-text">spi_engine_execution</span><a class="headerlink" href="#id1" title="Link to this image">#</a></p>
</figcaption>
</figure>
<p>The SPI Engine Execution peripheral forms the heart of the SPI Engine framework.
It is responsible for handling a SPI Engine control stream and translates it
into low-level SPI bus transactions.</p>
<section id="files">
<h2>Files<a class="headerlink" href="#files" title="Link to this heading">#</a></h2>
<div class="table-wrapper colwidths-given docutils container">
<table class="docutils align-default">
<colgroup>
<col style="width: 25.0%" />
<col style="width: 75.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/library/spi_engine/spi_engine_execution/spi_engine_execution.v">spi_engine_execution.v</a></p></td>
<td><p>Verilog source for the peripheral.</p></td>
</tr>
<tr class="row-odd"><td><p><a class="reference external" href="https://github.com/analogdevicesinc/hdl/blob/master/library/spi_engine/spi_engine_execution/spi_engine_execution_ip.tcl">spi_engine_execution_ip.tcl</a></p></td>
<td><p>TCL script to generate the Vivado IP-integrator project for the peripheral.</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="configuration-parameters">
<h2>Configuration Parameters<a class="headerlink" href="#configuration-parameters" title="Link to this heading">#</a></h2>
<div><section id="hdl-parameters">
<div class="table-wrapper docutils container">
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">NUM_OF_CS</span></code></td>
<td><section>
<p>Number of chip-select signals for the SPI bus (min: 1, max: 8).</p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">DEFAULT_SPI_CFG</span></code></td>
<td><section>
<p>Reset configuration value for the     <a class="reference internal" href="instruction-format.html#spi-engine-spi-configuration-register"><span class="std std-ref">SPI Configuration Register</span></a></p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">DEFAULT_CLK_DIV</span></code></td>
<td><section>
<p>Reset configuration value for the     <a class="reference internal" href="instruction-format.html#spi-engine-prescaler-configuration-register"><span class="std std-ref">Prescaler Configuration Register</span></a></p>
</section>
</td>
</tr>
<tr class="row-odd"><td><code class="docutils literal notranslate"><span class="pre">DATA_WIDTH</span></code></td>
<td><section>
<p>Data width of the parallel data stream. Will define the transaction’s     granularity. Supported values: 8/16/24/32</p>
</section>
</td>
</tr>
<tr class="row-even"><td><code class="docutils literal notranslate"><span class="pre">NUM_OF_SDI</span></code></td>
<td><section>
<p>Number of multiple SDI lines, (min: 1, max: 8)</p>
</section>
</td>
</tr>
</tbody>
</table>
</div>
</section>
</div></section>
<section id="signal-and-interface-pins">
<h2>Signal and Interface Pins<a class="headerlink" href="#signal-and-interface-pins" title="Link to this heading">#</a></h2>
<div></div></section>
<section id="theory-of-operation">
<h2>Theory of Operation<a class="headerlink" href="#theory-of-operation" title="Link to this heading">#</a></h2>
<p>The SPI Engine Execution module implements the physical access to the SPI bus.
It implements a small but powerful programmable state machine that translates a
SPI Engine command stream into low-level SPI bus access.</p>
<p>Communication with a command stream generator happens via the <code class="docutils literal notranslate"><span class="pre">ctrl</span></code>
interface and the low-level SPI access is handled on the <code class="docutils literal notranslate"><span class="pre">spi</span></code> interface.
The <code class="docutils literal notranslate"><span class="pre">active</span></code> signal is asserted as long as the peripheral is busy executing
incoming commands.</p>
<p>Internally the SPI Engine execution module consists of an instruction encoder
that translates the incoming commands into an internal control signal, a
multi-function counter and compares unit that is responsible for handling the
timing and a shift register which holds the received and transmitted SPI data.</p>
<p>The module has an optional programmable pre-scaler register that can be used to
divide the external clock to the counter and compare unit.</p>
<img alt="../../_images/spi_engine.svg" src="../../_images/spi_engine.svg" /></section>
</section>

    <script type="text/javascript">
        function init() {
            WaveDrom.ProcessAll();
        }
        window.onload = init;
    </script>
        </article>
      </div>
      <footer>
        
        <div class="related-pages">
          <a class="next-page" href="axi_spi_engine.html">
              <div class="page-info">
                <div class="context">
                  <span>Next</span>
                </div>
                <div class="title">AXI SPI Engine Module</div>
              </div>
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
            </a>
          <a class="prev-page" href="index.html">
              <svg class="furo-related-icon"><use href="#svg-arrow-right"></use></svg>
              <div class="page-info">
                <div class="context">
                  <span>Previous</span>
                </div>
                
                <div class="title">SPI Engine</div>
                
              </div>
            </a>
        </div>
        <div class="bottom-of-page">
          <div class="left-details">
            <div class="copyright">
                Copyright &#169; 2023, Analog Devices Inc
            </div>
            Made with <a href="https://www.sphinx-doc.org/">Sphinx</a> and <a class="muted-link" href="https://pradyunsg.me">@pradyunsg</a>'s
            
            <a href="https://github.com/pradyunsg/furo">Furo</a>
            
          </div>
          <div class="right-details">
            
          </div>
        </div>
        
      </footer>
    </div>
    <aside class="toc-drawer">
      
      
      <div class="toc-sticky toc-scroll">
        <div class="toc-title-container">
          <span class="toc-title">
            On this page
          </span>
        </div>
        <div class="toc-tree-container">
          <div class="toc-tree">
            <ul>
<li><a class="reference internal" href="#">SPI Engine Execution Module</a><ul>
<li><a class="reference internal" href="#files">Files</a></li>
<li><a class="reference internal" href="#configuration-parameters">Configuration Parameters</a></li>
<li><a class="reference internal" href="#signal-and-interface-pins">Signal and Interface Pins</a></li>
<li><a class="reference internal" href="#theory-of-operation">Theory of Operation</a></li>
</ul>
</li>
</ul>

          </div>
        </div>
      </div>
      
      
    </aside>
  </div>
</div><script src="../../_static/documentation_options.js?v=34cd777e"></script>
    <script src="../../_static/doctools.js?v=888ff710"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/scripts/furo.js?v=32e29ea5"></script>
    <script src="https://wavedrom.com/skins/default.js"></script>
    <script src="https://wavedrom.com/wavedrom.min.js"></script>
    </body>
</html>