INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/kavish/opt2/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/kavish/opt2/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_nnet_top glbl -prj nnet.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/kavish/opt2/Xilinx/Vivado/2018.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s nnet 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/conv_layer2_conv_bXr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_layer2_conv_bXr_rom
INFO: [VRFC 10-311] analyzing module conv_layer2_conv_bXr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/fc_layer1_fc_layeb8t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_layer1_fc_layeb8t_rom
INFO: [VRFC 10-311] analyzing module fc_layer1_fc_layeb8t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mac_muladd_9civ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_9civ_DSP48_14
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_9civ
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/conv_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_layer2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/fc_layer1_fc_layeb7t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_layer1_fc_layeb7t_rom
INFO: [VRFC 10-311] analyzing module fc_layer1_fc_layeb7t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/Loop_1_proc181.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_1_proc181
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/fc_layer3_fc_layecfu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_layer3_fc_layecfu_rom
INFO: [VRFC 10-311] analyzing module fc_layer3_fc_layecfu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/conv_layer2_scalebYs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_layer2_scalebYs_rom
INFO: [VRFC 10-311] analyzing module conv_layer2_scalebYs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mul_mul_24s_b0s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mul_mul_24s_b0s_DSP48_2
INFO: [VRFC 10-311] analyzing module nnet_mul_mul_24s_b0s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/pool_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_layer2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mul_mul_24nsbUr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mul_mul_24nsbUr_DSP48_1
INFO: [VRFC 10-311] analyzing module nnet_mul_mul_24nsbUr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mac_muladd_1b6t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_1b6t_DSP48_8
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_1b6t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mac_muladd_8b2s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_8b2s_DSP48_4
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_8b2s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/conv_layer1_scaledEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_layer1_scaledEe_rom
INFO: [VRFC 10-311] analyzing module conv_layer1_scaledEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mac_muladd_8b5t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_8b5t_DSP48_7
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_8b5t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/conv_layer2_scalebWr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_layer2_scalebWr_rom
INFO: [VRFC 10-311] analyzing module conv_layer2_scalebWr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/conv_layer1_conv_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_layer1_conv_cud_rom
INFO: [VRFC 10-311] analyzing module conv_layer1_conv_cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/fc_layer3_fc_layeceu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_layer3_fc_layeceu_rom
INFO: [VRFC 10-311] analyzing module fc_layer3_fc_layeceu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mac_muladd_8b9t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_8b9t_DSP48_9
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_8b9t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/conv_layer1_scalefYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_layer1_scalefYi_rom
INFO: [VRFC 10-311] analyzing module conv_layer1_scalefYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mac_muladd_4chv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_4chv_DSP48_13
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_4chv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/conv_layer1_conv_g8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_layer1_conv_g8j_ram
INFO: [VRFC 10-311] analyzing module conv_layer1_conv_g8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mac_muladd_8b1s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_8b1s_DSP48_3
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_8b1s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mac_muladd_8b4t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_8b4t_DSP48_6
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_8b4t
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/fc_layer2_output_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_layer2_output_V_ram
INFO: [VRFC 10-311] analyzing module fc_layer2_output_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/conv_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/fifo_w8_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w8_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/Loop_1_proc181_inbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_1_proc181_inbkb_rom
INFO: [VRFC 10-311] analyzing module Loop_1_proc181_inbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/conv_layer1_conv_eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_layer1_conv_eOg_rom
INFO: [VRFC 10-311] analyzing module conv_layer1_conv_eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mac_muladd_8ckv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_8ckv_DSP48_16
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_8ckv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/fc_layer1_output_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_layer1_output_V_ram
INFO: [VRFC 10-311] analyzing module fc_layer1_output_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mac_muladd_8cjv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_8cjv_DSP48_15
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_8cjv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mux_1007_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mux_1007_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mac_muladd_4cgu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_4cgu_DSP48_12
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_4cgu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/pool_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pool_layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_nnet_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/fc_layer3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_layer3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mac_muladd_3cau.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_3cau_DSP48_10
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_3cau
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/conv_layer2_conv_bVr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_layer2_conv_bVr_rom
INFO: [VRFC 10-311] analyzing module conv_layer2_conv_bVr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mac_muladd_8b3s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_8b3s_DSP48_5
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_8b3s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/fc_layer2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_layer2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mul_mul_25nscmv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mul_mul_25nscmv_DSP48_18
INFO: [VRFC 10-311] analyzing module nnet_mul_mul_25nscmv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/fc_layer2_fc_layecbu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_layer2_fc_layecbu_rom
INFO: [VRFC 10-311] analyzing module fc_layer2_fc_layecbu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mac_muladd_8bTr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_8bTr_DSP48_0
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_8bTr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/AESL_autofifo_fc3_out_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_fc3_out_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mac_muladd_3clv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_3clv_DSP48_17
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_3clv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/fc_layer1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_layer1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/nnet_mac_muladd_3cdu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_3cdu_DSP48_11
INFO: [VRFC 10-311] analyzing module nnet_mac_muladd_3cdu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/fc_layer2_fc_layeccu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fc_layer2_fc_layeccu_rom
INFO: [VRFC 10-311] analyzing module fc_layer2_fc_layeccu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/conv_layer1_kernebSr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_layer1_kernebSr_ram
INFO: [VRFC 10-311] analyzing module conv_layer1_kernebSr
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/kavish/Projects/CNN-using-HLS-master/quant_cnn/nnet_stream/solution1/sim/verilog/conv_layer2_kernebZs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_layer2_kernebZs_ram
INFO: [VRFC 10-311] analyzing module conv_layer2_kernebZs
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Loop_1_proc181_inbkb_rom
Compiling module xil_defaultlib.Loop_1_proc181_inbkb(DataWidth=8...
Compiling module xil_defaultlib.Loop_1_proc181
Compiling module xil_defaultlib.conv_layer1_conv_cud_rom
Compiling module xil_defaultlib.conv_layer1_conv_cud(DataWidth=8...
Compiling module xil_defaultlib.conv_layer1_scaledEe_rom
Compiling module xil_defaultlib.conv_layer1_scaledEe(DataWidth=2...
Compiling module xil_defaultlib.conv_layer1_conv_eOg_rom
Compiling module xil_defaultlib.conv_layer1_conv_eOg(DataWidth=7...
Compiling module xil_defaultlib.conv_layer1_scalefYi_rom
Compiling module xil_defaultlib.conv_layer1_scalefYi(DataWidth=2...
Compiling module xil_defaultlib.conv_layer1_conv_g8j_ram
Compiling module xil_defaultlib.conv_layer1_conv_g8j(DataWidth=8...
Compiling module xil_defaultlib.conv_layer1_kernebSr_ram
Compiling module xil_defaultlib.conv_layer1_kernebSr(DataWidth=2...
Compiling module xil_defaultlib.nnet_mux_1007_8_1_1(ID=1,din0_WI...
Compiling module xil_defaultlib.nnet_mac_muladd_8bTr_DSP48_0
Compiling module xil_defaultlib.nnet_mac_muladd_8bTr(ID=1,NUM_ST...
Compiling module xil_defaultlib.nnet_mul_mul_24nsbUr_DSP48_1
Compiling module xil_defaultlib.nnet_mul_mul_24nsbUr(ID=1,NUM_ST...
Compiling module xil_defaultlib.conv_layer1
Compiling module xil_defaultlib.pool_layer1
Compiling module xil_defaultlib.conv_layer2_conv_bVr_rom
Compiling module xil_defaultlib.conv_layer2_conv_bVr(DataWidth=8...
Compiling module xil_defaultlib.conv_layer2_scalebWr_rom
Compiling module xil_defaultlib.conv_layer2_scalebWr(DataWidth=2...
Compiling module xil_defaultlib.conv_layer2_conv_bXr_rom
Compiling module xil_defaultlib.conv_layer2_conv_bXr(DataWidth=1...
Compiling module xil_defaultlib.conv_layer2_scalebYs_rom
Compiling module xil_defaultlib.conv_layer2_scalebYs(DataWidth=2...
Compiling module xil_defaultlib.conv_layer2_kernebZs_ram
Compiling module xil_defaultlib.conv_layer2_kernebZs(DataWidth=2...
Compiling module xil_defaultlib.nnet_mul_mul_24s_b0s_DSP48_2
Compiling module xil_defaultlib.nnet_mul_mul_24s_b0s(ID=1,NUM_ST...
Compiling module xil_defaultlib.nnet_mac_muladd_8b1s_DSP48_3
Compiling module xil_defaultlib.nnet_mac_muladd_8b1s(ID=1,NUM_ST...
Compiling module xil_defaultlib.nnet_mac_muladd_8b2s_DSP48_4
Compiling module xil_defaultlib.nnet_mac_muladd_8b2s(ID=1,NUM_ST...
Compiling module xil_defaultlib.nnet_mac_muladd_8b3s_DSP48_5
Compiling module xil_defaultlib.nnet_mac_muladd_8b3s(ID=1,NUM_ST...
Compiling module xil_defaultlib.nnet_mac_muladd_8b4t_DSP48_6
Compiling module xil_defaultlib.nnet_mac_muladd_8b4t(ID=1,NUM_ST...
Compiling module xil_defaultlib.nnet_mac_muladd_8b5t_DSP48_7
Compiling module xil_defaultlib.nnet_mac_muladd_8b5t(ID=1,NUM_ST...
Compiling module xil_defaultlib.nnet_mac_muladd_1b6t_DSP48_8
Compiling module xil_defaultlib.nnet_mac_muladd_1b6t(ID=1,NUM_ST...
Compiling module xil_defaultlib.conv_layer2
Compiling module xil_defaultlib.pool_layer2
Compiling module xil_defaultlib.fc_layer1_fc_layeb7t_rom
Compiling module xil_defaultlib.fc_layer1_fc_layeb7t(DataWidth=8...
Compiling module xil_defaultlib.fc_layer1_fc_layeb8t_rom
Compiling module xil_defaultlib.fc_layer1_fc_layeb8t(DataWidth=1...
Compiling module xil_defaultlib.fc_layer1_output_V_ram
Compiling module xil_defaultlib.fc_layer1_output_V(DataWidth=24,...
Compiling module xil_defaultlib.nnet_mac_muladd_8b9t_DSP48_9
Compiling module xil_defaultlib.nnet_mac_muladd_8b9t(ID=1,NUM_ST...
Compiling module xil_defaultlib.nnet_mac_muladd_3cau_DSP48_10
Compiling module xil_defaultlib.nnet_mac_muladd_3cau(ID=1,NUM_ST...
Compiling module xil_defaultlib.fc_layer1
Compiling module xil_defaultlib.fc_layer2_fc_layecbu_rom
Compiling module xil_defaultlib.fc_layer2_fc_layecbu(DataWidth=8...
Compiling module xil_defaultlib.fc_layer2_fc_layeccu_rom
Compiling module xil_defaultlib.fc_layer2_fc_layeccu(DataWidth=1...
Compiling module xil_defaultlib.fc_layer2_output_V_ram
Compiling module xil_defaultlib.fc_layer2_output_V(DataWidth=24,...
Compiling module xil_defaultlib.nnet_mac_muladd_3cdu_DSP48_11
Compiling module xil_defaultlib.nnet_mac_muladd_3cdu(ID=1,NUM_ST...
Compiling module xil_defaultlib.fc_layer2
Compiling module xil_defaultlib.fc_layer3_fc_layeceu_rom
Compiling module xil_defaultlib.fc_layer3_fc_layeceu(DataWidth=8...
Compiling module xil_defaultlib.fc_layer3_fc_layecfu_rom
Compiling module xil_defaultlib.fc_layer3_fc_layecfu(DataWidth=1...
Compiling module xil_defaultlib.nnet_mac_muladd_4cgu_DSP48_12
Compiling module xil_defaultlib.nnet_mac_muladd_4cgu(ID=1,NUM_ST...
Compiling module xil_defaultlib.nnet_mac_muladd_4chv_DSP48_13
Compiling module xil_defaultlib.nnet_mac_muladd_4chv(ID=1,NUM_ST...
Compiling module xil_defaultlib.nnet_mac_muladd_9civ_DSP48_14
Compiling module xil_defaultlib.nnet_mac_muladd_9civ(ID=1,NUM_ST...
Compiling module xil_defaultlib.nnet_mac_muladd_8cjv_DSP48_15
Compiling module xil_defaultlib.nnet_mac_muladd_8cjv(ID=1,NUM_ST...
Compiling module xil_defaultlib.nnet_mac_muladd_8ckv_DSP48_16
Compiling module xil_defaultlib.nnet_mac_muladd_8ckv(ID=1,NUM_ST...
Compiling module xil_defaultlib.nnet_mac_muladd_3clv_DSP48_17
Compiling module xil_defaultlib.nnet_mac_muladd_3clv(ID=1,NUM_ST...
Compiling module xil_defaultlib.nnet_mul_mul_25nscmv_DSP48_18
Compiling module xil_defaultlib.nnet_mul_mul_25nscmv(ID=1,NUM_ST...
Compiling module xil_defaultlib.fc_layer3
Compiling module xil_defaultlib.fifo_w8_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w8_d2_A
Compiling module xil_defaultlib.nnet
Compiling module xil_defaultlib.AESL_autofifo_fc3_out_V_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_nnet_top
Compiling module work.glbl
Built simulation snapshot nnet
