#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr  1 20:42:06 2024
# Process ID: 21928
# Current directory: F:/Desktop/Vivado_prj/current_conv_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12952 F:\Desktop\Vivado_prj\current_conv_test\current_conv_test.xpr
# Log file: F:/Desktop/Vivado_prj/current_conv_test/vivado.log
# Journal file: F:/Desktop/Vivado_prj/current_conv_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.ip_user_files/xilinx_com_hls_conv_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd}
Successfully read diagram <design_1> from BD file <F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:conv:1.0 conv_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property location {0.5 -131 -66} [get_bd_cells processing_system7_0]
set_property location {2 556 -69} [get_bd_cells conv_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_USE_S_AXI_HP0 {1} CONFIG.PCW_USE_S_AXI_HP1 {0} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125}] [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [Boardtcl 53-1] No current board_part set.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
endgroup
set_property location {2 578 -19} [get_bd_cells conv_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/conv_0/m_axi_feature_in} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </conv_0/Data_m_axi_feature_in> at <0x00000000 [ 1G ]>
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/conv_0/m_axi_weight} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins conv_0/m_axi_weight]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </conv_0/Data_m_axi_weight> at <0x00000000 [ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/conv_0/m_axi_feature_out} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins conv_0/m_axi_feature_out]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </conv_0/Data_m_axi_feature_out> at <0x00000000 [ 1G ]>
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/conv_0/m_axi_bias} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins conv_0/m_axi_bias]
</processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is being mapped into </conv_0/Data_m_axi_bias> at <0x00000000 [ 1G ]>
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /conv_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1083.270 ; gain = 70.613
WARNING: [BD 41-1282] Ignoring parameter LAYERED_METADATA
WARNING: [BD 41-1282] Ignoring parameter LAYERED_METADATA
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /conv_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
validate_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1129.938 ; gain = 4.055
generate_target all [get_files  F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <F:\Desktop\Vivado_prj\current_conv_test\current_conv_test.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'conv_0_m_axi_feature_in_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'conv_0_m_axi_feature_in_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to net 'conv_0_m_axi_weight_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S01_AXI_awlock'(1) to net 'conv_0_m_axi_weight_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S02_AXI_arlock'(1) to net 'conv_0_m_axi_feature_out_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to net 'conv_0_m_axi_feature_out_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to net 'conv_0_m_axi_bias_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S03_AXI_awlock'(1) to net 'conv_0_m_axi_bias_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_arlock'(1) to net 'conv_0_m_axi_feature_in_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S00_AXI_awlock'(1) to net 'conv_0_m_axi_feature_in_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S01_AXI_arlock'(1) to net 'conv_0_m_axi_weight_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S01_AXI_awlock'(1) to net 'conv_0_m_axi_weight_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S02_AXI_arlock'(1) to net 'conv_0_m_axi_feature_out_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S02_AXI_awlock'(1) to net 'conv_0_m_axi_feature_out_AWLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S03_AXI_arlock'(1) to net 'conv_0_m_axi_bias_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_smc/S03_AXI_awlock'(1) to net 'conv_0_m_axi_bias_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block conv_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0.hwh
Generated Block Design Tcl file f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/hw_handoff/design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File f:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1416.613 ; gain = 265.605
catch { config_ip_cache -export [get_ips -all design_1_conv_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_50M_0] }
export_ip_user_files -of_objects [get_files F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 8 {design_1_conv_0_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_axi_smc_0_synth_1 design_1_rst_ps7_0_50M_0_synth_1}
[Mon Apr  1 21:00:33 2024] Launched design_1_conv_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_axi_smc_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1...
Run output will be captured here:
design_1_conv_0_0_synth_1: F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.runs/design_1_conv_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
export_simulation -of_objects [get_files F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.ip_user_files/sim_scripts -ip_user_files_dir F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.ip_user_files -ipstatic_source_dir F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.cache/compile_simlib/modelsim} {questa=F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.cache/compile_simlib/questa} {riviera=F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.cache/compile_simlib/riviera} {activehdl=F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Apr  1 21:01:37 2024] Launched design_1_conv_0_0_synth_1, design_1_axi_smc_0_synth_1, synth_1...
Run output will be captured here:
design_1_conv_0_0_synth_1: F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.runs/design_1_conv_0_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.runs/design_1_axi_smc_0_synth_1/runme.log
synth_1: F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.runs/synth_1/runme.log
[Mon Apr  1 21:01:37 2024] Launched impl_1...
Run output will be captured here: F:/Desktop/Vivado_prj/current_conv_test/current_conv_test.runs/impl_1/runme.log
open_run impl_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 1000 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
open_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1569.289 ; gain = 96.031
INFO: [Common 17-344] 'open_run' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  1 21:14:19 2024...
