

================================================================
== Vitis HLS Report for 'sample_eta_Pipeline_VITIS_LOOP_417_2'
================================================================
* Date:           Thu Dec 29 02:37:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.594 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       86|       86|  0.860 us|  0.860 us|   86|   86|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_417_2  |       84|       84|         5|          4|          1|    21|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_19 = load i5 %i" [HLS_Final_vitis_src/spu.cpp:417]   --->   Operation 11 'load' 'i_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.72ns)   --->   "%icmp_ln417 = icmp_eq  i5 %i_19, i5 21" [HLS_Final_vitis_src/spu.cpp:417]   --->   Operation 13 'icmp' 'icmp_ln417' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21"   --->   Operation 14 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.82ns)   --->   "%add_ln417 = add i5 %i_19, i5 1" [HLS_Final_vitis_src/spu.cpp:417]   --->   Operation 15 'add' 'add_ln417' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln417 = br i1 %icmp_ln417, void %for.inc.i.split, void %for.body.preheader.exitStub" [HLS_Final_vitis_src/spu.cpp:417]   --->   Operation 16 'br' 'br_ln417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_41_cast6 = zext i5 %i_19" [HLS_Final_vitis_src/spu.cpp:417]   --->   Operation 17 'zext' 'i_41_cast6' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %this_s, i64 0, i64 %i_41_cast6" [HLS_Final_vitis_src/spu.cpp:418]   --->   Operation 18 'getelementptr' 'this_s_addr' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:418]   --->   Operation 19 'load' 'this_s_load' <Predicate = (!icmp_ln417)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln417 = store i5 %add_ln417, i5 %i" [HLS_Final_vitis_src/spu.cpp:417]   --->   Operation 20 'store' 'store_ln417' <Predicate = (!icmp_ln417)> <Delay = 0.46>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln417)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.59>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i_19, i3 0" [HLS_Final_vitis_src/spu.cpp:418]   --->   Operation 21 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln418 = zext i8 %shl_ln4" [HLS_Final_vitis_src/spu.cpp:418]   --->   Operation 22 'zext' 'zext_ln418' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:418]   --->   Operation 23 'load' 'this_s_load' <Predicate = (!icmp_ln417)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i64 %this_s_load" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 24 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr i8 %buf_r, i64 0, i64 %zext_ln418" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 25 'getelementptr' 'buf_addr' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.29ns)   --->   "%store_ln22 = store i8 %trunc_ln22, i8 %buf_addr" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 26 'store' 'store_ln22' <Predicate = (!icmp_ln417)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 8, i32 15" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 27 'partselect' 'trunc_ln22_1' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln22 = or i8 %shl_ln4, i8 1" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 28 'or' 'or_ln22' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %or_ln22" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 29 'zext' 'zext_ln22' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%buf_addr_1 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln22" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 30 'getelementptr' 'buf_addr_1' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.29ns)   --->   "%store_ln22 = store i8 %trunc_ln22_1, i8 %buf_addr_1" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 31 'store' 'store_ln22' <Predicate = (!icmp_ln417)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 16, i32 23" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 32 'partselect' 'trunc_ln22_2' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln22_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 24, i32 31" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 33 'partselect' 'trunc_ln22_3' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln22_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 32, i32 39" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 34 'partselect' 'trunc_ln22_4' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln22_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 40, i32 47" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 35 'partselect' 'trunc_ln22_5' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln22_6 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 48, i32 55" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 36 'partselect' 'trunc_ln22_6' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln22_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %this_s_load, i32 56, i32 63" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 37 'partselect' 'trunc_ln22_7' <Predicate = (!icmp_ln417)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln22_7 = or i8 %shl_ln4, i8 2" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 38 'or' 'or_ln22_7' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln22_13 = zext i8 %or_ln22_7" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 39 'zext' 'zext_ln22_13' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%buf_addr_2 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln22_13" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 40 'getelementptr' 'buf_addr_2' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.29ns)   --->   "%store_ln22 = store i8 %trunc_ln22_2, i8 %buf_addr_2" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 41 'store' 'store_ln22' <Predicate = (!icmp_ln417)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln22_8 = or i8 %shl_ln4, i8 3" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 42 'or' 'or_ln22_8' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln22_14 = zext i8 %or_ln22_8" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 43 'zext' 'zext_ln22_14' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%buf_addr_3 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln22_14" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 44 'getelementptr' 'buf_addr_3' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.29ns)   --->   "%store_ln22 = store i8 %trunc_ln22_3, i8 %buf_addr_3" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 45 'store' 'store_ln22' <Predicate = (!icmp_ln417)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln22_9 = or i8 %shl_ln4, i8 4" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 46 'or' 'or_ln22_9' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln22_15 = zext i8 %or_ln22_9" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 47 'zext' 'zext_ln22_15' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%buf_addr_4 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln22_15" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 48 'getelementptr' 'buf_addr_4' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln22 = store i8 %trunc_ln22_4, i8 %buf_addr_4" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 49 'store' 'store_ln22' <Predicate = (!icmp_ln417)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln22_10 = or i8 %shl_ln4, i8 5" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 50 'or' 'or_ln22_10' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln22_16 = zext i8 %or_ln22_10" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 51 'zext' 'zext_ln22_16' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%buf_addr_5 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln22_16" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 52 'getelementptr' 'buf_addr_5' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.29ns)   --->   "%store_ln22 = store i8 %trunc_ln22_5, i8 %buf_addr_5" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 53 'store' 'store_ln22' <Predicate = (!icmp_ln417)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln410 = specloopname void @_ssdm_op_SpecLoopName, void @empty_65" [HLS_Final_vitis_src/spu.cpp:410]   --->   Operation 54 'specloopname' 'specloopname_ln410' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln22_11 = or i8 %shl_ln4, i8 6" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 55 'or' 'or_ln22_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln22_17 = zext i8 %or_ln22_11" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 56 'zext' 'zext_ln22_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%buf_addr_6 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln22_17" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 57 'getelementptr' 'buf_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.29ns)   --->   "%store_ln22 = store i8 %trunc_ln22_6, i8 %buf_addr_6" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 58 'store' 'store_ln22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%or_ln22_12 = or i8 %shl_ln4, i8 7" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 59 'or' 'or_ln22_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln22_18 = zext i8 %or_ln22_12" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 60 'zext' 'zext_ln22_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%buf_addr_7 = getelementptr i8 %buf_r, i64 0, i64 %zext_ln22_18" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 61 'getelementptr' 'buf_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (1.29ns)   --->   "%store_ln22 = store i8 %trunc_ln22_7, i8 %buf_addr_7" [HLS_Final_vitis_src/spu.cpp:22]   --->   Operation 62 'store' 'store_ln22' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 168> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln417 = br void %for.inc.i" [HLS_Final_vitis_src/spu.cpp:417]   --->   Operation 63 'br' 'br_ln417' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', HLS_Final_vitis_src/spu.cpp:417) on local variable 'i' [7]  (0 ns)
	'getelementptr' operation ('this_s_addr', HLS_Final_vitis_src/spu.cpp:418) [18]  (0 ns)
	'load' operation ('this_s_load', HLS_Final_vitis_src/spu.cpp:418) on array 'this_s' [19]  (1.3 ns)

 <State 2>: 2.59ns
The critical path consists of the following:
	'load' operation ('this_s_load', HLS_Final_vitis_src/spu.cpp:418) on array 'this_s' [19]  (1.3 ns)
	'store' operation ('store_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' [22]  (1.3 ns)

 <State 3>: 1.3ns
The critical path consists of the following:
	'or' operation ('or_ln22_7', HLS_Final_vitis_src/spu.cpp:22) [29]  (0 ns)
	'getelementptr' operation ('buf_addr_2', HLS_Final_vitis_src/spu.cpp:22) [31]  (0 ns)
	'store' operation ('store_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_2', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' [32]  (1.3 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'or' operation ('or_ln22_9', HLS_Final_vitis_src/spu.cpp:22) [39]  (0 ns)
	'getelementptr' operation ('buf_addr_4', HLS_Final_vitis_src/spu.cpp:22) [41]  (0 ns)
	'store' operation ('store_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_4', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' [42]  (1.3 ns)

 <State 5>: 1.3ns
The critical path consists of the following:
	'or' operation ('or_ln22_11', HLS_Final_vitis_src/spu.cpp:22) [49]  (0 ns)
	'getelementptr' operation ('buf_addr_6', HLS_Final_vitis_src/spu.cpp:22) [51]  (0 ns)
	'store' operation ('store_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_6', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' [52]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
