
CSDirect 16.6-p007 (v16-6-112F)
Netlisting block clocks
Processing page 1

ERROR(SPCOCD-113): Port is attached to an unnamed 
signal.
Object description:
 Page: 1  Instance: i15  Cell name: inport  Pin: A 

ERROR(SPCOCD-230): Net widths on both sides of 
the merge body do not match.
Object description:
 Page: 1  Instance: i14  Cell name: 8 merge 

ERROR(SPCOCD-168): Schematic has port but port 
does not exist in the symbol. Either delete this port from 
the schematic or add this port in the symbol.
Port name: data

Entity file location: C:\Users\QGPWindowsVB\Documents\ANUSTART\worklib\clocks\entity\verilog.v
First object description:
Object description:
 The entity declaration for clocks.
 Entity Port: data 
Second object description:
 The entity declaration for clocks.
 Entity Port: data 

ERROR(SPCOCD-168): Schematic has port but port 
does not exist in the symbol. Either delete this port from 
the schematic or add this port in the symbol.
Port name: le

Entity file location: C:\Users\QGPWindowsVB\Documents\ANUSTART\worklib\clocks\entity\verilog.v
First object description:
Object description:
 The entity declaration for clocks.
 Entity Port: le 
Second object description:
 The entity declaration for clocks.
 Entity Port: le 

ERROR(SPCOCD-168): Schematic has port but port 
does not exist in the symbol. Either delete this port from 
the schematic or add this port in the symbol.
Port name: sr_clk

Entity file location: C:\Users\QGPWindowsVB\Documents\ANUSTART\worklib\clocks\entity\verilog.v
First object description:
Object description:
 The entity declaration for clocks.
 Entity Port: sr_clk 
Second object description:
 The entity declaration for clocks.
 Entity Port: sr_clk 
