{"source": "external:verilog_eval", "task": "bug_fix", "operator": null, "input": {"prompt": "Implement a 1-bit AND gate: out = a & b.", "code_before": "module and_gate(input a, input b, output out);\n  assign out = a | b;\nendmodule\n", "error_log": "Expected & but found | in assignment to out.", "spec": ""}, "output": {"code_after": "module and_gate(input a, input b, output out);\n  assign out = a & b;\nendmodule\n"}}
