{
  "creator": "Yosys 0.34+43 (git sha1 d21c464ae, clang 12.0.0 -fPIC -Os)",
  "modules": {
    "top": {
      "attributes": {
        "hdlname": "\\top",
        "top": "00000000000000000000000000000001",
        "src": "./flop.v:1.1-11.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rstn": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "sum": {
          "direction": "output",
          "bits": [ 8, 9, 10, 11 ]
        },
        "carry": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$flatten\\adder_inst.$add$./flop.v:32$1": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000100",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000100",
            "Y_WIDTH": "00000000000000000000000000000101"
          },
          "attributes": {
            "src": "./flop.v:10.11-10.54|./flop.v:32.22-32.30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 8, 9, 10, 11 ],
            "B": [ 13, 14, 15, 16 ],
            "Y": [ 17, 18, 19, 20, 12 ]
          }
        },
        "$flatten\\adder_inst.$procdff$13": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "./flop.v:10.11-10.54|./flop.v:34.5-40.8"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 21, 22, 23, 24 ],
            "Q": [ 8, 9, 10, 11 ]
          }
        },
        "$flatten\\adder_inst.$procmux$10": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./flop.v:10.11-10.54|./flop.v:35.9-39.12|./flop.v:35.13-35.18"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0" ],
            "B": [ 17, 18, 19, 20 ],
            "S": [ 3 ],
            "Y": [ 21, 22, 23, 24 ]
          }
        },
        "$flatten\\flop_inst.$procdff$12": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "src": "./flop.v:9.10-9.43|./flop.v:19.5-21.23"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 2 ],
            "D": [ 25, 26, 27, 28 ],
            "Q": [ 13, 14, 15, 16 ]
          }
        },
        "$flatten\\flop_inst.$procmux$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000100"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "./flop.v:9.10-9.43|./flop.v:20.9-21.23|./flop.v:20.13-20.18"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0" ],
            "B": [ 4, 5, 6, 7 ],
            "S": [ 3 ],
            "Y": [ 25, 26, 27, 28 ]
          }
        }
      },
      "netnames": {
        "$flatten\\adder_inst.$0\\sum[3:0]": {
          "hide_name": 1,
          "bits": [ 21, 22, 23, 24 ],
          "attributes": {
            "src": "./flop.v:10.11-10.54|./flop.v:34.5-40.8"
          }
        },
        "$flatten\\flop_inst.$0\\out[3:0]": {
          "hide_name": 1,
          "bits": [ 25, 26, 27, 28 ],
          "attributes": {
            "src": "./flop.v:9.10-9.43|./flop.v:19.5-21.23"
          }
        },
        "A": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "./flop.v:4.23-4.24"
          }
        },
        "adder_inst.carry": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "hdlname": "adder_inst carry",
            "src": "./flop.v:10.11-10.54|./flop.v:29.18-29.23"
          }
        },
        "adder_inst.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "adder_inst clk",
            "src": "./flop.v:10.11-10.54|./flop.v:26.17-26.20"
          }
        },
        "adder_inst.in": {
          "hide_name": 0,
          "bits": [ 13, 14, 15, 16 ],
          "attributes": {
            "hdlname": "adder_inst in",
            "src": "./flop.v:10.11-10.54|./flop.v:27.23-27.25"
          }
        },
        "adder_inst.rstn": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "adder_inst rstn",
            "src": "./flop.v:10.11-10.54|./flop.v:26.22-26.26"
          }
        },
        "adder_inst.sum": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "hdlname": "adder_inst sum",
            "src": "./flop.v:10.11-10.54|./flop.v:28.24-28.27"
          }
        },
        "adder_inst.tmp_sum": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 12 ],
          "attributes": {
            "hdlname": "adder_inst tmp_sum",
            "src": "./flop.v:10.11-10.54|./flop.v:31.17-31.24"
          }
        },
        "carry": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "./flop.v:6.18-6.23"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "./flop.v:3.17-3.20"
          }
        },
        "flop_inst.clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "flop_inst clk",
            "src": "./flop.v:9.10-9.43|./flop.v:15.17-15.20"
          }
        },
        "flop_inst.in": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "hdlname": "flop_inst in",
            "src": "./flop.v:9.10-9.43|./flop.v:16.23-16.25"
          }
        },
        "flop_inst.out": {
          "hide_name": 0,
          "bits": [ 13, 14, 15, 16 ],
          "attributes": {
            "hdlname": "flop_inst out",
            "src": "./flop.v:9.10-9.43|./flop.v:17.24-17.27"
          }
        },
        "flop_inst.rstn": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "flop_inst rstn",
            "src": "./flop.v:9.10-9.43|./flop.v:15.22-15.26"
          }
        },
        "flop_out": {
          "hide_name": 0,
          "bits": [ 13, 14, 15, 16 ],
          "attributes": {
            "src": "./flop.v:8.17-8.25"
          }
        },
        "rstn": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "./flop.v:3.22-3.26"
          }
        },
        "sum": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "./flop.v:5.24-5.27"
          }
        }
      }
    }
  }
}
