Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.008003403,S0-C0,Frontend_Bound,30.45,% Slots,,,0.00,6.75,
1.008003403,S0-C0,Bad_Speculation,18.08,% Slots,,,0.00,6.35,
1.008003403,S0-C0,Backend_Bound,24.64,% Slots,,,0.00,6.35,
1.008003403,S0-C0,Retiring,32.68,% Slots,,uops_retired.retire_slots:pp,0.00,6.2,
1.008003403,S0-C0,Frontend_Bound.Frontend_Latency,32.60,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.49,
1.008003403,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.34,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.17,
1.008003403,S0-C0,Bad_Speculation.Branch_Mispredicts,17.60,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,6.15,
1.008003403,S0-C0,Backend_Bound.Core_Bound,88.58,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.48,
1.008003403,S0-C0,Retiring.Microcode_Sequencer,3.68,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.15,<==
1.008003403,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.30,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.31,
1.008003403,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.21,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.54,
1.008003403,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.86,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.22,
1.008003403,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.88,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.24,
1.008003403,S0-C0-T0,MUX,5.00,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.008003403,S0-C1,Frontend_Bound,31.70,% Slots,,,0.00,6.75,
1.008003403,S0-C1,Bad_Speculation,18.85,% Slots,,,0.00,6.35,
1.008003403,S0-C1,Backend_Bound,23.44,% Slots,,,0.00,6.35,
1.008003403,S0-C1,Frontend_Bound.Frontend_Latency,39.09,% Slots,,rs_events.empty_end,0.00,5.5,
1.008003403,S0-C1,Frontend_Bound.Frontend_Bandwidth,65.66,% Slots,,,0.00,6.17,<==
1.008003403,S0-C1,Bad_Speculation.Branch_Mispredicts,17.62,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.008003403,S0-C1,Backend_Bound.Core_Bound,14.36,% Slots,,,0.00,5.49,
1.008003403,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.69,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.55,
1.008003403,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.008003403,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.93,% Core_Clocks,,,0.00,5.23,
1.008003403,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.04,% Core_Clocks,,,0.00,5.25,
1.008003403,S0-C1-T0,MUX,4.99,%,,,0.00,100.0,
1.008003403,S0-C2,Frontend_Bound,27.29,% Slots,,,0.00,6.74,<==
1.008003403,S0-C2,Bad_Speculation,22.32,% Slots,,,0.00,6.34,
1.008003403,S0-C2,Backend_Bound,23.51,% Slots,,,0.00,6.34,
1.008003403,S0-C2,Frontend_Bound.Frontend_Latency,26.46,% Slots,,rs_events.empty_end,0.00,5.49,
1.008003403,S0-C2,Frontend_Bound.Frontend_Bandwidth,22.33,% Slots,,,0.00,6.18,
1.008003403,S0-C2,Bad_Speculation.Branch_Mispredicts,21.90,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.008003403,S0-C2,Backend_Bound.Memory_Bound,10.31,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.49,
1.008003403,S0-C2,Backend_Bound.Core_Bound,13.21,% Slots,,,0.00,5.49,
1.008003403,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.56,
1.008003403,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.008003403,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.05,% Core_Clocks,,,0.00,5.22,
1.008003403,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.96,% Core_Clocks,,,0.00,5.24,
1.008003403,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.83,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.008003403,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.21,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.09,
1.008003403,S0-C2-T0,MUX,4.99,%,,,0.00,100.0,
1.008003403,S0-C3,Frontend_Bound,22.62,% Slots,,,0.00,6.74,
1.008003403,S0-C3,Bad_Speculation,22.00,% Slots,,,0.00,6.34,
1.008003403,S0-C3,Backend_Bound,19.86,% Slots,,,0.00,6.34,
1.008003403,S0-C3,Retiring,16.88,% Slots,,uops_retired.retire_slots:pp,0.00,6.17,
1.008003403,S0-C3,Frontend_Bound.Frontend_Latency,20.43,% Slots,,rs_events.empty_end,0.00,5.5,
1.008003403,S0-C3,Frontend_Bound.Frontend_Bandwidth,29.82,% Slots,,,0.00,6.18,
1.008003403,S0-C3,Bad_Speculation.Branch_Mispredicts,21.24,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.008003403,S0-C3,Backend_Bound.Memory_Bound,33.01,% Slots,,,0.00,5.49,
1.008003403,S0-C3,Retiring.Microcode_Sequencer,7.11,% Slots,,idq.ms_uops,0.00,6.14,
1.008003403,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.23,% Clocks,,,0.00,5.55,
1.008003403,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
1.008003403,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.86,% Clocks,,idq.ms_switches,0.00,5.55,
1.008003403,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.24,% Core_Clocks,,,0.00,5.22,<==
1.008003403,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.12,% Core_Clocks,,,0.00,5.24,
1.008003403,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.10,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
1.008003403,S0-C3-T0,MUX,5.00,%,,,0.00,100.0,
1.008003403,S0-C4,Frontend_Bound,34.99,% Slots,,,0.00,6.74,
1.008003403,S0-C4,Bad_Speculation,16.95,% Slots,,,0.00,6.33,
1.008003403,S0-C4,Backend_Bound,14.65,% Slots,,,0.00,6.33,
1.008003403,S0-C4,Frontend_Bound.Frontend_Latency,28.44,% Slots,,rs_events.empty_end,0.00,5.5,
1.008003403,S0-C4,Bad_Speculation.Branch_Mispredicts,16.68,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.008003403,S0-C4,Backend_Bound.Memory_Bound,13.25,% Slots,,,0.00,5.49,
1.008003403,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.008003403,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
1.008003403,S0-C4-T0,MUX,4.99,%,,,0.00,100.0,
1.008003403,S0-C5,Frontend_Bound,38.47,% Slots,,,0.00,6.73,<==
1.008003403,S0-C5,Bad_Speculation,12.52,% Slots,,,0.00,6.33,
1.008003403,S0-C5,Backend_Bound,23.20,% Slots,,,0.00,6.33,
1.008003403,S0-C5,Frontend_Bound.Frontend_Latency,29.87,% Slots,,rs_events.empty_end,0.00,5.5,
1.008003403,S0-C5,Frontend_Bound.Frontend_Bandwidth,29.48,% Slots,,,0.00,6.17,
1.008003403,S0-C5,Bad_Speculation.Branch_Mispredicts,12.22,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.008003403,S0-C5,Backend_Bound.Memory_Bound,20.11,% Slots,,,0.00,5.49,
1.008003403,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.78,% Clocks,,,0.00,5.55,
1.008003403,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.008003403,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.31,% Core_Clocks,,,0.00,5.22,
1.008003403,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.42,% Core_Clocks,,,0.00,5.25,
1.008003403,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.008003403,S0-C5-T0,MUX,4.99,%,,,0.00,100.0,
1.008003403,S0-C6,Frontend_Bound,20.64,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,6.71,
1.008003403,S0-C6,Bad_Speculation,22.46,% Slots,,,0.00,6.31,
1.008003403,S0-C6,Backend_Bound,23.11,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.31,
1.008003403,S0-C6,Bad_Speculation.Branch_Mispredicts,22.16,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.008003403,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,<==
1.008003403,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.008003403,S0-C6-T0,MUX,4.99,%,,,0.00,100.0,
1.008003403,S0-C7,Frontend_Bound,24.39,% Slots,,,0.00,6.71,<==
1.008003403,S0-C7,Bad_Speculation,23.30,% Slots,,,0.00,6.31,
1.008003403,S0-C7,Backend_Bound,18.77,% Slots,,,0.00,6.31,
1.008003403,S0-C7,Retiring,16.17,% Slots,,uops_retired.retire_slots:pp,0.00,6.15,
1.008003403,S0-C7,Bad_Speculation.Branch_Mispredicts,23.08,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.008003403,S0-C7,Backend_Bound.Core_Bound,11.00,% Slots,,,0.00,5.51,
1.008003403,S0-C7,Retiring.Microcode_Sequencer,5.16,% Slots,,idq.ms_uops,0.00,6.13,
1.008003403,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.01,% Clocks,,idq.ms_switches,0.00,5.55,
1.008003403,S0-C7-T0,MUX,5.00,%,,,0.00,100.0,
1.008003403,S1-C0,Frontend_Bound,47.42,% Slots,,,0.00,6.71,
1.008003403,S1-C0,Bad_Speculation,15.04,% Slots,,,0.00,6.31,
1.008003403,S1-C0,Backend_Bound,16.93,% Slots,,,0.00,6.31,
1.008003403,S1-C0,Frontend_Bound.Frontend_Latency,48.82,% Slots,,rs_events.empty_end,0.00,5.51,
1.008003403,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.69,% Slots,,,0.00,6.18,
1.008003403,S1-C0,Bad_Speculation.Branch_Mispredicts,14.81,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.008003403,S1-C0,Backend_Bound.Memory_Bound,14.03,% Slots,,,0.00,5.5,
1.008003403,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.66,% Clocks,,,0.00,5.55,
1.008003403,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.008003403,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.94,% Core_Clocks,,,0.00,5.23,
1.008003403,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.16,% Core_Clocks,,,0.00,5.25,
1.008003403,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.008003403,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.98,
1.008003403,S1-C0-T0,MUX,4.98,%,,,0.00,100.0,
1.008003403,S1-C1,Frontend_Bound,31.64,% Slots,,,0.00,6.71,<==
1.008003403,S1-C1,Bad_Speculation,17.01,% Slots,,,0.00,6.3,
1.008003403,S1-C1,Backend_Bound,16.24,% Slots,,,0.00,6.3,
1.008003403,S1-C1,Retiring,20.05,% Slots,,uops_retired.retire_slots:pp,0.00,6.15,
1.008003403,S1-C1,Frontend_Bound.Frontend_Latency,25.92,% Slots,,rs_events.empty_end,0.00,5.52,
1.008003403,S1-C1,Frontend_Bound.Frontend_Bandwidth,30.19,% Slots,,,0.00,6.17,
1.008003403,S1-C1,Bad_Speculation.Branch_Mispredicts,16.81,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.008003403,S1-C1,Retiring.Microcode_Sequencer,7.89,% Slots,,idq.ms_uops,0.00,6.14,
1.008003403,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.25,% Clocks,,,0.00,5.55,
1.008003403,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
1.008003403,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.25,% Clocks,,idq.ms_switches,0.00,5.54,
1.008003403,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.14,% Core_Clocks,,,0.00,5.23,
1.008003403,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.38,% Core_Clocks,,,0.00,5.25,
1.008003403,S1-C1-T0,MUX,4.99,%,,,0.00,100.0,
1.008003403,S1-C2,Frontend_Bound,36.06,% Slots,,,0.00,6.7,
1.008003403,S1-C2,Bad_Speculation,13.74,% Slots,,,0.00,6.3,
1.008003403,S1-C2,Backend_Bound,25.23,% Slots,,,0.00,6.3,
1.008003403,S1-C2,Frontend_Bound.Frontend_Latency,33.61,% Slots,,rs_events.empty_end,0.00,5.52,
1.008003403,S1-C2,Bad_Speculation.Branch_Mispredicts,13.55,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.008003403,S1-C2,Backend_Bound.Core_Bound,17.20,% Slots,,,0.00,5.48,
1.008003403,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.53,% Clocks,,,0.00,5.55,
1.008003403,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
1.008003403,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.88,% Clocks,,,0.00,5.09,
1.008003403,S1-C2-T0,MUX,4.99,%,,,0.00,100.0,
1.008003403,S1-C3,Frontend_Bound,38.06,% Slots,,,0.00,6.7,
1.008003403,S1-C3,Backend_Bound,36.73,% Slots,,,0.00,6.29,
1.008003403,S1-C3,Retiring,15.61,% Slots,,uops_retired.retire_slots:pp,0.00,6.15,
1.008003403,S1-C3,Frontend_Bound.Frontend_Latency,27.67,% Slots,,rs_events.empty_end,0.00,5.51,
1.008003403,S1-C3,Backend_Bound.Memory_Bound,10.84,% Slots,,,0.00,5.48,
1.008003403,S1-C3,Backend_Bound.Core_Bound,25.89,% Slots,,,0.00,5.48,
1.008003403,S1-C3,Retiring.Microcode_Sequencer,9.83,% Slots,,idq.ms_uops,0.00,6.15,
1.008003403,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.00,% Clocks,,,0.00,5.55,
1.008003403,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,26.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.008003403,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.52,% Clocks,,idq.ms_switches,0.00,5.54,
1.008003403,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.008003403,S1-C3-T0,MUX,5.00,%,,,0.00,100.0,
1.008003403,S1-C4,Frontend_Bound,33.23,% Slots,,,0.00,6.7,
1.008003403,S1-C4,Bad_Speculation,15.27,% Slots,,,0.00,6.29,
1.008003403,S1-C4,Backend_Bound,24.05,% Slots,,,0.00,6.29,
1.008003403,S1-C4,Retiring,32.28,% Slots,,uops_retired.retire_slots:pp,0.00,6.15,
1.008003403,S1-C4,Frontend_Bound.Frontend_Latency,24.78,% Slots,,rs_events.empty_end,0.00,5.51,
1.008003403,S1-C4,Bad_Speculation.Branch_Mispredicts,14.97,% Slots,,br_misp_retired.all_branches,0.00,6.17,
1.008003403,S1-C4,Backend_Bound.Memory_Bound,17.79,% Slots,,,0.00,5.49,
1.008003403,S1-C4,Retiring.Microcode_Sequencer,2.33,% Slots,,idq.ms_uops,0.00,6.15,
1.008003403,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.55,
1.008003403,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.008003403,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.65,% Clocks,,idq.ms_switches,0.00,5.54,
1.008003403,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.008003403,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.008003403,S1-C4-T0,MUX,4.99,%,,,0.00,100.0,
1.008003403,S1-C5,Frontend_Bound.Frontend_Bandwidth,20.14,% Slots,,,0.00,6.17,
1.008003403,S1-C5,Bad_Speculation.Branch_Mispredicts,25.04,% Slots,,br_misp_retired.all_branches,0.00,6.16,<==
1.008003403,S1-C5,Backend_Bound.Memory_Bound,15.86,% Slots,,,0.00,5.48,
1.008003403,S1-C5,Bad_Speculation,25.32,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,6.29,
1.008003403,S1-C5,Backend_Bound,18.39,% Slots,,,0.00,6.29,
1.008003403,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.50,% Core_Clocks,,,0.00,5.23,
1.008003403,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.97,% Core_Clocks,,,0.00,5.26,
1.008003403,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.008003403,S1-C5-T0,MUX,4.99,%,,,0.00,100.0,
1.008003403,S1-C6,Backend_Bound,68.63,% Slots,,,0.00,6.29,
1.008003403,S1-C6,Retiring,21.67,% Slots,,uops_retired.retire_slots:pp,0.00,6.14,
1.008003403,S1-C6,Backend_Bound.Memory_Bound,17.50,% Slots,,,0.00,5.48,
1.008003403,S1-C6,Backend_Bound.Core_Bound,51.14,% Slots,,,0.00,5.48,
1.008003403,S1-C6,Retiring.Microcode_Sequencer,6.16,% Slots,,idq.ms_uops,0.00,6.14,
1.008003403,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.35,% Clocks,,idq.ms_switches,0.00,5.55,
1.008003403,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.008003403,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.008003403,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.41,% Clocks,,,0.00,5.09,<==
1.008003403,S1-C6-T0,MUX,4.99,%,,,0.00,100.0,
1.008003403,S1-C7,Frontend_Bound,32.00,% Slots,,,0.00,6.69,
1.008003403,S1-C7,Bad_Speculation,10.97,% Slots,,,0.00,6.28,
1.008003403,S1-C7,Backend_Bound,31.26,% Slots,,,0.00,6.28,
1.008003403,S1-C7,Retiring,31.98,% Slots,,uops_retired.retire_slots:pp,0.00,6.15,
1.008003403,S1-C7,Frontend_Bound.Frontend_Latency,33.96,% Slots,,rs_events.empty_end,0.00,5.52,
1.008003403,S1-C7,Bad_Speculation.Branch_Mispredicts,10.61,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.008003403,S1-C7,Retiring.Microcode_Sequencer,2.59,% Slots,,idq.ms_uops,0.00,6.15,
1.008003403,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
1.008003403,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.91,% Clocks,,idq.ms_switches,0.00,5.53,
1.008003403,S1-C7-T0,MUX,5.00,%,,,0.00,100.0,
1.008003403,S0-C0-T1,MUX,5.00,%,,,0.00,100.0,
1.008003403,S0-C1-T1,MUX,4.99,%,,,0.00,100.0,
1.008003403,S0-C2-T1,MUX,5.00,%,,,0.00,100.0,
1.008003403,S0-C3-T1,MUX,5.00,%,,,0.00,100.0,
1.008003403,S0-C4-T1,MUX,4.99,%,,,0.00,100.0,
1.008003403,S0-C5-T1,MUX,4.99,%,,,0.00,100.0,
1.008003403,S0-C6-T1,MUX,5.00,%,,,0.00,100.0,
1.008003403,S0-C7-T1,MUX,5.00,%,,,0.00,100.0,
1.008003403,S1-C0-T1,MUX,4.99,%,,,0.00,100.0,
1.008003403,S1-C1-T1,MUX,4.99,%,,,0.00,100.0,
1.008003403,S1-C2-T1,MUX,5.00,%,,,0.00,100.0,
1.008003403,S1-C3-T1,MUX,5.00,%,,,0.00,100.0,
1.008003403,S1-C4-T1,MUX,5.00,%,,,0.00,100.0,
1.008003403,S1-C5-T1,MUX,5.00,%,,,0.00,100.0,
1.008003403,S1-C6-T1,MUX,4.99,%,,,0.00,100.0,
1.008003403,S1-C7-T1,MUX,5.00,%,,,0.00,100.0,
2.060028067,S0-C0,Frontend_Bound,40.83,% Slots,,,0.00,5.31,
2.060028067,S0-C0,Bad_Speculation,14.03,% Slots,,,0.00,5.31,
2.060028067,S0-C0,Backend_Bound,24.96,% Slots,,,0.00,5.31,
2.060028067,S0-C0,Retiring,32.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
2.060028067,S0-C0,Frontend_Bound.Frontend_Latency,32.40,% Slots,,rs_events.empty_end,0.00,5.31,<==
2.060028067,S0-C0,Bad_Speculation.Branch_Mispredicts,13.36,% Slots,,br_misp_retired.all_branches,0.00,5.31,
2.060028067,S0-C0,Backend_Bound.Core_Bound,44.65,% Slots,,,0.00,4.94,
2.060028067,S0-C0,Retiring.Microcode_Sequencer,5.71,% Slots,,idq.ms_uops,0.00,5.32,
2.060028067,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.15,% Clocks,,,0.00,5.32,
2.060028067,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
2.060028067,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.33,% Clocks,,idq.ms_switches,0.00,5.32,
2.060028067,S0-C0-T0,MUX,4.96,%,,,0.00,100.0,
2.060028067,S0-C1,Frontend_Bound,33.75,% Slots,,,0.00,5.32,
2.060028067,S0-C1,Bad_Speculation,14.19,% Slots,,,0.00,5.32,
2.060028067,S0-C1,Backend_Bound,17.92,% Slots,,,0.00,5.32,
2.060028067,S0-C1,Frontend_Bound.Frontend_Latency,27.51,% Slots,,rs_events.empty_end,0.00,5.32,
2.060028067,S0-C1,Bad_Speculation.Branch_Mispredicts,13.75,% Slots,,br_misp_retired.all_branches,0.00,5.32,
2.060028067,S0-C1,Backend_Bound.Core_Bound,73.75,% Slots,,,0.00,4.94,
2.060028067,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.47,% Clocks,,,0.00,5.33,
2.060028067,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
2.060028067,S0-C1-T0,MUX,4.96,%,,,0.00,100.0,
2.060028067,S0-C2,Frontend_Bound,27.63,% Slots,,,0.00,5.32,
2.060028067,S0-C2,Bad_Speculation,26.63,% Slots,,,0.00,5.32,
2.060028067,S0-C2,Backend_Bound,17.65,% Slots,,,0.00,5.32,
2.060028067,S0-C2,Retiring,27.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
2.060028067,S0-C2,Frontend_Bound.Frontend_Bandwidth,24.90,% Slots,,,0.00,5.32,
2.060028067,S0-C2,Bad_Speculation.Branch_Mispredicts,24.75,% Slots,,br_misp_retired.all_branches,0.00,5.32,
2.060028067,S0-C2,Backend_Bound.Core_Bound,19.97,% Slots,,,0.00,4.94,
2.060028067,S0-C2,Retiring.Microcode_Sequencer,11.85,% Slots,,idq.ms_uops,0.00,5.32,<==
2.060028067,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.18,% Clocks,,idq.ms_switches,0.00,5.33,
2.060028067,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.90,% Core_Clocks,,,0.00,5.33,
2.060028067,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.12,% Core_Clocks,,,0.00,5.33,
2.060028067,S0-C2-T0,MUX,4.96,%,,,0.00,100.0,
2.060028067,S0-C3,Frontend_Bound,38.41,% Slots,,,0.00,5.33,
2.060028067,S0-C3,Bad_Speculation,11.41,% Slots,,,0.00,5.33,
2.060028067,S0-C3,Backend_Bound,27.33,% Slots,,,0.00,5.33,
2.060028067,S0-C3,Retiring,27.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
2.060028067,S0-C3,Frontend_Bound.Frontend_Latency,72.41,% Slots,,rs_events.empty_end,0.00,5.32,<==
2.060028067,S0-C3,Bad_Speculation.Branch_Mispredicts,11.22,% Slots,,br_misp_retired.all_branches,0.00,5.32,
2.060028067,S0-C3,Backend_Bound.Memory_Bound,44.31,% Slots,,,0.00,4.94,
2.060028067,S0-C3,Retiring.Microcode_Sequencer,12.15,% Slots,,idq.ms_uops,0.00,5.32,
2.060028067,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.49,% Clocks,,,0.00,5.32,
2.060028067,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
2.060028067,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.14,% Clocks,,idq.ms_switches,0.00,5.32,
2.060028067,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.09,
2.060028067,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
2.060028067,S0-C3-T0,MUX,4.96,%,,,0.00,100.0,
2.060028067,S0-C4,Frontend_Bound,27.62,% Slots,,,0.00,5.32,
2.060028067,S0-C4,Bad_Speculation,27.82,% Slots,,,0.00,5.32,
2.060028067,S0-C4,Backend_Bound,19.60,% Slots,,,0.00,5.32,
2.060028067,S0-C4,Retiring,25.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
2.060028067,S0-C4,Frontend_Bound.Frontend_Bandwidth,22.61,% Slots,,,0.00,5.32,
2.060028067,S0-C4,Bad_Speculation.Branch_Mispredicts,25.60,% Slots,,br_misp_retired.all_branches,0.00,5.32,<==
2.060028067,S0-C4,Backend_Bound.Core_Bound,26.03,% Slots,,,0.00,4.94,
2.060028067,S0-C4,Retiring.Microcode_Sequencer,7.93,% Slots,,idq.ms_uops,0.00,5.32,
2.060028067,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.70,% Clocks,,idq.ms_switches,0.00,5.33,
2.060028067,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.02,% Core_Clocks,,,0.00,5.33,
2.060028067,S0-C4-T0,MUX,4.96,%,,,0.00,100.0,
2.060028067,S0-C5,Frontend_Bound,39.60,% Slots,,,0.00,5.31,
2.060028067,S0-C5,Bad_Speculation,13.13,% Slots,,,0.00,5.31,
2.060028067,S0-C5,Backend_Bound,25.32,% Slots,,,0.00,5.31,
2.060028067,S0-C5,Retiring,30.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
2.060028067,S0-C5,Frontend_Bound.Frontend_Latency,19.70,% Slots,,rs_events.empty_end,0.00,5.31,<==
2.060028067,S0-C5,Bad_Speculation.Branch_Mispredicts,12.57,% Slots,,br_misp_retired.all_branches,0.00,5.31,
2.060028067,S0-C5,Backend_Bound.Core_Bound,15.66,% Slots,,,0.00,4.96,
2.060028067,S0-C5,Retiring.Microcode_Sequencer,5.50,% Slots,,idq.ms_uops,0.00,5.32,
2.060028067,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
2.060028067,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.34,% Clocks,,idq.ms_switches,0.00,5.32,
2.060028067,S0-C5-T0,MUX,4.96,%,,,0.00,100.0,
2.060028067,S0-C6,Bad_Speculation,17.57,% Slots,,,0.00,5.32,
2.060028067,S0-C6,Bad_Speculation.Branch_Mispredicts,17.33,% Slots,,br_misp_retired.all_branches,0.00,5.32,
2.060028067,S0-C6,Backend_Bound,31.63,% Slots,,,0.00,5.32,
2.060028067,S0-C6,Backend_Bound.Memory_Bound,11.20,% Slots,,,0.00,4.96,
2.060028067,S0-C6,Backend_Bound.Core_Bound,20.44,% Slots,,,0.00,4.96,
2.060028067,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
2.060028067,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.50,% Clocks,,,0.00,5.32,<==
2.060028067,S0-C6-T0,MUX,4.96,%,,,0.00,100.0,
2.060028067,S0-C7,Frontend_Bound,36.30,% Slots,,,0.00,5.32,
2.060028067,S0-C7,Bad_Speculation,11.59,% Slots,,,0.00,5.32,
2.060028067,S0-C7,Backend_Bound,21.24,% Slots,,,0.00,5.32,
2.060028067,S0-C7,Frontend_Bound.Frontend_Latency,19.41,% Slots,,rs_events.empty_end,0.00,5.32,
2.060028067,S0-C7,Bad_Speculation.Branch_Mispredicts,11.36,% Slots,,br_misp_retired.all_branches,0.00,5.32,
2.060028067,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,0.00,5.32,
2.060028067,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
2.060028067,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
2.060028067,S0-C7-T0,MUX,4.96,%,,,0.00,100.0,
2.060028067,S1-C0,Frontend_Bound,28.83,% Slots,,,0.00,5.32,
2.060028067,S1-C0,Backend_Bound,45.06,% Slots,,,0.00,5.32,<==
2.060028067,S1-C0,Frontend_Bound.Frontend_Latency,55.57,% Slots,,rs_events.empty_end,0.00,5.32,
2.060028067,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.28,% Clocks,,,0.00,5.33,
2.060028067,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,26.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
2.060028067,S1-C0-T0,MUX,4.96,%,,,0.00,100.0,
2.060028067,S1-C1,Frontend_Bound,26.00,% Slots,,,0.00,5.32,<==
2.060028067,S1-C1,Backend_Bound,20.10,% Slots,,,0.00,5.32,
2.060028067,S1-C1,Frontend_Bound.Frontend_Latency,15.44,% Slots,,rs_events.empty_end,0.00,5.32,
2.060028067,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.02,% Slots,,,0.00,5.32,
2.060028067,S1-C1,Backend_Bound.Memory_Bound,18.11,% Slots,,,0.00,4.96,
2.060028067,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.33,
2.060028067,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
2.060028067,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,50.03,% Core_Clocks,,,0.00,5.34,
2.060028067,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
2.060028067,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
2.060028067,S1-C1-T0,MUX,4.96,%,,,0.00,100.0,
2.060028067,S1-C2,Frontend_Bound,37.90,% Slots,,,0.00,5.32,
2.060028067,S1-C2,Bad_Speculation,11.67,% Slots,,,0.00,5.32,
2.060028067,S1-C2,Backend_Bound,23.78,% Slots,,,0.00,5.32,
2.060028067,S1-C2,Frontend_Bound.Frontend_Latency,26.59,% Slots,,rs_events.empty_end,0.00,5.32,
2.060028067,S1-C2,Bad_Speculation.Branch_Mispredicts,11.50,% Slots,,br_misp_retired.all_branches,0.00,5.32,
2.060028067,S1-C2,Backend_Bound.Memory_Bound,13.82,% Slots,,,0.00,4.95,
2.060028067,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.33,
2.060028067,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
2.060028067,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
2.060028067,S1-C2-T0,MUX,4.95,%,,,0.00,100.0,
2.060028067,S1-C3,Frontend_Bound,31.81,% Slots,,,0.00,5.32,
2.060028067,S1-C3,Bad_Speculation,12.07,% Slots,,,0.00,5.32,
2.060028067,S1-C3,Backend_Bound,28.39,% Slots,,,0.00,5.32,
2.060028067,S1-C3,Frontend_Bound.Frontend_Latency,24.84,% Slots,,rs_events.empty_end,0.00,5.32,
2.060028067,S1-C3,Bad_Speculation.Branch_Mispredicts,11.77,% Slots,,br_misp_retired.all_branches,0.00,5.32,
2.060028067,S1-C3,Backend_Bound.Memory_Bound,18.10,% Slots,,,0.00,4.95,
2.060028067,S1-C3,Backend_Bound.Core_Bound,10.28,% Slots,,,0.00,4.95,
2.060028067,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.33,
2.060028067,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
2.060028067,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
2.060028067,S1-C3-T0,MUX,4.95,%,,,0.00,100.0,
2.060028067,S1-C4,Frontend_Bound,34.18,% Slots,,,0.00,5.32,
2.060028067,S1-C4,Backend_Bound,41.49,% Slots,,,0.00,5.32,
2.060028067,S1-C4,Backend_Bound.Core_Bound,70.38,% Slots,,,0.00,4.96,<==
2.060028067,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.10,% Clocks,,,0.00,5.33,
2.060028067,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
2.060028067,S1-C4-T0,MUX,4.96,%,,,0.00,100.0,
2.060028067,S1-C5,Frontend_Bound,23.24,% Slots,,,0.00,5.32,
2.060028067,S1-C5,Bad_Speculation,10.82,% Slots,,,0.00,5.32,
2.060028067,S1-C5,Backend_Bound,41.56,% Slots,,,0.00,5.32,
2.060028067,S1-C5,Bad_Speculation.Branch_Mispredicts,10.71,% Slots,,br_misp_retired.all_branches,0.00,5.32,
2.060028067,S1-C5,Backend_Bound.Core_Bound,31.94,% Slots,,,0.00,4.95,<==
2.060028067,S1-C5-T0,MUX,4.95,%,,,0.00,100.0,
2.060028067,S1-C6,Backend_Bound,42.83,% Slots,,,0.00,5.32,
2.060028067,S1-C6,Backend_Bound.Memory_Bound,26.78,% Slots,,,0.00,4.95,
2.060028067,S1-C6,Backend_Bound.Core_Bound,16.05,% Slots,,,0.00,4.95,
2.060028067,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
2.060028067,S1-C6-T0,MUX,4.95,%,,,0.00,100.0,
2.060028067,S1-C7,Frontend_Bound,24.01,% Slots,,,0.00,5.32,
2.060028067,S1-C7,Bad_Speculation,16.73,% Slots,,,0.00,5.32,
2.060028067,S1-C7,Backend_Bound,32.11,% Slots,,,0.00,5.32,
2.060028067,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.35,% Slots,,,0.00,5.32,
2.060028067,S1-C7,Bad_Speculation.Branch_Mispredicts,16.51,% Slots,,br_misp_retired.all_branches,0.00,4.94,
2.060028067,S1-C7,Backend_Bound.Memory_Bound,10.98,% Slots,,,0.00,4.95,
2.060028067,S1-C7,Backend_Bound.Core_Bound,21.13,% Slots,,,0.00,4.95,<==
2.060028067,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.00,% Core_Clocks,,,0.00,5.34,
2.060028067,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.70,% Core_Clocks,,,0.00,5.33,
2.060028067,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
2.060028067,S1-C7-T0,MUX,4.95,%,,,0.00,100.0,
2.060028067,S0-C0-T1,MUX,4.94,%,,,0.00,100.0,
2.060028067,S0-C1-T1,MUX,4.94,%,,,0.00,100.0,
2.060028067,S0-C2-T1,MUX,4.94,%,,,0.00,100.0,
2.060028067,S0-C3-T1,MUX,4.94,%,,,0.00,100.0,
2.060028067,S0-C4-T1,MUX,4.94,%,,,0.00,100.0,
2.060028067,S0-C5-T1,MUX,4.94,%,,,0.00,100.0,
2.060028067,S0-C6-T1,MUX,4.94,%,,,0.00,100.0,
2.060028067,S0-C7-T1,MUX,4.94,%,,,0.00,100.0,
2.060028067,S1-C0-T1,MUX,4.94,%,,,0.00,100.0,
2.060028067,S1-C1-T1,MUX,4.95,%,,,0.00,100.0,
2.060028067,S1-C2-T1,MUX,4.94,%,,,0.00,100.0,
2.060028067,S1-C3-T1,MUX,4.94,%,,,0.00,100.0,
2.060028067,S1-C4-T1,MUX,4.95,%,,,0.00,100.0,
2.060028067,S1-C5-T1,MUX,4.95,%,,,0.00,100.0,
2.060028067,S1-C6-T1,MUX,4.94,%,,,0.00,100.0,
2.060028067,S1-C7-T1,MUX,4.94,%,,,0.00,100.0,
8.351228796,S0-C0,Frontend_Bound,25.23,% Slots,,,0.00,5.28,
8.351228796,S0-C0,Backend_Bound,50.43,% Slots,,,0.00,5.28,
8.351228796,S0-C0,Retiring,16.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
8.351228796,S0-C0,Frontend_Bound.Frontend_Latency,26.00,% Slots,,rs_events.empty_end,0.00,5.27,
8.351228796,S0-C0,Backend_Bound.Memory_Bound,43.55,% Slots,,,0.00,5.27,
8.351228796,S0-C0,Retiring.Microcode_Sequencer,12.58,% Slots,,idq.ms_uops,0.00,5.21,
8.351228796,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.22,
8.351228796,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
8.351228796,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.00,% Clocks,,idq.ms_switches,0.00,5.22,
8.351228796,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
8.351228796,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
8.351228796,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
8.351228796,S0-C1,Backend_Bound,60.51,% Slots,,,0.00,5.28,
8.351228796,S0-C1,Retiring,25.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
8.351228796,S0-C1,Backend_Bound.Memory_Bound,83.29,% Slots,,,0.00,5.28,<==
8.351228796,S0-C1,Retiring.Microcode_Sequencer,6.35,% Slots,,idq.ms_uops,0.00,5.21,
8.351228796,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.64,% Clocks,,idq.ms_switches,0.00,5.21,
8.351228796,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
8.351228796,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
8.351228796,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
8.351228796,S0-C2,Frontend_Bound,36.74,% Slots,,,0.00,5.28,
8.351228796,S0-C2,Backend_Bound,40.51,% Slots,,,0.00,5.28,
8.351228796,S0-C2,Retiring,16.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
8.351228796,S0-C2,Frontend_Bound.Frontend_Latency,31.40,% Slots,,rs_events.empty_end,0.00,5.27,
8.351228796,S0-C2,Backend_Bound.Memory_Bound,26.34,% Slots,,,0.00,5.27,
8.351228796,S0-C2,Backend_Bound.Core_Bound,14.17,% Slots,,,0.00,5.27,
8.351228796,S0-C2,Retiring.Microcode_Sequencer,12.66,% Slots,,idq.ms_uops,0.00,5.21,
8.351228796,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.94,% Clocks,,,0.00,5.21,
8.351228796,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
8.351228796,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.73,% Clocks,,idq.ms_switches,0.00,5.21,
8.351228796,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
8.351228796,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
8.351228796,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.79,% Clocks,,,0.00,5.24,
8.351228796,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
8.351228796,S0-C3,Frontend_Bound,34.60,% Slots,,,0.00,5.28,
8.351228796,S0-C3,Backend_Bound,42.46,% Slots,,,0.00,5.28,
8.351228796,S0-C3,Retiring,16.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
8.351228796,S0-C3,Frontend_Bound.Frontend_Latency,27.74,% Slots,,rs_events.empty_end,0.00,5.27,
8.351228796,S0-C3,Backend_Bound.Memory_Bound,28.62,% Slots,,,0.00,5.27,
8.351228796,S0-C3,Backend_Bound.Core_Bound,13.84,% Slots,,,0.00,5.27,
8.351228796,S0-C3,Retiring.Microcode_Sequencer,13.10,% Slots,,idq.ms_uops,0.00,5.21,
8.351228796,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.22,
8.351228796,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
8.351228796,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.72,% Clocks,,idq.ms_switches,0.00,5.22,
8.351228796,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
8.351228796,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
8.351228796,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.61,% Clocks,,,0.00,5.24,
8.351228796,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
8.351228796,S0-C4,Frontend_Bound,33.47,% Slots,,,0.00,5.28,
8.351228796,S0-C4,Backend_Bound,43.07,% Slots,,,0.00,5.28,
8.351228796,S0-C4,Retiring,17.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
8.351228796,S0-C4,Frontend_Bound.Frontend_Latency,26.39,% Slots,,rs_events.empty_end,0.00,5.28,
8.351228796,S0-C4,Backend_Bound.Memory_Bound,28.33,% Slots,,,0.00,5.28,
8.351228796,S0-C4,Backend_Bound.Core_Bound,14.74,% Slots,,,0.00,5.28,
8.351228796,S0-C4,Retiring.Microcode_Sequencer,13.46,% Slots,,idq.ms_uops,0.00,5.21,
8.351228796,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.54,% Clocks,,,0.00,5.22,
8.351228796,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
8.351228796,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.89,% Clocks,,idq.ms_switches,0.00,5.22,
8.351228796,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
8.351228796,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
8.351228796,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.84,% Clocks,,,0.00,5.24,
8.351228796,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
8.351228796,S0-C5,Frontend_Bound,33.69,% Slots,,,0.00,5.28,
8.351228796,S0-C5,Backend_Bound,43.57,% Slots,,,0.00,5.28,
8.351228796,S0-C5,Retiring,17.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
8.351228796,S0-C5,Frontend_Bound.Frontend_Latency,30.24,% Slots,,rs_events.empty_end,0.00,5.28,
8.351228796,S0-C5,Backend_Bound.Memory_Bound,28.47,% Slots,,,0.00,5.28,
8.351228796,S0-C5,Backend_Bound.Core_Bound,15.10,% Slots,,,0.00,5.28,
8.351228796,S0-C5,Retiring.Microcode_Sequencer,13.58,% Slots,,idq.ms_uops,0.00,5.21,
8.351228796,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.21,
8.351228796,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
8.351228796,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.60,% Clocks,,idq.ms_switches,0.00,5.21,
8.351228796,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
8.351228796,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
8.351228796,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.73,% Clocks,,,0.00,5.24,
8.351228796,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
8.351228796,S0-C6,Backend_Bound,59.27,% Slots,,,0.00,5.28,<==
8.351228796,S0-C6,Retiring,18.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
8.351228796,S0-C6,Backend_Bound.Memory_Bound,31.11,% Slots,,,0.00,5.28,
8.351228796,S0-C6,Backend_Bound.Core_Bound,28.16,% Slots,,,0.00,5.28,
8.351228796,S0-C6,Retiring.Microcode_Sequencer,12.07,% Slots,,idq.ms_uops,0.00,5.21,
8.351228796,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,26.30,% Clocks,,idq.ms_switches,0.00,5.21,
8.351228796,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
8.351228796,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.80,% Clocks,,,0.00,5.25,
8.351228796,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
8.351228796,S0-C7,Frontend_Bound,34.04,% Slots,,,0.00,5.28,
8.351228796,S0-C7,Backend_Bound,42.58,% Slots,,,0.00,5.28,
8.351228796,S0-C7,Retiring,17.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
8.351228796,S0-C7,Frontend_Bound.Frontend_Latency,30.07,% Slots,,rs_events.empty_end,0.00,5.28,
8.351228796,S0-C7,Backend_Bound.Memory_Bound,26.85,% Slots,,,0.00,5.28,
8.351228796,S0-C7,Backend_Bound.Core_Bound,15.73,% Slots,,,0.00,5.28,
8.351228796,S0-C7,Retiring.Microcode_Sequencer,13.99,% Slots,,idq.ms_uops,0.00,5.21,
8.351228796,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.22,
8.351228796,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
8.351228796,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.03,% Clocks,,idq.ms_switches,0.00,5.22,
8.351228796,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
8.351228796,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
8.351228796,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.71,% Clocks,,,0.00,5.25,
8.351228796,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
8.351228796,S1-C0,Frontend_Bound,21.35,% Slots,,,0.00,5.28,
8.351228796,S1-C0,Backend_Bound,46.42,% Slots,,,0.00,5.28,
8.351228796,S1-C0,Retiring,28.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
8.351228796,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.66,% Slots,,,0.00,5.28,
8.351228796,S1-C0,Backend_Bound.Memory_Bound,19.30,% Slots,,,0.00,5.28,
8.351228796,S1-C0,Backend_Bound.Core_Bound,27.12,% Slots,,,0.00,5.28,
8.351228796,S1-C0,Retiring.Microcode_Sequencer,8.86,% Slots,,idq.ms_uops,0.00,5.21,
8.351228796,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.61,% Clocks,,idq.ms_switches,0.00,5.21,
8.351228796,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.01,% Core_Clocks,,,0.00,5.28,
8.351228796,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
8.351228796,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.24,% Clocks,,,0.00,5.25,<==
8.351228796,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
8.351228796,S1-C1,Frontend_Bound,29.53,% Slots,,,0.00,5.28,
8.351228796,S1-C1,Backend_Bound,25.34,% Slots,,,0.00,5.28,
8.351228796,S1-C1,Frontend_Bound.Frontend_Latency,17.78,% Slots,,rs_events.empty_end,0.00,5.27,<==
8.351228796,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.42,% Slots,,,0.00,5.28,
8.351228796,S1-C1,Backend_Bound.Core_Bound,15.65,% Slots,,,0.00,5.27,
8.351228796,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.22,
8.351228796,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
8.351228796,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.02,% Core_Clocks,,,0.00,5.28,
8.351228796,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.08,% Core_Clocks,,,0.00,5.28,
8.351228796,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
8.351228796,S1-C2,Frontend_Bound,30.66,% Slots,,,0.00,5.28,<==
8.351228796,S1-C2,Backend_Bound,21.51,% Slots,,,0.00,5.28,
8.351228796,S1-C2,Frontend_Bound.Frontend_Latency,18.21,% Slots,,rs_events.empty_end,0.00,5.28,
8.351228796,S1-C2,Frontend_Bound.Frontend_Bandwidth,21.09,% Slots,,,0.00,5.28,
8.351228796,S1-C2,Backend_Bound.Memory_Bound,23.38,% Slots,,,0.00,5.28,
8.351228796,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.28,% Clocks,,,0.00,5.21,
8.351228796,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
8.351228796,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.66,% Core_Clocks,,,0.00,5.28,
8.351228796,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
8.351228796,S1-C3,Frontend_Bound,31.66,% Slots,,,0.00,5.28,
8.351228796,S1-C3,Backend_Bound,45.04,% Slots,,,0.00,5.28,
8.351228796,S1-C3,Retiring,18.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
8.351228796,S1-C3,Frontend_Bound.Frontend_Latency,27.14,% Slots,,rs_events.empty_end,0.00,5.28,
8.351228796,S1-C3,Backend_Bound.Memory_Bound,29.38,% Slots,,,0.00,5.28,
8.351228796,S1-C3,Backend_Bound.Core_Bound,15.66,% Slots,,,0.00,5.28,
8.351228796,S1-C3,Retiring.Microcode_Sequencer,14.77,% Slots,,idq.ms_uops,0.00,5.21,
8.351228796,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.35,% Clocks,,,0.00,5.21,
8.351228796,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
8.351228796,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.64,% Clocks,,idq.ms_switches,0.00,5.21,
8.351228796,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
8.351228796,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
8.351228796,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
8.351228796,S1-C4,Frontend_Bound,33.08,% Slots,,,0.00,5.28,
8.351228796,S1-C4,Backend_Bound,43.15,% Slots,,,0.00,5.28,
8.351228796,S1-C4,Retiring,17.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
8.351228796,S1-C4,Frontend_Bound.Frontend_Latency,26.45,% Slots,,rs_events.empty_end,0.00,5.28,
8.351228796,S1-C4,Backend_Bound.Memory_Bound,27.68,% Slots,,,0.00,5.28,
8.351228796,S1-C4,Backend_Bound.Core_Bound,15.46,% Slots,,,0.00,5.28,
8.351228796,S1-C4,Retiring.Microcode_Sequencer,13.05,% Slots,,idq.ms_uops,0.00,5.21,
8.351228796,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.22,
8.351228796,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
8.351228796,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.70,% Clocks,,idq.ms_switches,0.00,5.22,
8.351228796,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
8.351228796,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
8.351228796,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.28,% Clocks,,,0.00,5.25,
8.351228796,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
8.351228796,S1-C5,Frontend_Bound,33.69,% Slots,,,0.00,5.28,
8.351228796,S1-C5,Backend_Bound,42.63,% Slots,,,0.00,5.28,
8.351228796,S1-C5,Retiring,22.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
8.351228796,S1-C5,Frontend_Bound.Frontend_Latency,30.42,% Slots,,rs_events.empty_end,0.00,5.28,
8.351228796,S1-C5,Backend_Bound.Memory_Bound,29.45,% Slots,,,0.00,5.28,<==
8.351228796,S1-C5,Backend_Bound.Core_Bound,13.17,% Slots,,,0.00,5.28,
8.351228796,S1-C5,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.21,
8.351228796,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
8.351228796,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.36,% Clocks,,idq.ms_switches,0.00,5.22,
8.351228796,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
8.351228796,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
8.351228796,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
8.351228796,S1-C6,Frontend_Bound,33.28,% Slots,,,0.00,5.28,
8.351228796,S1-C6,Backend_Bound,37.58,% Slots,,,0.00,5.28,
8.351228796,S1-C6,Retiring,17.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
8.351228796,S1-C6,Frontend_Bound.Frontend_Latency,22.96,% Slots,,rs_events.empty_end,0.00,5.28,
8.351228796,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.97,% Slots,,,0.00,5.28,
8.351228796,S1-C6,Backend_Bound.Memory_Bound,23.72,% Slots,,,0.00,5.28,
8.351228796,S1-C6,Backend_Bound.Core_Bound,13.86,% Slots,,,0.00,5.28,
8.351228796,S1-C6,Retiring.Microcode_Sequencer,14.23,% Slots,,idq.ms_uops,0.00,5.21,
8.351228796,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.63,% Clocks,,,0.00,5.21,
8.351228796,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
8.351228796,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.67,% Clocks,,idq.ms_switches,0.00,5.21,
8.351228796,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.45,% Core_Clocks,,,0.00,5.28,
8.351228796,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
8.351228796,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
8.351228796,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.72,% Clocks,,,0.00,5.25,
8.351228796,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
8.351228796,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.61,% Slots,,,0.00,5.27,
8.351228796,S1-C7,Backend_Bound.Memory_Bound,37.62,% Slots,,,0.00,5.27,
8.351228796,S1-C7,Retiring.Microcode_Sequencer,9.27,% Slots,,idq.ms_uops,0.00,5.21,
8.351228796,S1-C7,Backend_Bound,44.99,% Slots,,,0.00,5.27,
8.351228796,S1-C7,Retiring,24.88,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.21,
8.351228796,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.80,% Clocks,,idq.ms_switches,0.00,5.22,
8.351228796,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.32,% Core_Clocks,,,0.00,5.28,
8.351228796,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
8.351228796,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
8.351228796,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
8.351228796,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
8.351228796,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
8.351228796,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
8.351228796,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
8.351228796,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
8.351228796,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
8.351228796,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
8.351228796,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
8.351228796,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
8.351228796,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
8.351228796,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
8.351228796,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
8.351228796,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
8.351228796,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
8.351228796,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
9.851722613,S0-C0,Frontend_Bound,32.44,% Slots,,,0.00,5.32,
9.851722613,S0-C0,Backend_Bound,44.96,% Slots,,,0.00,5.32,
9.851722613,S0-C0,Retiring,17.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
9.851722613,S0-C0,Frontend_Bound.Frontend_Latency,29.78,% Slots,,rs_events.empty_end,0.00,5.06,
9.851722613,S0-C0,Backend_Bound.Memory_Bound,32.45,% Slots,,,0.00,5.06,
9.851722613,S0-C0,Backend_Bound.Core_Bound,12.51,% Slots,,,0.00,5.06,
9.851722613,S0-C0,Retiring.Microcode_Sequencer,12.59,% Slots,,idq.ms_uops,0.00,5.33,
9.851722613,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.60,% Clocks,,,0.00,5.31,
9.851722613,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
9.851722613,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.52,% Clocks,,idq.ms_switches,0.00,5.31,
9.851722613,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
9.851722613,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.88,% Clocks,,,0.00,5.06,
9.851722613,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
9.851722613,S0-C1,Frontend_Bound,36.04,% Slots,,,0.00,5.32,
9.851722613,S0-C1,Backend_Bound,40.57,% Slots,,,0.00,5.32,
9.851722613,S0-C1,Retiring,17.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
9.851722613,S0-C1,Frontend_Bound.Frontend_Latency,26.53,% Slots,,rs_events.empty_end,0.00,5.06,
9.851722613,S0-C1,Frontend_Bound.Frontend_Bandwidth,17.56,% Slots,,,0.00,5.06,
9.851722613,S0-C1,Backend_Bound.Memory_Bound,27.56,% Slots,,,0.00,5.06,
9.851722613,S0-C1,Backend_Bound.Core_Bound,13.01,% Slots,,,0.00,5.06,
9.851722613,S0-C1,Retiring.Microcode_Sequencer,12.99,% Slots,,idq.ms_uops,0.00,5.33,
9.851722613,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.23,% Clocks,,,0.00,5.31,
9.851722613,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
9.851722613,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.34,% Clocks,,idq.ms_switches,0.00,5.31,
9.851722613,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.54,% Core_Clocks,,,0.00,5.32,
9.851722613,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
9.851722613,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
9.851722613,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.54,% Clocks,,,0.00,5.06,
9.851722613,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
9.851722613,S0-C2,Frontend_Bound,38.31,% Slots,,,0.00,5.32,
9.851722613,S0-C2,Backend_Bound,38.86,% Slots,,,0.00,5.32,
9.851722613,S0-C2,Retiring,16.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
9.851722613,S0-C2,Frontend_Bound.Frontend_Latency,31.08,% Slots,,rs_events.empty_end,0.00,5.06,
9.851722613,S0-C2,Backend_Bound.Memory_Bound,22.76,% Slots,,,0.00,5.06,<==
9.851722613,S0-C2,Backend_Bound.Core_Bound,16.09,% Slots,,,0.00,5.06,
9.851722613,S0-C2,Retiring.Microcode_Sequencer,11.58,% Slots,,idq.ms_uops,0.00,5.33,
9.851722613,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.73,% Clocks,,,0.00,5.31,
9.851722613,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
9.851722613,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.31,
9.851722613,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
9.851722613,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
9.851722613,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.16,% Clocks,,,0.00,5.06,
9.851722613,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
9.851722613,S0-C3,Frontend_Bound,34.74,% Slots,,,0.00,5.32,
9.851722613,S0-C3,Backend_Bound,41.79,% Slots,,,0.00,5.32,
9.851722613,S0-C3,Retiring,16.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
9.851722613,S0-C3,Frontend_Bound.Frontend_Latency,42.97,% Slots,,rs_events.empty_end,0.00,5.06,
9.851722613,S0-C3,Backend_Bound.Memory_Bound,29.91,% Slots,,,0.00,5.06,
9.851722613,S0-C3,Backend_Bound.Core_Bound,11.88,% Slots,,,0.00,5.06,
9.851722613,S0-C3,Retiring.Microcode_Sequencer,12.26,% Slots,,idq.ms_uops,0.00,5.33,
9.851722613,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.12,% Clocks,,,0.00,5.31,
9.851722613,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
9.851722613,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.92,% Clocks,,idq.ms_switches,0.00,5.31,
9.851722613,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
9.851722613,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
9.851722613,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.89,% Clocks,,,0.00,5.05,
9.851722613,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
9.851722613,S0-C4,Frontend_Bound,32.40,% Slots,,,0.00,5.33,
9.851722613,S0-C4,Backend_Bound,44.12,% Slots,,,0.00,5.33,
9.851722613,S0-C4,Retiring,17.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
9.851722613,S0-C4,Frontend_Bound.Frontend_Latency,36.73,% Slots,,rs_events.empty_end,0.00,5.06,
9.851722613,S0-C4,Backend_Bound.Memory_Bound,33.42,% Slots,,,0.00,5.06,
9.851722613,S0-C4,Backend_Bound.Core_Bound,10.69,% Slots,,,0.00,5.06,
9.851722613,S0-C4,Retiring.Microcode_Sequencer,13.66,% Slots,,idq.ms_uops,0.00,5.33,
9.851722613,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.25,% Clocks,,,0.00,5.31,
9.851722613,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
9.851722613,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.89,% Clocks,,idq.ms_switches,0.00,5.31,
9.851722613,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
9.851722613,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
9.851722613,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
9.851722613,S0-C5,Frontend_Bound,35.34,% Slots,,,0.00,5.32,
9.851722613,S0-C5,Backend_Bound,42.14,% Slots,,,0.00,5.32,
9.851722613,S0-C5,Retiring,16.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
9.851722613,S0-C5,Frontend_Bound.Frontend_Latency,28.26,% Slots,,rs_events.empty_end,0.00,5.06,
9.851722613,S0-C5,Backend_Bound.Memory_Bound,29.63,% Slots,,,0.00,5.06,
9.851722613,S0-C5,Backend_Bound.Core_Bound,12.51,% Slots,,,0.00,5.06,
9.851722613,S0-C5,Retiring.Microcode_Sequencer,12.37,% Slots,,idq.ms_uops,0.00,5.32,
9.851722613,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.79,% Clocks,,,0.00,5.32,
9.851722613,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
9.851722613,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.94,% Clocks,,idq.ms_switches,0.00,5.32,
9.851722613,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
9.851722613,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
9.851722613,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
9.851722613,S0-C6,Frontend_Bound,34.86,% Slots,,,0.00,5.32,
9.851722613,S0-C6,Backend_Bound,41.74,% Slots,,,0.00,5.32,
9.851722613,S0-C6,Retiring,17.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
9.851722613,S0-C6,Frontend_Bound.Frontend_Latency,41.21,% Slots,,rs_events.empty_end,0.00,5.28,
9.851722613,S0-C6,Backend_Bound.Memory_Bound,38.51,% Slots,,,0.00,5.22,
9.851722613,S0-C6,Retiring.Microcode_Sequencer,12.72,% Slots,,idq.ms_uops,0.00,5.33,
9.851722613,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.32,
9.851722613,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
9.851722613,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.29,% Clocks,,idq.ms_switches,0.00,5.32,
9.851722613,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
9.851722613,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
9.851722613,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
9.851722613,S0-C7,Frontend_Bound,33.66,% Slots,,,0.00,5.32,
9.851722613,S0-C7,Backend_Bound,42.66,% Slots,,,0.00,5.32,
9.851722613,S0-C7,Retiring,16.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
9.851722613,S0-C7,Frontend_Bound.Frontend_Latency,33.40,% Slots,,rs_events.empty_end,0.00,5.28,
9.851722613,S0-C7,Backend_Bound.Memory_Bound,29.51,% Slots,,,0.00,5.23,
9.851722613,S0-C7,Backend_Bound.Core_Bound,13.15,% Slots,,,0.00,5.23,
9.851722613,S0-C7,Retiring.Microcode_Sequencer,12.26,% Slots,,idq.ms_uops,0.00,5.33,
9.851722613,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.31,
9.851722613,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
9.851722613,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.74,% Clocks,,idq.ms_switches,0.00,5.31,
9.851722613,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
9.851722613,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
9.851722613,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
9.851722613,S1-C0,Frontend_Bound,23.70,% Slots,,,0.00,5.33,
9.851722613,S1-C0,Backend_Bound,47.81,% Slots,,,0.00,5.33,
9.851722613,S1-C0,Retiring,30.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
9.851722613,S1-C0,Frontend_Bound.Frontend_Latency,19.90,% Slots,,rs_events.empty_end,0.00,5.27,
9.851722613,S1-C0,Backend_Bound.Memory_Bound,78.66,% Slots,,,0.00,5.22,
9.851722613,S1-C0,Retiring.Microcode_Sequencer,5.53,% Slots,,idq.ms_uops,0.00,5.33,
9.851722613,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.18,% Clocks,,idq.ms_switches,0.00,5.31,
9.851722613,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
9.851722613,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
9.851722613,S1-C1,Frontend_Bound,30.43,% Slots,,,0.00,5.33,
9.851722613,S1-C1,Backend_Bound,43.92,% Slots,,,0.00,5.33,
9.851722613,S1-C1,Retiring,19.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
9.851722613,S1-C1,Frontend_Bound.Frontend_Latency,27.80,% Slots,,rs_events.empty_end,0.00,5.28,
9.851722613,S1-C1,Backend_Bound.Memory_Bound,19.01,% Slots,,,0.00,5.22,
9.851722613,S1-C1,Backend_Bound.Core_Bound,24.90,% Slots,,,0.00,5.22,<==
9.851722613,S1-C1,Retiring.Microcode_Sequencer,11.15,% Slots,,idq.ms_uops,0.00,5.33,
9.851722613,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
9.851722613,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.95,% Clocks,,idq.ms_switches,0.00,5.31,
9.851722613,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
9.851722613,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
9.851722613,S1-C2,Frontend_Bound,34.51,% Slots,,,0.00,5.33,<==
9.851722613,S1-C2,Bad_Speculation,10.52,% Slots,,,0.00,5.33,
9.851722613,S1-C2,Backend_Bound,14.37,% Slots,,,0.00,5.33,
9.851722613,S1-C2,Frontend_Bound.Frontend_Latency,18.91,% Slots,,rs_events.empty_end,0.00,5.28,
9.851722613,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.87,% Slots,,,0.00,5.06,
9.851722613,S1-C2,Bad_Speculation.Branch_Mispredicts,10.10,% Slots,,br_misp_retired.all_branches,0.00,5.32,
9.851722613,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.32,
9.851722613,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
9.851722613,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.17,% Core_Clocks,,,0.00,5.32,
9.851722613,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
9.851722613,S1-C3,Frontend_Bound,33.63,% Slots,,,0.00,5.33,
9.851722613,S1-C3,Backend_Bound,41.76,% Slots,,,0.00,5.33,
9.851722613,S1-C3,Retiring,18.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
9.851722613,S1-C3,Frontend_Bound.Frontend_Latency,30.71,% Slots,,rs_events.empty_end,0.00,5.28,
9.851722613,S1-C3,Backend_Bound.Memory_Bound,27.76,% Slots,,,0.00,5.23,
9.851722613,S1-C3,Backend_Bound.Core_Bound,13.99,% Slots,,,0.00,5.23,
9.851722613,S1-C3,Retiring.Microcode_Sequencer,13.64,% Slots,,idq.ms_uops,0.00,5.33,
9.851722613,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.32,
9.851722613,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
9.851722613,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.02,% Clocks,,idq.ms_switches,0.00,5.32,
9.851722613,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
9.851722613,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
9.851722613,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
9.851722613,S1-C4,Frontend_Bound,35.99,% Slots,,,0.00,5.32,
9.851722613,S1-C4,Backend_Bound,40.37,% Slots,,,0.00,5.32,
9.851722613,S1-C4,Retiring,17.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
9.851722613,S1-C4,Frontend_Bound.Frontend_Latency,33.00,% Slots,,rs_events.empty_end,0.00,5.29,
9.851722613,S1-C4,Backend_Bound.Memory_Bound,29.59,% Slots,,,0.00,5.23,
9.851722613,S1-C4,Backend_Bound.Core_Bound,10.78,% Slots,,,0.00,5.23,
9.851722613,S1-C4,Retiring.Microcode_Sequencer,13.54,% Slots,,idq.ms_uops,0.00,5.33,
9.851722613,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.32,
9.851722613,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
9.851722613,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.48,% Clocks,,idq.ms_switches,0.00,5.32,
9.851722613,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
9.851722613,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
9.851722613,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
9.851722613,S1-C5,Frontend_Bound,35.00,% Slots,,,0.00,5.33,
9.851722613,S1-C5,Backend_Bound,41.07,% Slots,,,0.00,5.33,
9.851722613,S1-C5,Retiring,18.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
9.851722613,S1-C5,Frontend_Bound.Frontend_Latency,33.72,% Slots,,rs_events.empty_end,0.00,5.29,
9.851722613,S1-C5,Backend_Bound.Memory_Bound,28.93,% Slots,,,0.00,5.23,
9.851722613,S1-C5,Backend_Bound.Core_Bound,12.14,% Slots,,,0.00,5.23,
9.851722613,S1-C5,Retiring.Microcode_Sequencer,14.24,% Slots,,idq.ms_uops,0.00,5.33,
9.851722613,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.80,% Clocks,,,0.00,5.32,
9.851722613,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
9.851722613,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.24,% Clocks,,idq.ms_switches,0.00,5.32,
9.851722613,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
9.851722613,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
9.851722613,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
9.851722613,S1-C6,Frontend_Bound,35.41,% Slots,,,0.00,5.33,
9.851722613,S1-C6,Backend_Bound,40.15,% Slots,,,0.00,5.33,<==
9.851722613,S1-C6,Retiring,30.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
9.851722613,S1-C6,Frontend_Bound.Frontend_Latency,45.66,% Slots,,rs_events.empty_end,0.00,5.29,
9.851722613,S1-C6,Backend_Bound.Memory_Bound,21.37,% Slots,,,0.00,5.23,
9.851722613,S1-C6,Backend_Bound.Core_Bound,18.78,% Slots,,,0.00,5.23,
9.851722613,S1-C6,Retiring.Microcode_Sequencer,7.53,% Slots,,idq.ms_uops,0.00,5.33,
9.851722613,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.31,
9.851722613,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
9.851722613,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.41,% Clocks,,idq.ms_switches,0.00,5.31,
9.851722613,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
9.851722613,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.54,% Clocks,,,0.00,5.06,
9.851722613,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
9.851722613,S1-C7,Backend_Bound,44.51,% Slots,,,0.00,5.33,
9.851722613,S1-C7,Retiring,22.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
9.851722613,S1-C7,Backend_Bound.Memory_Bound,41.66,% Slots,,,0.00,5.23,
9.851722613,S1-C7,Retiring.Microcode_Sequencer,11.64,% Slots,,idq.ms_uops,0.00,5.33,
9.851722613,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.45,% Clocks,,idq.ms_switches,0.00,5.32,
9.851722613,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,17.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
9.851722613,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.57,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
9.851722613,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
9.851722613,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
9.851722613,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
9.851722613,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
9.851722613,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
9.851722613,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
9.851722613,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
9.851722613,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
9.851722613,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
9.851722613,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
9.851722613,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
9.851722613,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
9.851722613,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
9.851722613,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
9.851722613,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
9.851722613,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
9.851722613,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
11.359905518,S0-C0,Frontend_Bound,33.11,% Slots,,,0.00,5.04,
11.359905518,S0-C0,Backend_Bound,44.00,% Slots,,,0.00,5.04,
11.359905518,S0-C0,Retiring,18.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
11.359905518,S0-C0,Frontend_Bound.Frontend_Latency,28.24,% Slots,,rs_events.empty_end,0.00,5.04,
11.359905518,S0-C0,Backend_Bound.Memory_Bound,28.81,% Slots,,,0.00,5.04,<==
11.359905518,S0-C0,Backend_Bound.Core_Bound,15.18,% Slots,,,0.00,5.04,
11.359905518,S0-C0,Retiring.Microcode_Sequencer,13.09,% Slots,,idq.ms_uops,0.00,5.3,
11.359905518,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.33,
11.359905518,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
11.359905518,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.53,% Clocks,,idq.ms_switches,0.00,5.33,
11.359905518,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
11.359905518,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
11.359905518,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.28,% Clocks,,,0.00,5.3,
11.359905518,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
11.359905518,S0-C1,Frontend_Bound,34.60,% Slots,,,0.00,5.04,
11.359905518,S0-C1,Backend_Bound,41.10,% Slots,,,0.00,5.04,
11.359905518,S0-C1,Retiring,18.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.359905518,S0-C1,Frontend_Bound.Frontend_Latency,39.65,% Slots,,rs_events.empty_end,0.00,5.04,
11.359905518,S0-C1,Backend_Bound.Memory_Bound,33.21,% Slots,,,0.00,5.04,
11.359905518,S0-C1,Retiring.Microcode_Sequencer,14.88,% Slots,,idq.ms_uops,0.00,5.31,
11.359905518,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.32,
11.359905518,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.359905518,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.68,% Clocks,,idq.ms_switches,0.00,5.32,
11.359905518,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
11.359905518,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
11.359905518,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
11.359905518,S0-C2,Frontend_Bound,38.13,% Slots,,,0.00,5.04,
11.359905518,S0-C2,Backend_Bound,39.65,% Slots,,,0.00,5.04,
11.359905518,S0-C2,Retiring,17.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.359905518,S0-C2,Frontend_Bound.Frontend_Latency,37.30,% Slots,,rs_events.empty_end,0.00,5.04,
11.359905518,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.28,% Slots,,,0.00,5.04,
11.359905518,S0-C2,Backend_Bound.Memory_Bound,28.71,% Slots,,,0.00,5.04,<==
11.359905518,S0-C2,Backend_Bound.Core_Bound,10.94,% Slots,,,0.00,5.04,
11.359905518,S0-C2,Retiring.Microcode_Sequencer,13.26,% Slots,,idq.ms_uops,0.00,5.31,
11.359905518,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.82,% Clocks,,,0.00,5.32,
11.359905518,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.359905518,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.40,% Clocks,,idq.ms_switches,0.00,5.32,
11.359905518,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.32,% Core_Clocks,,,0.00,5.05,
11.359905518,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
11.359905518,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
11.359905518,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
11.359905518,S0-C3,Frontend_Bound,33.77,% Slots,,,0.00,5.05,
11.359905518,S0-C3,Backend_Bound,43.04,% Slots,,,0.00,5.05,
11.359905518,S0-C3,Retiring,20.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.359905518,S0-C3,Frontend_Bound.Frontend_Latency,31.61,% Slots,,rs_events.empty_end,0.00,5.05,
11.359905518,S0-C3,Backend_Bound.Memory_Bound,26.95,% Slots,,,0.00,5.05,<==
11.359905518,S0-C3,Backend_Bound.Core_Bound,16.08,% Slots,,,0.00,5.05,
11.359905518,S0-C3,Retiring.Microcode_Sequencer,9.18,% Slots,,idq.ms_uops,0.00,5.3,
11.359905518,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.33,
11.359905518,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.359905518,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.72,% Clocks,,idq.ms_switches,0.00,5.33,
11.359905518,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
11.359905518,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
11.359905518,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
11.359905518,S0-C4,Frontend_Bound,33.06,% Slots,,,0.00,5.04,
11.359905518,S0-C4,Backend_Bound,43.31,% Slots,,,0.00,5.04,
11.359905518,S0-C4,Retiring,17.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
11.359905518,S0-C4,Frontend_Bound.Frontend_Latency,35.75,% Slots,,rs_events.empty_end,0.00,5.04,
11.359905518,S0-C4,Backend_Bound.Memory_Bound,33.35,% Slots,,,0.00,5.04,
11.359905518,S0-C4,Retiring.Microcode_Sequencer,14.26,% Slots,,idq.ms_uops,0.00,5.3,
11.359905518,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.32,
11.359905518,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.359905518,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.97,% Clocks,,idq.ms_switches,0.00,5.32,
11.359905518,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
11.359905518,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
11.359905518,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
11.359905518,S0-C5,Frontend_Bound,32.36,% Slots,,,0.00,5.04,
11.359905518,S0-C5,Backend_Bound,44.37,% Slots,,,0.00,5.04,
11.359905518,S0-C5,Retiring,17.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.359905518,S0-C5,Frontend_Bound.Frontend_Latency,38.26,% Slots,,rs_events.empty_end,0.00,5.04,
11.359905518,S0-C5,Backend_Bound.Memory_Bound,32.40,% Slots,,,0.00,5.04,
11.359905518,S0-C5,Backend_Bound.Core_Bound,11.97,% Slots,,,0.00,5.04,
11.359905518,S0-C5,Retiring.Microcode_Sequencer,14.52,% Slots,,idq.ms_uops,0.00,5.31,
11.359905518,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.32,
11.359905518,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.359905518,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.22,% Clocks,,idq.ms_switches,0.00,5.32,
11.359905518,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
11.359905518,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
11.359905518,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.30,% Clocks,,,0.00,5.3,
11.359905518,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
11.359905518,S0-C6,Frontend_Bound,31.90,% Slots,,,0.00,5.04,
11.359905518,S0-C6,Backend_Bound,44.72,% Slots,,,0.00,5.04,
11.359905518,S0-C6,Retiring,17.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.359905518,S0-C6,Frontend_Bound.Frontend_Latency,32.71,% Slots,,rs_events.empty_end,0.00,5.04,
11.359905518,S0-C6,Backend_Bound.Memory_Bound,30.08,% Slots,,,0.00,5.04,
11.359905518,S0-C6,Backend_Bound.Core_Bound,14.64,% Slots,,,0.00,5.04,
11.359905518,S0-C6,Retiring.Microcode_Sequencer,14.27,% Slots,,idq.ms_uops,0.00,5.31,
11.359905518,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.32,
11.359905518,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.359905518,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.06,% Clocks,,idq.ms_switches,0.00,5.32,
11.359905518,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
11.359905518,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
11.359905518,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
11.359905518,S0-C7,Frontend_Bound,33.49,% Slots,,,0.00,5.04,
11.359905518,S0-C7,Backend_Bound,43.72,% Slots,,,0.00,5.04,
11.359905518,S0-C7,Retiring,17.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.359905518,S0-C7,Frontend_Bound.Frontend_Latency,25.44,% Slots,,rs_events.empty_end,0.00,5.04,
11.359905518,S0-C7,Backend_Bound.Memory_Bound,26.09,% Slots,,,0.00,5.04,
11.359905518,S0-C7,Backend_Bound.Core_Bound,17.63,% Slots,,,0.00,5.04,
11.359905518,S0-C7,Retiring.Microcode_Sequencer,14.10,% Slots,,idq.ms_uops,0.00,5.31,
11.359905518,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.32,
11.359905518,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.359905518,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.40,% Clocks,,idq.ms_switches,0.00,5.32,
11.359905518,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
11.359905518,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
11.359905518,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
11.359905518,S1-C0,Frontend_Bound.Frontend_Bandwidth,34.00,% Slots,,,0.00,5.04,
11.359905518,S1-C0,Backend_Bound.Memory_Bound,38.39,% Slots,,,0.00,5.04,<==
11.359905518,S1-C0,Retiring.Microcode_Sequencer,8.15,% Slots,,idq.ms_uops,0.00,5.3,
11.359905518,S1-C0,Backend_Bound,45.08,% Slots,,,0.00,5.04,
11.359905518,S1-C0,Retiring,25.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
11.359905518,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.14,% Clocks,,idq.ms_switches,0.00,5.33,
11.359905518,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.61,% Core_Clocks,,,0.00,5.23,
11.359905518,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.71,% Core_Clocks,,,0.00,5.31,
11.359905518,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
11.359905518,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
11.359905518,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
11.359905518,S1-C1,Frontend_Bound,33.07,% Slots,,,0.00,5.04,
11.359905518,S1-C1,Backend_Bound,41.94,% Slots,,,0.00,5.04,
11.359905518,S1-C1,Retiring,21.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.359905518,S1-C1,Frontend_Bound.Frontend_Latency,38.92,% Slots,,rs_events.empty_end,0.00,5.04,
11.359905518,S1-C1,Backend_Bound.Memory_Bound,28.38,% Slots,,,0.00,5.04,
11.359905518,S1-C1,Backend_Bound.Core_Bound,13.56,% Slots,,,0.00,5.04,
11.359905518,S1-C1,Retiring.Microcode_Sequencer,9.24,% Slots,,idq.ms_uops,0.00,5.31,
11.359905518,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.359905518,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.01,% Clocks,,idq.ms_switches,0.00,5.32,
11.359905518,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
11.359905518,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
11.359905518,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
11.359905518,S1-C2,Frontend_Bound,35.01,% Slots,,,0.00,5.04,<==
11.359905518,S1-C2,Bad_Speculation,11.39,% Slots,,,0.00,5.04,
11.359905518,S1-C2,Backend_Bound,13.04,% Slots,,,0.00,5.04,
11.359905518,S1-C2,Frontend_Bound.Frontend_Latency,18.98,% Slots,,rs_events.empty_end,0.00,5.04,
11.359905518,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.51,% Slots,,,0.00,5.04,
11.359905518,S1-C2,Bad_Speculation.Branch_Mispredicts,11.02,% Slots,,br_misp_retired.all_branches,0.00,5.04,
11.359905518,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.84,% Clocks,,,0.00,5.32,
11.359905518,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.359905518,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.17,% Core_Clocks,,,0.00,5.24,
11.359905518,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
11.359905518,S1-C3,Frontend_Bound,32.95,% Slots,,,0.00,5.04,
11.359905518,S1-C3,Backend_Bound,41.95,% Slots,,,0.00,5.04,
11.359905518,S1-C3,Retiring,18.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.359905518,S1-C3,Frontend_Bound.Frontend_Latency,28.15,% Slots,,rs_events.empty_end,0.00,5.04,
11.359905518,S1-C3,Backend_Bound.Memory_Bound,25.13,% Slots,,,0.00,5.04,
11.359905518,S1-C3,Backend_Bound.Core_Bound,16.82,% Slots,,,0.00,5.04,
11.359905518,S1-C3,Retiring.Microcode_Sequencer,15.29,% Slots,,idq.ms_uops,0.00,5.31,
11.359905518,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.73,% Clocks,,,0.00,5.32,
11.359905518,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.359905518,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.96,% Clocks,,idq.ms_switches,0.00,5.32,
11.359905518,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
11.359905518,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
11.359905518,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
11.359905518,S1-C4,Frontend_Bound,33.46,% Slots,,,0.00,5.05,
11.359905518,S1-C4,Backend_Bound,41.63,% Slots,,,0.00,5.05,
11.359905518,S1-C4,Retiring,17.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.359905518,S1-C4,Frontend_Bound.Frontend_Latency,38.42,% Slots,,rs_events.empty_end,0.00,5.05,
11.359905518,S1-C4,Backend_Bound.Memory_Bound,28.32,% Slots,,,0.00,5.05,
11.359905518,S1-C4,Backend_Bound.Core_Bound,13.31,% Slots,,,0.00,5.05,
11.359905518,S1-C4,Retiring.Microcode_Sequencer,13.83,% Slots,,idq.ms_uops,0.00,5.31,
11.359905518,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.32,
11.359905518,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.359905518,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.03,% Clocks,,idq.ms_switches,0.00,5.32,
11.359905518,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
11.359905518,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
11.359905518,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
11.359905518,S1-C5,Frontend_Bound,33.54,% Slots,,,0.00,5.05,
11.359905518,S1-C5,Backend_Bound,42.12,% Slots,,,0.00,5.04,
11.359905518,S1-C5,Retiring,17.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.359905518,S1-C5,Frontend_Bound.Frontend_Latency,42.80,% Slots,,rs_events.empty_end,0.00,5.05,
11.359905518,S1-C5,Backend_Bound.Memory_Bound,32.56,% Slots,,,0.00,5.04,
11.359905518,S1-C5,Retiring.Microcode_Sequencer,13.94,% Slots,,idq.ms_uops,0.00,5.31,
11.359905518,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.32,
11.359905518,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.359905518,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.94,% Clocks,,idq.ms_switches,0.00,5.32,
11.359905518,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
11.359905518,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
11.359905518,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
11.359905518,S1-C6,Frontend_Bound,34.03,% Slots,,,0.00,5.04,
11.359905518,S1-C6,Backend_Bound,41.18,% Slots,,,0.00,5.04,
11.359905518,S1-C6,Retiring,28.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.359905518,S1-C6,Frontend_Bound.Frontend_Latency,43.67,% Slots,,rs_events.empty_end,0.00,5.04,
11.359905518,S1-C6,Backend_Bound.Memory_Bound,29.85,% Slots,,,0.00,5.04,
11.359905518,S1-C6,Backend_Bound.Core_Bound,11.33,% Slots,,,0.00,5.04,
11.359905518,S1-C6,Retiring.Microcode_Sequencer,9.42,% Slots,,idq.ms_uops,0.00,5.31,
11.359905518,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.32,
11.359905518,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.359905518,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.14,% Clocks,,idq.ms_switches,0.00,5.32,
11.359905518,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
11.359905518,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
11.359905518,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
11.359905518,S1-C7,Frontend_Bound,25.17,% Slots,,,0.00,5.04,
11.359905518,S1-C7,Backend_Bound,46.34,% Slots,,,0.00,5.04,
11.359905518,S1-C7,Retiring,21.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
11.359905518,S1-C7,Frontend_Bound.Frontend_Latency,16.89,% Slots,,rs_events.empty_end,0.00,5.04,
11.359905518,S1-C7,Backend_Bound.Memory_Bound,27.69,% Slots,,,0.00,5.04,
11.359905518,S1-C7,Backend_Bound.Core_Bound,18.65,% Slots,,,0.00,5.04,
11.359905518,S1-C7,Retiring.Microcode_Sequencer,14.18,% Slots,,idq.ms_uops,0.00,5.31,
11.359905518,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
11.359905518,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.46,% Clocks,,idq.ms_switches,0.00,5.31,
11.359905518,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
11.359905518,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
11.359905518,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
11.359905518,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
11.359905518,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
11.359905518,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
11.359905518,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
11.359905518,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
11.359905518,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
11.359905518,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
11.359905518,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
11.359905518,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
11.359905518,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
11.359905518,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
11.359905518,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
11.359905518,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
11.359905518,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
11.359905518,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
12.868136918,S0-C0,Backend_Bound,76.42,% Slots,,,0.00,5.31,
12.868136918,S0-C0,Retiring,19.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.868136918,S0-C0,Backend_Bound.Memory_Bound,19.12,% Slots,,,0.00,5.3,
12.868136918,S0-C0,Backend_Bound.Core_Bound,57.30,% Slots,,,0.00,5.3,
12.868136918,S0-C0,Retiring.Microcode_Sequencer,10.26,% Slots,,idq.ms_uops,0.00,5.31,
12.868136918,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.06,% Clocks,,idq.ms_switches,0.00,5.3,
12.868136918,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
12.868136918,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
12.868136918,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.28,% Clocks,,,0.00,5.3,<==
12.868136918,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
12.868136918,S0-C1,Frontend_Bound,36.50,% Slots,,,0.00,5.31,
12.868136918,S0-C1,Backend_Bound,39.60,% Slots,,,0.00,5.31,
12.868136918,S0-C1,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
12.868136918,S0-C1,Frontend_Bound.Frontend_Latency,36.97,% Slots,,rs_events.empty_end,0.00,5.3,
12.868136918,S0-C1,Backend_Bound.Memory_Bound,24.36,% Slots,,,0.00,5.3,
12.868136918,S0-C1,Backend_Bound.Core_Bound,15.24,% Slots,,,0.00,5.3,
12.868136918,S0-C1,Retiring.Microcode_Sequencer,14.39,% Slots,,idq.ms_uops,0.00,5.3,
12.868136918,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.73,% Clocks,,,0.00,5.3,
12.868136918,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
12.868136918,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.51,% Clocks,,idq.ms_switches,0.00,5.3,
12.868136918,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
12.868136918,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
12.868136918,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.28,% Clocks,,,0.00,5.3,
12.868136918,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
12.868136918,S0-C2,Frontend_Bound,37.20,% Slots,,,0.00,5.31,
12.868136918,S0-C2,Backend_Bound,39.63,% Slots,,,0.00,5.31,
12.868136918,S0-C2,Retiring,16.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
12.868136918,S0-C2,Frontend_Bound.Frontend_Latency,36.97,% Slots,,rs_events.empty_end,0.00,5.3,
12.868136918,S0-C2,Backend_Bound.Memory_Bound,28.15,% Slots,,,0.00,5.3,
12.868136918,S0-C2,Backend_Bound.Core_Bound,11.48,% Slots,,,0.00,5.3,
12.868136918,S0-C2,Retiring.Microcode_Sequencer,12.31,% Slots,,idq.ms_uops,0.00,5.3,
12.868136918,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.3,
12.868136918,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
12.868136918,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.13,% Clocks,,idq.ms_switches,0.00,5.3,
12.868136918,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
12.868136918,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
12.868136918,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.86,% Clocks,,,0.00,5.3,
12.868136918,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
12.868136918,S0-C3,Frontend_Bound,36.91,% Slots,,,0.00,5.31,
12.868136918,S0-C3,Backend_Bound,39.96,% Slots,,,0.00,5.31,<==
12.868136918,S0-C3,Retiring,17.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
12.868136918,S0-C3,Frontend_Bound.Frontend_Latency,30.33,% Slots,,rs_events.empty_end,0.00,5.3,
12.868136918,S0-C3,Backend_Bound.Memory_Bound,22.42,% Slots,,,0.00,5.3,
12.868136918,S0-C3,Backend_Bound.Core_Bound,17.54,% Slots,,,0.00,5.3,
12.868136918,S0-C3,Retiring.Microcode_Sequencer,13.94,% Slots,,idq.ms_uops,0.00,5.3,
12.868136918,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.3,
12.868136918,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
12.868136918,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.96,% Clocks,,idq.ms_switches,0.00,5.3,
12.868136918,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
12.868136918,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
12.868136918,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.93,% Clocks,,,0.00,5.3,
12.868136918,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
12.868136918,S0-C4,Frontend_Bound,33.53,% Slots,,,0.00,5.31,
12.868136918,S0-C4,Backend_Bound,41.57,% Slots,,,0.00,5.31,<==
12.868136918,S0-C4,Retiring,17.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
12.868136918,S0-C4,Frontend_Bound.Frontend_Latency,37.54,% Slots,,rs_events.empty_end,0.00,5.3,
12.868136918,S0-C4,Backend_Bound.Memory_Bound,22.96,% Slots,,,0.00,5.3,
12.868136918,S0-C4,Backend_Bound.Core_Bound,18.62,% Slots,,,0.00,5.3,
12.868136918,S0-C4,Retiring.Microcode_Sequencer,14.44,% Slots,,idq.ms_uops,0.00,5.3,
12.868136918,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.3,
12.868136918,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
12.868136918,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.68,% Clocks,,idq.ms_switches,0.00,5.3,
12.868136918,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
12.868136918,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
12.868136918,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
12.868136918,S0-C5,Frontend_Bound,36.22,% Slots,,,0.00,5.31,
12.868136918,S0-C5,Backend_Bound,40.96,% Slots,,,0.00,5.31,
12.868136918,S0-C5,Retiring,16.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
12.868136918,S0-C5,Frontend_Bound.Frontend_Latency,27.94,% Slots,,rs_events.empty_end,0.00,5.3,
12.868136918,S0-C5,Backend_Bound.Memory_Bound,23.74,% Slots,,,0.00,5.3,
12.868136918,S0-C5,Backend_Bound.Core_Bound,17.22,% Slots,,,0.00,5.3,
12.868136918,S0-C5,Retiring.Microcode_Sequencer,13.23,% Slots,,idq.ms_uops,0.00,5.3,
12.868136918,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.3,
12.868136918,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
12.868136918,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.06,% Clocks,,idq.ms_switches,0.00,5.3,
12.868136918,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
12.868136918,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
12.868136918,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
12.868136918,S0-C6,Frontend_Bound,40.59,% Slots,,,0.00,5.31,
12.868136918,S0-C6,Backend_Bound,36.84,% Slots,,,0.00,5.31,
12.868136918,S0-C6,Retiring,17.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
12.868136918,S0-C6,Frontend_Bound.Frontend_Latency,20.45,% Slots,,rs_events.empty_end,0.00,5.3,<==
12.868136918,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.27,% Slots,,,0.00,5.31,
12.868136918,S0-C6,Backend_Bound.Memory_Bound,19.77,% Slots,,,0.00,5.3,
12.868136918,S0-C6,Backend_Bound.Core_Bound,17.07,% Slots,,,0.00,5.3,
12.868136918,S0-C6,Retiring.Microcode_Sequencer,13.27,% Slots,,idq.ms_uops,0.00,5.3,
12.868136918,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.3,
12.868136918,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
12.868136918,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.88,% Clocks,,idq.ms_switches,0.00,5.3,
12.868136918,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.18,% Core_Clocks,,,0.00,5.04,
12.868136918,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
12.868136918,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
12.868136918,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.64,% Clocks,,,0.00,5.3,
12.868136918,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
12.868136918,S0-C7,Frontend_Bound,34.41,% Slots,,,0.00,5.31,
12.868136918,S0-C7,Backend_Bound,42.55,% Slots,,,0.00,5.31,
12.868136918,S0-C7,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
12.868136918,S0-C7,Frontend_Bound.Frontend_Latency,40.91,% Slots,,rs_events.empty_end,0.00,5.3,
12.868136918,S0-C7,Backend_Bound.Memory_Bound,32.75,% Slots,,,0.00,5.3,
12.868136918,S0-C7,Retiring.Microcode_Sequencer,13.88,% Slots,,idq.ms_uops,0.00,5.3,
12.868136918,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.3,
12.868136918,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
12.868136918,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.09,% Clocks,,idq.ms_switches,0.00,5.3,
12.868136918,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
12.868136918,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
12.868136918,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
12.868136918,S1-C0,Frontend_Bound,25.30,% Slots,,,0.00,5.3,
12.868136918,S1-C0,Backend_Bound,44.68,% Slots,,,0.00,5.3,
12.868136918,S1-C0,Retiring,37.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.868136918,S1-C0,Frontend_Bound.Frontend_Latency,26.25,% Slots,,rs_events.empty_end,0.00,5.3,
12.868136918,S1-C0,Retiring.Microcode_Sequencer,6.25,% Slots,,idq.ms_uops,0.00,5.31,
12.868136918,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
12.868136918,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.76,% Clocks,,idq.ms_switches,0.00,5.3,
12.868136918,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
12.868136918,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
12.868136918,S1-C1,Frontend_Bound,26.76,% Slots,,,0.00,5.3,
12.868136918,S1-C1,Backend_Bound,49.51,% Slots,,,0.00,5.3,<==
12.868136918,S1-C1,Retiring,21.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.868136918,S1-C1,Frontend_Bound.Frontend_Latency,16.56,% Slots,,rs_events.empty_end,0.00,5.3,
12.868136918,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.32,% Slots,,,0.00,5.3,
12.868136918,S1-C1,Retiring.Microcode_Sequencer,8.75,% Slots,,idq.ms_uops,0.00,5.31,
12.868136918,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
12.868136918,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.00,% Clocks,,idq.ms_switches,0.00,5.3,
12.868136918,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.39,% Core_Clocks,,,0.00,5.04,
12.868136918,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
12.868136918,S1-C2,Frontend_Bound,34.13,% Slots,,,0.00,5.3,<==
12.868136918,S1-C2,Bad_Speculation,10.16,% Slots,,,0.00,5.3,
12.868136918,S1-C2,Backend_Bound,14.19,% Slots,,,0.00,5.3,
12.868136918,S1-C2,Frontend_Bound.Frontend_Latency,17.51,% Slots,,rs_events.empty_end,0.00,5.3,
12.868136918,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.66,% Slots,,,0.00,5.3,
12.868136918,S1-C2,Bad_Speculation.Branch_Mispredicts,9.82,% Slots,,br_misp_retired.all_branches,0.00,5.04,
12.868136918,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.3,
12.868136918,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
12.868136918,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.16,% Core_Clocks,,,0.00,5.04,
12.868136918,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
12.868136918,S1-C3,Frontend_Bound,34.44,% Slots,,,0.00,5.31,
12.868136918,S1-C3,Backend_Bound,41.36,% Slots,,,0.00,5.31,
12.868136918,S1-C3,Retiring,18.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.868136918,S1-C3,Frontend_Bound.Frontend_Latency,24.48,% Slots,,rs_events.empty_end,0.00,5.3,
12.868136918,S1-C3,Backend_Bound.Memory_Bound,25.87,% Slots,,,0.00,5.04,
12.868136918,S1-C3,Backend_Bound.Core_Bound,15.48,% Slots,,,0.00,5.04,
12.868136918,S1-C3,Retiring.Microcode_Sequencer,15.23,% Slots,,idq.ms_uops,0.00,5.31,
12.868136918,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.3,
12.868136918,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
12.868136918,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.77,% Clocks,,idq.ms_switches,0.00,5.3,
12.868136918,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
12.868136918,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.48,% Clocks,,,0.00,5.3,
12.868136918,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
12.868136918,S1-C4,Frontend_Bound,35.65,% Slots,,,0.00,5.3,
12.868136918,S1-C4,Backend_Bound,40.16,% Slots,,,0.00,5.3,
12.868136918,S1-C4,Retiring,17.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.868136918,S1-C4,Frontend_Bound.Frontend_Latency,25.84,% Slots,,rs_events.empty_end,0.00,5.3,
12.868136918,S1-C4,Backend_Bound.Memory_Bound,24.39,% Slots,,,0.00,5.04,
12.868136918,S1-C4,Backend_Bound.Core_Bound,15.77,% Slots,,,0.00,5.04,
12.868136918,S1-C4,Retiring.Microcode_Sequencer,14.34,% Slots,,idq.ms_uops,0.00,5.31,
12.868136918,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.01,% Clocks,,,0.00,5.3,
12.868136918,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
12.868136918,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.31,% Clocks,,idq.ms_switches,0.00,5.3,
12.868136918,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
12.868136918,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
12.868136918,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.67,% Clocks,,,0.00,5.3,
12.868136918,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
12.868136918,S1-C5,Frontend_Bound,36.62,% Slots,,,0.00,5.3,
12.868136918,S1-C5,Backend_Bound,39.54,% Slots,,,0.00,5.3,
12.868136918,S1-C5,Retiring,18.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.868136918,S1-C5,Frontend_Bound.Frontend_Latency,27.14,% Slots,,rs_events.empty_end,0.00,5.3,
12.868136918,S1-C5,Backend_Bound.Memory_Bound,24.94,% Slots,,,0.00,5.04,
12.868136918,S1-C5,Backend_Bound.Core_Bound,14.59,% Slots,,,0.00,5.04,
12.868136918,S1-C5,Retiring.Microcode_Sequencer,15.27,% Slots,,idq.ms_uops,0.00,5.31,
12.868136918,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.87,% Clocks,,,0.00,5.3,
12.868136918,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
12.868136918,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.79,% Clocks,,idq.ms_switches,0.00,5.3,
12.868136918,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
12.868136918,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.11,% Clocks,,,0.00,5.3,
12.868136918,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
12.868136918,S1-C6,Frontend_Bound,26.45,% Slots,,,0.00,5.3,
12.868136918,S1-C6,Backend_Bound,40.71,% Slots,,,0.00,5.3,
12.868136918,S1-C6,Retiring,29.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
12.868136918,S1-C6,Frontend_Bound.Frontend_Latency,15.94,% Slots,,rs_events.empty_end,0.00,5.3,
12.868136918,S1-C6,Frontend_Bound.Frontend_Bandwidth,19.08,% Slots,,,0.00,5.3,
12.868136918,S1-C6,Backend_Bound.Core_Bound,98.54,% Slots,,,0.00,5.04,
12.868136918,S1-C6,Retiring.Microcode_Sequencer,8.92,% Slots,,idq.ms_uops,0.00,5.31,
12.868136918,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.3,
12.868136918,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
12.868136918,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.90,% Clocks,,idq.ms_switches,0.00,5.3,
12.868136918,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.49,% Core_Clocks,,,0.00,5.04,
12.868136918,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.70,% Clocks,,,0.00,5.3,<==
12.868136918,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
12.868136918,S1-C7,Frontend_Bound,29.36,% Slots,,,0.00,5.31,
12.868136918,S1-C7,Backend_Bound,42.88,% Slots,,,0.00,5.31,
12.868136918,S1-C7,Retiring,25.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
12.868136918,S1-C7,Frontend_Bound.Frontend_Latency,29.40,% Slots,,rs_events.empty_end,0.00,5.31,
12.868136918,S1-C7,Backend_Bound.Memory_Bound,26.72,% Slots,,,0.00,5.04,
12.868136918,S1-C7,Backend_Bound.Core_Bound,16.17,% Slots,,,0.00,5.04,
12.868136918,S1-C7,Retiring.Microcode_Sequencer,9.30,% Slots,,idq.ms_uops,0.00,5.3,
12.868136918,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.23,% Clocks,,idq.ms_switches,0.00,5.3,
12.868136918,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
12.868136918,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.36,% Clocks,,,0.00,5.3,
12.868136918,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
12.868136918,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
12.868136918,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
12.868136918,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
12.868136918,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
12.868136918,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
12.868136918,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
12.868136918,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
12.868136918,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
12.868136918,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
12.868136918,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
12.868136918,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
12.868136918,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
12.868136918,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
12.868136918,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
12.868136918,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
12.868136918,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
14.372214696,S0-C0,Backend_Bound,66.09,% Slots,,,0.00,5.29,
14.372214696,S0-C0,Retiring,22.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
14.372214696,S0-C0,Backend_Bound.Memory_Bound,16.90,% Slots,,,0.00,5.03,
14.372214696,S0-C0,Backend_Bound.Core_Bound,49.19,% Slots,,,0.00,5.03,<==
14.372214696,S0-C0,Retiring.Microcode_Sequencer,6.15,% Slots,,idq.ms_uops,0.00,5.31,
14.372214696,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.21,% Clocks,,idq.ms_switches,0.00,5.3,
14.372214696,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
14.372214696,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
14.372214696,S0-C1,Frontend_Bound,37.94,% Slots,,,0.00,5.3,
14.372214696,S0-C1,Backend_Bound,38.62,% Slots,,,0.00,5.3,
14.372214696,S0-C1,Frontend_Bound.Frontend_Latency,70.73,% Slots,,rs_events.empty_end,0.00,5.3,
14.372214696,S0-C1,Backend_Bound.Memory_Bound,10.26,% Slots,,,0.00,5.04,
14.372214696,S0-C1,Backend_Bound.Core_Bound,28.36,% Slots,,,0.00,5.04,<==
14.372214696,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.28,% Clocks,,,0.00,5.31,
14.372214696,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
14.372214696,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
14.372214696,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
14.372214696,S0-C2,Frontend_Bound,21.94,% Slots,,,0.00,5.31,
14.372214696,S0-C2,Bad_Speculation,12.93,% Slots,,,0.00,5.31,
14.372214696,S0-C2,Backend_Bound,25.17,% Slots,,,0.00,5.31,
14.372214696,S0-C2,Frontend_Bound.Frontend_Latency,30.26,% Slots,,rs_events.empty_end,0.00,5.3,
14.372214696,S0-C2,Bad_Speculation.Branch_Mispredicts,12.75,% Slots,,br_misp_retired.all_branches,0.00,5.31,
14.372214696,S0-C2,Backend_Bound.Memory_Bound,35.12,% Slots,,,0.00,5.03,<==
14.372214696,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.09,% Clocks,,,0.00,5.3,
14.372214696,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
14.372214696,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
14.372214696,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
14.372214696,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
14.372214696,S0-C3,Frontend_Bound,40.80,% Slots,,,0.00,5.31,
14.372214696,S0-C3,Bad_Speculation,13.01,% Slots,,,0.00,5.31,
14.372214696,S0-C3,Backend_Bound,19.00,% Slots,,,0.00,5.31,
14.372214696,S0-C3,Frontend_Bound.Frontend_Latency,36.21,% Slots,,rs_events.empty_end,0.00,5.3,<==
14.372214696,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.46,% Slots,,,0.00,5.31,
14.372214696,S0-C3,Bad_Speculation.Branch_Mispredicts,12.82,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.372214696,S0-C3,Backend_Bound.Memory_Bound,13.24,% Slots,,,0.00,5.03,
14.372214696,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.54,% Clocks,,,0.00,5.3,
14.372214696,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
14.372214696,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.26,% Core_Clocks,,,0.00,5.31,
14.372214696,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.32,% Core_Clocks,,,0.00,5.31,
14.372214696,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
14.372214696,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
14.372214696,S0-C4,Frontend_Bound,31.56,% Slots,,,0.00,5.3,
14.372214696,S0-C4,Bad_Speculation,23.27,% Slots,,,0.00,5.3,
14.372214696,S0-C4,Backend_Bound,17.67,% Slots,,,0.00,5.3,
14.372214696,S0-C4,Frontend_Bound.Frontend_Latency,21.37,% Slots,,rs_events.empty_end,0.00,5.3,
14.372214696,S0-C4,Frontend_Bound.Frontend_Bandwidth,48.28,% Slots,,,0.00,5.3,
14.372214696,S0-C4,Bad_Speculation.Branch_Mispredicts,22.83,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.372214696,S0-C4,Backend_Bound.Core_Bound,12.16,% Slots,,,0.00,5.03,
14.372214696,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
14.372214696,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.10,% Core_Clocks,,,0.00,5.32,<==
14.372214696,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
14.372214696,S0-C5,Frontend_Bound,20.14,% Slots,,,0.00,5.3,
14.372214696,S0-C5,Bad_Speculation,13.06,% Slots,,,0.00,5.3,
14.372214696,S0-C5,Backend_Bound,27.73,% Slots,,,0.00,5.3,
14.372214696,S0-C5,Frontend_Bound.Frontend_Latency,23.22,% Slots,,rs_events.empty_end,0.00,5.3,
14.372214696,S0-C5,Bad_Speculation.Branch_Mispredicts,12.89,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.372214696,S0-C5,Backend_Bound.Memory_Bound,26.19,% Slots,,,0.00,5.04,
14.372214696,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.09,% Clocks,,,0.00,5.3,
14.372214696,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
14.372214696,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,<==
14.372214696,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
14.372214696,S0-C6,Frontend_Bound,39.31,% Slots,,,0.00,5.3,
14.372214696,S0-C6,Bad_Speculation,13.29,% Slots,,,0.00,5.3,
14.372214696,S0-C6,Backend_Bound,21.69,% Slots,,,0.00,5.3,
14.372214696,S0-C6,Frontend_Bound.Frontend_Latency,28.95,% Slots,,rs_events.empty_end,0.00,5.3,
14.372214696,S0-C6,Bad_Speculation.Branch_Mispredicts,13.08,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.372214696,S0-C6,Backend_Bound.Memory_Bound,15.99,% Slots,,,0.00,5.03,
14.372214696,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.3,
14.372214696,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
14.372214696,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
14.372214696,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
14.372214696,S0-C7,Frontend_Bound,33.97,% Slots,,,0.00,5.3,
14.372214696,S0-C7,Bad_Speculation,17.39,% Slots,,,0.00,5.3,
14.372214696,S0-C7,Backend_Bound,15.50,% Slots,,,0.00,5.3,
14.372214696,S0-C7,Frontend_Bound.Frontend_Bandwidth,70.30,% Slots,,,0.00,5.3,
14.372214696,S0-C7,Bad_Speculation.Branch_Mispredicts,16.68,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.372214696,S0-C7,Backend_Bound.Core_Bound,11.84,% Slots,,,0.00,5.03,
14.372214696,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.28,% Core_Clocks,,,0.00,5.31,<==
14.372214696,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
14.372214696,S1-C0,Frontend_Bound.Frontend_Bandwidth,42.58,% Slots,,,0.00,5.3,
14.372214696,S1-C0,Bad_Speculation.Branch_Mispredicts,11.52,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.372214696,S1-C0,Backend_Bound.Memory_Bound,55.84,% Slots,,,0.00,5.04,
14.372214696,S1-C0,Bad_Speculation,11.89,% Slots,,,0.00,5.3,
14.372214696,S1-C0,Backend_Bound,31.99,% Slots,,,0.00,5.3,
14.372214696,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.25,% Core_Clocks,,,0.00,5.3,
14.372214696,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.63,% Core_Clocks,,,0.00,5.31,
14.372214696,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,<==
14.372214696,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
14.372214696,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
14.372214696,S1-C1,Frontend_Bound,37.78,% Slots,,,0.00,5.3,
14.372214696,S1-C1,Bad_Speculation,14.14,% Slots,,,0.00,5.3,
14.372214696,S1-C1,Backend_Bound,23.54,% Slots,,,0.00,5.3,
14.372214696,S1-C1,Frontend_Bound.Frontend_Latency,30.43,% Slots,,rs_events.empty_end,0.00,5.3,
14.372214696,S1-C1,Bad_Speculation.Branch_Mispredicts,14.00,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.372214696,S1-C1,Backend_Bound.Memory_Bound,14.23,% Slots,,,0.00,5.04,
14.372214696,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.73,% Clocks,,,0.00,5.31,
14.372214696,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
14.372214696,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
14.372214696,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
14.372214696,S1-C2,Frontend_Bound,30.92,% Slots,,,0.00,5.31,<==
14.372214696,S1-C2,Bad_Speculation,10.65,% Slots,,,0.00,5.31,
14.372214696,S1-C2,Backend_Bound,15.37,% Slots,,,0.00,5.31,
14.372214696,S1-C2,Frontend_Bound.Frontend_Latency,15.94,% Slots,,rs_events.empty_end,0.00,5.3,
14.372214696,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.68,% Slots,,,0.00,5.31,
14.372214696,S1-C2,Bad_Speculation.Branch_Mispredicts,10.35,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.372214696,S1-C2,Backend_Bound.Memory_Bound,11.48,% Slots,,,0.00,5.04,
14.372214696,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.3,
14.372214696,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
14.372214696,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.51,% Core_Clocks,,,0.00,5.31,
14.372214696,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
14.372214696,S1-C3,Frontend_Bound,35.52,% Slots,,,0.00,5.3,
14.372214696,S1-C3,Bad_Speculation,16.66,% Slots,,,0.00,5.3,
14.372214696,S1-C3,Backend_Bound,18.68,% Slots,,,0.00,5.3,
14.372214696,S1-C3,Retiring,16.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
14.372214696,S1-C3,Frontend_Bound.Frontend_Bandwidth,21.59,% Slots,,,0.00,5.3,<==
14.372214696,S1-C3,Bad_Speculation.Branch_Mispredicts,16.18,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.372214696,S1-C3,Backend_Bound.Core_Bound,13.90,% Slots,,,0.00,5.04,
14.372214696,S1-C3,Retiring.Microcode_Sequencer,9.18,% Slots,,idq.ms_uops,0.00,5.3,
14.372214696,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.28,% Clocks,,idq.ms_switches,0.00,5.3,
14.372214696,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.22,% Clocks,,,0.00,5.31,
14.372214696,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
14.372214696,S1-C4,Frontend_Bound,33.87,% Slots,,,0.00,5.3,
14.372214696,S1-C4,Backend_Bound,41.80,% Slots,,,0.00,5.3,
14.372214696,S1-C4,Frontend_Bound.Frontend_Latency,38.47,% Slots,,rs_events.empty_end,0.00,5.3,
14.372214696,S1-C4,Backend_Bound.Memory_Bound,16.18,% Slots,,,0.00,5.04,
14.372214696,S1-C4,Backend_Bound.Core_Bound,25.62,% Slots,,,0.00,5.04,<==
14.372214696,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
14.372214696,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
14.372214696,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
14.372214696,S1-C5,Frontend_Bound,34.10,% Slots,,,0.00,5.31,
14.372214696,S1-C5,Bad_Speculation,13.92,% Slots,,,0.00,5.31,
14.372214696,S1-C5,Backend_Bound,21.63,% Slots,,,0.00,5.31,
14.372214696,S1-C5,Frontend_Bound.Frontend_Latency,15.94,% Slots,,rs_events.empty_end,0.00,5.3,
14.372214696,S1-C5,Frontend_Bound.Frontend_Bandwidth,30.53,% Slots,,,0.00,5.31,
14.372214696,S1-C5,Bad_Speculation.Branch_Mispredicts,13.74,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.372214696,S1-C5,Backend_Bound.Core_Bound,14.46,% Slots,,,0.00,5.04,
14.372214696,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.69,% Clocks,,,0.00,5.3,
14.372214696,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
14.372214696,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.11,% Core_Clocks,,,0.00,5.31,<==
14.372214696,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.79,% Core_Clocks,,,0.00,5.31,
14.372214696,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
14.372214696,S1-C6,Frontend_Bound,34.43,% Slots,,,0.00,5.3,
14.372214696,S1-C6,Bad_Speculation,13.27,% Slots,,,0.00,5.3,
14.372214696,S1-C6,Backend_Bound,20.80,% Slots,,,0.00,5.3,
14.372214696,S1-C6,Retiring,17.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
14.372214696,S1-C6,Frontend_Bound.Frontend_Latency,27.08,% Slots,,rs_events.empty_end,0.00,5.3,
14.372214696,S1-C6,Frontend_Bound.Frontend_Bandwidth,32.45,% Slots,,,0.00,5.3,
14.372214696,S1-C6,Bad_Speculation.Branch_Mispredicts,13.09,% Slots,,br_misp_retired.all_branches,0.00,5.03,
14.372214696,S1-C6,Backend_Bound.Memory_Bound,27.21,% Slots,,,0.00,5.04,
14.372214696,S1-C6,Retiring.Microcode_Sequencer,11.62,% Slots,,idq.ms_uops,0.00,5.31,
14.372214696,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.3,
14.372214696,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
14.372214696,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.24,% Clocks,,idq.ms_switches,0.00,5.3,
14.372214696,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.13,% Core_Clocks,,,0.00,5.31,<==
14.372214696,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.95,% Core_Clocks,,,0.00,5.31,
14.372214696,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
14.372214696,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
14.372214696,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
14.372214696,S1-C7,Frontend_Bound,43.33,% Slots,,,0.00,5.31,
14.372214696,S1-C7,Bad_Speculation,14.01,% Slots,,,0.00,5.31,
14.372214696,S1-C7,Backend_Bound,18.65,% Slots,,,0.00,5.31,
14.372214696,S1-C7,Retiring,19.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
14.372214696,S1-C7,Frontend_Bound.Frontend_Latency,29.63,% Slots,,rs_events.empty_end,0.00,5.3,
14.372214696,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.54,% Slots,,,0.00,5.31,
14.372214696,S1-C7,Bad_Speculation.Branch_Mispredicts,13.81,% Slots,,br_misp_retired.all_branches,0.00,5.03,
14.372214696,S1-C7,Backend_Bound.Core_Bound,10.46,% Slots,,,0.00,5.04,
14.372214696,S1-C7,Retiring.Microcode_Sequencer,12.49,% Slots,,idq.ms_uops,0.00,5.31,
14.372214696,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.60,% Clocks,,,0.00,5.3,
14.372214696,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
14.372214696,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.86,% Clocks,,idq.ms_switches,0.00,5.3,
14.372214696,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.17,% Core_Clocks,,,0.00,5.31,
14.372214696,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
14.372214696,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
14.372214696,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
14.372214696,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
14.372214696,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
14.372214696,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
14.372214696,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
14.372214696,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
14.372214696,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
14.372214696,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
14.372214696,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
14.372214696,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
14.372214696,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
14.372214696,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
14.372214696,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
14.372214696,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
14.372214696,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
19.95970141,S0-C0,Frontend_Bound,25.09,% Slots,,,0.00,5.3,
19.95970141,S0-C0,Bad_Speculation,17.66,% Slots,,,0.00,5.3,
19.95970141,S0-C0,Backend_Bound,26.73,% Slots,,,0.00,5.3,
19.95970141,S0-C0,Retiring,20.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
19.95970141,S0-C0,Frontend_Bound.Frontend_Latency,18.20,% Slots,,rs_events.empty_end,0.00,5.23,
19.95970141,S0-C0,Bad_Speculation.Branch_Mispredicts,17.32,% Slots,,br_misp_retired.all_branches,0.00,5.3,
19.95970141,S0-C0,Backend_Bound.Core_Bound,18.24,% Slots,,,0.00,5.23,<==
19.95970141,S0-C0,Retiring.Microcode_Sequencer,7.51,% Slots,,idq.ms_uops,0.00,5.22,
19.95970141,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.23,
19.95970141,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
19.95970141,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.67,% Clocks,,idq.ms_switches,0.00,5.23,
19.95970141,S0-C0-T0,MUX,5.22,%,,,0.00,100.0,
19.95970141,S0-C1,Frontend_Bound,24.06,% Slots,,,0.00,5.3,
19.95970141,S0-C1,Bad_Speculation,17.71,% Slots,,,0.00,5.3,
19.95970141,S0-C1,Backend_Bound,25.01,% Slots,,,0.00,5.3,
19.95970141,S0-C1,Retiring,25.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
19.95970141,S0-C1,Frontend_Bound.Frontend_Latency,20.11,% Slots,,rs_events.empty_end,0.00,5.23,
19.95970141,S0-C1,Bad_Speculation.Branch_Mispredicts,17.18,% Slots,,br_misp_retired.all_branches,0.00,5.3,
19.95970141,S0-C1,Backend_Bound.Memory_Bound,12.24,% Slots,,,0.00,5.23,
19.95970141,S0-C1,Backend_Bound.Core_Bound,12.77,% Slots,,,0.00,5.23,
19.95970141,S0-C1,Retiring.Microcode_Sequencer,3.36,% Slots,,idq.ms_uops,0.00,5.23,<==
19.95970141,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.54,% Clocks,,,0.00,5.22,
19.95970141,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
19.95970141,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.47,% Clocks,,idq.ms_switches,0.00,5.22,
19.95970141,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
19.95970141,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
19.95970141,S0-C1-T0,MUX,5.22,%,,,0.00,100.0,
19.95970141,S0-C2,Frontend_Bound,29.51,% Slots,,,0.00,5.3,
19.95970141,S0-C2,Bad_Speculation,18.35,% Slots,,,0.00,5.3,
19.95970141,S0-C2,Backend_Bound,19.96,% Slots,,,0.00,5.3,
19.95970141,S0-C2,Retiring,22.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
19.95970141,S0-C2,Frontend_Bound.Frontend_Latency,27.98,% Slots,,rs_events.empty_end,0.00,5.23,<==
19.95970141,S0-C2,Bad_Speculation.Branch_Mispredicts,17.97,% Slots,,br_misp_retired.all_branches,0.00,5.3,
19.95970141,S0-C2,Backend_Bound.Memory_Bound,23.13,% Slots,,,0.00,5.23,
19.95970141,S0-C2,Retiring.Microcode_Sequencer,6.24,% Slots,,idq.ms_uops,0.00,5.23,
19.95970141,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
19.95970141,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.31,% Clocks,,idq.ms_switches,0.00,5.23,
19.95970141,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
19.95970141,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
19.95970141,S0-C2-T0,MUX,5.22,%,,,0.00,100.0,
19.95970141,S0-C3,Frontend_Bound,28.93,% Slots,,,0.00,5.3,
19.95970141,S0-C3,Bad_Speculation,14.75,% Slots,,,0.00,5.3,
19.95970141,S0-C3,Backend_Bound,22.01,% Slots,,,0.00,5.3,
19.95970141,S0-C3,Frontend_Bound.Frontend_Latency,20.97,% Slots,,rs_events.empty_end,0.00,5.23,
19.95970141,S0-C3,Bad_Speculation.Branch_Mispredicts,14.56,% Slots,,br_misp_retired.all_branches,0.00,5.3,
19.95970141,S0-C3,Backend_Bound.Memory_Bound,18.44,% Slots,,,0.00,5.23,
19.95970141,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.23,
19.95970141,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
19.95970141,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
19.95970141,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
19.95970141,S0-C4,Frontend_Bound,37.88,% Slots,,,0.00,5.3,
19.95970141,S0-C4,Bad_Speculation,14.80,% Slots,,,0.00,5.3,
19.95970141,S0-C4,Backend_Bound,26.10,% Slots,,,0.00,5.3,
19.95970141,S0-C4,Retiring,28.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
19.95970141,S0-C4,Frontend_Bound.Frontend_Latency,29.10,% Slots,,rs_events.empty_end,0.00,5.23,<==
19.95970141,S0-C4,Bad_Speculation.Branch_Mispredicts,14.54,% Slots,,br_misp_retired.all_branches,0.00,5.3,
19.95970141,S0-C4,Backend_Bound.Memory_Bound,22.55,% Slots,,,0.00,5.23,
19.95970141,S0-C4,Retiring.Microcode_Sequencer,4.24,% Slots,,idq.ms_uops,0.00,5.23,
19.95970141,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
19.95970141,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.73,% Clocks,,idq.ms_switches,0.00,5.22,
19.95970141,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
19.95970141,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
19.95970141,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
19.95970141,S0-C5,Frontend_Bound,24.20,% Slots,,,0.00,5.3,
19.95970141,S0-C5,Bad_Speculation,15.41,% Slots,,,0.00,5.3,
19.95970141,S0-C5,Backend_Bound,29.22,% Slots,,,0.00,5.3,
19.95970141,S0-C5,Retiring,23.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
19.95970141,S0-C5,Frontend_Bound.Frontend_Latency,18.99,% Slots,,rs_events.empty_end,0.00,5.23,
19.95970141,S0-C5,Bad_Speculation.Branch_Mispredicts,15.09,% Slots,,br_misp_retired.all_branches,0.00,5.3,
19.95970141,S0-C5,Backend_Bound.Memory_Bound,24.31,% Slots,,,0.00,5.22,<==
19.95970141,S0-C5,Retiring.Microcode_Sequencer,5.79,% Slots,,idq.ms_uops,0.00,5.23,
19.95970141,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.23,
19.95970141,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
19.95970141,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.93,% Clocks,,idq.ms_switches,0.00,5.23,
19.95970141,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
19.95970141,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
19.95970141,S0-C5-T0,MUX,5.22,%,,,0.00,100.0,
19.95970141,S0-C6,Frontend_Bound,33.26,% Slots,,,0.00,5.3,
19.95970141,S0-C6,Bad_Speculation,13.95,% Slots,,,0.00,5.3,
19.95970141,S0-C6,Backend_Bound,28.14,% Slots,,,0.00,5.3,
19.95970141,S0-C6,Retiring,30.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
19.95970141,S0-C6,Frontend_Bound.Frontend_Latency,51.70,% Slots,,rs_events.empty_end,0.00,5.28,<==
19.95970141,S0-C6,Bad_Speculation.Branch_Mispredicts,13.73,% Slots,,br_misp_retired.all_branches,0.00,5.3,
19.95970141,S0-C6,Backend_Bound.Memory_Bound,12.94,% Slots,,,0.00,5.26,
19.95970141,S0-C6,Backend_Bound.Core_Bound,15.19,% Slots,,,0.00,5.26,
19.95970141,S0-C6,Retiring.Microcode_Sequencer,4.31,% Slots,,idq.ms_uops,0.00,5.23,
19.95970141,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.22,
19.95970141,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
19.95970141,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.56,% Clocks,,idq.ms_switches,0.00,5.22,
19.95970141,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
19.95970141,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
19.95970141,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.25,% Clocks,,,0.00,5.22,
19.95970141,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
19.95970141,S0-C7,Bad_Speculation,12.70,% Slots,,,0.00,5.3,
19.95970141,S0-C7,Bad_Speculation.Branch_Mispredicts,12.50,% Slots,,br_misp_retired.all_branches,0.00,5.3,
19.95970141,S0-C7,Backend_Bound,27.64,% Slots,,,0.00,5.3,<==
19.95970141,S0-C7,Backend_Bound.Memory_Bound,12.33,% Slots,,,0.00,5.27,
19.95970141,S0-C7,Backend_Bound.Core_Bound,15.31,% Slots,,,0.00,5.27,
19.95970141,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
19.95970141,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.06,% Clocks,,,0.00,5.23,
19.95970141,S0-C7-T0,MUX,5.22,%,,,0.00,100.0,
19.95970141,S1-C0,Frontend_Bound,36.41,% Slots,,,0.00,5.3,
19.95970141,S1-C0,Backend_Bound,16.85,% Slots,,,0.00,5.3,
19.95970141,S1-C0,Frontend_Bound.Frontend_Latency,24.74,% Slots,,rs_events.empty_end,0.00,5.28,
19.95970141,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.21,% Slots,,,0.00,5.23,
19.95970141,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
19.95970141,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.60,% Core_Clocks,,,0.00,5.3,
19.95970141,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.45,% Core_Clocks,,,0.00,5.23,
19.95970141,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
19.95970141,S1-C1,Frontend_Bound,26.70,% Slots,,,0.00,5.3,
19.95970141,S1-C1,Backend_Bound,44.15,% Slots,,,0.00,5.3,
19.95970141,S1-C1,Retiring,34.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
19.95970141,S1-C1,Frontend_Bound.Frontend_Latency,48.08,% Slots,,rs_events.empty_end,0.00,5.28,
19.95970141,S1-C1,Backend_Bound.Memory_Bound,33.60,% Slots,,,0.00,5.27,
19.95970141,S1-C1,Backend_Bound.Core_Bound,10.55,% Slots,,,0.00,5.27,
19.95970141,S1-C1,Retiring.Microcode_Sequencer,4.66,% Slots,,idq.ms_uops,0.00,5.23,
19.95970141,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.70,% Clocks,,idq.ms_switches,0.00,5.22,
19.95970141,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
19.95970141,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
19.95970141,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.70,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
19.95970141,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
19.95970141,S1-C2,Frontend_Bound,31.77,% Slots,,,0.00,5.3,
19.95970141,S1-C2,Bad_Speculation,12.40,% Slots,,,0.00,5.3,
19.95970141,S1-C2,Backend_Bound,22.31,% Slots,,,0.00,5.3,
19.95970141,S1-C2,Retiring,33.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
19.95970141,S1-C2,Frontend_Bound.Frontend_Latency,17.74,% Slots,,rs_events.empty_end,0.00,5.28,
19.95970141,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.59,% Slots,,,0.00,5.23,
19.95970141,S1-C2,Bad_Speculation.Branch_Mispredicts,11.66,% Slots,,br_misp_retired.all_branches,0.00,5.3,
19.95970141,S1-C2,Backend_Bound.Memory_Bound,23.66,% Slots,,,0.00,5.27,
19.95970141,S1-C2,Retiring.Microcode_Sequencer,6.20,% Slots,,idq.ms_uops,0.00,5.23,<==
19.95970141,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
19.95970141,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.92,% Clocks,,idq.ms_switches,0.00,5.22,
19.95970141,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.85,% Core_Clocks,,,0.00,5.3,
19.95970141,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.04,% Core_Clocks,,,0.00,5.23,
19.95970141,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
19.95970141,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
19.95970141,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
19.95970141,S1-C3,Frontend_Bound,31.62,% Slots,,,0.00,5.3,
19.95970141,S1-C3,Backend_Bound,40.82,% Slots,,,0.00,5.3,
19.95970141,S1-C3,Retiring,25.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
19.95970141,S1-C3,Frontend_Bound.Frontend_Latency,28.05,% Slots,,rs_events.empty_end,0.00,5.28,
19.95970141,S1-C3,Backend_Bound.Memory_Bound,63.55,% Slots,,,0.00,5.27,<==
19.95970141,S1-C3,Retiring.Microcode_Sequencer,5.53,% Slots,,idq.ms_uops,0.00,5.23,
19.95970141,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.86,% Clocks,,,0.00,5.22,
19.95970141,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
19.95970141,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.82,% Clocks,,idq.ms_switches,0.00,5.22,
19.95970141,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,17.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
19.95970141,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
19.95970141,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.49,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
19.95970141,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
19.95970141,S1-C4,Backend_Bound,76.46,% Slots,,,0.00,5.3,
19.95970141,S1-C4,Retiring,19.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
19.95970141,S1-C4,Backend_Bound.Memory_Bound,20.12,% Slots,,,0.00,5.3,
19.95970141,S1-C4,Backend_Bound.Core_Bound,56.34,% Slots,,,0.00,5.3,
19.95970141,S1-C4,Retiring.Microcode_Sequencer,10.08,% Slots,,idq.ms_uops,0.00,5.23,
19.95970141,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.25,% Clocks,,idq.ms_switches,0.00,5.22,
19.95970141,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
19.95970141,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.01,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
19.95970141,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,89.70,% Clocks,,,0.00,5.22,<==
19.95970141,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
19.95970141,S1-C5,Frontend_Bound,35.67,% Slots,,,0.00,5.3,
19.95970141,S1-C5,Backend_Bound,40.51,% Slots,,,0.00,5.3,
19.95970141,S1-C5,Retiring,19.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
19.95970141,S1-C5,Frontend_Bound.Frontend_Latency,34.84,% Slots,,rs_events.empty_end,0.00,5.29,
19.95970141,S1-C5,Backend_Bound.Memory_Bound,36.51,% Slots,,,0.00,5.27,<==
19.95970141,S1-C5,Retiring.Microcode_Sequencer,6.35,% Slots,,idq.ms_uops,0.00,5.23,
19.95970141,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
19.95970141,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.12,% Clocks,,idq.ms_switches,0.00,5.22,
19.95970141,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
19.95970141,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
19.95970141,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
19.95970141,S1-C6,Frontend_Bound,34.60,% Slots,,,0.00,5.3,
19.95970141,S1-C6,Bad_Speculation,12.03,% Slots,,,0.00,5.3,
19.95970141,S1-C6,Backend_Bound,24.85,% Slots,,,0.00,5.3,
19.95970141,S1-C6,Frontend_Bound.Frontend_Latency,25.84,% Slots,,rs_events.empty_end,0.00,5.29,
19.95970141,S1-C6,Bad_Speculation.Branch_Mispredicts,11.83,% Slots,,br_misp_retired.all_branches,0.00,5.3,
19.95970141,S1-C6,Backend_Bound.Memory_Bound,16.42,% Slots,,,0.00,5.27,
19.95970141,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.22,
19.95970141,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
19.95970141,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
19.95970141,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
19.95970141,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
19.95970141,S1-C7,Bad_Speculation,14.02,% Slots,,,0.00,5.3,
19.95970141,S1-C7,Bad_Speculation.Branch_Mispredicts,13.79,% Slots,,br_misp_retired.all_branches,0.00,5.3,
19.95970141,S1-C7,Backend_Bound,36.89,% Slots,,,0.00,5.3,
19.95970141,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
19.95970141,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
19.95970141,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
19.95970141,S0-C0-T1,MUX,5.22,%,,,0.00,100.0,
19.95970141,S0-C1-T1,MUX,5.22,%,,,0.00,100.0,
19.95970141,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
19.95970141,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
19.95970141,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
19.95970141,S0-C5-T1,MUX,5.22,%,,,0.00,100.0,
19.95970141,S0-C6-T1,MUX,5.22,%,,,0.00,100.0,
19.95970141,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
19.95970141,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
19.95970141,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
19.95970141,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
19.95970141,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
19.95970141,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
19.95970141,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
19.95970141,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
19.95970141,S1-C7-T1,MUX,5.22,%,,,0.00,100.0,
22.532123135,S0-C0,Frontend_Bound,34.40,% Slots,,,0.00,5.13,
22.532123135,S0-C0,Backend_Bound,41.56,% Slots,,,0.00,5.13,
22.532123135,S0-C0,Retiring,16.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
22.532123135,S0-C0,Frontend_Bound.Frontend_Latency,34.07,% Slots,,rs_events.empty_end,0.00,5.13,
22.532123135,S0-C0,Backend_Bound.Memory_Bound,28.35,% Slots,,,0.00,5.13,
22.532123135,S0-C0,Backend_Bound.Core_Bound,13.21,% Slots,,,0.00,5.13,
22.532123135,S0-C0,Retiring.Microcode_Sequencer,12.05,% Slots,,idq.ms_uops,0.00,5.28,
22.532123135,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.29,
22.532123135,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
22.532123135,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.59,% Clocks,,idq.ms_switches,0.00,5.29,
22.532123135,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
22.532123135,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.532123135,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
22.532123135,S0-C1,Frontend_Bound,35.59,% Slots,,,0.00,5.13,
22.532123135,S0-C1,Backend_Bound,20.20,% Slots,,,0.00,5.13,
22.532123135,S0-C1,Frontend_Bound.Frontend_Latency,27.23,% Slots,,rs_events.empty_end,0.00,5.13,<==
22.532123135,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.46,% Slots,,,0.00,5.13,
22.532123135,S0-C1,Backend_Bound.Memory_Bound,24.64,% Slots,,,0.00,5.13,
22.532123135,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.29,
22.532123135,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
22.532123135,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.77,% Core_Clocks,,,0.00,5.21,
22.532123135,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
22.532123135,S0-C2,Backend_Bound,75.21,% Slots,,,0.00,5.13,
22.532123135,S0-C2,Retiring,19.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
22.532123135,S0-C2,Backend_Bound.Memory_Bound,18.40,% Slots,,,0.00,5.13,
22.532123135,S0-C2,Backend_Bound.Core_Bound,56.80,% Slots,,,0.00,5.13,
22.532123135,S0-C2,Retiring.Microcode_Sequencer,10.36,% Slots,,idq.ms_uops,0.00,5.28,
22.532123135,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.58,% Clocks,,idq.ms_switches,0.00,5.29,
22.532123135,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
22.532123135,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.532123135,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.22,% Clocks,,,0.00,5.28,<==
22.532123135,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
22.532123135,S0-C3,Frontend_Bound,36.50,% Slots,,,0.00,5.13,
22.532123135,S0-C3,Backend_Bound,40.24,% Slots,,,0.00,5.13,
22.532123135,S0-C3,Retiring,23.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
22.532123135,S0-C3,Frontend_Bound.Frontend_Latency,31.57,% Slots,,rs_events.empty_end,0.00,5.13,
22.532123135,S0-C3,Backend_Bound.Memory_Bound,27.69,% Slots,,,0.00,5.13,
22.532123135,S0-C3,Backend_Bound.Core_Bound,12.55,% Slots,,,0.00,5.13,
22.532123135,S0-C3,Retiring.Microcode_Sequencer,8.34,% Slots,,idq.ms_uops,0.00,5.28,
22.532123135,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.79,% Clocks,,,0.00,5.29,
22.532123135,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
22.532123135,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.33,% Clocks,,idq.ms_switches,0.00,5.29,
22.532123135,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
22.532123135,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.532123135,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.02,% Clocks,,,0.00,5.28,
22.532123135,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
22.532123135,S0-C4,Frontend_Bound,36.20,% Slots,,,0.00,5.13,
22.532123135,S0-C4,Backend_Bound,40.85,% Slots,,,0.00,5.13,
22.532123135,S0-C4,Retiring,17.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
22.532123135,S0-C4,Frontend_Bound.Frontend_Latency,37.76,% Slots,,rs_events.empty_end,0.00,5.13,
22.532123135,S0-C4,Backend_Bound.Memory_Bound,35.99,% Slots,,,0.00,5.13,
22.532123135,S0-C4,Retiring.Microcode_Sequencer,13.72,% Slots,,idq.ms_uops,0.00,5.28,
22.532123135,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.29,
22.532123135,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
22.532123135,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.03,% Clocks,,idq.ms_switches,0.00,5.29,
22.532123135,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,<==
22.532123135,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.532123135,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
22.532123135,S0-C5,Frontend_Bound,31.45,% Slots,,,0.00,5.13,
22.532123135,S0-C5,Bad_Speculation,12.19,% Slots,,,0.00,5.13,
22.532123135,S0-C5,Backend_Bound,35.44,% Slots,,,0.00,5.13,<==
22.532123135,S0-C5,Retiring,17.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
22.532123135,S0-C5,Frontend_Bound.Frontend_Latency,25.34,% Slots,,rs_events.empty_end,0.00,5.13,
22.532123135,S0-C5,Frontend_Bound.Frontend_Bandwidth,81.97,% Slots,,,0.00,5.13,
22.532123135,S0-C5,Bad_Speculation.Branch_Mispredicts,11.09,% Slots,,br_misp_retired.all_branches,0.00,5.13,
22.532123135,S0-C5,Retiring.Microcode_Sequencer,13.33,% Slots,,idq.ms_uops,0.00,5.28,
22.532123135,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.29,
22.532123135,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
22.532123135,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.57,% Clocks,,idq.ms_switches,0.00,5.29,
22.532123135,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
22.532123135,S0-C6,Frontend_Bound,35.10,% Slots,,,0.00,5.13,
22.532123135,S0-C6,Backend_Bound,41.68,% Slots,,,0.00,5.13,
22.532123135,S0-C6,Retiring,37.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
22.532123135,S0-C6,Frontend_Bound.Frontend_Latency,31.69,% Slots,,rs_events.empty_end,0.00,5.13,
22.532123135,S0-C6,Backend_Bound.Memory_Bound,26.89,% Slots,,,0.00,5.13,<==
22.532123135,S0-C6,Backend_Bound.Core_Bound,14.79,% Slots,,,0.00,5.13,
22.532123135,S0-C6,Retiring.Microcode_Sequencer,4.89,% Slots,,idq.ms_uops,0.00,5.28,
22.532123135,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.42,% Clocks,,,0.00,5.29,
22.532123135,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
22.532123135,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.05,% Clocks,,idq.ms_switches,0.00,5.29,
22.532123135,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
22.532123135,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.532123135,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.60,% Clocks,,,0.00,5.28,
22.532123135,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
22.532123135,S0-C7,Frontend_Bound,20.83,% Slots,,,0.00,5.13,
22.532123135,S0-C7,Bad_Speculation,21.76,% Slots,,,0.00,5.13,
22.532123135,S0-C7,Backend_Bound,18.99,% Slots,,,0.00,5.13,
22.532123135,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.14,% Slots,,,0.00,5.13,
22.532123135,S0-C7,Bad_Speculation.Branch_Mispredicts,21.44,% Slots,,br_misp_retired.all_branches,0.00,5.13,<==
22.532123135,S0-C7,Backend_Bound.Core_Bound,10.33,% Slots,,,0.00,5.13,
22.532123135,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.29,% Core_Clocks,,,0.00,5.29,
22.532123135,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
22.532123135,S1-C0,Frontend_Bound,37.95,% Slots,,,0.00,5.13,<==
22.532123135,S1-C0,Backend_Bound,13.02,% Slots,,,0.00,5.13,
22.532123135,S1-C0,Frontend_Bound.Frontend_Latency,22.56,% Slots,,rs_events.empty_end,0.00,5.13,
22.532123135,S1-C0,Frontend_Bound.Frontend_Bandwidth,20.58,% Slots,,,0.00,5.13,
22.532123135,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.29,
22.532123135,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
22.532123135,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.00,% Core_Clocks,,,0.00,5.29,
22.532123135,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
22.532123135,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.11,% Slots,,,0.00,5.13,
22.532123135,S1-C1,Backend_Bound.Memory_Bound,14.83,% Slots,,,0.00,5.13,
22.532123135,S1-C1,Backend_Bound.Core_Bound,29.07,% Slots,,,0.00,5.13,<==
22.532123135,S1-C1,Retiring.Microcode_Sequencer,5.73,% Slots,,idq.ms_uops,0.00,5.28,
22.532123135,S1-C1,Backend_Bound,43.89,% Slots,,,0.00,5.13,
22.532123135,S1-C1,Retiring,35.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
22.532123135,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.08,% Clocks,,idq.ms_switches,0.00,5.29,
22.532123135,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.60,% Core_Clocks,,,0.00,5.29,
22.532123135,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
22.532123135,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.532123135,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
22.532123135,S1-C2,Frontend_Bound,32.83,% Slots,,,0.00,5.13,
22.532123135,S1-C2,Backend_Bound,41.77,% Slots,,,0.00,5.13,
22.532123135,S1-C2,Retiring,33.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
22.532123135,S1-C2,Frontend_Bound.Frontend_Latency,30.59,% Slots,,rs_events.empty_end,0.00,5.13,
22.532123135,S1-C2,Backend_Bound.Memory_Bound,31.20,% Slots,,,0.00,5.13,
22.532123135,S1-C2,Backend_Bound.Core_Bound,10.57,% Slots,,,0.00,5.13,
22.532123135,S1-C2,Retiring.Microcode_Sequencer,7.46,% Slots,,idq.ms_uops,0.00,5.28,
22.532123135,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
22.532123135,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.90,% Clocks,,idq.ms_switches,0.00,5.29,
22.532123135,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
22.532123135,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.532123135,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.17,% Clocks,,,0.00,5.28,
22.532123135,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
22.532123135,S1-C3,Frontend_Bound,34.52,% Slots,,,0.00,5.13,
22.532123135,S1-C3,Backend_Bound,41.91,% Slots,,,0.00,5.13,
22.532123135,S1-C3,Retiring,18.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
22.532123135,S1-C3,Frontend_Bound.Frontend_Latency,32.39,% Slots,,rs_events.empty_end,0.00,5.13,
22.532123135,S1-C3,Backend_Bound.Memory_Bound,30.19,% Slots,,,0.00,5.13,
22.532123135,S1-C3,Backend_Bound.Core_Bound,11.72,% Slots,,,0.00,5.13,
22.532123135,S1-C3,Retiring.Microcode_Sequencer,14.53,% Slots,,idq.ms_uops,0.00,5.28,
22.532123135,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.66,% Clocks,,,0.00,5.29,
22.532123135,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
22.532123135,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.21,% Clocks,,idq.ms_switches,0.00,5.29,
22.532123135,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
22.532123135,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.532123135,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
22.532123135,S1-C4,Frontend_Bound,36.02,% Slots,,,0.00,5.13,
22.532123135,S1-C4,Backend_Bound,40.78,% Slots,,,0.00,5.13,
22.532123135,S1-C4,Retiring,17.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
22.532123135,S1-C4,Frontend_Bound.Frontend_Latency,36.24,% Slots,,rs_events.empty_end,0.00,5.13,
22.532123135,S1-C4,Backend_Bound.Memory_Bound,31.76,% Slots,,,0.00,5.13,
22.532123135,S1-C4,Retiring.Microcode_Sequencer,14.21,% Slots,,idq.ms_uops,0.00,5.28,
22.532123135,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.17,% Clocks,,,0.00,5.29,
22.532123135,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
22.532123135,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.17,% Clocks,,idq.ms_switches,0.00,5.29,
22.532123135,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
22.532123135,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.532123135,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
22.532123135,S1-C5,Frontend_Bound,35.86,% Slots,,,0.00,5.13,
22.532123135,S1-C5,Backend_Bound,40.46,% Slots,,,0.00,5.13,
22.532123135,S1-C5,Retiring,18.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
22.532123135,S1-C5,Frontend_Bound.Frontend_Latency,28.75,% Slots,,rs_events.empty_end,0.00,5.13,
22.532123135,S1-C5,Backend_Bound.Memory_Bound,28.15,% Slots,,,0.00,5.13,<==
22.532123135,S1-C5,Backend_Bound.Core_Bound,12.31,% Slots,,,0.00,5.13,
22.532123135,S1-C5,Retiring.Microcode_Sequencer,14.17,% Slots,,idq.ms_uops,0.00,5.28,
22.532123135,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.29,
22.532123135,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
22.532123135,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.34,% Clocks,,idq.ms_switches,0.00,5.29,
22.532123135,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
22.532123135,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
22.532123135,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
22.532123135,S1-C6,Frontend_Bound,35.35,% Slots,,,0.00,5.13,
22.532123135,S1-C6,Backend_Bound,40.71,% Slots,,,0.00,5.13,
22.532123135,S1-C6,Retiring,27.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
22.532123135,S1-C6,Frontend_Bound.Frontend_Latency,32.72,% Slots,,rs_events.empty_end,0.00,5.13,
22.532123135,S1-C6,Backend_Bound.Memory_Bound,35.42,% Slots,,,0.00,5.13,
22.532123135,S1-C6,Retiring.Microcode_Sequencer,9.68,% Slots,,idq.ms_uops,0.00,5.28,
22.532123135,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.29,
22.532123135,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
22.532123135,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.44,% Clocks,,idq.ms_switches,0.00,5.29,
22.532123135,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
22.532123135,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.532123135,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
22.532123135,S1-C7,Frontend_Bound,33.86,% Slots,,,0.00,5.13,
22.532123135,S1-C7,Backend_Bound,42.46,% Slots,,,0.00,5.13,
22.532123135,S1-C7,Retiring,18.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
22.532123135,S1-C7,Frontend_Bound.Frontend_Latency,26.16,% Slots,,rs_events.empty_end,0.00,5.13,
22.532123135,S1-C7,Backend_Bound.Memory_Bound,27.85,% Slots,,,0.00,5.13,
22.532123135,S1-C7,Backend_Bound.Core_Bound,14.60,% Slots,,,0.00,5.13,
22.532123135,S1-C7,Retiring.Microcode_Sequencer,15.52,% Slots,,idq.ms_uops,0.00,5.28,
22.532123135,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.76,% Clocks,,,0.00,5.29,
22.532123135,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
22.532123135,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.96,% Clocks,,idq.ms_switches,0.00,5.29,
22.532123135,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
22.532123135,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
22.532123135,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.91,% Clocks,,,0.00,5.29,
22.532123135,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
22.532123135,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
22.532123135,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
22.532123135,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
22.532123135,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
22.532123135,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
22.532123135,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
22.532123135,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
22.532123135,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
22.532123135,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
22.532123135,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
22.532123135,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
22.532123135,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
22.532123135,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
22.532123135,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
22.532123135,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
22.532123135,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
24.052840971,S0-C0,Frontend_Bound,34.23,% Slots,,,0.00,5.25,
24.052840971,S0-C0,Backend_Bound,43.30,% Slots,,,0.00,5.25,
24.052840971,S0-C0,Retiring,16.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.052840971,S0-C0,Frontend_Bound.Frontend_Latency,27.55,% Slots,,rs_events.empty_end,0.00,5.25,
24.052840971,S0-C0,Backend_Bound.Memory_Bound,24.54,% Slots,,,0.00,5.25,
24.052840971,S0-C0,Backend_Bound.Core_Bound,18.76,% Slots,,,0.00,5.25,
24.052840971,S0-C0,Retiring.Microcode_Sequencer,12.00,% Slots,,idq.ms_uops,0.00,5.26,
24.052840971,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.64,% Clocks,,,0.00,5.25,
24.052840971,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.052840971,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.66,% Clocks,,idq.ms_switches,0.00,5.25,
24.052840971,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
24.052840971,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
24.052840971,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.57,% Clocks,,,0.00,5.25,
24.052840971,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
24.052840971,S0-C1,Frontend_Bound,38.91,% Slots,,,0.00,5.26,
24.052840971,S0-C1,Backend_Bound,37.71,% Slots,,,0.00,5.26,
24.052840971,S0-C1,Retiring,17.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.052840971,S0-C1,Frontend_Bound.Frontend_Latency,21.93,% Slots,,rs_events.empty_end,0.00,5.26,<==
24.052840971,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.94,% Slots,,,0.00,5.26,
24.052840971,S0-C1,Backend_Bound.Memory_Bound,22.35,% Slots,,,0.00,5.26,
24.052840971,S0-C1,Backend_Bound.Core_Bound,15.36,% Slots,,,0.00,5.26,
24.052840971,S0-C1,Retiring.Microcode_Sequencer,13.60,% Slots,,idq.ms_uops,0.00,5.26,
24.052840971,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.13,% Clocks,,,0.00,5.26,
24.052840971,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.052840971,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.77,% Clocks,,idq.ms_switches,0.00,5.26,
24.052840971,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.65,% Core_Clocks,,,0.00,5.32,
24.052840971,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
24.052840971,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
24.052840971,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
24.052840971,S0-C2,Frontend_Bound,37.18,% Slots,,,0.00,5.26,
24.052840971,S0-C2,Backend_Bound,39.54,% Slots,,,0.00,5.26,
24.052840971,S0-C2,Retiring,17.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.052840971,S0-C2,Frontend_Bound.Frontend_Latency,25.67,% Slots,,rs_events.empty_end,0.00,5.26,
24.052840971,S0-C2,Backend_Bound.Memory_Bound,16.93,% Slots,,,0.00,5.26,
24.052840971,S0-C2,Backend_Bound.Core_Bound,22.61,% Slots,,,0.00,5.26,
24.052840971,S0-C2,Retiring.Microcode_Sequencer,13.91,% Slots,,idq.ms_uops,0.00,5.26,
24.052840971,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.51,% Clocks,,,0.00,5.26,
24.052840971,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.052840971,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.28,% Clocks,,idq.ms_switches,0.00,5.26,
24.052840971,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
24.052840971,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
24.052840971,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.15,% Clocks,,,0.00,5.26,<==
24.052840971,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
24.052840971,S0-C3,Frontend_Bound,36.95,% Slots,,,0.00,5.25,
24.052840971,S0-C3,Backend_Bound,39.44,% Slots,,,0.00,5.25,<==
24.052840971,S0-C3,Retiring,17.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
24.052840971,S0-C3,Frontend_Bound.Frontend_Latency,22.52,% Slots,,rs_events.empty_end,0.00,5.25,
24.052840971,S0-C3,Backend_Bound.Memory_Bound,20.97,% Slots,,,0.00,5.25,
24.052840971,S0-C3,Backend_Bound.Core_Bound,18.46,% Slots,,,0.00,5.25,
24.052840971,S0-C3,Retiring.Microcode_Sequencer,14.20,% Slots,,idq.ms_uops,0.00,5.27,
24.052840971,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.26,
24.052840971,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.052840971,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.35,% Clocks,,idq.ms_switches,0.00,5.26,
24.052840971,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
24.052840971,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
24.052840971,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
24.052840971,S0-C4,Frontend_Bound,36.19,% Slots,,,0.00,5.25,
24.052840971,S0-C4,Backend_Bound,40.07,% Slots,,,0.00,5.25,
24.052840971,S0-C4,Retiring,16.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.052840971,S0-C4,Frontend_Bound.Frontend_Latency,32.89,% Slots,,rs_events.empty_end,0.00,5.25,
24.052840971,S0-C4,Backend_Bound.Memory_Bound,23.01,% Slots,,,0.00,5.25,
24.052840971,S0-C4,Backend_Bound.Core_Bound,17.06,% Slots,,,0.00,5.25,
24.052840971,S0-C4,Retiring.Microcode_Sequencer,12.60,% Slots,,idq.ms_uops,0.00,5.26,
24.052840971,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.36,% Clocks,,,0.00,5.25,
24.052840971,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.052840971,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.29,% Clocks,,idq.ms_switches,0.00,5.25,
24.052840971,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
24.052840971,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
24.052840971,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
24.052840971,S0-C5,Frontend_Bound,34.46,% Slots,,,0.00,5.26,
24.052840971,S0-C5,Backend_Bound,42.40,% Slots,,,0.00,5.26,
24.052840971,S0-C5,Retiring,17.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.052840971,S0-C5,Frontend_Bound.Frontend_Latency,34.82,% Slots,,rs_events.empty_end,0.00,5.26,
24.052840971,S0-C5,Backend_Bound.Memory_Bound,28.40,% Slots,,,0.00,5.26,
24.052840971,S0-C5,Backend_Bound.Core_Bound,14.00,% Slots,,,0.00,5.26,
24.052840971,S0-C5,Retiring.Microcode_Sequencer,13.93,% Slots,,idq.ms_uops,0.00,5.26,
24.052840971,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.26,
24.052840971,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.052840971,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.18,% Clocks,,idq.ms_switches,0.00,5.26,
24.052840971,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
24.052840971,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
24.052840971,S0-C5-T0,MUX,5.26,%,,,0.00,100.0,
24.052840971,S0-C6,Frontend_Bound,35.93,% Slots,,,0.00,5.26,
24.052840971,S0-C6,Backend_Bound,40.94,% Slots,,,0.00,5.26,
24.052840971,S0-C6,Retiring,16.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.052840971,S0-C6,Frontend_Bound.Frontend_Latency,31.18,% Slots,,rs_events.empty_end,0.00,5.26,
24.052840971,S0-C6,Backend_Bound.Memory_Bound,26.72,% Slots,,,0.00,5.26,
24.052840971,S0-C6,Backend_Bound.Core_Bound,14.22,% Slots,,,0.00,5.26,
24.052840971,S0-C6,Retiring.Microcode_Sequencer,12.10,% Slots,,idq.ms_uops,0.00,5.26,
24.052840971,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.26,
24.052840971,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.052840971,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.40,% Clocks,,idq.ms_switches,0.00,5.26,
24.052840971,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
24.052840971,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
24.052840971,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
24.052840971,S0-C7,Backend_Bound,72.16,% Slots,,,0.00,5.25,
24.052840971,S0-C7,Retiring,19.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.052840971,S0-C7,Backend_Bound.Memory_Bound,19.54,% Slots,,,0.00,5.25,
24.052840971,S0-C7,Backend_Bound.Core_Bound,52.63,% Slots,,,0.00,5.25,
24.052840971,S0-C7,Retiring.Microcode_Sequencer,10.80,% Slots,,idq.ms_uops,0.00,5.26,
24.052840971,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.20,% Clocks,,idq.ms_switches,0.00,5.25,
24.052840971,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
24.052840971,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
24.052840971,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.15,% Clocks,,,0.00,5.26,<==
24.052840971,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
24.052840971,S1-C0,Frontend_Bound,38.04,% Slots,,,0.00,5.25,
24.052840971,S1-C0,Bad_Speculation,10.23,% Slots,,,0.00,5.25,
24.052840971,S1-C0,Backend_Bound,12.83,% Slots,,,0.00,5.25,
24.052840971,S1-C0,Frontend_Bound.Frontend_Latency,23.71,% Slots,,rs_events.empty_end,0.00,5.25,<==
24.052840971,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.53,% Slots,,,0.00,5.25,
24.052840971,S1-C0,Bad_Speculation.Branch_Mispredicts,9.87,% Slots,,br_misp_retired.all_branches,0.00,5.25,
24.052840971,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.26,
24.052840971,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.052840971,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.34,% Core_Clocks,,,0.00,5.26,
24.052840971,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
24.052840971,S1-C1,Frontend_Bound,24.50,% Slots,,,0.00,5.25,
24.052840971,S1-C1,Backend_Bound,50.23,% Slots,,,0.00,5.25,
24.052840971,S1-C1,Retiring,23.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.052840971,S1-C1,Frontend_Bound.Frontend_Latency,15.44,% Slots,,rs_events.empty_end,0.00,5.25,
24.052840971,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.06,% Slots,,,0.00,5.25,
24.052840971,S1-C1,Backend_Bound.Memory_Bound,35.73,% Slots,,,0.00,5.25,
24.052840971,S1-C1,Backend_Bound.Core_Bound,14.50,% Slots,,,0.00,5.25,
24.052840971,S1-C1,Retiring.Microcode_Sequencer,7.73,% Slots,,idq.ms_uops,0.00,5.26,
24.052840971,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.052840971,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.54,% Clocks,,idq.ms_switches,0.00,5.25,
24.052840971,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.96,% Core_Clocks,,,0.00,5.26,
24.052840971,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,<==
24.052840971,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
24.052840971,S1-C2,Frontend_Bound.Frontend_Bandwidth,26.07,% Slots,,,0.00,5.26,
24.052840971,S1-C2,Backend_Bound.Memory_Bound,19.19,% Slots,,,0.00,5.25,
24.052840971,S1-C2,Backend_Bound.Core_Bound,24.48,% Slots,,,0.00,5.25,<==
24.052840971,S1-C2,Retiring.Microcode_Sequencer,8.61,% Slots,,idq.ms_uops,0.00,5.26,
24.052840971,S1-C2,Backend_Bound,43.68,% Slots,,,0.00,5.26,
24.052840971,S1-C2,Retiring,27.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.052840971,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.98,% Clocks,,idq.ms_switches,0.00,5.25,
24.052840971,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.66,% Core_Clocks,,,0.00,5.27,
24.052840971,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.81,% Core_Clocks,,,0.00,5.26,
24.052840971,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
24.052840971,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
24.052840971,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
24.052840971,S1-C3,Frontend_Bound,33.11,% Slots,,,0.00,5.26,
24.052840971,S1-C3,Backend_Bound,41.97,% Slots,,,0.00,5.26,
24.052840971,S1-C3,Retiring,18.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.052840971,S1-C3,Frontend_Bound.Frontend_Latency,28.74,% Slots,,rs_events.empty_end,0.00,5.26,
24.052840971,S1-C3,Backend_Bound.Memory_Bound,25.44,% Slots,,,0.00,5.26,
24.052840971,S1-C3,Backend_Bound.Core_Bound,16.52,% Slots,,,0.00,5.26,
24.052840971,S1-C3,Retiring.Microcode_Sequencer,14.67,% Slots,,idq.ms_uops,0.00,5.26,
24.052840971,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.25,
24.052840971,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.052840971,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.56,% Clocks,,idq.ms_switches,0.00,5.25,
24.052840971,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
24.052840971,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
24.052840971,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.75,% Clocks,,,0.00,5.26,
24.052840971,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
24.052840971,S1-C4,Frontend_Bound,34.79,% Slots,,,0.00,5.26,
24.052840971,S1-C4,Backend_Bound,40.78,% Slots,,,0.00,5.26,
24.052840971,S1-C4,Retiring,18.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.052840971,S1-C4,Frontend_Bound.Frontend_Latency,27.87,% Slots,,rs_events.empty_end,0.00,5.26,
24.052840971,S1-C4,Backend_Bound.Memory_Bound,23.15,% Slots,,,0.00,5.26,
24.052840971,S1-C4,Backend_Bound.Core_Bound,17.63,% Slots,,,0.00,5.26,
24.052840971,S1-C4,Retiring.Microcode_Sequencer,14.64,% Slots,,idq.ms_uops,0.00,5.26,
24.052840971,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.76,% Clocks,,,0.00,5.25,
24.052840971,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.052840971,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.41,% Clocks,,idq.ms_switches,0.00,5.25,
24.052840971,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
24.052840971,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
24.052840971,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.59,% Clocks,,,0.00,5.26,
24.052840971,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
24.052840971,S1-C5,Frontend_Bound,33.49,% Slots,,,0.00,5.26,
24.052840971,S1-C5,Backend_Bound,41.74,% Slots,,,0.00,5.26,
24.052840971,S1-C5,Retiring,18.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.052840971,S1-C5,Frontend_Bound.Frontend_Latency,29.27,% Slots,,rs_events.empty_end,0.00,5.26,
24.052840971,S1-C5,Backend_Bound.Memory_Bound,27.15,% Slots,,,0.00,5.26,
24.052840971,S1-C5,Backend_Bound.Core_Bound,14.59,% Slots,,,0.00,5.26,
24.052840971,S1-C5,Retiring.Microcode_Sequencer,14.78,% Slots,,idq.ms_uops,0.00,5.26,
24.052840971,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.26,
24.052840971,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.052840971,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.51,% Clocks,,idq.ms_switches,0.00,5.26,
24.052840971,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
24.052840971,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
24.052840971,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.90,% Clocks,,,0.00,5.26,
24.052840971,S1-C5-T0,MUX,5.26,%,,,0.00,100.0,
24.052840971,S1-C6,Frontend_Bound,25.39,% Slots,,,0.00,5.26,
24.052840971,S1-C6,Backend_Bound,42.48,% Slots,,,0.00,5.26,
24.052840971,S1-C6,Retiring,29.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.052840971,S1-C6,Frontend_Bound.Frontend_Bandwidth,20.17,% Slots,,,0.00,5.26,
24.052840971,S1-C6,Backend_Bound.Memory_Bound,14.66,% Slots,,,0.00,5.26,
24.052840971,S1-C6,Backend_Bound.Core_Bound,27.82,% Slots,,,0.00,5.26,
24.052840971,S1-C6,Retiring.Microcode_Sequencer,8.72,% Slots,,idq.ms_uops,0.00,5.26,
24.052840971,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.24,% Clocks,,idq.ms_switches,0.00,5.25,
24.052840971,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.46,% Core_Clocks,,,0.00,5.26,
24.052840971,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
24.052840971,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.91,% Clocks,,,0.00,5.25,<==
24.052840971,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
24.052840971,S1-C7,Frontend_Bound,33.53,% Slots,,,0.00,5.26,
24.052840971,S1-C7,Backend_Bound,41.96,% Slots,,,0.00,5.26,
24.052840971,S1-C7,Retiring,19.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
24.052840971,S1-C7,Frontend_Bound.Frontend_Latency,28.44,% Slots,,rs_events.empty_end,0.00,5.26,
24.052840971,S1-C7,Backend_Bound.Memory_Bound,26.37,% Slots,,,0.00,5.26,
24.052840971,S1-C7,Backend_Bound.Core_Bound,15.60,% Slots,,,0.00,5.26,
24.052840971,S1-C7,Retiring.Microcode_Sequencer,15.75,% Slots,,idq.ms_uops,0.00,5.26,
24.052840971,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,0.00,5.26,
24.052840971,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
24.052840971,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.28,% Clocks,,idq.ms_switches,0.00,5.26,
24.052840971,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
24.052840971,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
24.052840971,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.45,% Clocks,,,0.00,5.26,
24.052840971,S1-C7-T0,MUX,5.26,%,,,0.00,100.0,
24.052840971,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
24.052840971,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
24.052840971,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
24.052840971,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
24.052840971,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
24.052840971,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
24.052840971,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
24.052840971,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
24.052840971,S1-C0-T1,MUX,5.26,%,,,0.00,100.0,
24.052840971,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
24.052840971,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
24.052840971,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
24.052840971,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
24.052840971,S1-C5-T1,MUX,5.26,%,,,0.00,100.0,
24.052840971,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
24.052840971,S1-C7-T1,MUX,5.26,%,,,0.00,100.0,
26.232825362,S0-C0,Frontend_Bound,36.94,% Slots,,,0.00,5.32,
26.232825362,S0-C0,Bad_Speculation,10.68,% Slots,,,0.00,5.32,
26.232825362,S0-C0,Backend_Bound,16.63,% Slots,,,0.00,5.32,
26.232825362,S0-C0,Frontend_Bound.Frontend_Latency,21.76,% Slots,,rs_events.empty_end,0.00,5.32,
26.232825362,S0-C0,Frontend_Bound.Frontend_Bandwidth,29.13,% Slots,,,0.00,5.32,<==
26.232825362,S0-C0,Bad_Speculation.Branch_Mispredicts,10.36,% Slots,,br_misp_retired.all_branches,0.00,5.13,
26.232825362,S0-C0,Backend_Bound.Memory_Bound,10.77,% Slots,,,0.00,5.14,
26.232825362,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.06,% Clocks,,,0.00,5.32,
26.232825362,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
26.232825362,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
26.232825362,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
26.232825362,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
26.232825362,S0-C1,Frontend_Bound,37.26,% Slots,,,0.00,5.32,
26.232825362,S0-C1,Bad_Speculation,17.29,% Slots,,,0.00,5.32,
26.232825362,S0-C1,Backend_Bound,23.48,% Slots,,,0.00,5.32,
26.232825362,S0-C1,Frontend_Bound.Frontend_Bandwidth,34.05,% Slots,,,0.00,5.32,
26.232825362,S0-C1,Bad_Speculation.Branch_Mispredicts,16.89,% Slots,,br_misp_retired.all_branches,0.00,5.13,
26.232825362,S0-C1,Backend_Bound.Memory_Bound,13.48,% Slots,,,0.00,5.14,
26.232825362,S0-C1,Backend_Bound.Core_Bound,10.01,% Slots,,,0.00,5.14,
26.232825362,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.35,% Core_Clocks,,,0.00,5.16,<==
26.232825362,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
26.232825362,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
26.232825362,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
26.232825362,S0-C2,Frontend_Bound,36.84,% Slots,,,0.00,5.32,<==
26.232825362,S0-C2,Bad_Speculation,12.33,% Slots,,,0.00,5.32,
26.232825362,S0-C2,Backend_Bound,24.01,% Slots,,,0.00,5.32,
26.232825362,S0-C2,Frontend_Bound.Frontend_Latency,25.15,% Slots,,rs_events.empty_end,0.00,5.32,
26.232825362,S0-C2,Frontend_Bound.Frontend_Bandwidth,25.78,% Slots,,,0.00,5.32,
26.232825362,S0-C2,Bad_Speculation.Branch_Mispredicts,12.12,% Slots,,br_misp_retired.all_branches,0.00,5.14,
26.232825362,S0-C2,Backend_Bound.Core_Bound,14.44,% Slots,,,0.00,5.14,
26.232825362,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.32,
26.232825362,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
26.232825362,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.62,% Core_Clocks,,,0.00,5.16,
26.232825362,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.95,% Core_Clocks,,,0.00,5.32,
26.232825362,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
26.232825362,S0-C3,Frontend_Bound,25.76,% Slots,,,0.00,5.32,
26.232825362,S0-C3,Bad_Speculation,14.60,% Slots,,,0.00,5.32,
26.232825362,S0-C3,Backend_Bound,25.80,% Slots,,,0.00,5.32,
26.232825362,S0-C3,Frontend_Bound.Frontend_Latency,15.01,% Slots,,rs_events.empty_end,0.00,5.32,
26.232825362,S0-C3,Bad_Speculation.Branch_Mispredicts,14.44,% Slots,,br_misp_retired.all_branches,0.00,5.14,
26.232825362,S0-C3,Backend_Bound.Memory_Bound,23.46,% Slots,,,0.00,5.14,
26.232825362,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.32,
26.232825362,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
26.232825362,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,<==
26.232825362,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
26.232825362,S0-C4,Frontend_Bound,39.22,% Slots,,,0.00,5.32,
26.232825362,S0-C4,Backend_Bound,36.25,% Slots,,,0.00,5.32,
26.232825362,S0-C4,Frontend_Bound.Frontend_Latency,17.62,% Slots,,rs_events.empty_end,0.00,5.32,
26.232825362,S0-C4,Backend_Bound.Memory_Bound,18.21,% Slots,,,0.00,5.14,
26.232825362,S0-C4,Backend_Bound.Core_Bound,18.03,% Slots,,,0.00,5.14,
26.232825362,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.32,
26.232825362,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
26.232825362,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
26.232825362,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
26.232825362,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
26.232825362,S0-C5,Bad_Speculation,15.67,% Slots,,,0.00,5.32,
26.232825362,S0-C5,Bad_Speculation.Branch_Mispredicts,15.45,% Slots,,br_misp_retired.all_branches,0.00,5.14,
26.232825362,S0-C5,Backend_Bound,40.04,% Slots,,,0.00,5.32,<==
26.232825362,S0-C5,Backend_Bound.Memory_Bound,21.96,% Slots,,,0.00,5.14,
26.232825362,S0-C5,Backend_Bound.Core_Bound,18.08,% Slots,,,0.00,5.14,
26.232825362,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,18.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
26.232825362,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
26.232825362,S0-C6,Frontend_Bound,34.31,% Slots,,,0.00,5.31,
26.232825362,S0-C6,Bad_Speculation,12.96,% Slots,,,0.00,5.31,
26.232825362,S0-C6,Backend_Bound,25.58,% Slots,,,0.00,5.31,
26.232825362,S0-C6,Frontend_Bound.Frontend_Latency,20.53,% Slots,,rs_events.empty_end,0.00,5.31,
26.232825362,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.75,% Slots,,,0.00,5.31,
26.232825362,S0-C6,Bad_Speculation.Branch_Mispredicts,12.80,% Slots,,br_misp_retired.all_branches,0.00,5.14,
26.232825362,S0-C6,Backend_Bound.Memory_Bound,10.46,% Slots,,,0.00,5.15,
26.232825362,S0-C6,Backend_Bound.Core_Bound,15.12,% Slots,,,0.00,5.15,
26.232825362,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.20,% Clocks,,,0.00,5.32,
26.232825362,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
26.232825362,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.69,% Core_Clocks,,,0.00,5.14,
26.232825362,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
26.232825362,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
26.232825362,S0-C7,Frontend_Bound,41.42,% Slots,,,0.00,5.32,
26.232825362,S0-C7,Bad_Speculation,13.12,% Slots,,,0.00,5.32,
26.232825362,S0-C7,Backend_Bound,26.58,% Slots,,,0.00,5.32,
26.232825362,S0-C7,Retiring,16.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
26.232825362,S0-C7,Frontend_Bound.Frontend_Latency,35.38,% Slots,,rs_events.empty_end,0.00,5.32,
26.232825362,S0-C7,Bad_Speculation.Branch_Mispredicts,12.66,% Slots,,br_misp_retired.all_branches,0.00,5.14,
26.232825362,S0-C7,Backend_Bound.Memory_Bound,13.73,% Slots,,,0.00,5.14,
26.232825362,S0-C7,Backend_Bound.Core_Bound,12.84,% Slots,,,0.00,5.14,
26.232825362,S0-C7,Retiring.Microcode_Sequencer,7.94,% Slots,,idq.ms_uops,0.00,5.32,
26.232825362,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.44,% Clocks,,,0.00,5.32,
26.232825362,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
26.232825362,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.81,% Clocks,,idq.ms_switches,0.00,5.32,
26.232825362,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
26.232825362,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
26.232825362,S1-C0,Frontend_Bound,38.64,% Slots,,,0.00,5.32,
26.232825362,S1-C0,Bad_Speculation,11.39,% Slots,,,0.00,5.32,
26.232825362,S1-C0,Backend_Bound,17.52,% Slots,,,0.00,5.32,
26.232825362,S1-C0,Frontend_Bound.Frontend_Latency,24.53,% Slots,,rs_events.empty_end,0.00,5.32,<==
26.232825362,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.22,% Slots,,,0.00,5.32,
26.232825362,S1-C0,Bad_Speculation.Branch_Mispredicts,11.10,% Slots,,br_misp_retired.all_branches,0.00,5.14,
26.232825362,S1-C0,Backend_Bound.Memory_Bound,10.27,% Slots,,,0.00,5.14,
26.232825362,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.32,
26.232825362,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
26.232825362,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.93,% Core_Clocks,,,0.00,5.14,
26.232825362,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
26.232825362,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
26.232825362,S1-C1,Frontend_Bound,31.23,% Slots,,,0.00,5.32,
26.232825362,S1-C1,Bad_Speculation,10.21,% Slots,,,0.00,5.32,
26.232825362,S1-C1,Backend_Bound,28.35,% Slots,,,0.00,5.32,
26.232825362,S1-C1,Frontend_Bound.Frontend_Latency,27.61,% Slots,,rs_events.empty_end,0.00,5.32,
26.232825362,S1-C1,Bad_Speculation.Branch_Mispredicts,10.12,% Slots,,br_misp_retired.all_branches,0.00,5.14,
26.232825362,S1-C1,Backend_Bound.Core_Bound,19.70,% Slots,,,0.00,5.14,
26.232825362,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.89,% Clocks,,,0.00,5.32,
26.232825362,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
26.232825362,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,83.61,% Clocks,,,0.00,5.32,
26.232825362,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
26.232825362,S1-C2,Backend_Bound,39.62,% Slots,,,0.00,5.32,<==
26.232825362,S1-C2,Backend_Bound.Memory_Bound,21.76,% Slots,,,0.00,5.14,
26.232825362,S1-C2,Backend_Bound.Core_Bound,17.87,% Slots,,,0.00,5.14,
26.232825362,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
26.232825362,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.25,% Clocks,,,0.00,5.32,
26.232825362,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
26.232825362,S1-C3,Frontend_Bound,40.43,% Slots,,,0.00,5.31,
26.232825362,S1-C3,Bad_Speculation,10.59,% Slots,,,0.00,5.31,
26.232825362,S1-C3,Backend_Bound,23.14,% Slots,,,0.00,5.31,
26.232825362,S1-C3,Frontend_Bound.Frontend_Latency,46.74,% Slots,,rs_events.empty_end,0.00,5.31,
26.232825362,S1-C3,Bad_Speculation.Branch_Mispredicts,10.41,% Slots,,br_misp_retired.all_branches,0.00,5.14,
26.232825362,S1-C3,Backend_Bound.Memory_Bound,22.77,% Slots,,,0.00,5.14,
26.232825362,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.32,
26.232825362,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
26.232825362,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
26.232825362,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
26.232825362,S1-C4,Bad_Speculation,10.46,% Slots,,,0.00,5.32,
26.232825362,S1-C4,Bad_Speculation.Branch_Mispredicts,10.35,% Slots,,br_misp_retired.all_branches,0.00,5.14,
26.232825362,S1-C4,Backend_Bound,41.93,% Slots,,,0.00,5.32,
26.232825362,S1-C4,Backend_Bound.Memory_Bound,29.24,% Slots,,,0.00,5.14,
26.232825362,S1-C4,Backend_Bound.Core_Bound,12.69,% Slots,,,0.00,5.14,
26.232825362,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,<==
26.232825362,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
26.232825362,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.08,% Slots,,,0.00,5.32,
26.232825362,S1-C5,Bad_Speculation.Branch_Mispredicts,15.81,% Slots,,br_misp_retired.all_branches,0.00,5.13,
26.232825362,S1-C5,Backend_Bound.Memory_Bound,38.72,% Slots,,,0.00,5.13,
26.232825362,S1-C5,Bad_Speculation,15.93,% Slots,,,0.00,5.32,
26.232825362,S1-C5,Backend_Bound,26.67,% Slots,,,0.00,5.32,
26.232825362,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.44,% Core_Clocks,,,0.00,5.32,
26.232825362,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,<==
26.232825362,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
26.232825362,S1-C6,Frontend_Bound,23.64,% Slots,,,0.00,5.32,
26.232825362,S1-C6,Bad_Speculation,13.89,% Slots,,,0.00,5.32,
26.232825362,S1-C6,Backend_Bound,29.20,% Slots,,,0.00,5.32,
26.232825362,S1-C6,Retiring,22.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
26.232825362,S1-C6,Frontend_Bound.Frontend_Latency,21.53,% Slots,,rs_events.empty_end,0.00,5.32,
26.232825362,S1-C6,Frontend_Bound.Frontend_Bandwidth,28.91,% Slots,,,0.00,5.32,
26.232825362,S1-C6,Bad_Speculation.Branch_Mispredicts,13.64,% Slots,,br_misp_retired.all_branches,0.00,5.14,
26.232825362,S1-C6,Backend_Bound.Core_Bound,89.02,% Slots,,,0.00,5.14,
26.232825362,S1-C6,Retiring.Microcode_Sequencer,5.27,% Slots,,idq.ms_uops,0.00,5.32,
26.232825362,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.16,% Clocks,,,0.00,5.32,
26.232825362,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
26.232825362,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.34,% Clocks,,idq.ms_switches,0.00,5.32,
26.232825362,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.39,% Core_Clocks,,,0.00,5.33,
26.232825362,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.99,% Clocks,,,0.00,5.32,<==
26.232825362,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
26.232825362,S1-C7,Frontend_Bound,33.57,% Slots,,,0.00,5.32,
26.232825362,S1-C7,Backend_Bound,29.39,% Slots,,,0.00,5.32,
26.232825362,S1-C7,Frontend_Bound.Frontend_Latency,24.49,% Slots,,rs_events.empty_end,0.00,5.32,
26.232825362,S1-C7,Backend_Bound.Memory_Bound,13.48,% Slots,,,0.00,5.13,
26.232825362,S1-C7,Backend_Bound.Core_Bound,15.91,% Slots,,,0.00,5.13,
26.232825362,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.83,% Clocks,,,0.00,5.32,
26.232825362,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
26.232825362,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.14,
26.232825362,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.14,
26.232825362,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
26.232825362,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
26.232825362,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
26.232825362,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
26.232825362,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
26.232825362,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
26.232825362,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
26.232825362,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
26.232825362,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
26.232825362,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
26.232825362,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
26.232825362,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
26.232825362,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
26.232825362,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
26.232825362,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
26.232825362,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
26.232825362,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
27.722164604,S0-C0,Frontend_Bound,20.20,% Slots,,,0.00,5.37,
27.722164604,S0-C0,Bad_Speculation,16.25,% Slots,,,0.00,5.37,
27.722164604,S0-C0,Backend_Bound,30.13,% Slots,,,0.00,5.37,
27.722164604,S0-C0,Bad_Speculation.Branch_Mispredicts,16.04,% Slots,,br_misp_retired.all_branches,0.00,5.37,
27.722164604,S0-C0,Backend_Bound.Memory_Bound,12.41,% Slots,,,0.00,5.37,
27.722164604,S0-C0,Backend_Bound.Core_Bound,17.73,% Slots,,,0.00,5.37,
27.722164604,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
27.722164604,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.03,% Clocks,,,0.00,5.1,<==
27.722164604,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
27.722164604,S0-C1,Frontend_Bound,38.09,% Slots,,,0.00,5.36,
27.722164604,S0-C1,Backend_Bound,37.75,% Slots,,,0.00,5.36,
27.722164604,S0-C1,Backend_Bound.Memory_Bound,17.65,% Slots,,,0.00,5.36,
27.722164604,S0-C1,Backend_Bound.Core_Bound,20.10,% Slots,,,0.00,5.36,
27.722164604,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.36,% Clocks,,,0.00,5.1,
27.722164604,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
27.722164604,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
27.722164604,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
27.722164604,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
27.722164604,S0-C2,Frontend_Bound,33.51,% Slots,,,0.00,5.36,
27.722164604,S0-C2,Bad_Speculation,14.08,% Slots,,,0.00,5.36,
27.722164604,S0-C2,Backend_Bound,17.49,% Slots,,,0.00,5.36,
27.722164604,S0-C2,Frontend_Bound.Frontend_Latency,27.81,% Slots,,rs_events.empty_end,0.00,5.36,
27.722164604,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.98,% Slots,,,0.00,5.1,
27.722164604,S0-C2,Bad_Speculation.Branch_Mispredicts,13.85,% Slots,,br_misp_retired.all_branches,0.00,5.36,
27.722164604,S0-C2,Backend_Bound.Memory_Bound,16.14,% Slots,,,0.00,5.36,
27.722164604,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.34,% Clocks,,,0.00,5.1,
27.722164604,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
27.722164604,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.56,% Core_Clocks,,,0.00,5.37,
27.722164604,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.33,% Core_Clocks,,,0.00,5.36,
27.722164604,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
27.722164604,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
27.722164604,S0-C3,Frontend_Bound,27.13,% Slots,,,0.00,5.36,
27.722164604,S0-C3,Bad_Speculation,16.80,% Slots,,,0.00,5.36,
27.722164604,S0-C3,Backend_Bound,22.00,% Slots,,,0.00,5.36,
27.722164604,S0-C3,Frontend_Bound.Frontend_Latency,24.92,% Slots,,rs_events.empty_end,0.00,5.36,
27.722164604,S0-C3,Bad_Speculation.Branch_Mispredicts,16.67,% Slots,,br_misp_retired.all_branches,0.00,5.36,
27.722164604,S0-C3,Backend_Bound.Core_Bound,44.10,% Slots,,,0.00,5.36,
27.722164604,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.44,% Clocks,,,0.00,5.1,
27.722164604,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
27.722164604,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
27.722164604,S0-C4,Frontend_Bound,32.07,% Slots,,,0.00,5.36,
27.722164604,S0-C4,Bad_Speculation,12.46,% Slots,,,0.00,5.36,
27.722164604,S0-C4,Backend_Bound,29.36,% Slots,,,0.00,5.36,
27.722164604,S0-C4,Frontend_Bound.Frontend_Latency,24.17,% Slots,,rs_events.empty_end,0.00,5.36,
27.722164604,S0-C4,Bad_Speculation.Branch_Mispredicts,12.11,% Slots,,br_misp_retired.all_branches,0.00,5.36,
27.722164604,S0-C4,Backend_Bound.Memory_Bound,10.97,% Slots,,,0.00,5.36,
27.722164604,S0-C4,Backend_Bound.Core_Bound,18.40,% Slots,,,0.00,5.36,
27.722164604,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.21,% Clocks,,,0.00,5.1,
27.722164604,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
27.722164604,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
27.722164604,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.62,% Clocks,,,0.00,5.11,
27.722164604,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
27.722164604,S0-C5,Frontend_Bound,42.16,% Slots,,,0.00,5.37,
27.722164604,S0-C5,Bad_Speculation,17.50,% Slots,,,0.00,5.37,
27.722164604,S0-C5,Backend_Bound,17.50,% Slots,,,0.00,5.37,
27.722164604,S0-C5,Frontend_Bound.Frontend_Latency,23.40,% Slots,,rs_events.empty_end,0.00,5.37,
27.722164604,S0-C5,Bad_Speculation.Branch_Mispredicts,17.06,% Slots,,br_misp_retired.all_branches,0.00,5.37,
27.722164604,S0-C5,Backend_Bound.Memory_Bound,11.48,% Slots,,,0.00,5.37,
27.722164604,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.07,% Clocks,,,0.00,5.1,
27.722164604,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
27.722164604,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
27.722164604,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
27.722164604,S0-C6,Frontend_Bound,23.81,% Slots,,,0.00,5.37,
27.722164604,S0-C6,Bad_Speculation,22.35,% Slots,,,0.00,5.37,
27.722164604,S0-C6,Backend_Bound,24.08,% Slots,,,0.00,5.37,
27.722164604,S0-C6,Bad_Speculation.Branch_Mispredicts,22.01,% Slots,,br_misp_retired.all_branches,0.00,5.37,
27.722164604,S0-C6,Backend_Bound.Core_Bound,16.13,% Slots,,,0.00,5.37,
27.722164604,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.05,% Clocks,,,0.00,5.1,<==
27.722164604,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
27.722164604,S0-C7,Frontend_Bound,22.66,% Slots,,,0.00,5.37,
27.722164604,S0-C7,Bad_Speculation,10.06,% Slots,,,0.00,5.37,
27.722164604,S0-C7,Backend_Bound,40.89,% Slots,,,0.00,5.37,
27.722164604,S0-C7,Bad_Speculation.Branch_Mispredicts,9.89,% Slots,,br_misp_retired.all_branches,0.00,5.37,
27.722164604,S0-C7,Backend_Bound.Memory_Bound,16.70,% Slots,,,0.00,5.37,
27.722164604,S0-C7,Backend_Bound.Core_Bound,24.19,% Slots,,,0.00,5.37,
27.722164604,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
27.722164604,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
27.722164604,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.32,% Clocks,,,0.00,5.1,<==
27.722164604,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
27.722164604,S1-C0,Frontend_Bound,36.49,% Slots,,,0.00,5.37,<==
27.722164604,S1-C0,Bad_Speculation,11.55,% Slots,,,0.00,5.37,
27.722164604,S1-C0,Backend_Bound,22.80,% Slots,,,0.00,5.37,
27.722164604,S1-C0,Retiring,17.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
27.722164604,S1-C0,Frontend_Bound.Frontend_Latency,42.61,% Slots,,rs_events.empty_end,0.00,5.37,
27.722164604,S1-C0,Frontend_Bound.Frontend_Bandwidth,41.15,% Slots,,,0.00,5.1,
27.722164604,S1-C0,Bad_Speculation.Branch_Mispredicts,11.44,% Slots,,br_misp_retired.all_branches,0.00,5.37,
27.722164604,S1-C0,Backend_Bound.Core_Bound,38.00,% Slots,,,0.00,5.36,
27.722164604,S1-C0,Retiring.Microcode_Sequencer,6.22,% Slots,,idq.ms_uops,0.00,5.1,
27.722164604,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.08,% Clocks,,,0.00,5.1,
27.722164604,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
27.722164604,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.39,% Clocks,,idq.ms_switches,0.00,5.1,
27.722164604,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
27.722164604,S1-C1,Frontend_Bound,38.45,% Slots,,,0.00,5.37,
27.722164604,S1-C1,Bad_Speculation,15.60,% Slots,,,0.00,5.37,
27.722164604,S1-C1,Backend_Bound,19.44,% Slots,,,0.00,5.37,
27.722164604,S1-C1,Frontend_Bound.Frontend_Latency,33.03,% Slots,,rs_events.empty_end,0.00,5.37,
27.722164604,S1-C1,Bad_Speculation.Branch_Mispredicts,15.36,% Slots,,br_misp_retired.all_branches,0.00,5.37,
27.722164604,S1-C1,Backend_Bound.Memory_Bound,15.01,% Slots,,,0.00,5.37,
27.722164604,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.16,% Clocks,,,0.00,5.1,
27.722164604,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
27.722164604,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
27.722164604,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
27.722164604,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.76,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
27.722164604,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
27.722164604,S1-C2,Frontend_Bound,24.00,% Slots,,,0.00,5.37,
27.722164604,S1-C2,Bad_Speculation,12.13,% Slots,,,0.00,5.37,
27.722164604,S1-C2,Backend_Bound,33.05,% Slots,,,0.00,5.37,
27.722164604,S1-C2,Retiring,18.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
27.722164604,S1-C2,Frontend_Bound.Frontend_Bandwidth,68.68,% Slots,,,0.00,5.1,
27.722164604,S1-C2,Bad_Speculation.Branch_Mispredicts,11.27,% Slots,,br_misp_retired.all_branches,0.00,5.37,
27.722164604,S1-C2,Backend_Bound.Core_Bound,40.94,% Slots,,,0.00,5.37,<==
27.722164604,S1-C2,Retiring.Microcode_Sequencer,9.05,% Slots,,idq.ms_uops,0.00,5.1,
27.722164604,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.79,% Clocks,,idq.ms_switches,0.00,5.1,
27.722164604,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.41,% Core_Clocks,,,0.00,5.37,
27.722164604,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
27.722164604,S1-C3,Frontend_Bound,33.19,% Slots,,,0.00,5.37,
27.722164604,S1-C3,Backend_Bound,37.27,% Slots,,,0.00,5.37,
27.722164604,S1-C3,Frontend_Bound.Frontend_Latency,19.06,% Slots,,rs_events.empty_end,0.00,5.37,
27.722164604,S1-C3,Backend_Bound.Memory_Bound,15.29,% Slots,,,0.00,5.37,
27.722164604,S1-C3,Backend_Bound.Core_Bound,21.98,% Slots,,,0.00,5.37,<==
27.722164604,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
27.722164604,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
27.722164604,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
27.722164604,S1-C4,Frontend_Bound,22.64,% Slots,,,0.00,5.37,
27.722164604,S1-C4,Bad_Speculation,24.29,% Slots,,,0.00,5.37,
27.722164604,S1-C4,Backend_Bound,18.91,% Slots,,,0.00,5.37,
27.722164604,S1-C4,Bad_Speculation.Branch_Mispredicts,23.81,% Slots,,br_misp_retired.all_branches,0.00,5.37,<==
27.722164604,S1-C4,Backend_Bound.Core_Bound,13.88,% Slots,,,0.00,5.37,
27.722164604,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.67,% Clocks,,,0.00,5.11,
27.722164604,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
27.722164604,S1-C5,Frontend_Bound,33.23,% Slots,,,0.00,5.37,
27.722164604,S1-C5,Backend_Bound,14.44,% Slots,,,0.00,5.37,
27.722164604,S1-C5,Frontend_Bound.Frontend_Latency,17.37,% Slots,,rs_events.empty_end,0.00,5.37,<==
27.722164604,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.22,% Slots,,,0.00,5.1,
27.722164604,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.1,
27.722164604,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
27.722164604,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.52,% Core_Clocks,,,0.00,5.37,
27.722164604,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
27.722164604,S1-C6,Frontend_Bound,37.19,% Slots,,,0.00,5.37,
27.722164604,S1-C6,Bad_Speculation,11.69,% Slots,,,0.00,5.37,
27.722164604,S1-C6,Backend_Bound,24.31,% Slots,,,0.00,5.37,
27.722164604,S1-C6,Frontend_Bound.Frontend_Latency,20.55,% Slots,,rs_events.empty_end,0.00,5.37,
27.722164604,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.73,% Slots,,,0.00,5.1,
27.722164604,S1-C6,Bad_Speculation.Branch_Mispredicts,11.49,% Slots,,br_misp_retired.all_branches,0.00,5.24,
27.722164604,S1-C6,Backend_Bound.Core_Bound,14.49,% Slots,,,0.00,5.37,
27.722164604,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.80,% Clocks,,,0.00,5.1,
27.722164604,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
27.722164604,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.89,% Core_Clocks,,,0.00,5.37,
27.722164604,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.39,% Core_Clocks,,,0.00,5.37,
27.722164604,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.07,% Clocks,,,0.00,5.11,
27.722164604,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
27.722164604,S1-C7,Frontend_Bound,30.47,% Slots,,,0.00,5.37,
27.722164604,S1-C7,Backend_Bound,41.16,% Slots,,,0.00,5.37,
27.722164604,S1-C7,Retiring,30.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
27.722164604,S1-C7,Frontend_Bound.Frontend_Latency,37.43,% Slots,,rs_events.empty_end,0.00,5.37,
27.722164604,S1-C7,Backend_Bound.Memory_Bound,16.34,% Slots,,,0.00,5.37,
27.722164604,S1-C7,Backend_Bound.Core_Bound,24.82,% Slots,,,0.00,5.37,
27.722164604,S1-C7,Retiring.Microcode_Sequencer,1.93,% Slots,,idq.ms_uops,0.00,5.1,
27.722164604,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.1,
27.722164604,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
27.722164604,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.23,% Clocks,,idq.ms_switches,0.00,5.1,
27.722164604,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
27.722164604,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
27.722164604,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,99.98,% Clocks,,,0.00,5.11,<==
27.722164604,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
27.722164604,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
27.722164604,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
27.722164604,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
27.722164604,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
27.722164604,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
27.722164604,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
27.722164604,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
27.722164604,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
27.722164604,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
27.722164604,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
27.722164604,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
27.722164604,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
27.722164604,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
27.722164604,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
27.722164604,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
27.722164604,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
29.219597283,S0-C0,Bad_Speculation,15.92,% Slots,,,0.00,5.09,
29.219597283,S0-C0,Bad_Speculation.Branch_Mispredicts,15.61,% Slots,,br_misp_retired.all_branches,0.00,5.09,
29.219597283,S0-C0,Backend_Bound,34.93,% Slots,,,0.00,5.09,
29.219597283,S0-C0,Backend_Bound.Memory_Bound,20.98,% Slots,,,0.00,5.09,<==
29.219597283,S0-C0,Backend_Bound.Core_Bound,13.95,% Slots,,,0.00,5.09,
29.219597283,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.82,% Clocks,,,0.00,5.08,
29.219597283,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
29.219597283,S0-C1,Frontend_Bound,29.79,% Slots,,,0.00,5.09,<==
29.219597283,S0-C1,Bad_Speculation,17.79,% Slots,,,0.00,5.09,
29.219597283,S0-C1,Backend_Bound,21.25,% Slots,,,0.00,5.09,
29.219597283,S0-C1,Bad_Speculation.Branch_Mispredicts,17.54,% Slots,,br_misp_retired.all_branches,0.00,5.09,
29.219597283,S0-C1,Backend_Bound.Core_Bound,15.25,% Slots,,,0.00,5.09,
29.219597283,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
29.219597283,S0-C2,Frontend_Bound,34.15,% Slots,,,0.00,5.09,
29.219597283,S0-C2,Bad_Speculation,13.38,% Slots,,,0.00,5.09,
29.219597283,S0-C2,Backend_Bound,19.94,% Slots,,,0.00,5.09,
29.219597283,S0-C2,Frontend_Bound.Frontend_Latency,20.28,% Slots,,rs_events.empty_end,0.00,5.09,
29.219597283,S0-C2,Bad_Speculation.Branch_Mispredicts,13.19,% Slots,,br_misp_retired.all_branches,0.00,5.09,
29.219597283,S0-C2,Backend_Bound.Core_Bound,10.24,% Slots,,,0.00,5.09,
29.219597283,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.36,
29.219597283,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
29.219597283,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
29.219597283,S0-C3,Frontend_Bound,24.16,% Slots,,,0.00,5.09,
29.219597283,S0-C3,Bad_Speculation,21.36,% Slots,,,0.00,5.09,
29.219597283,S0-C3,Backend_Bound,26.36,% Slots,,,0.00,5.09,
29.219597283,S0-C3,Frontend_Bound.Frontend_Latency,16.22,% Slots,,rs_events.empty_end,0.00,5.09,
29.219597283,S0-C3,Bad_Speculation.Branch_Mispredicts,20.99,% Slots,,br_misp_retired.all_branches,0.00,5.09,
29.219597283,S0-C3,Backend_Bound.Memory_Bound,41.75,% Slots,,,0.00,5.09,<==
29.219597283,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
29.219597283,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
29.219597283,S0-C4,Frontend_Bound,41.18,% Slots,,,0.00,5.09,
29.219597283,S0-C4,Bad_Speculation,13.16,% Slots,,,0.00,5.09,
29.219597283,S0-C4,Backend_Bound,21.42,% Slots,,,0.00,5.09,
29.219597283,S0-C4,Retiring,33.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
29.219597283,S0-C4,Frontend_Bound.Frontend_Latency,30.82,% Slots,,rs_events.empty_end,0.00,5.09,
29.219597283,S0-C4,Bad_Speculation.Branch_Mispredicts,12.88,% Slots,,br_misp_retired.all_branches,0.00,5.09,
29.219597283,S0-C4,Backend_Bound.Core_Bound,15.15,% Slots,,,0.00,5.09,
29.219597283,S0-C4,Retiring.Microcode_Sequencer,3.98,% Slots,,idq.ms_uops,0.00,5.36,
29.219597283,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.10,% Clocks,,idq.ms_switches,0.00,5.36,<==
29.219597283,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.27,% Clocks,,,0.00,5.08,
29.219597283,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
29.219597283,S0-C5,Frontend_Bound,32.16,% Slots,,,0.00,5.09,
29.219597283,S0-C5,Bad_Speculation,13.46,% Slots,,,0.00,5.09,
29.219597283,S0-C5,Backend_Bound,27.05,% Slots,,,0.00,5.09,
29.219597283,S0-C5,Frontend_Bound.Frontend_Latency,15.87,% Slots,,rs_events.empty_end,0.00,5.09,
29.219597283,S0-C5,Bad_Speculation.Branch_Mispredicts,13.18,% Slots,,br_misp_retired.all_branches,0.00,5.09,
29.219597283,S0-C5,Backend_Bound.Memory_Bound,13.23,% Slots,,,0.00,5.09,
29.219597283,S0-C5,Backend_Bound.Core_Bound,13.82,% Slots,,,0.00,5.09,
29.219597283,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.41,% Clocks,,,0.00,5.35,
29.219597283,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
29.219597283,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
29.219597283,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
29.219597283,S0-C6,Frontend_Bound,24.13,% Slots,,,0.00,5.09,
29.219597283,S0-C6,Bad_Speculation,18.93,% Slots,,,0.00,5.09,
29.219597283,S0-C6,Backend_Bound,28.72,% Slots,,,0.00,5.09,
29.219597283,S0-C6,Bad_Speculation.Branch_Mispredicts,18.73,% Slots,,br_misp_retired.all_branches,0.00,5.09,
29.219597283,S0-C6,Backend_Bound.Memory_Bound,23.20,% Slots,,,0.00,5.09,
29.219597283,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
29.219597283,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
29.219597283,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
29.219597283,S0-C7,Frontend_Bound,21.85,% Slots,,,0.00,5.09,
29.219597283,S0-C7,Bad_Speculation,24.15,% Slots,,,0.00,5.09,
29.219597283,S0-C7,Backend_Bound,24.79,% Slots,,,0.00,5.09,
29.219597283,S0-C7,Frontend_Bound.Frontend_Latency,15.61,% Slots,,rs_events.empty_end,0.00,5.09,
29.219597283,S0-C7,Bad_Speculation.Branch_Mispredicts,23.82,% Slots,,br_misp_retired.all_branches,0.00,5.09,
29.219597283,S0-C7,Backend_Bound.Core_Bound,15.53,% Slots,,,0.00,5.09,<==
29.219597283,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
29.219597283,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
29.219597283,S1-C0,Frontend_Bound,30.36,% Slots,,,0.00,5.09,
29.219597283,S1-C0,Bad_Speculation,24.09,% Slots,,,0.00,5.09,
29.219597283,S1-C0,Backend_Bound,22.83,% Slots,,,0.00,5.09,
29.219597283,S1-C0,Frontend_Bound.Frontend_Latency,16.17,% Slots,,rs_events.empty_end,0.00,5.09,<==
29.219597283,S1-C0,Bad_Speculation.Branch_Mispredicts,23.83,% Slots,,br_misp_retired.all_branches,0.00,5.09,
29.219597283,S1-C0,Backend_Bound.Core_Bound,13.28,% Slots,,,0.00,5.09,
29.219597283,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.36,
29.219597283,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
29.219597283,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
29.219597283,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.60,% Slots,,,0.00,5.09,
29.219597283,S1-C1,Bad_Speculation.Branch_Mispredicts,23.86,% Slots,,br_misp_retired.all_branches,0.00,5.09,<==
29.219597283,S1-C1,Backend_Bound.Memory_Bound,34.13,% Slots,,,0.00,5.09,
29.219597283,S1-C1,Bad_Speculation,24.06,% Slots,,,0.00,5.09,
29.219597283,S1-C1,Backend_Bound,20.80,% Slots,,,0.00,5.09,
29.219597283,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.83,% Core_Clocks,,,0.00,5.09,
29.219597283,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
29.219597283,S1-C2,Frontend_Bound,44.49,% Slots,,,0.00,5.09,
29.219597283,S1-C2,Bad_Speculation,14.40,% Slots,,,0.00,5.09,
29.219597283,S1-C2,Backend_Bound,22.18,% Slots,,,0.00,5.09,
29.219597283,S1-C2,Retiring,30.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
29.219597283,S1-C2,Frontend_Bound.Frontend_Latency,47.44,% Slots,,rs_events.empty_end,0.00,5.09,<==
29.219597283,S1-C2,Bad_Speculation.Branch_Mispredicts,14.24,% Slots,,br_misp_retired.all_branches,0.00,5.09,
29.219597283,S1-C2,Backend_Bound.Core_Bound,13.62,% Slots,,,0.00,5.09,
29.219597283,S1-C2,Retiring.Microcode_Sequencer,2.25,% Slots,,idq.ms_uops,0.00,5.36,
29.219597283,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
29.219597283,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.19,% Clocks,,idq.ms_switches,0.00,5.36,
29.219597283,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
29.219597283,S1-C3,Frontend_Bound,32.96,% Slots,,,0.00,5.09,
29.219597283,S1-C3,Backend_Bound,23.06,% Slots,,,0.00,5.09,
29.219597283,S1-C3,Frontend_Bound.Frontend_Latency,24.68,% Slots,,rs_events.empty_end,0.00,5.09,
29.219597283,S1-C3,Backend_Bound.Memory_Bound,12.61,% Slots,,,0.00,5.09,
29.219597283,S1-C3,Backend_Bound.Core_Bound,10.45,% Slots,,,0.00,5.09,
29.219597283,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.36,
29.219597283,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
29.219597283,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
29.219597283,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
29.219597283,S1-C4,Frontend_Bound,42.43,% Slots,,,0.00,5.09,
29.219597283,S1-C4,Bad_Speculation,10.60,% Slots,,,0.00,5.09,
29.219597283,S1-C4,Backend_Bound,26.53,% Slots,,,0.00,5.09,
29.219597283,S1-C4,Frontend_Bound.Frontend_Latency,32.92,% Slots,,rs_events.empty_end,0.00,5.09,
29.219597283,S1-C4,Bad_Speculation.Branch_Mispredicts,10.38,% Slots,,br_misp_retired.all_branches,0.00,5.09,
29.219597283,S1-C4,Backend_Bound.Core_Bound,17.91,% Slots,,,0.00,5.09,
29.219597283,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
29.219597283,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
29.219597283,S1-C5,Frontend_Bound,30.43,% Slots,,,0.00,5.09,
29.219597283,S1-C5,Bad_Speculation,11.51,% Slots,,,0.00,5.09,
29.219597283,S1-C5,Backend_Bound,20.65,% Slots,,,0.00,5.09,
29.219597283,S1-C5,Frontend_Bound.Frontend_Latency,18.09,% Slots,,rs_events.empty_end,0.00,5.09,<==
29.219597283,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.25,% Slots,,,0.00,5.09,
29.219597283,S1-C5,Bad_Speculation.Branch_Mispredicts,11.22,% Slots,,br_misp_retired.all_branches,0.00,5.09,
29.219597283,S1-C5,Backend_Bound.Core_Bound,11.55,% Slots,,,0.00,5.09,
29.219597283,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.36,
29.219597283,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
29.219597283,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.25,% Core_Clocks,,,0.00,5.27,
29.219597283,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.15,% Core_Clocks,,,0.00,5.09,
29.219597283,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
29.219597283,S1-C6,Frontend_Bound,31.35,% Slots,,,0.00,5.09,
29.219597283,S1-C6,Bad_Speculation,15.79,% Slots,,,0.00,5.09,
29.219597283,S1-C6,Backend_Bound,21.01,% Slots,,,0.00,5.09,
29.219597283,S1-C6,Frontend_Bound.Frontend_Latency,25.80,% Slots,,rs_events.empty_end,0.00,5.09,
29.219597283,S1-C6,Bad_Speculation.Branch_Mispredicts,15.57,% Slots,,br_misp_retired.all_branches,0.00,5.09,
29.219597283,S1-C6,Backend_Bound.Memory_Bound,19.16,% Slots,,,0.00,5.09,
29.219597283,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.38,% Clocks,,,0.00,5.36,
29.219597283,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
29.219597283,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
29.219597283,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
29.219597283,S1-C7,Frontend_Bound,21.72,% Slots,,,0.00,5.09,
29.219597283,S1-C7,Bad_Speculation,22.78,% Slots,,,0.00,5.09,
29.219597283,S1-C7,Backend_Bound,22.89,% Slots,,,0.00,5.09,
29.219597283,S1-C7,Bad_Speculation.Branch_Mispredicts,22.45,% Slots,,br_misp_retired.all_branches,0.00,5.09,
29.219597283,S1-C7,Backend_Bound.Core_Bound,42.58,% Slots,,,0.00,5.09,<==
29.219597283,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
29.219597283,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
29.219597283,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
29.219597283,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
29.219597283,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
29.219597283,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
29.219597283,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
29.219597283,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
29.219597283,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
29.219597283,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
29.219597283,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
29.219597283,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
29.219597283,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
29.219597283,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
29.219597283,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
29.219597283,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
29.219597283,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
30.695184865,S0-C0,Frontend_Bound,30.25,% Slots,,,0.00,5.42,
30.695184865,S0-C0,Bad_Speculation,17.27,% Slots,,,0.00,5.42,
30.695184865,S0-C0,Backend_Bound,23.01,% Slots,,,0.00,5.42,
30.695184865,S0-C0,Frontend_Bound.Frontend_Latency,17.02,% Slots,,rs_events.empty_end,0.00,5.41,
30.695184865,S0-C0,Bad_Speculation.Branch_Mispredicts,16.90,% Slots,,br_misp_retired.all_branches,0.00,5.15,
30.695184865,S0-C0,Backend_Bound.Core_Bound,13.49,% Slots,,,0.00,5.14,
30.695184865,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
30.695184865,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
30.695184865,S0-C1,Frontend_Bound,34.32,% Slots,,,0.00,5.42,
30.695184865,S0-C1,Bad_Speculation,10.66,% Slots,,,0.00,5.42,
30.695184865,S0-C1,Backend_Bound,28.80,% Slots,,,0.00,5.42,
30.695184865,S0-C1,Retiring,22.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
30.695184865,S0-C1,Frontend_Bound.Frontend_Latency,30.19,% Slots,,rs_events.empty_end,0.00,5.41,<==
30.695184865,S0-C1,Bad_Speculation.Branch_Mispredicts,10.53,% Slots,,br_misp_retired.all_branches,0.00,5.14,
30.695184865,S0-C1,Backend_Bound.Memory_Bound,15.35,% Slots,,,0.00,5.14,
30.695184865,S0-C1,Backend_Bound.Core_Bound,13.45,% Slots,,,0.00,5.14,
30.695184865,S0-C1,Retiring.Microcode_Sequencer,1.81,% Slots,,idq.ms_uops,0.00,5.14,
30.695184865,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.87,% Clocks,,,0.00,5.15,
30.695184865,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
30.695184865,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.81,% Clocks,,idq.ms_switches,0.00,5.15,
30.695184865,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
30.695184865,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
30.695184865,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
30.695184865,S0-C2,Frontend_Bound,28.23,% Slots,,,0.00,5.42,
30.695184865,S0-C2,Bad_Speculation,13.30,% Slots,,,0.00,5.42,
30.695184865,S0-C2,Backend_Bound,30.03,% Slots,,,0.00,5.42,<==
30.695184865,S0-C2,Frontend_Bound.Frontend_Latency,23.78,% Slots,,rs_events.empty_end,0.00,5.41,
30.695184865,S0-C2,Bad_Speculation.Branch_Mispredicts,13.14,% Slots,,br_misp_retired.all_branches,0.00,5.14,
30.695184865,S0-C2,Backend_Bound.Memory_Bound,15.11,% Slots,,,0.00,5.14,
30.695184865,S0-C2,Backend_Bound.Core_Bound,14.92,% Slots,,,0.00,5.14,
30.695184865,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.14,
30.695184865,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
30.695184865,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
30.695184865,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
30.695184865,S0-C3,Frontend_Bound,32.63,% Slots,,,0.00,5.42,
30.695184865,S0-C3,Backend_Bound,31.27,% Slots,,,0.00,5.42,
30.695184865,S0-C3,Frontend_Bound.Frontend_Latency,32.88,% Slots,,rs_events.empty_end,0.00,5.4,
30.695184865,S0-C3,Backend_Bound.Core_Bound,55.67,% Slots,,,0.00,5.14,
30.695184865,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.99,% Clocks,,,0.00,5.14,
30.695184865,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
30.695184865,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
30.695184865,S0-C4,Frontend_Bound,30.05,% Slots,,,0.00,5.42,
30.695184865,S0-C4,Bad_Speculation,15.93,% Slots,,,0.00,5.42,
30.695184865,S0-C4,Backend_Bound,24.59,% Slots,,,0.00,5.42,
30.695184865,S0-C4,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
30.695184865,S0-C4,Frontend_Bound.Frontend_Latency,24.14,% Slots,,rs_events.empty_end,0.00,5.41,
30.695184865,S0-C4,Frontend_Bound.Frontend_Bandwidth,37.47,% Slots,,,0.00,5.41,
30.695184865,S0-C4,Bad_Speculation.Branch_Mispredicts,15.64,% Slots,,br_misp_retired.all_branches,0.00,5.15,
30.695184865,S0-C4,Backend_Bound.Core_Bound,16.07,% Slots,,,0.00,5.14,
30.695184865,S0-C4,Retiring.Microcode_Sequencer,10.58,% Slots,,idq.ms_uops,0.00,5.14,
30.695184865,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.13,% Clocks,,,0.00,5.14,
30.695184865,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
30.695184865,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.76,% Clocks,,idq.ms_switches,0.00,5.14,
30.695184865,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.25,% Core_Clocks,,,0.00,5.42,<==
30.695184865,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
30.695184865,S0-C5,Frontend_Bound,37.32,% Slots,,,0.00,5.42,
30.695184865,S0-C5,Backend_Bound,39.40,% Slots,,,0.00,5.42,<==
30.695184865,S0-C5,Retiring,16.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
30.695184865,S0-C5,Frontend_Bound.Frontend_Latency,96.46,% Slots,,rs_events.empty_end,0.00,5.41,
30.695184865,S0-C5,Backend_Bound.Memory_Bound,21.72,% Slots,,,0.00,5.14,
30.695184865,S0-C5,Backend_Bound.Core_Bound,17.68,% Slots,,,0.00,5.14,
30.695184865,S0-C5,Retiring.Microcode_Sequencer,5.24,% Slots,,idq.ms_uops,0.00,5.14,
30.695184865,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.14,
30.695184865,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
30.695184865,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.65,% Clocks,,idq.ms_switches,0.00,5.14,
30.695184865,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
30.695184865,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.14,% Clocks,,,0.00,5.27,
30.695184865,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
30.695184865,S0-C6,Bad_Speculation,15.30,% Slots,,,0.00,5.42,
30.695184865,S0-C6,Bad_Speculation.Branch_Mispredicts,15.11,% Slots,,br_misp_retired.all_branches,0.00,5.14,
30.695184865,S0-C6,Backend_Bound,34.99,% Slots,,,0.00,5.42,<==
30.695184865,S0-C6,Backend_Bound.Memory_Bound,15.09,% Slots,,,0.00,5.14,
30.695184865,S0-C6,Backend_Bound.Core_Bound,19.91,% Slots,,,0.00,5.14,
30.695184865,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
30.695184865,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
30.695184865,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
30.695184865,S0-C7,Frontend_Bound,46.49,% Slots,,,0.00,5.42,<==
30.695184865,S0-C7,Bad_Speculation,10.23,% Slots,,,0.00,5.42,
30.695184865,S0-C7,Backend_Bound,28.25,% Slots,,,0.00,5.42,
30.695184865,S0-C7,Frontend_Bound.Frontend_Latency,31.62,% Slots,,rs_events.empty_end,0.00,5.4,
30.695184865,S0-C7,Frontend_Bound.Frontend_Bandwidth,32.71,% Slots,,,0.00,5.41,
30.695184865,S0-C7,Bad_Speculation.Branch_Mispredicts,9.89,% Slots,,br_misp_retired.all_branches,0.00,5.14,
30.695184865,S0-C7,Backend_Bound.Memory_Bound,15.20,% Slots,,,0.00,5.14,
30.695184865,S0-C7,Backend_Bound.Core_Bound,13.05,% Slots,,,0.00,5.14,
30.695184865,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.27,% Clocks,,,0.00,5.14,
30.695184865,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
30.695184865,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.01,% Core_Clocks,,,0.00,5.2,
30.695184865,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
30.695184865,S1-C0,Frontend_Bound,33.52,% Slots,,,0.00,5.42,<==
30.695184865,S1-C0,Bad_Speculation,14.88,% Slots,,,0.00,5.42,
30.695184865,S1-C0,Backend_Bound,26.31,% Slots,,,0.00,5.42,
30.695184865,S1-C0,Frontend_Bound.Frontend_Latency,24.02,% Slots,,rs_events.empty_end,0.00,5.41,
30.695184865,S1-C0,Frontend_Bound.Frontend_Bandwidth,28.42,% Slots,,,0.00,5.42,
30.695184865,S1-C0,Bad_Speculation.Branch_Mispredicts,14.51,% Slots,,br_misp_retired.all_branches,0.00,5.14,
30.695184865,S1-C0,Backend_Bound.Memory_Bound,16.40,% Slots,,,0.00,5.14,
30.695184865,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.60,% Clocks,,,0.00,5.14,
30.695184865,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
30.695184865,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.94,% Core_Clocks,,,0.00,5.2,
30.695184865,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.92,% Core_Clocks,,,0.00,5.42,
30.695184865,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
30.695184865,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
30.695184865,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
30.695184865,S1-C1,Bad_Speculation,14.32,% Slots,,,0.00,5.41,
30.695184865,S1-C1,Bad_Speculation.Branch_Mispredicts,14.14,% Slots,,br_misp_retired.all_branches,0.00,5.15,
30.695184865,S1-C1,Backend_Bound,37.47,% Slots,,,0.00,5.41,<==
30.695184865,S1-C1,Backend_Bound.Memory_Bound,16.81,% Slots,,,0.00,5.14,
30.695184865,S1-C1,Backend_Bound.Core_Bound,20.66,% Slots,,,0.00,5.14,
30.695184865,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.24,% Clocks,,,0.00,5.29,
30.695184865,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
30.695184865,S1-C2,Frontend_Bound,36.89,% Slots,,,0.00,5.42,
30.695184865,S1-C2,Bad_Speculation,16.94,% Slots,,,0.00,5.42,
30.695184865,S1-C2,Backend_Bound,19.86,% Slots,,,0.00,5.42,
30.695184865,S1-C2,Frontend_Bound.Frontend_Latency,20.45,% Slots,,rs_events.empty_end,0.00,5.41,
30.695184865,S1-C2,Bad_Speculation.Branch_Mispredicts,16.75,% Slots,,br_misp_retired.all_branches,0.00,5.14,
30.695184865,S1-C2,Backend_Bound.Core_Bound,11.51,% Slots,,,0.00,5.14,
30.695184865,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.39,% Clocks,,,0.00,5.15,
30.695184865,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
30.695184865,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.38,% Clocks,,,0.00,5.29,
30.695184865,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
30.695184865,S1-C3,Frontend_Bound,29.64,% Slots,,,0.00,5.42,
30.695184865,S1-C3,Bad_Speculation,11.55,% Slots,,,0.00,5.42,
30.695184865,S1-C3,Backend_Bound,35.91,% Slots,,,0.00,5.42,
30.695184865,S1-C3,Frontend_Bound.Frontend_Latency,19.16,% Slots,,rs_events.empty_end,0.00,5.41,
30.695184865,S1-C3,Frontend_Bound.Frontend_Bandwidth,49.89,% Slots,,,0.00,5.41,
30.695184865,S1-C3,Bad_Speculation.Branch_Mispredicts,10.73,% Slots,,br_misp_retired.all_branches,0.00,5.14,
30.695184865,S1-C3,Backend_Bound.Memory_Bound,26.64,% Slots,,,0.00,5.14,
30.695184865,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.83,% Clocks,,,0.00,5.15,
30.695184865,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
30.695184865,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.59,% Core_Clocks,,,0.00,5.2,
30.695184865,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.18,% Core_Clocks,,,0.00,5.43,
30.695184865,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
30.695184865,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
30.695184865,S1-C4,Frontend_Bound,22.78,% Slots,,,0.00,5.42,
30.695184865,S1-C4,Bad_Speculation,15.69,% Slots,,,0.00,5.42,
30.695184865,S1-C4,Backend_Bound,28.05,% Slots,,,0.00,5.42,<==
30.695184865,S1-C4,Bad_Speculation.Branch_Mispredicts,15.35,% Slots,,br_misp_retired.all_branches,0.00,5.14,
30.695184865,S1-C4,Backend_Bound.Memory_Bound,14.19,% Slots,,,0.00,5.14,
30.695184865,S1-C4,Backend_Bound.Core_Bound,13.86,% Slots,,,0.00,5.14,
30.695184865,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.15,
30.695184865,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
30.695184865,S1-C5,Frontend_Bound,32.10,% Slots,,,0.00,5.42,<==
30.695184865,S1-C5,Bad_Speculation,10.30,% Slots,,,0.00,5.42,
30.695184865,S1-C5,Backend_Bound,16.30,% Slots,,,0.00,5.42,
30.695184865,S1-C5,Frontend_Bound.Frontend_Latency,17.32,% Slots,,rs_events.empty_end,0.00,5.41,
30.695184865,S1-C5,Frontend_Bound.Frontend_Bandwidth,18.57,% Slots,,,0.00,5.41,
30.695184865,S1-C5,Bad_Speculation.Branch_Mispredicts,9.89,% Slots,,br_misp_retired.all_branches,0.00,5.14,
30.695184865,S1-C5,Backend_Bound.Memory_Bound,10.40,% Slots,,,0.00,5.14,
30.695184865,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.15,
30.695184865,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
30.695184865,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.49,% Core_Clocks,,,0.00,5.2,
30.695184865,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
30.695184865,S1-C6,Frontend_Bound,34.86,% Slots,,,0.00,5.42,
30.695184865,S1-C6,Bad_Speculation,13.61,% Slots,,,0.00,5.42,
30.695184865,S1-C6,Backend_Bound,24.62,% Slots,,,0.00,5.42,
30.695184865,S1-C6,Frontend_Bound.Frontend_Latency,15.83,% Slots,,rs_events.empty_end,0.00,5.41,
30.695184865,S1-C6,Bad_Speculation.Branch_Mispredicts,13.45,% Slots,,br_misp_retired.all_branches,0.00,5.14,
30.695184865,S1-C6,Backend_Bound.Memory_Bound,18.24,% Slots,,,0.00,5.14,
30.695184865,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.41,% Clocks,,,0.00,5.15,
30.695184865,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
30.695184865,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
30.695184865,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
30.695184865,S1-C7,Frontend_Bound,38.83,% Slots,,,0.00,5.42,
30.695184865,S1-C7,Bad_Speculation,16.33,% Slots,,,0.00,5.42,
30.695184865,S1-C7,Backend_Bound,22.11,% Slots,,,0.00,5.42,
30.695184865,S1-C7,Frontend_Bound.Frontend_Latency,39.50,% Slots,,rs_events.empty_end,0.00,5.41,
30.695184865,S1-C7,Frontend_Bound.Frontend_Bandwidth,19.53,% Slots,,,0.00,5.41,
30.695184865,S1-C7,Bad_Speculation.Branch_Mispredicts,15.93,% Slots,,br_misp_retired.all_branches,0.00,5.14,
30.695184865,S1-C7,Backend_Bound.Core_Bound,12.60,% Slots,,,0.00,5.14,
30.695184865,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
30.695184865,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.99,% Core_Clocks,,,0.00,5.2,
30.695184865,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.29,% Core_Clocks,,,0.00,5.43,
30.695184865,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
30.695184865,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
30.695184865,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
30.695184865,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
30.695184865,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
30.695184865,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
30.695184865,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
30.695184865,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
30.695184865,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
30.695184865,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
30.695184865,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
30.695184865,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
30.695184865,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
30.695184865,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
30.695184865,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
30.695184865,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
30.695184865,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
32.177898588,S0-C0,Frontend_Bound,29.53,% Slots,,,0.00,5.12,
32.177898588,S0-C0,Bad_Speculation,12.55,% Slots,,,0.00,5.12,
32.177898588,S0-C0,Backend_Bound,26.68,% Slots,,,0.00,5.12,
32.177898588,S0-C0,Frontend_Bound.Frontend_Latency,23.49,% Slots,,rs_events.empty_end,0.00,5.12,
32.177898588,S0-C0,Bad_Speculation.Branch_Mispredicts,12.39,% Slots,,br_misp_retired.all_branches,0.00,5.12,
32.177898588,S0-C0,Backend_Bound.Memory_Bound,12.29,% Slots,,,0.00,5.12,
32.177898588,S0-C0,Backend_Bound.Core_Bound,14.39,% Slots,,,0.00,5.12,
32.177898588,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.39,
32.177898588,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
32.177898588,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.177898588,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.92,% Clocks,,,0.00,5.11,
32.177898588,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
32.177898588,S0-C1,Frontend_Bound,26.03,% Slots,,,0.00,5.11,
32.177898588,S0-C1,Bad_Speculation,17.33,% Slots,,,0.00,5.11,
32.177898588,S0-C1,Backend_Bound,27.55,% Slots,,,0.00,5.11,<==
32.177898588,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.00,% Slots,,,0.00,5.11,
32.177898588,S0-C1,Bad_Speculation.Branch_Mispredicts,17.15,% Slots,,br_misp_retired.all_branches,0.00,5.11,
32.177898588,S0-C1,Backend_Bound.Memory_Bound,12.75,% Slots,,,0.00,5.11,
32.177898588,S0-C1,Backend_Bound.Core_Bound,14.80,% Slots,,,0.00,5.11,
32.177898588,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.54,% Core_Clocks,,,0.00,5.12,
32.177898588,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.49,% Core_Clocks,,,0.00,5.12,
32.177898588,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.177898588,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
32.177898588,S0-C2,Frontend_Bound,35.59,% Slots,,,0.00,5.12,
32.177898588,S0-C2,Bad_Speculation,13.61,% Slots,,,0.00,5.12,
32.177898588,S0-C2,Backend_Bound,23.95,% Slots,,,0.00,5.12,
32.177898588,S0-C2,Frontend_Bound.Frontend_Latency,27.88,% Slots,,rs_events.empty_end,0.00,5.12,
32.177898588,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.17,% Slots,,,0.00,5.12,
32.177898588,S0-C2,Bad_Speculation.Branch_Mispredicts,13.46,% Slots,,br_misp_retired.all_branches,0.00,5.12,
32.177898588,S0-C2,Backend_Bound.Memory_Bound,16.00,% Slots,,,0.00,5.12,
32.177898588,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.92,% Clocks,,,0.00,5.39,
32.177898588,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
32.177898588,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.31,% Core_Clocks,,,0.00,5.12,
32.177898588,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.98,% Core_Clocks,,,0.00,5.12,
32.177898588,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,10.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
32.177898588,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
32.177898588,S0-C3,Frontend_Bound,27.54,% Slots,,,0.00,5.12,
32.177898588,S0-C3,Bad_Speculation,21.17,% Slots,,,0.00,5.12,
32.177898588,S0-C3,Backend_Bound,25.86,% Slots,,,0.00,5.12,
32.177898588,S0-C3,Frontend_Bound.Frontend_Latency,33.49,% Slots,,rs_events.empty_end,0.00,5.12,
32.177898588,S0-C3,Bad_Speculation.Branch_Mispredicts,20.81,% Slots,,br_misp_retired.all_branches,0.00,5.12,
32.177898588,S0-C3,Backend_Bound.Memory_Bound,10.65,% Slots,,,0.00,5.12,
32.177898588,S0-C3,Backend_Bound.Core_Bound,15.21,% Slots,,,0.00,5.12,
32.177898588,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.39,
32.177898588,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
32.177898588,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.177898588,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
32.177898588,S0-C4,Bad_Speculation,25.09,% Slots,,,0.00,5.11,
32.177898588,S0-C4,Bad_Speculation.Branch_Mispredicts,24.82,% Slots,,br_misp_retired.all_branches,0.00,5.11,<==
32.177898588,S0-C4,Backend_Bound,23.20,% Slots,,,0.00,5.11,
32.177898588,S0-C4,Backend_Bound.Core_Bound,14.51,% Slots,,,0.00,5.11,
32.177898588,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
32.177898588,S0-C5,Frontend_Bound,31.49,% Slots,,,0.00,5.11,
32.177898588,S0-C5,Bad_Speculation,23.41,% Slots,,,0.00,5.11,
32.177898588,S0-C5,Backend_Bound,15.13,% Slots,,,0.00,5.11,
32.177898588,S0-C5,Frontend_Bound.Frontend_Bandwidth,28.71,% Slots,,,0.00,5.11,
32.177898588,S0-C5,Bad_Speculation.Branch_Mispredicts,23.21,% Slots,,br_misp_retired.all_branches,0.00,5.11,
32.177898588,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.71,% Core_Clocks,,,0.00,5.12,<==
32.177898588,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.09,% Core_Clocks,,,0.00,5.12,
32.177898588,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
32.177898588,S0-C6,Frontend_Bound,24.82,% Slots,,,0.00,5.12,
32.177898588,S0-C6,Bad_Speculation,22.24,% Slots,,,0.00,5.12,
32.177898588,S0-C6,Backend_Bound,21.99,% Slots,,,0.00,5.12,
32.177898588,S0-C6,Frontend_Bound.Frontend_Latency,19.21,% Slots,,rs_events.empty_end,0.00,5.12,
32.177898588,S0-C6,Bad_Speculation.Branch_Mispredicts,21.98,% Slots,,br_misp_retired.all_branches,0.00,5.12,
32.177898588,S0-C6,Backend_Bound.Memory_Bound,17.85,% Slots,,,0.00,5.12,
32.177898588,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.30,% Clocks,,,0.00,5.39,
32.177898588,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
32.177898588,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
32.177898588,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.177898588,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
32.177898588,S0-C7,Frontend_Bound,41.12,% Slots,,,0.00,5.12,
32.177898588,S0-C7,Bad_Speculation,13.67,% Slots,,,0.00,5.12,
32.177898588,S0-C7,Backend_Bound,23.26,% Slots,,,0.00,5.12,
32.177898588,S0-C7,Frontend_Bound.Frontend_Latency,22.89,% Slots,,rs_events.empty_end,0.00,5.12,
32.177898588,S0-C7,Bad_Speculation.Branch_Mispredicts,13.33,% Slots,,br_misp_retired.all_branches,0.00,5.12,
32.177898588,S0-C7,Backend_Bound.Memory_Bound,10.11,% Slots,,,0.00,5.12,
32.177898588,S0-C7,Backend_Bound.Core_Bound,13.16,% Slots,,,0.00,5.12,
32.177898588,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.64,% Clocks,,,0.00,5.39,
32.177898588,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
32.177898588,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
32.177898588,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
32.177898588,S1-C0,Frontend_Bound,31.94,% Slots,,,0.00,5.11,<==
32.177898588,S1-C0,Bad_Speculation,17.50,% Slots,,,0.00,5.11,
32.177898588,S1-C0,Backend_Bound,19.04,% Slots,,,0.00,5.11,
32.177898588,S1-C0,Frontend_Bound.Frontend_Latency,24.29,% Slots,,rs_events.empty_end,0.00,5.11,
32.177898588,S1-C0,Frontend_Bound.Frontend_Bandwidth,25.76,% Slots,,,0.00,5.11,
32.177898588,S1-C0,Bad_Speculation.Branch_Mispredicts,17.37,% Slots,,br_misp_retired.all_branches,0.00,5.11,
32.177898588,S1-C0,Backend_Bound.Core_Bound,60.73,% Slots,,,0.00,5.11,
32.177898588,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.54,% Clocks,,,0.00,5.39,
32.177898588,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
32.177898588,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.08,% Core_Clocks,,,0.00,5.12,
32.177898588,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
32.177898588,S1-C1,Bad_Speculation,12.44,% Slots,,,0.00,5.12,
32.177898588,S1-C1,Bad_Speculation.Branch_Mispredicts,12.32,% Slots,,br_misp_retired.all_branches,0.00,5.12,
32.177898588,S1-C1,Backend_Bound,45.37,% Slots,,,0.00,5.12,
32.177898588,S1-C1,Backend_Bound.Memory_Bound,29.30,% Slots,,,0.00,5.12,<==
32.177898588,S1-C1,Backend_Bound.Core_Bound,16.07,% Slots,,,0.00,5.12,
32.177898588,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
32.177898588,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,8.73,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,10.78,
32.177898588,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.177898588,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.79,% Clocks,,,0.00,5.12,
32.177898588,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
32.177898588,S1-C2,Bad_Speculation,10.49,% Slots,,,0.00,5.12,
32.177898588,S1-C2,Bad_Speculation.Branch_Mispredicts,10.39,% Slots,,br_misp_retired.all_branches,0.00,5.12,
32.177898588,S1-C2,Backend_Bound,42.01,% Slots,,,0.00,5.12,
32.177898588,S1-C2,Backend_Bound.Memory_Bound,17.63,% Slots,,,0.00,5.12,
32.177898588,S1-C2,Backend_Bound.Core_Bound,24.37,% Slots,,,0.00,5.12,<==
32.177898588,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,5.90,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.78,
32.177898588,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
32.177898588,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
32.177898588,S1-C3,Frontend_Bound,20.13,% Slots,,,0.00,5.11,
32.177898588,S1-C3,Bad_Speculation,15.28,% Slots,,,0.00,5.11,
32.177898588,S1-C3,Backend_Bound,33.30,% Slots,,,0.00,5.11,
32.177898588,S1-C3,Frontend_Bound.Frontend_Latency,15.39,% Slots,,rs_events.empty_end,0.00,5.11,
32.177898588,S1-C3,Bad_Speculation.Branch_Mispredicts,15.03,% Slots,,br_misp_retired.all_branches,0.00,5.11,
32.177898588,S1-C3,Backend_Bound.Memory_Bound,39.00,% Slots,,,0.00,5.11,<==
32.177898588,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
32.177898588,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
32.177898588,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.177898588,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
32.177898588,S1-C4,Backend_Bound,48.98,% Slots,,,0.00,5.12,
32.177898588,S1-C4,Backend_Bound.Memory_Bound,31.14,% Slots,,,0.00,5.12,
32.177898588,S1-C4,Backend_Bound.Core_Bound,17.84,% Slots,,,0.00,5.12,
32.177898588,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,<==
32.177898588,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,6.34,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.79,
32.177898588,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.177898588,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
32.177898588,S1-C5,Frontend_Bound,24.26,% Slots,,,0.00,5.12,
32.177898588,S1-C5,Bad_Speculation,12.57,% Slots,,,0.00,5.12,
32.177898588,S1-C5,Backend_Bound,26.38,% Slots,,,0.00,5.12,<==
32.177898588,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.86,% Slots,,,0.00,5.12,
32.177898588,S1-C5,Bad_Speculation.Branch_Mispredicts,12.29,% Slots,,br_misp_retired.all_branches,0.00,5.12,
32.177898588,S1-C5,Backend_Bound.Memory_Bound,12.10,% Slots,,,0.00,5.12,
32.177898588,S1-C5,Backend_Bound.Core_Bound,14.28,% Slots,,,0.00,5.12,
32.177898588,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.12,% Core_Clocks,,,0.00,5.12,
32.177898588,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.10,% Core_Clocks,,,0.00,5.12,
32.177898588,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.177898588,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
32.177898588,S1-C6,Frontend_Bound,42.39,% Slots,,,0.00,5.11,
32.177898588,S1-C6,Bad_Speculation,16.05,% Slots,,,0.00,5.11,
32.177898588,S1-C6,Backend_Bound,19.42,% Slots,,,0.00,5.11,
32.177898588,S1-C6,Frontend_Bound.Frontend_Latency,36.23,% Slots,,rs_events.empty_end,0.00,5.11,
32.177898588,S1-C6,Bad_Speculation.Branch_Mispredicts,15.85,% Slots,,br_misp_retired.all_branches,0.00,5.11,
32.177898588,S1-C6,Backend_Bound.Memory_Bound,32.70,% Slots,,,0.00,5.11,
32.177898588,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.98,% Clocks,,,0.00,5.39,
32.177898588,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,<==
32.177898588,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.78,
32.177898588,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.177898588,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
32.177898588,S1-C7,Bad_Speculation,20.86,% Slots,,,0.00,5.12,
32.177898588,S1-C7,Bad_Speculation.Branch_Mispredicts,20.78,% Slots,,br_misp_retired.all_branches,0.00,5.12,
32.177898588,S1-C7,Backend_Bound,31.40,% Slots,,,0.00,5.12,
32.177898588,S1-C7,Backend_Bound.Memory_Bound,12.97,% Slots,,,0.00,5.12,
32.177898588,S1-C7,Backend_Bound.Core_Bound,18.43,% Slots,,,0.00,5.12,<==
32.177898588,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,6.32,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.78,
32.177898588,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
32.177898588,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
32.177898588,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
32.177898588,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
32.177898588,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
32.177898588,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
32.177898588,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
32.177898588,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
32.177898588,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
32.177898588,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
32.177898588,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
32.177898588,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
32.177898588,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
32.177898588,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
32.177898588,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
32.177898588,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
32.177898588,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
33.692382981,S0-C0,Bad_Speculation,16.94,% Slots,,,0.00,5.28,
33.692382981,S0-C0,Bad_Speculation.Branch_Mispredicts,16.85,% Slots,,br_misp_retired.all_branches,0.00,5.1,
33.692382981,S0-C0,Backend_Bound,34.48,% Slots,,,0.00,5.28,
33.692382981,S0-C0,Backend_Bound.Memory_Bound,20.67,% Slots,,,0.00,5.28,<==
33.692382981,S0-C0,Backend_Bound.Core_Bound,13.81,% Slots,,,0.00,5.28,
33.692382981,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
33.692382981,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,6.65,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.56,
33.692382981,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,10.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
33.692382981,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.25,% Clocks,,,0.00,5.28,
33.692382981,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
33.692382981,S0-C1,Frontend_Bound,31.77,% Slots,,,0.00,5.28,
33.692382981,S0-C1,Backend_Bound,39.43,% Slots,,,0.00,5.28,
33.692382981,S0-C1,Retiring,27.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
33.692382981,S0-C1,Frontend_Bound.Frontend_Latency,43.83,% Slots,,rs_events.empty_end,0.00,5.28,
33.692382981,S0-C1,Frontend_Bound.Frontend_Bandwidth,35.71,% Slots,,,0.00,5.28,
33.692382981,S0-C1,Backend_Bound.Memory_Bound,28.34,% Slots,,,0.00,5.28,
33.692382981,S0-C1,Backend_Bound.Core_Bound,11.09,% Slots,,,0.00,5.28,
33.692382981,S0-C1,Retiring.Microcode_Sequencer,3.10,% Slots,,idq.ms_uops,0.00,5.27,
33.692382981,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.28,
33.692382981,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
33.692382981,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.34,% Clocks,,idq.ms_switches,0.00,5.28,
33.692382981,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.02,% Core_Clocks,,,0.00,5.28,
33.692382981,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.26,% Core_Clocks,,,0.00,5.28,
33.692382981,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
33.692382981,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
33.692382981,S0-C2,Frontend_Bound,25.54,% Slots,,,0.00,5.28,
33.692382981,S0-C2,Bad_Speculation,14.68,% Slots,,,0.00,5.28,
33.692382981,S0-C2,Backend_Bound,29.51,% Slots,,,0.00,5.28,
33.692382981,S0-C2,Frontend_Bound.Frontend_Latency,20.39,% Slots,,rs_events.empty_end,0.00,5.28,
33.692382981,S0-C2,Bad_Speculation.Branch_Mispredicts,14.44,% Slots,,br_misp_retired.all_branches,0.00,5.11,
33.692382981,S0-C2,Backend_Bound.Core_Bound,38.06,% Slots,,,0.00,5.28,
33.692382981,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.08,% Clocks,,,0.00,5.29,
33.692382981,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
33.692382981,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.74,% Clocks,,,0.00,5.28,<==
33.692382981,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
33.692382981,S0-C3,Frontend_Bound,24.53,% Slots,,,0.00,5.28,
33.692382981,S0-C3,Bad_Speculation,20.01,% Slots,,,0.00,5.28,
33.692382981,S0-C3,Backend_Bound,25.31,% Slots,,,0.00,5.28,
33.692382981,S0-C3,Retiring,15.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
33.692382981,S0-C3,Frontend_Bound.Frontend_Latency,31.29,% Slots,,rs_events.empty_end,0.00,5.28,
33.692382981,S0-C3,Bad_Speculation.Branch_Mispredicts,19.83,% Slots,,br_misp_retired.all_branches,0.00,5.11,
33.692382981,S0-C3,Backend_Bound.Core_Bound,29.85,% Slots,,,0.00,5.28,<==
33.692382981,S0-C3,Retiring.Microcode_Sequencer,5.81,% Slots,,idq.ms_uops,0.00,5.27,
33.692382981,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.29,% Clocks,,,0.00,5.29,
33.692382981,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
33.692382981,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.63,% Clocks,,idq.ms_switches,0.00,5.29,
33.692382981,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
33.692382981,S0-C4,Frontend_Bound,25.65,% Slots,,,0.00,5.28,
33.692382981,S0-C4,Bad_Speculation,17.49,% Slots,,,0.00,5.28,
33.692382981,S0-C4,Backend_Bound,25.51,% Slots,,,0.00,5.28,
33.692382981,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.33,% Slots,,,0.00,5.28,<==
33.692382981,S0-C4,Bad_Speculation.Branch_Mispredicts,16.34,% Slots,,br_misp_retired.all_branches,0.00,5.11,
33.692382981,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.99,% Core_Clocks,,,0.00,5.28,
33.692382981,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.14,% Core_Clocks,,,0.00,5.28,
33.692382981,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
33.692382981,S0-C5,Frontend_Bound,39.45,% Slots,,,0.00,5.28,
33.692382981,S0-C5,Bad_Speculation,14.02,% Slots,,,0.00,5.28,
33.692382981,S0-C5,Backend_Bound,28.37,% Slots,,,0.00,5.28,
33.692382981,S0-C5,Retiring,17.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
33.692382981,S0-C5,Frontend_Bound.Frontend_Latency,25.72,% Slots,,rs_events.empty_end,0.00,5.28,<==
33.692382981,S0-C5,Bad_Speculation.Branch_Mispredicts,13.71,% Slots,,br_misp_retired.all_branches,0.00,5.1,
33.692382981,S0-C5,Backend_Bound.Memory_Bound,57.11,% Slots,,,0.00,5.28,
33.692382981,S0-C5,Retiring.Microcode_Sequencer,11.41,% Slots,,idq.ms_uops,0.00,5.27,
33.692382981,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.28,
33.692382981,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
33.692382981,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.65,% Clocks,,idq.ms_switches,0.00,5.28,
33.692382981,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
33.692382981,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
33.692382981,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
33.692382981,S0-C6,Frontend_Bound,35.08,% Slots,,,0.00,5.28,
33.692382981,S0-C6,Bad_Speculation,19.84,% Slots,,,0.00,5.28,
33.692382981,S0-C6,Backend_Bound,20.75,% Slots,,,0.00,5.28,
33.692382981,S0-C6,Retiring,37.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
33.692382981,S0-C6,Frontend_Bound.Frontend_Latency,22.84,% Slots,,rs_events.empty_end,0.00,5.28,
33.692382981,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.32,% Slots,,,0.00,5.28,
33.692382981,S0-C6,Bad_Speculation.Branch_Mispredicts,19.63,% Slots,,br_misp_retired.all_branches,0.00,5.1,
33.692382981,S0-C6,Backend_Bound.Memory_Bound,81.69,% Slots,,,0.00,5.28,
33.692382981,S0-C6,Retiring.Microcode_Sequencer,2.52,% Slots,,idq.ms_uops,0.00,5.27,<==
33.692382981,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.28,
33.692382981,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
33.692382981,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.63,% Clocks,,idq.ms_switches,0.00,5.28,
33.692382981,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.47,% Core_Clocks,,,0.00,5.27,
33.692382981,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
33.692382981,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
33.692382981,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
33.692382981,S0-C7,Frontend_Bound,24.91,% Slots,,,0.00,5.28,
33.692382981,S0-C7,Bad_Speculation,12.45,% Slots,,,0.00,5.28,
33.692382981,S0-C7,Backend_Bound,19.18,% Slots,,,0.00,5.28,
33.692382981,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.45,% Slots,,,0.00,5.28,
33.692382981,S0-C7,Bad_Speculation.Branch_Mispredicts,12.31,% Slots,,br_misp_retired.all_branches,0.00,5.1,
33.692382981,S0-C7,Backend_Bound.Memory_Bound,31.58,% Slots,,,0.00,5.28,
33.692382981,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.30,% Core_Clocks,,,0.00,5.27,<==
33.692382981,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.63,% Core_Clocks,,,0.00,5.28,
33.692382981,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
33.692382981,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
33.692382981,S1-C0,Frontend_Bound,30.80,% Slots,,,0.00,5.28,<==
33.692382981,S1-C0,Bad_Speculation,21.38,% Slots,,,0.00,5.28,
33.692382981,S1-C0,Backend_Bound,20.50,% Slots,,,0.00,5.28,
33.692382981,S1-C0,Bad_Speculation.Branch_Mispredicts,21.00,% Slots,,br_misp_retired.all_branches,0.00,5.11,
33.692382981,S1-C0,Backend_Bound.Core_Bound,11.28,% Slots,,,0.00,5.28,
33.692382981,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
33.692382981,S1-C1,Frontend_Bound,31.61,% Slots,,,0.00,5.28,
33.692382981,S1-C1,Bad_Speculation,16.96,% Slots,,,0.00,5.28,
33.692382981,S1-C1,Backend_Bound,24.75,% Slots,,,0.00,5.28,
33.692382981,S1-C1,Frontend_Bound.Frontend_Bandwidth,22.07,% Slots,,,0.00,5.28,<==
33.692382981,S1-C1,Bad_Speculation.Branch_Mispredicts,16.78,% Slots,,br_misp_retired.all_branches,0.00,5.11,
33.692382981,S1-C1,Backend_Bound.Core_Bound,27.98,% Slots,,,0.00,5.07,
33.692382981,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.09,% Core_Clocks,,,0.00,5.26,
33.692382981,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.45,% Core_Clocks,,,0.00,5.28,
33.692382981,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.78,% Clocks,,,0.00,5.28,
33.692382981,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
33.692382981,S1-C2,Bad_Speculation,21.01,% Slots,,,0.00,5.28,
33.692382981,S1-C2,Bad_Speculation.Branch_Mispredicts,20.87,% Slots,,br_misp_retired.all_branches,0.00,5.11,
33.692382981,S1-C2,Backend_Bound,25.81,% Slots,,,0.00,5.28,
33.692382981,S1-C2,Backend_Bound.Core_Bound,42.29,% Slots,,,0.00,5.07,
33.692382981,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.96,% Clocks,,,0.00,5.28,<==
33.692382981,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
33.692382981,S1-C3,Frontend_Bound,41.49,% Slots,,,0.00,5.28,
33.692382981,S1-C3,Bad_Speculation,13.71,% Slots,,,0.00,5.28,
33.692382981,S1-C3,Backend_Bound,19.01,% Slots,,,0.00,5.28,
33.692382981,S1-C3,Retiring,22.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
33.692382981,S1-C3,Frontend_Bound.Frontend_Latency,34.40,% Slots,,rs_events.empty_end,0.00,5.28,<==
33.692382981,S1-C3,Frontend_Bound.Frontend_Bandwidth,22.19,% Slots,,,0.00,5.28,
33.692382981,S1-C3,Bad_Speculation.Branch_Mispredicts,13.57,% Slots,,br_misp_retired.all_branches,0.00,5.11,
33.692382981,S1-C3,Backend_Bound.Memory_Bound,21.07,% Slots,,,0.00,5.07,
33.692382981,S1-C3,Retiring.Microcode_Sequencer,4.03,% Slots,,idq.ms_uops,0.00,5.27,
33.692382981,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.62,% Clocks,,,0.00,5.28,
33.692382981,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
33.692382981,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.83,% Clocks,,idq.ms_switches,0.00,5.28,
33.692382981,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.13,% Core_Clocks,,,0.00,5.27,
33.692382981,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
33.692382981,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
33.692382981,S1-C4,Frontend_Bound,39.79,% Slots,,,0.00,5.28,<==
33.692382981,S1-C4,Bad_Speculation,17.99,% Slots,,,0.00,5.28,
33.692382981,S1-C4,Backend_Bound,16.75,% Slots,,,0.00,5.28,
33.692382981,S1-C4,Frontend_Bound.Frontend_Latency,33.34,% Slots,,rs_events.empty_end,0.00,5.28,
33.692382981,S1-C4,Frontend_Bound.Frontend_Bandwidth,34.99,% Slots,,,0.00,5.28,
33.692382981,S1-C4,Bad_Speculation.Branch_Mispredicts,17.58,% Slots,,br_misp_retired.all_branches,0.00,5.11,
33.692382981,S1-C4,Backend_Bound.Memory_Bound,80.13,% Slots,,,0.00,5.07,
33.692382981,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
33.692382981,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
33.692382981,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
33.692382981,S1-C5,Frontend_Bound,34.95,% Slots,,,0.00,5.28,<==
33.692382981,S1-C5,Bad_Speculation,10.36,% Slots,,,0.00,5.28,
33.692382981,S1-C5,Backend_Bound,13.50,% Slots,,,0.00,5.28,
33.692382981,S1-C5,Frontend_Bound.Frontend_Latency,19.74,% Slots,,rs_events.empty_end,0.00,5.28,
33.692382981,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.61,% Slots,,,0.00,5.28,
33.692382981,S1-C5,Bad_Speculation.Branch_Mispredicts,10.05,% Slots,,br_misp_retired.all_branches,0.00,5.11,
33.692382981,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.28,
33.692382981,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
33.692382981,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.45,% Core_Clocks,,,0.00,5.26,
33.692382981,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
33.692382981,S1-C6,Frontend_Bound,25.71,% Slots,,,0.00,5.28,
33.692382981,S1-C6,Bad_Speculation,14.21,% Slots,,,0.00,5.28,
33.692382981,S1-C6,Backend_Bound,29.00,% Slots,,,0.00,5.28,
33.692382981,S1-C6,Frontend_Bound.Frontend_Latency,23.73,% Slots,,rs_events.empty_end,0.00,5.28,
33.692382981,S1-C6,Bad_Speculation.Branch_Mispredicts,14.04,% Slots,,br_misp_retired.all_branches,0.00,5.11,
33.692382981,S1-C6,Backend_Bound.Memory_Bound,11.86,% Slots,,,0.00,5.07,
33.692382981,S1-C6,Backend_Bound.Core_Bound,17.14,% Slots,,,0.00,5.07,<==
33.692382981,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
33.692382981,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
33.692382981,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
33.692382981,S1-C7,Bad_Speculation,18.81,% Slots,,,0.00,5.28,
33.692382981,S1-C7,Bad_Speculation.Branch_Mispredicts,18.73,% Slots,,br_misp_retired.all_branches,0.00,5.11,
33.692382981,S1-C7,Backend_Bound,38.05,% Slots,,,0.00,5.28,
33.692382981,S1-C7,Backend_Bound.Memory_Bound,13.28,% Slots,,,0.00,5.07,
33.692382981,S1-C7,Backend_Bound.Core_Bound,24.77,% Slots,,,0.00,5.07,
33.692382981,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,7.51,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.56,
33.692382981,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.06,% Clocks,,,0.00,5.28,<==
33.692382981,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
33.692382981,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
33.692382981,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
33.692382981,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
33.692382981,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
33.692382981,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
33.692382981,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
33.692382981,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
33.692382981,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
33.692382981,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
33.692382981,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
33.692382981,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
33.692382981,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
33.692382981,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
33.692382981,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
33.692382981,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
33.692382981,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
35.074890003,S0-C0,Frontend_Bound,32.82,% Slots,,,0.00,5.25,
35.074890003,S0-C0,Bad_Speculation,16.51,% Slots,,,0.00,5.25,
35.074890003,S0-C0,Backend_Bound,19.85,% Slots,,,0.00,5.25,
35.074890003,S0-C0,Frontend_Bound.Frontend_Latency,21.72,% Slots,,rs_events.empty_end,0.00,5.2,
35.074890003,S0-C0,Bad_Speculation.Branch_Mispredicts,16.34,% Slots,,br_misp_retired.all_branches,0.00,5.25,
35.074890003,S0-C0,Backend_Bound.Core_Bound,11.31,% Slots,,,0.00,5.2,
35.074890003,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.62,% Clocks,,,0.00,5.2,
35.074890003,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
35.074890003,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.21,% Clocks,,,0.00,5.21,
35.074890003,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
35.074890003,S0-C1,Frontend_Bound,42.47,% Slots,,,0.00,5.26,
35.074890003,S0-C1,Bad_Speculation,14.43,% Slots,,,0.00,5.26,
35.074890003,S0-C1,Backend_Bound,18.59,% Slots,,,0.00,5.26,
35.074890003,S0-C1,Frontend_Bound.Frontend_Latency,30.65,% Slots,,rs_events.empty_end,0.00,5.2,
35.074890003,S0-C1,Bad_Speculation.Branch_Mispredicts,14.31,% Slots,,br_misp_retired.all_branches,0.00,5.26,
35.074890003,S0-C1,Backend_Bound.Core_Bound,11.66,% Slots,,,0.00,5.2,
35.074890003,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.2,
35.074890003,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
35.074890003,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.72,% Clocks,,,0.00,5.21,
35.074890003,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
35.074890003,S0-C2,Frontend_Bound,35.40,% Slots,,,0.00,5.26,
35.074890003,S0-C2,Bad_Speculation,16.56,% Slots,,,0.00,5.26,
35.074890003,S0-C2,Backend_Bound,22.38,% Slots,,,0.00,5.26,
35.074890003,S0-C2,Frontend_Bound.Frontend_Latency,26.64,% Slots,,rs_events.empty_end,0.00,5.2,
35.074890003,S0-C2,Bad_Speculation.Branch_Mispredicts,16.33,% Slots,,br_misp_retired.all_branches,0.00,5.26,
35.074890003,S0-C2,Backend_Bound.Core_Bound,14.67,% Slots,,,0.00,5.2,
35.074890003,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.2,
35.074890003,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
35.074890003,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.52,% Clocks,,,0.00,5.21,
35.074890003,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
35.074890003,S0-C3,Frontend_Bound,33.74,% Slots,,,0.00,5.26,
35.074890003,S0-C3,Bad_Speculation,14.10,% Slots,,,0.00,5.26,
35.074890003,S0-C3,Backend_Bound,21.24,% Slots,,,0.00,5.26,
35.074890003,S0-C3,Frontend_Bound.Frontend_Latency,27.95,% Slots,,rs_events.empty_end,0.00,5.2,
35.074890003,S0-C3,Bad_Speculation.Branch_Mispredicts,13.91,% Slots,,br_misp_retired.all_branches,0.00,5.26,
35.074890003,S0-C3,Backend_Bound.Memory_Bound,11.16,% Slots,,,0.00,5.2,
35.074890003,S0-C3,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.2,
35.074890003,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.69,% Clocks,,,0.00,5.21,
35.074890003,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
35.074890003,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
35.074890003,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
35.074890003,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
35.074890003,S0-C4,Frontend_Bound,30.52,% Slots,,,0.00,5.26,
35.074890003,S0-C4,Bad_Speculation,16.53,% Slots,,,0.00,5.26,
35.074890003,S0-C4,Backend_Bound,19.76,% Slots,,,0.00,5.26,
35.074890003,S0-C4,Frontend_Bound.Frontend_Latency,17.51,% Slots,,rs_events.empty_end,0.00,5.2,
35.074890003,S0-C4,Bad_Speculation.Branch_Mispredicts,16.27,% Slots,,br_misp_retired.all_branches,0.00,5.26,
35.074890003,S0-C4,Backend_Bound.Core_Bound,12.40,% Slots,,,0.00,5.2,
35.074890003,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.20,% Clocks,,,0.00,5.21,
35.074890003,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
35.074890003,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
35.074890003,S0-C5,Frontend_Bound,35.05,% Slots,,,0.00,5.26,
35.074890003,S0-C5,Bad_Speculation,14.53,% Slots,,,0.00,5.26,
35.074890003,S0-C5,Backend_Bound,18.90,% Slots,,,0.00,5.26,
35.074890003,S0-C5,Frontend_Bound.Frontend_Latency,26.06,% Slots,,rs_events.empty_end,0.00,5.2,
35.074890003,S0-C5,Bad_Speculation.Branch_Mispredicts,14.34,% Slots,,br_misp_retired.all_branches,0.00,5.26,
35.074890003,S0-C5,Backend_Bound.Memory_Bound,10.85,% Slots,,,0.00,5.2,
35.074890003,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.21,
35.074890003,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
35.074890003,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
35.074890003,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.67,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
35.074890003,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
35.074890003,S0-C6,Frontend_Bound,38.85,% Slots,,,0.00,5.26,
35.074890003,S0-C6,Bad_Speculation,17.30,% Slots,,,0.00,5.26,
35.074890003,S0-C6,Backend_Bound,15.67,% Slots,,,0.00,5.26,
35.074890003,S0-C6,Frontend_Bound.Frontend_Latency,28.85,% Slots,,rs_events.empty_end,0.00,5.2,
35.074890003,S0-C6,Bad_Speculation.Branch_Mispredicts,17.10,% Slots,,br_misp_retired.all_branches,0.00,5.26,
35.074890003,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.21,
35.074890003,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
35.074890003,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
35.074890003,S0-C7,Frontend_Bound,37.97,% Slots,,,0.00,5.26,
35.074890003,S0-C7,Bad_Speculation,16.94,% Slots,,,0.00,5.26,
35.074890003,S0-C7,Backend_Bound,17.36,% Slots,,,0.00,5.26,
35.074890003,S0-C7,Frontend_Bound.Frontend_Latency,33.42,% Slots,,rs_events.empty_end,0.00,5.2,
35.074890003,S0-C7,Bad_Speculation.Branch_Mispredicts,16.81,% Slots,,br_misp_retired.all_branches,0.00,5.26,
35.074890003,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.34,% Clocks,,,0.00,5.21,
35.074890003,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
35.074890003,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
35.074890003,S1-C0,Frontend_Bound,42.61,% Slots,,,0.00,5.26,
35.074890003,S1-C0,Bad_Speculation,11.80,% Slots,,,0.00,5.26,
35.074890003,S1-C0,Backend_Bound,15.54,% Slots,,,0.00,5.26,
35.074890003,S1-C0,Frontend_Bound.Frontend_Latency,40.17,% Slots,,rs_events.empty_end,0.00,5.2,
35.074890003,S1-C0,Bad_Speculation.Branch_Mispredicts,11.63,% Slots,,br_misp_retired.all_branches,0.00,5.26,
35.074890003,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.96,% Clocks,,,0.00,5.2,
35.074890003,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
35.074890003,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
35.074890003,S1-C1,Frontend_Bound,38.57,% Slots,,,0.00,5.26,
35.074890003,S1-C1,Bad_Speculation,16.86,% Slots,,,0.00,5.26,
35.074890003,S1-C1,Backend_Bound,14.45,% Slots,,,0.00,5.26,
35.074890003,S1-C1,Frontend_Bound.Frontend_Latency,24.39,% Slots,,rs_events.empty_end,0.00,5.2,
35.074890003,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.21,% Slots,,,0.00,5.2,
35.074890003,S1-C1,Bad_Speculation.Branch_Mispredicts,16.68,% Slots,,br_misp_retired.all_branches,0.00,5.26,
35.074890003,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.2,
35.074890003,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
35.074890003,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.67,% Core_Clocks,,,0.00,5.5,
35.074890003,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
35.074890003,S1-C2,Frontend_Bound,32.59,% Slots,,,0.00,5.26,
35.074890003,S1-C2,Bad_Speculation,14.57,% Slots,,,0.00,5.26,
35.074890003,S1-C2,Backend_Bound,21.69,% Slots,,,0.00,5.26,
35.074890003,S1-C2,Frontend_Bound.Frontend_Latency,21.31,% Slots,,rs_events.empty_end,0.00,5.2,
35.074890003,S1-C2,Bad_Speculation.Branch_Mispredicts,14.39,% Slots,,br_misp_retired.all_branches,0.00,5.26,
35.074890003,S1-C2,Backend_Bound.Memory_Bound,10.51,% Slots,,,0.00,5.2,
35.074890003,S1-C2,Backend_Bound.Core_Bound,11.19,% Slots,,,0.00,5.2,
35.074890003,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.2,
35.074890003,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
35.074890003,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
35.074890003,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
35.074890003,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
35.074890003,S1-C3,Frontend_Bound,33.36,% Slots,,,0.00,5.26,
35.074890003,S1-C3,Bad_Speculation,19.04,% Slots,,,0.00,5.26,
35.074890003,S1-C3,Backend_Bound,11.69,% Slots,,,0.00,5.26,
35.074890003,S1-C3,Frontend_Bound.Frontend_Latency,23.00,% Slots,,rs_events.empty_end,0.00,5.2,
35.074890003,S1-C3,Bad_Speculation.Branch_Mispredicts,18.86,% Slots,,br_misp_retired.all_branches,0.00,5.26,
35.074890003,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.48,% Clocks,,,0.00,5.2,
35.074890003,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
35.074890003,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
35.074890003,S1-C4,Frontend_Bound,37.73,% Slots,,,0.00,5.27,
35.074890003,S1-C4,Bad_Speculation,13.78,% Slots,,,0.00,5.27,
35.074890003,S1-C4,Backend_Bound,16.99,% Slots,,,0.00,5.27,
35.074890003,S1-C4,Frontend_Bound.Frontend_Latency,22.34,% Slots,,rs_events.empty_end,0.00,5.2,
35.074890003,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.36,% Slots,,,0.00,5.2,
35.074890003,S1-C4,Bad_Speculation.Branch_Mispredicts,13.65,% Slots,,br_misp_retired.all_branches,0.00,5.27,
35.074890003,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.2,
35.074890003,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
35.074890003,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.52,% Core_Clocks,,,0.00,5.5,
35.074890003,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.23,% Core_Clocks,,,0.00,5.21,
35.074890003,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
35.074890003,S1-C5,Frontend_Bound,34.08,% Slots,,,0.00,5.27,
35.074890003,S1-C5,Bad_Speculation,12.62,% Slots,,,0.00,5.27,
35.074890003,S1-C5,Backend_Bound,16.39,% Slots,,,0.00,5.27,
35.074890003,S1-C5,Frontend_Bound.Frontend_Latency,18.46,% Slots,,rs_events.empty_end,0.00,5.2,
35.074890003,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.87,% Slots,,,0.00,5.2,
35.074890003,S1-C5,Bad_Speculation.Branch_Mispredicts,12.31,% Slots,,br_misp_retired.all_branches,0.00,5.27,
35.074890003,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.2,
35.074890003,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
35.074890003,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.43,% Core_Clocks,,,0.00,5.5,
35.074890003,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.07,% Core_Clocks,,,0.00,5.21,
35.074890003,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
35.074890003,S1-C6,Frontend_Bound,38.84,% Slots,,,0.00,5.26,
35.074890003,S1-C6,Bad_Speculation,15.84,% Slots,,,0.00,5.26,
35.074890003,S1-C6,Backend_Bound,14.65,% Slots,,,0.00,5.26,
35.074890003,S1-C6,Frontend_Bound.Frontend_Latency,22.16,% Slots,,rs_events.empty_end,0.00,5.2,
35.074890003,S1-C6,Frontend_Bound.Frontend_Bandwidth,32.41,% Slots,,,0.00,5.2,<==
35.074890003,S1-C6,Bad_Speculation.Branch_Mispredicts,15.63,% Slots,,br_misp_retired.all_branches,0.00,5.2,
35.074890003,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.38,% Clocks,,,0.00,5.2,
35.074890003,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
35.074890003,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
35.074890003,S1-C7,Frontend_Bound,33.08,% Slots,,,0.00,5.26,
35.074890003,S1-C7,Bad_Speculation,16.12,% Slots,,,0.00,5.26,
35.074890003,S1-C7,Backend_Bound,18.55,% Slots,,,0.00,5.26,
35.074890003,S1-C7,Frontend_Bound.Frontend_Latency,16.22,% Slots,,rs_events.empty_end,0.00,5.2,
35.074890003,S1-C7,Bad_Speculation.Branch_Mispredicts,15.92,% Slots,,br_misp_retired.all_branches,0.00,5.2,
35.074890003,S1-C7,Backend_Bound.Core_Bound,11.21,% Slots,,,0.00,5.2,
35.074890003,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.67,% Clocks,,,0.00,5.21,
35.074890003,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
35.074890003,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
35.074890003,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
35.074890003,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
35.074890003,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
35.074890003,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
35.074890003,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
35.074890003,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
35.074890003,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
35.074890003,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
35.074890003,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
35.074890003,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
35.074890003,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
35.074890003,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
35.074890003,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
35.074890003,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
35.074890003,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
35.074890003,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
36.61150697,S0-C0,Frontend_Bound,28.38,% Slots,,,0.00,5.41,
36.61150697,S0-C0,Bad_Speculation,11.70,% Slots,,,0.00,5.39,
36.61150697,S0-C0,Backend_Bound,28.87,% Slots,,,0.00,5.39,<==
36.61150697,S0-C0,Frontend_Bound.Frontend_Latency,23.41,% Slots,,rs_events.empty_end,0.00,5.42,
36.61150697,S0-C0,Bad_Speculation.Branch_Mispredicts,11.57,% Slots,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S0-C0,Backend_Bound.Memory_Bound,15.16,% Slots,,,0.00,5.21,
36.61150697,S0-C0,Backend_Bound.Core_Bound,13.71,% Slots,,,0.00,5.21,
36.61150697,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
36.61150697,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.55,% Clocks,,,0.00,5.21,
36.61150697,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
36.61150697,S0-C1,Frontend_Bound,30.64,% Slots,,,0.00,5.41,
36.61150697,S0-C1,Bad_Speculation,13.85,% Slots,,,0.00,5.39,
36.61150697,S0-C1,Backend_Bound,20.37,% Slots,,,0.00,5.39,
36.61150697,S0-C1,Frontend_Bound.Frontend_Latency,27.17,% Slots,,rs_events.empty_end,0.00,5.42,
36.61150697,S0-C1,Bad_Speculation.Branch_Mispredicts,13.74,% Slots,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S0-C1,Backend_Bound.Memory_Bound,13.19,% Slots,,,0.00,5.22,
36.61150697,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.96,% Clocks,,,0.00,5.21,
36.61150697,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
36.61150697,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
36.61150697,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
36.61150697,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
36.61150697,S0-C2,Frontend_Bound,29.10,% Slots,,,0.00,5.41,
36.61150697,S0-C2,Bad_Speculation,14.22,% Slots,,,0.00,5.39,
36.61150697,S0-C2,Backend_Bound,22.98,% Slots,,,0.00,5.39,
36.61150697,S0-C2,Frontend_Bound.Frontend_Latency,23.43,% Slots,,rs_events.empty_end,0.00,5.42,
36.61150697,S0-C2,Bad_Speculation.Branch_Mispredicts,14.05,% Slots,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S0-C2,Backend_Bound.Memory_Bound,13.27,% Slots,,,0.00,5.22,
36.61150697,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.21,
36.61150697,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
36.61150697,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
36.61150697,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
36.61150697,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
36.61150697,S0-C3,Frontend_Bound,27.12,% Slots,,,0.00,5.41,
36.61150697,S0-C3,Bad_Speculation,14.33,% Slots,,,0.00,5.39,
36.61150697,S0-C3,Backend_Bound,24.67,% Slots,,,0.00,5.39,
36.61150697,S0-C3,Frontend_Bound.Frontend_Latency,19.19,% Slots,,rs_events.empty_end,0.00,5.42,
36.61150697,S0-C3,Bad_Speculation.Branch_Mispredicts,14.18,% Slots,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S0-C3,Backend_Bound.Memory_Bound,12.50,% Slots,,,0.00,5.22,
36.61150697,S0-C3,Backend_Bound.Core_Bound,12.17,% Slots,,,0.00,5.22,
36.61150697,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.66,% Clocks,,,0.00,5.21,
36.61150697,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
36.61150697,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
36.61150697,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
36.61150697,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
36.61150697,S0-C4,Frontend_Bound,29.65,% Slots,,,0.00,5.41,
36.61150697,S0-C4,Bad_Speculation,14.83,% Slots,,,0.00,5.39,
36.61150697,S0-C4,Backend_Bound,20.76,% Slots,,,0.00,5.39,
36.61150697,S0-C4,Frontend_Bound.Frontend_Latency,19.71,% Slots,,rs_events.empty_end,0.00,5.42,
36.61150697,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.11,% Slots,,,0.00,5.21,
36.61150697,S0-C4,Bad_Speculation.Branch_Mispredicts,14.68,% Slots,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S0-C4,Backend_Bound.Memory_Bound,11.43,% Slots,,,0.00,5.22,
36.61150697,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.21,
36.61150697,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
36.61150697,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.65,% Core_Clocks,,,0.00,5.21,
36.61150697,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.23,% Core_Clocks,,,0.00,5.47,
36.61150697,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
36.61150697,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
36.61150697,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
36.61150697,S0-C5,Frontend_Bound,31.08,% Slots,,,0.00,5.41,
36.61150697,S0-C5,Bad_Speculation,13.72,% Slots,,,0.00,5.39,
36.61150697,S0-C5,Backend_Bound,21.64,% Slots,,,0.00,5.39,
36.61150697,S0-C5,Frontend_Bound.Frontend_Latency,21.71,% Slots,,rs_events.empty_end,0.00,5.42,
36.61150697,S0-C5,Bad_Speculation.Branch_Mispredicts,13.57,% Slots,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S0-C5,Backend_Bound.Memory_Bound,13.14,% Slots,,,0.00,5.22,
36.61150697,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.21,
36.61150697,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
36.61150697,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
36.61150697,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
36.61150697,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
36.61150697,S0-C6,Frontend_Bound,29.32,% Slots,,,0.00,5.41,
36.61150697,S0-C6,Bad_Speculation,12.83,% Slots,,,0.00,5.39,
36.61150697,S0-C6,Backend_Bound,25.75,% Slots,,,0.00,5.39,
36.61150697,S0-C6,Frontend_Bound.Frontend_Latency,19.41,% Slots,,rs_events.empty_end,0.00,5.42,
36.61150697,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.05,% Slots,,,0.00,5.21,
36.61150697,S0-C6,Bad_Speculation.Branch_Mispredicts,12.70,% Slots,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S0-C6,Backend_Bound.Memory_Bound,14.70,% Slots,,,0.00,5.22,
36.61150697,S0-C6,Backend_Bound.Core_Bound,11.04,% Slots,,,0.00,5.22,
36.61150697,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,0.00,5.2,
36.61150697,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
36.61150697,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.39,% Core_Clocks,,,0.00,5.21,
36.61150697,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.50,% Core_Clocks,,,0.00,5.47,
36.61150697,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
36.61150697,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.31,% Clocks,,,0.00,5.21,
36.61150697,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
36.61150697,S0-C7,Frontend_Bound,21.95,% Slots,,,0.00,5.41,
36.61150697,S0-C7,Bad_Speculation,14.91,% Slots,,,0.00,5.39,
36.61150697,S0-C7,Backend_Bound,28.31,% Slots,,,0.00,5.39,<==
36.61150697,S0-C7,Frontend_Bound.Frontend_Latency,16.61,% Slots,,rs_events.empty_end,0.00,5.42,
36.61150697,S0-C7,Bad_Speculation.Branch_Mispredicts,14.78,% Slots,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S0-C7,Backend_Bound.Memory_Bound,15.80,% Slots,,,0.00,5.22,
36.61150697,S0-C7,Backend_Bound.Core_Bound,12.51,% Slots,,,0.00,5.22,
36.61150697,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
36.61150697,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
36.61150697,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.10,% Clocks,,,0.00,5.21,
36.61150697,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
36.61150697,S1-C0,Frontend_Bound,25.86,% Slots,,,0.00,5.41,
36.61150697,S1-C0,Bad_Speculation,14.70,% Slots,,,0.00,5.39,
36.61150697,S1-C0,Backend_Bound,27.07,% Slots,,,0.00,5.39,<==
36.61150697,S1-C0,Frontend_Bound.Frontend_Latency,18.22,% Slots,,rs_events.empty_end,0.00,5.42,
36.61150697,S1-C0,Bad_Speculation.Branch_Mispredicts,14.49,% Slots,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S1-C0,Backend_Bound.Memory_Bound,14.96,% Slots,,,0.00,5.21,
36.61150697,S1-C0,Backend_Bound.Core_Bound,12.11,% Slots,,,0.00,5.21,
36.61150697,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.21,
36.61150697,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
36.61150697,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
36.61150697,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
36.61150697,S1-C1,Frontend_Bound,32.17,% Slots,,,0.00,5.41,
36.61150697,S1-C1,Bad_Speculation,13.43,% Slots,,,0.00,5.39,
36.61150697,S1-C1,Backend_Bound,23.64,% Slots,,,0.00,5.39,
36.61150697,S1-C1,Retiring,28.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
36.61150697,S1-C1,Frontend_Bound.Frontend_Latency,20.90,% Slots,,rs_events.empty_end,0.00,5.42,
36.61150697,S1-C1,Bad_Speculation.Branch_Mispredicts,13.28,% Slots,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S1-C1,Backend_Bound.Memory_Bound,14.00,% Slots,,,0.00,5.21,
36.61150697,S1-C1,Retiring.Microcode_Sequencer,1.52,% Slots,,idq.ms_uops,0.00,5.21,
36.61150697,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.47,% Clocks,,,0.00,5.21,
36.61150697,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
36.61150697,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.48,% Clocks,,idq.ms_switches,0.00,5.21,
36.61150697,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
36.61150697,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
36.61150697,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
36.61150697,S1-C2,Frontend_Bound,27.60,% Slots,,,0.00,5.41,
36.61150697,S1-C2,Bad_Speculation,14.89,% Slots,,,0.00,5.39,
36.61150697,S1-C2,Backend_Bound,24.55,% Slots,,,0.00,5.39,
36.61150697,S1-C2,Frontend_Bound.Frontend_Latency,20.21,% Slots,,rs_events.empty_end,0.00,5.42,
36.61150697,S1-C2,Bad_Speculation.Branch_Mispredicts,14.75,% Slots,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S1-C2,Backend_Bound.Memory_Bound,12.68,% Slots,,,0.00,5.21,
36.61150697,S1-C2,Backend_Bound.Core_Bound,11.87,% Slots,,,0.00,5.21,
36.61150697,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
36.61150697,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
36.61150697,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.80,% Clocks,,,0.00,5.21,
36.61150697,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
36.61150697,S1-C3,Frontend_Bound,27.02,% Slots,,,0.00,5.41,
36.61150697,S1-C3,Bad_Speculation,12.11,% Slots,,,0.00,5.39,
36.61150697,S1-C3,Backend_Bound,28.33,% Slots,,,0.00,5.39,<==
36.61150697,S1-C3,Frontend_Bound.Frontend_Latency,20.05,% Slots,,rs_events.empty_end,0.00,5.42,
36.61150697,S1-C3,Bad_Speculation.Branch_Mispredicts,12.01,% Slots,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S1-C3,Backend_Bound.Memory_Bound,12.75,% Slots,,,0.00,5.21,
36.61150697,S1-C3,Backend_Bound.Core_Bound,15.58,% Slots,,,0.00,5.21,
36.61150697,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.21,
36.61150697,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
36.61150697,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
36.61150697,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
36.61150697,S1-C4,Frontend_Bound,25.82,% Slots,,,0.00,5.41,
36.61150697,S1-C4,Bad_Speculation,13.79,% Slots,,,0.00,5.39,
36.61150697,S1-C4,Backend_Bound,27.25,% Slots,,,0.00,5.39,<==
36.61150697,S1-C4,Frontend_Bound.Frontend_Latency,15.72,% Slots,,rs_events.empty_end,0.00,5.42,
36.61150697,S1-C4,Bad_Speculation.Branch_Mispredicts,13.56,% Slots,,br_misp_retired.all_branches,0.00,5.22,
36.61150697,S1-C4,Backend_Bound.Memory_Bound,14.46,% Slots,,,0.00,5.21,
36.61150697,S1-C4,Backend_Bound.Core_Bound,12.79,% Slots,,,0.00,5.21,
36.61150697,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
36.61150697,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
36.61150697,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.57,% Clocks,,,0.00,5.21,
36.61150697,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
36.61150697,S1-C5,Frontend_Bound,26.46,% Slots,,,0.00,5.41,
36.61150697,S1-C5,Bad_Speculation,12.66,% Slots,,,0.00,5.39,
36.61150697,S1-C5,Backend_Bound,29.62,% Slots,,,0.00,5.39,
36.61150697,S1-C5,Frontend_Bound.Frontend_Latency,15.64,% Slots,,rs_events.empty_end,0.00,5.42,
36.61150697,S1-C5,Bad_Speculation.Branch_Mispredicts,12.54,% Slots,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S1-C5,Backend_Bound.Memory_Bound,18.49,% Slots,,,0.00,5.21,
36.61150697,S1-C5,Backend_Bound.Core_Bound,11.13,% Slots,,,0.00,5.21,
36.61150697,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.59,% Clocks,,,0.00,5.21,
36.61150697,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,<==
36.61150697,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
36.61150697,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.30,% Clocks,,,0.00,5.21,
36.61150697,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
36.61150697,S1-C6,Frontend_Bound,33.60,% Slots,,,0.00,5.42,
36.61150697,S1-C6,Bad_Speculation,11.84,% Slots,,,0.00,5.4,
36.61150697,S1-C6,Backend_Bound,16.78,% Slots,,,0.00,5.4,
36.61150697,S1-C6,Frontend_Bound.Frontend_Latency,19.95,% Slots,,rs_events.empty_end,0.00,5.42,<==
36.61150697,S1-C6,Bad_Speculation.Branch_Mispredicts,11.68,% Slots,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.46,% Clocks,,,0.00,5.2,
36.61150697,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
36.61150697,S1-C7,Frontend_Bound,28.44,% Slots,,,0.00,5.41,
36.61150697,S1-C7,Bad_Speculation,12.51,% Slots,,,0.00,5.39,
36.61150697,S1-C7,Backend_Bound,29.39,% Slots,,,0.00,5.39,<==
36.61150697,S1-C7,Frontend_Bound.Frontend_Latency,16.72,% Slots,,rs_events.empty_end,0.00,5.42,
36.61150697,S1-C7,Bad_Speculation.Branch_Mispredicts,12.39,% Slots,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S1-C7,Backend_Bound.Memory_Bound,15.29,% Slots,,,0.00,5.21,
36.61150697,S1-C7,Backend_Bound.Core_Bound,14.11,% Slots,,,0.00,5.21,
36.61150697,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
36.61150697,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
36.61150697,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
36.61150697,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
36.61150697,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
36.61150697,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
36.61150697,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
36.61150697,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
36.61150697,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
36.61150697,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
36.61150697,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
36.61150697,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
36.61150697,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
36.61150697,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
36.61150697,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
36.61150697,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
36.61150697,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
36.61150697,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
36.61150697,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
36.61150697,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
38.108317109,S0-C0,Frontend_Bound,22.64,% Slots,,,0.00,5.07,
38.108317109,S0-C0,Backend_Bound,24.97,% Slots,,,0.00,5.07,<==
38.108317109,S0-C0,Backend_Bound.Memory_Bound,14.28,% Slots,,,0.00,5.07,
38.108317109,S0-C0,Backend_Bound.Core_Bound,10.69,% Slots,,,0.00,5.07,
38.108317109,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.45,% Clocks,,,0.00,5.08,
38.108317109,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
38.108317109,S0-C1,Backend_Bound,18.86,% Slots,,,0.00,5.07,
38.108317109,S0-C1,Backend_Bound.Core_Bound,11.74,% Slots,,,0.00,5.07,<==
38.108317109,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
38.108317109,S0-C2,Frontend_Bound,21.09,% Slots,,,0.00,5.07,<==
38.108317109,S0-C2,Backend_Bound,18.19,% Slots,,,0.00,5.07,
38.108317109,S0-C2,Backend_Bound.Core_Bound,10.17,% Slots,,,0.00,5.07,
38.108317109,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
38.108317109,S0-C3,Frontend_Bound,24.81,% Slots,,,0.00,5.07,
38.108317109,S0-C3,Bad_Speculation,10.17,% Slots,,,0.00,5.07,
38.108317109,S0-C3,Backend_Bound,30.34,% Slots,,,0.00,5.07,<==
38.108317109,S0-C3,Frontend_Bound.Frontend_Latency,18.13,% Slots,,rs_events.empty_end,0.00,5.07,
38.108317109,S0-C3,Bad_Speculation.Branch_Mispredicts,9.91,% Slots,,br_misp_retired.all_branches,0.00,5.07,
38.108317109,S0-C3,Backend_Bound.Memory_Bound,15.25,% Slots,,,0.00,5.07,
38.108317109,S0-C3,Backend_Bound.Core_Bound,15.09,% Slots,,,0.00,5.07,
38.108317109,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.35,
38.108317109,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
38.108317109,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
38.108317109,S0-C4,Frontend_Bound,24.19,% Slots,,,0.00,5.08,
38.108317109,S0-C4,Backend_Bound,28.40,% Slots,,,0.00,5.08,
38.108317109,S0-C4,Frontend_Bound.Frontend_Latency,20.21,% Slots,,rs_events.empty_end,0.00,5.08,
38.108317109,S0-C4,Backend_Bound.Memory_Bound,50.68,% Slots,,,0.00,5.08,<==
38.108317109,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.66,% Clocks,,,0.00,5.34,
38.108317109,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
38.108317109,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
38.108317109,S0-C5,Frontend_Bound,21.05,% Slots,,,0.00,5.07,<==
38.108317109,S0-C5,Backend_Bound,19.11,% Slots,,,0.00,5.07,
38.108317109,S0-C5,Backend_Bound.Core_Bound,12.36,% Slots,,,0.00,5.07,
38.108317109,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.01,% Clocks,,,0.00,5.08,
38.108317109,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
38.108317109,S0-C6,Backend_Bound,11.25,% Slots,,,0.00,5.07,<==
38.108317109,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
38.108317109,S0-C7,Frontend_Bound,22.73,% Slots,,,0.00,5.08,<==
38.108317109,S0-C7,Backend_Bound,16.31,% Slots,,,0.00,5.08,
38.108317109,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
38.108317109,S1-C0,Frontend_Bound,35.11,% Slots,,,0.00,5.08,
38.108317109,S1-C0,Bad_Speculation,12.32,% Slots,,,0.00,5.08,
38.108317109,S1-C0,Backend_Bound,18.07,% Slots,,,0.00,5.08,
38.108317109,S1-C0,Frontend_Bound.Frontend_Latency,23.01,% Slots,,rs_events.empty_end,0.00,5.08,
38.108317109,S1-C0,Bad_Speculation.Branch_Mispredicts,12.10,% Slots,,br_misp_retired.all_branches,0.00,5.08,
38.108317109,S1-C0,Backend_Bound.Memory_Bound,12.24,% Slots,,,0.00,5.08,
38.108317109,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
38.108317109,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
38.108317109,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
38.108317109,S1-C1,Backend_Bound,16.98,% Slots,,,0.00,5.08,
38.108317109,S1-C1,Backend_Bound.Core_Bound,11.49,% Slots,,,0.00,5.08,
38.108317109,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.29,% Clocks,,,0.00,5.08,<==
38.108317109,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
38.108317109,S1-C2,Frontend_Bound,21.87,% Slots,,,0.00,5.07,
38.108317109,S1-C2,Bad_Speculation,17.57,% Slots,,,0.00,5.07,
38.108317109,S1-C2,Backend_Bound,24.70,% Slots,,,0.00,5.07,<==
38.108317109,S1-C2,Bad_Speculation.Branch_Mispredicts,17.38,% Slots,,br_misp_retired.all_branches,0.00,5.07,
38.108317109,S1-C2,Backend_Bound.Memory_Bound,10.06,% Slots,,,0.00,5.07,
38.108317109,S1-C2,Backend_Bound.Core_Bound,14.64,% Slots,,,0.00,5.07,
38.108317109,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.69,
38.108317109,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
38.108317109,S1-C3,Frontend_Bound,28.80,% Slots,,,0.00,5.08,
38.108317109,S1-C3,Bad_Speculation,14.30,% Slots,,,0.00,5.08,
38.108317109,S1-C3,Backend_Bound,25.75,% Slots,,,0.00,5.08,
38.108317109,S1-C3,Frontend_Bound.Frontend_Latency,19.58,% Slots,,rs_events.empty_end,0.00,5.08,<==
38.108317109,S1-C3,Bad_Speculation.Branch_Mispredicts,14.05,% Slots,,br_misp_retired.all_branches,0.00,5.08,
38.108317109,S1-C3,Backend_Bound.Memory_Bound,20.51,% Slots,,,0.00,5.08,
38.108317109,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.84,% Clocks,,,0.00,5.34,
38.108317109,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
38.108317109,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
38.108317109,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
38.108317109,S1-C4,Frontend_Bound,21.42,% Slots,,,0.00,5.07,
38.108317109,S1-C4,Backend_Bound,23.08,% Slots,,,0.00,5.07,
38.108317109,S1-C4,Backend_Bound.Core_Bound,15.00,% Slots,,,0.00,5.07,
38.108317109,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.16,% Clocks,,,0.00,5.08,<==
38.108317109,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
38.108317109,S1-C5,Frontend_Bound,25.67,% Slots,,,0.00,5.07,
38.108317109,S1-C5,Bad_Speculation,15.84,% Slots,,,0.00,5.07,
38.108317109,S1-C5,Backend_Bound,26.16,% Slots,,,0.00,5.07,<==
38.108317109,S1-C5,Frontend_Bound.Frontend_Latency,15.82,% Slots,,rs_events.empty_end,0.00,5.07,
38.108317109,S1-C5,Bad_Speculation.Branch_Mispredicts,15.57,% Slots,,br_misp_retired.all_branches,0.00,5.07,
38.108317109,S1-C5,Backend_Bound.Memory_Bound,15.23,% Slots,,,0.00,5.07,
38.108317109,S1-C5,Backend_Bound.Core_Bound,10.93,% Slots,,,0.00,5.07,
38.108317109,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.35,
38.108317109,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
38.108317109,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
38.108317109,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.83,% Clocks,,,0.00,5.09,
38.108317109,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
38.108317109,S1-C6,Frontend_Bound,33.94,% Slots,,,0.00,5.08,
38.108317109,S1-C6,Backend_Bound,25.42,% Slots,,,0.00,5.08,
38.108317109,S1-C6,Frontend_Bound.Frontend_Latency,23.65,% Slots,,rs_events.empty_end,0.00,5.08,<==
38.108317109,S1-C6,Backend_Bound.Memory_Bound,11.69,% Slots,,,0.00,5.08,
38.108317109,S1-C6,Backend_Bound.Core_Bound,13.73,% Slots,,,0.00,5.08,
38.108317109,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.86,% Clocks,,,0.00,5.34,
38.108317109,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
38.108317109,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
38.108317109,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.44,% Clocks,,,0.00,5.08,
38.108317109,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
38.108317109,S1-C7,Frontend_Bound,30.56,% Slots,,,0.00,5.08,
38.108317109,S1-C7,Bad_Speculation,16.48,% Slots,,,0.00,5.08,
38.108317109,S1-C7,Backend_Bound,24.42,% Slots,,,0.00,5.08,
38.108317109,S1-C7,Frontend_Bound.Frontend_Latency,16.23,% Slots,,rs_events.empty_end,0.00,5.08,
38.108317109,S1-C7,Bad_Speculation.Branch_Mispredicts,16.29,% Slots,,br_misp_retired.all_branches,0.00,5.08,
38.108317109,S1-C7,Backend_Bound.Memory_Bound,12.98,% Slots,,,0.00,5.08,
38.108317109,S1-C7,Backend_Bound.Core_Bound,11.44,% Slots,,,0.00,5.08,
38.108317109,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
38.108317109,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
38.108317109,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
38.108317109,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
38.108317109,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
38.108317109,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
38.108317109,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
38.108317109,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
38.108317109,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
38.108317109,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
38.108317109,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
38.108317109,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
38.108317109,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
38.108317109,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
38.108317109,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
38.108317109,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
38.108317109,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
38.108317109,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
38.108317109,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
39.66327035,S0-C0,Backend_Bound,26.16,% Slots,,,0.00,5.41,
39.66327035,S0-C0,Backend_Bound.Core_Bound,18.64,% Slots,,,0.00,5.14,
39.66327035,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.23,% Clocks,,,0.00,5.38,<==
39.66327035,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
39.66327035,S0-C1,Backend_Bound,19.37,% Slots,,,0.00,5.39,
39.66327035,S0-C1,Backend_Bound.Core_Bound,12.42,% Slots,,,0.00,5.15,
39.66327035,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.16,% Clocks,,,0.00,5.4,<==
39.66327035,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
39.66327035,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
39.66327035,S0-C3,Backend_Bound,33.59,% Slots,,,0.00,5.39,
39.66327035,S0-C3,Retiring,49.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
39.66327035,S0-C3,Backend_Bound.Core_Bound,25.96,% Slots,,,0.00,5.15,
39.66327035,S0-C3,Retiring.Microcode_Sequencer,5.65,% Slots,,idq.ms_uops,0.00,5.15,<==
39.66327035,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.42,% Clocks,,idq.ms_switches,0.00,5.14,
39.66327035,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
39.66327035,S0-C4,Backend_Bound,39.92,% Slots,,,0.00,5.4,
39.66327035,S0-C4,Backend_Bound.Core_Bound,30.46,% Slots,,,0.00,5.16,<==
39.66327035,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
39.66327035,S0-C5,Backend_Bound,23.90,% Slots,,,0.00,5.4,
39.66327035,S0-C5,Backend_Bound.Core_Bound,18.80,% Slots,,,0.00,5.15,<==
39.66327035,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
39.66327035,S0-C6,Backend_Bound,15.10,% Slots,,,0.00,5.4,<==
39.66327035,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
39.66327035,S0-C7,Backend_Bound,20.59,% Slots,,,0.00,5.39,
39.66327035,S0-C7,Backend_Bound.Core_Bound,13.70,% Slots,,,0.00,5.15,
39.66327035,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.66,% Clocks,,,0.00,5.4,<==
39.66327035,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
39.66327035,S1-C0,Frontend_Bound,29.02,% Slots,,,0.00,5.4,
39.66327035,S1-C0,Backend_Bound,21.54,% Slots,,,0.00,5.4,
39.66327035,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.44,% Slots,,,0.00,5.4,<==
39.66327035,S1-C0,Backend_Bound.Core_Bound,14.64,% Slots,,,0.00,5.15,
39.66327035,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.21,% Clocks,,,0.00,5.39,
39.66327035,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
39.66327035,S1-C1,Backend_Bound,18.87,% Slots,,,0.00,5.4,
39.66327035,S1-C1,Backend_Bound.Core_Bound,12.81,% Slots,,,0.00,5.14,
39.66327035,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.48,% Clocks,,,0.00,5.4,<==
39.66327035,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
39.66327035,S1-C2,Backend_Bound,17.48,% Slots,,,0.00,5.4,
39.66327035,S1-C2,Backend_Bound.Core_Bound,13.91,% Slots,,,0.00,5.14,
39.66327035,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.55,% Clocks,,,0.00,5.39,<==
39.66327035,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
39.66327035,S1-C3,Frontend_Bound,22.54,% Slots,,,0.00,5.4,
39.66327035,S1-C3,Backend_Bound,37.94,% Slots,,,0.00,5.4,
39.66327035,S1-C3,Retiring,25.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
39.66327035,S1-C3,Frontend_Bound.Frontend_Latency,15.64,% Slots,,rs_events.empty_end,0.00,5.4,
39.66327035,S1-C3,Frontend_Bound.Frontend_Bandwidth,21.66,% Slots,,,0.00,5.4,
39.66327035,S1-C3,Backend_Bound.Memory_Bound,12.18,% Slots,,,0.00,5.15,
39.66327035,S1-C3,Backend_Bound.Core_Bound,25.76,% Slots,,,0.00,5.15,<==
39.66327035,S1-C3,Retiring.Microcode_Sequencer,7.05,% Slots,,idq.ms_uops,0.00,5.14,
39.66327035,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
39.66327035,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.24,% Clocks,,idq.ms_switches,0.00,5.14,
39.66327035,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.00,% Core_Clocks,,,0.00,5.41,
39.66327035,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
39.66327035,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
39.66327035,S1-C4,Frontend_Bound.Frontend_Bandwidth,18.24,% Slots,,,0.00,5.4,
39.66327035,S1-C4,Backend_Bound.Core_Bound,24.89,% Slots,,,0.00,5.14,
39.66327035,S1-C4,Retiring.Microcode_Sequencer,5.64,% Slots,,idq.ms_uops,0.00,5.15,<==
39.66327035,S1-C4,Backend_Bound,32.87,% Slots,,,0.00,5.4,
39.66327035,S1-C4,Retiring,47.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
39.66327035,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.27,% Clocks,,idq.ms_switches,0.00,5.13,
39.66327035,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.59,% Core_Clocks,,,0.00,5.41,
39.66327035,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
39.66327035,S1-C5,Backend_Bound,58.81,% Slots,,,0.00,5.4,
39.66327035,S1-C5,Retiring,27.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
39.66327035,S1-C5,Backend_Bound.Memory_Bound,17.28,% Slots,,,0.00,5.14,
39.66327035,S1-C5,Backend_Bound.Core_Bound,41.52,% Slots,,,0.00,5.14,
39.66327035,S1-C5,Retiring.Microcode_Sequencer,7.53,% Slots,,idq.ms_uops,0.00,5.14,
39.66327035,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.64,% Clocks,,idq.ms_switches,0.00,5.14,
39.66327035,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
39.66327035,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.00,% Clocks,,,0.00,5.37,<==
39.66327035,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
39.66327035,S1-C6,Backend_Bound,50.97,% Slots,,,0.00,5.4,
39.66327035,S1-C6,Backend_Bound.Memory_Bound,31.39,% Slots,,,0.00,5.14,
39.66327035,S1-C6,Backend_Bound.Core_Bound,19.58,% Slots,,,0.00,5.14,
39.66327035,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,<==
39.66327035,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
39.66327035,S1-C7,Frontend_Bound,26.03,% Slots,,,0.00,5.4,
39.66327035,S1-C7,Backend_Bound,37.71,% Slots,,,0.00,5.4,
39.66327035,S1-C7,Retiring,30.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
39.66327035,S1-C7,Frontend_Bound.Frontend_Latency,19.33,% Slots,,rs_events.empty_end,0.00,5.4,
39.66327035,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.30,% Slots,,,0.00,5.4,
39.66327035,S1-C7,Backend_Bound.Memory_Bound,12.93,% Slots,,,0.00,5.14,
39.66327035,S1-C7,Backend_Bound.Core_Bound,24.78,% Slots,,,0.00,5.14,<==
39.66327035,S1-C7,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.14,
39.66327035,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
39.66327035,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.67,% Clocks,,idq.ms_switches,0.00,5.14,
39.66327035,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.97,% Core_Clocks,,,0.00,5.41,
39.66327035,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
39.66327035,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
39.66327035,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
39.66327035,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
39.66327035,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
39.66327035,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
39.66327035,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
39.66327035,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
39.66327035,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
39.66327035,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
39.66327035,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
39.66327035,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
39.66327035,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
39.66327035,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
39.66327035,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
39.66327035,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
39.66327035,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
39.66327035,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
41.163836655,S0-C0,Frontend_Bound,36.17,% Slots,,,0.00,5.32,
41.163836655,S0-C0,Bad_Speculation,17.62,% Slots,,,0.00,5.32,
41.163836655,S0-C0,Backend_Bound,15.57,% Slots,,,0.00,5.32,
41.163836655,S0-C0,Frontend_Bound.Frontend_Latency,21.75,% Slots,,rs_events.empty_end,0.00,5.23,
41.163836655,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.54,% Slots,,,0.00,5.07,
41.163836655,S0-C0,Bad_Speculation.Branch_Mispredicts,17.49,% Slots,,br_misp_retired.all_branches,0.00,5.32,
41.163836655,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,0.00,5.32,
41.163836655,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
41.163836655,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.07,% Core_Clocks,,,0.00,5.33,
41.163836655,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
41.163836655,S0-C1,Frontend_Bound,35.84,% Slots,,,0.00,5.32,
41.163836655,S0-C1,Bad_Speculation,13.99,% Slots,,,0.00,5.32,
41.163836655,S0-C1,Backend_Bound,16.42,% Slots,,,0.00,5.32,
41.163836655,S0-C1,Frontend_Bound.Frontend_Latency,23.29,% Slots,,rs_events.empty_end,0.00,5.23,
41.163836655,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.58,% Slots,,,0.00,5.06,
41.163836655,S0-C1,Bad_Speculation.Branch_Mispredicts,13.78,% Slots,,br_misp_retired.all_branches,0.00,5.32,
41.163836655,S0-C1,Backend_Bound.Memory_Bound,10.32,% Slots,,,0.00,5.23,
41.163836655,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.62,% Clocks,,,0.00,5.32,
41.163836655,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
41.163836655,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.18,% Core_Clocks,,,0.00,5.32,
41.163836655,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
41.163836655,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
41.163836655,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
41.163836655,S0-C2,Frontend_Bound,32.37,% Slots,,,0.00,5.32,<==
41.163836655,S0-C2,Bad_Speculation,15.93,% Slots,,,0.00,5.32,
41.163836655,S0-C2,Backend_Bound,17.57,% Slots,,,0.00,5.32,
41.163836655,S0-C2,Frontend_Bound.Frontend_Latency,22.18,% Slots,,rs_events.empty_end,0.00,5.24,
41.163836655,S0-C2,Frontend_Bound.Frontend_Bandwidth,26.70,% Slots,,,0.00,5.06,
41.163836655,S0-C2,Bad_Speculation.Branch_Mispredicts,15.79,% Slots,,br_misp_retired.all_branches,0.00,5.32,
41.163836655,S0-C2,Backend_Bound.Memory_Bound,14.52,% Slots,,,0.00,5.23,
41.163836655,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.37,% Clocks,,,0.00,5.32,
41.163836655,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
41.163836655,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.49,% Core_Clocks,,,0.00,5.32,
41.163836655,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.28,% Core_Clocks,,,0.00,5.06,
41.163836655,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
41.163836655,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
41.163836655,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
41.163836655,S0-C3,Frontend_Bound,33.92,% Slots,,,0.00,5.32,<==
41.163836655,S0-C3,Bad_Speculation,16.37,% Slots,,,0.00,5.32,
41.163836655,S0-C3,Backend_Bound,14.05,% Slots,,,0.00,5.32,
41.163836655,S0-C3,Frontend_Bound.Frontend_Latency,20.68,% Slots,,rs_events.empty_end,0.00,5.23,
41.163836655,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.02,% Slots,,,0.00,5.07,
41.163836655,S0-C3,Bad_Speculation.Branch_Mispredicts,16.18,% Slots,,br_misp_retired.all_branches,0.00,5.32,
41.163836655,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.86,% Clocks,,,0.00,5.32,
41.163836655,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
41.163836655,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.68,% Core_Clocks,,,0.00,5.32,
41.163836655,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.44,% Core_Clocks,,,0.00,5.06,
41.163836655,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
41.163836655,S0-C4,Frontend_Bound,36.02,% Slots,,,0.00,5.32,
41.163836655,S0-C4,Bad_Speculation,14.98,% Slots,,,0.00,5.32,
41.163836655,S0-C4,Backend_Bound,15.73,% Slots,,,0.00,5.32,
41.163836655,S0-C4,Frontend_Bound.Frontend_Latency,24.50,% Slots,,rs_events.empty_end,0.00,5.23,
41.163836655,S0-C4,Bad_Speculation.Branch_Mispredicts,14.82,% Slots,,br_misp_retired.all_branches,0.00,5.32,
41.163836655,S0-C4,Backend_Bound.Memory_Bound,12.07,% Slots,,,0.00,5.23,
41.163836655,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.91,% Clocks,,,0.00,5.33,
41.163836655,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
41.163836655,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
41.163836655,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
41.163836655,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
41.163836655,S0-C5,Frontend_Bound,37.33,% Slots,,,0.00,5.32,<==
41.163836655,S0-C5,Bad_Speculation,15.56,% Slots,,,0.00,5.32,
41.163836655,S0-C5,Backend_Bound,17.03,% Slots,,,0.00,5.32,
41.163836655,S0-C5,Frontend_Bound.Frontend_Latency,24.37,% Slots,,rs_events.empty_end,0.00,5.23,
41.163836655,S0-C5,Frontend_Bound.Frontend_Bandwidth,22.46,% Slots,,,0.00,5.06,
41.163836655,S0-C5,Bad_Speculation.Branch_Mispredicts,15.36,% Slots,,br_misp_retired.all_branches,0.00,5.32,
41.163836655,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.77,% Clocks,,,0.00,5.32,
41.163836655,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
41.163836655,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.45,% Core_Clocks,,,0.00,5.32,
41.163836655,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
41.163836655,S0-C6,Frontend_Bound,31.60,% Slots,,,0.00,5.32,
41.163836655,S0-C6,Bad_Speculation,17.10,% Slots,,,0.00,5.32,
41.163836655,S0-C6,Backend_Bound,17.23,% Slots,,,0.00,5.32,
41.163836655,S0-C6,Frontend_Bound.Frontend_Latency,20.87,% Slots,,rs_events.empty_end,0.00,5.32,
41.163836655,S0-C6,Frontend_Bound.Frontend_Bandwidth,27.05,% Slots,,,0.00,5.06,
41.163836655,S0-C6,Bad_Speculation.Branch_Mispredicts,16.95,% Slots,,br_misp_retired.all_branches,0.00,5.32,
41.163836655,S0-C6,Backend_Bound.Memory_Bound,13.55,% Slots,,,0.00,5.32,
41.163836655,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.32,
41.163836655,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
41.163836655,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.43,% Core_Clocks,,,0.00,5.33,<==
41.163836655,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
41.163836655,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
41.163836655,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
41.163836655,S0-C7,Frontend_Bound,33.31,% Slots,,,0.00,5.32,
41.163836655,S0-C7,Bad_Speculation,17.96,% Slots,,,0.00,5.32,
41.163836655,S0-C7,Backend_Bound,17.10,% Slots,,,0.00,5.32,
41.163836655,S0-C7,Frontend_Bound.Frontend_Latency,21.28,% Slots,,rs_events.empty_end,0.00,5.32,
41.163836655,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.37,% Slots,,,0.00,5.06,
41.163836655,S0-C7,Bad_Speculation.Branch_Mispredicts,17.73,% Slots,,br_misp_retired.all_branches,0.00,5.32,
41.163836655,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.76,% Clocks,,,0.00,5.32,
41.163836655,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
41.163836655,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.76,% Core_Clocks,,,0.00,5.33,
41.163836655,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
41.163836655,S1-C0,Frontend_Bound,38.02,% Slots,,,0.00,5.33,
41.163836655,S1-C0,Bad_Speculation,11.85,% Slots,,,0.00,5.33,
41.163836655,S1-C0,Backend_Bound,15.12,% Slots,,,0.00,5.33,
41.163836655,S1-C0,Frontend_Bound.Frontend_Latency,23.59,% Slots,,rs_events.empty_end,0.00,5.33,
41.163836655,S1-C0,Bad_Speculation.Branch_Mispredicts,11.62,% Slots,,br_misp_retired.all_branches,0.00,5.32,
41.163836655,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.32,
41.163836655,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
41.163836655,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
41.163836655,S1-C1,Frontend_Bound,30.78,% Slots,,,0.00,5.32,
41.163836655,S1-C1,Bad_Speculation,19.20,% Slots,,,0.00,5.32,
41.163836655,S1-C1,Backend_Bound,14.58,% Slots,,,0.00,5.32,
41.163836655,S1-C1,Frontend_Bound.Frontend_Latency,18.26,% Slots,,rs_events.empty_end,0.00,5.32,
41.163836655,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.37,% Slots,,,0.00,5.05,
41.163836655,S1-C1,Bad_Speculation.Branch_Mispredicts,19.05,% Slots,,br_misp_retired.all_branches,0.00,5.32,
41.163836655,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.32,
41.163836655,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
41.163836655,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.68,% Core_Clocks,,,0.00,5.33,
41.163836655,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
41.163836655,S1-C2,Frontend_Bound,37.76,% Slots,,,0.00,5.32,
41.163836655,S1-C2,Bad_Speculation,15.21,% Slots,,,0.00,5.32,
41.163836655,S1-C2,Backend_Bound,16.98,% Slots,,,0.00,5.32,
41.163836655,S1-C2,Frontend_Bound.Frontend_Latency,24.44,% Slots,,rs_events.empty_end,0.00,5.32,
41.163836655,S1-C2,Bad_Speculation.Branch_Mispredicts,15.07,% Slots,,br_misp_retired.all_branches,0.00,5.32,
41.163836655,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.32,
41.163836655,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
41.163836655,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
41.163836655,S1-C3,Frontend_Bound,36.91,% Slots,,,0.00,5.32,
41.163836655,S1-C3,Bad_Speculation,17.17,% Slots,,,0.00,5.32,
41.163836655,S1-C3,Backend_Bound,16.54,% Slots,,,0.00,5.32,
41.163836655,S1-C3,Frontend_Bound.Frontend_Latency,24.16,% Slots,,rs_events.empty_end,0.00,5.32,
41.163836655,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.27,% Slots,,,0.00,5.05,
41.163836655,S1-C3,Bad_Speculation.Branch_Mispredicts,17.00,% Slots,,br_misp_retired.all_branches,0.00,5.32,
41.163836655,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
41.163836655,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.39,% Core_Clocks,,,0.00,5.33,
41.163836655,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.10,% Core_Clocks,,,0.00,5.06,
41.163836655,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
41.163836655,S1-C4,Frontend_Bound,34.51,% Slots,,,0.00,5.33,
41.163836655,S1-C4,Bad_Speculation,14.85,% Slots,,,0.00,5.33,
41.163836655,S1-C4,Backend_Bound,19.57,% Slots,,,0.00,5.33,
41.163836655,S1-C4,Frontend_Bound.Frontend_Latency,19.55,% Slots,,rs_events.empty_end,0.00,5.33,
41.163836655,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.06,% Slots,,,0.00,5.06,
41.163836655,S1-C4,Bad_Speculation.Branch_Mispredicts,14.69,% Slots,,br_misp_retired.all_branches,0.00,5.32,
41.163836655,S1-C4,Backend_Bound.Memory_Bound,11.48,% Slots,,,0.00,5.32,
41.163836655,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.33,
41.163836655,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
41.163836655,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.24,% Core_Clocks,,,0.00,5.33,
41.163836655,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
41.163836655,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
41.163836655,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
41.163836655,S1-C5,Frontend_Bound,34.03,% Slots,,,0.00,5.33,
41.163836655,S1-C5,Bad_Speculation,15.51,% Slots,,,0.00,5.33,
41.163836655,S1-C5,Backend_Bound,15.73,% Slots,,,0.00,5.33,
41.163836655,S1-C5,Frontend_Bound.Frontend_Latency,22.98,% Slots,,rs_events.empty_end,0.00,5.33,
41.163836655,S1-C5,Bad_Speculation.Branch_Mispredicts,15.34,% Slots,,br_misp_retired.all_branches,0.00,5.32,
41.163836655,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.82,% Clocks,,,0.00,5.33,
41.163836655,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
41.163836655,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
41.163836655,S1-C6,Frontend_Bound,36.05,% Slots,,,0.00,5.32,
41.163836655,S1-C6,Bad_Speculation,15.96,% Slots,,,0.00,5.32,
41.163836655,S1-C6,Backend_Bound,20.49,% Slots,,,0.00,5.32,
41.163836655,S1-C6,Frontend_Bound.Frontend_Latency,23.71,% Slots,,rs_events.empty_end,0.00,5.32,
41.163836655,S1-C6,Bad_Speculation.Branch_Mispredicts,15.79,% Slots,,br_misp_retired.all_branches,0.00,5.32,
41.163836655,S1-C6,Backend_Bound.Core_Bound,12.30,% Slots,,,0.00,5.32,
41.163836655,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.85,% Clocks,,,0.00,5.33,
41.163836655,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
41.163836655,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
41.163836655,S1-C7,Frontend_Bound,32.63,% Slots,,,0.00,5.32,
41.163836655,S1-C7,Bad_Speculation,15.66,% Slots,,,0.00,5.32,
41.163836655,S1-C7,Backend_Bound,20.72,% Slots,,,0.00,5.32,
41.163836655,S1-C7,Frontend_Bound.Frontend_Latency,25.42,% Slots,,rs_events.empty_end,0.00,5.32,
41.163836655,S1-C7,Bad_Speculation.Branch_Mispredicts,15.52,% Slots,,br_misp_retired.all_branches,0.00,5.32,
41.163836655,S1-C7,Backend_Bound.Memory_Bound,19.29,% Slots,,,0.00,5.32,
41.163836655,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.32,
41.163836655,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
41.163836655,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
41.163836655,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
41.163836655,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
41.163836655,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
41.163836655,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
41.163836655,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
41.163836655,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
41.163836655,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
41.163836655,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
41.163836655,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
41.163836655,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
41.163836655,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
41.163836655,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
41.163836655,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
41.163836655,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
41.163836655,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
41.163836655,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
41.163836655,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
41.163836655,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
42.583813252,S0-C0,Frontend_Bound,23.19,% Slots,,,0.00,5.08,
42.583813252,S0-C0,Bad_Speculation,14.97,% Slots,,,0.00,5.08,
42.583813252,S0-C0,Backend_Bound,29.12,% Slots,,,0.00,5.08,<==
42.583813252,S0-C0,Frontend_Bound.Frontend_Latency,16.18,% Slots,,rs_events.empty_end,0.00,5.07,
42.583813252,S0-C0,Bad_Speculation.Branch_Mispredicts,14.83,% Slots,,br_misp_retired.all_branches,0.00,5.07,
42.583813252,S0-C0,Backend_Bound.Memory_Bound,14.27,% Slots,,,0.00,5.07,
42.583813252,S0-C0,Backend_Bound.Core_Bound,14.85,% Slots,,,0.00,5.07,
42.583813252,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
42.583813252,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
42.583813252,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.78,% Clocks,,,0.00,5.35,
42.583813252,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
42.583813252,S0-C1,Frontend_Bound,23.36,% Slots,,,0.00,5.07,
42.583813252,S0-C1,Bad_Speculation,14.93,% Slots,,,0.00,5.07,
42.583813252,S0-C1,Backend_Bound,29.85,% Slots,,,0.00,5.07,
42.583813252,S0-C1,Frontend_Bound.Frontend_Latency,16.45,% Slots,,rs_events.empty_end,0.00,5.07,
42.583813252,S0-C1,Bad_Speculation.Branch_Mispredicts,14.72,% Slots,,br_misp_retired.all_branches,0.00,5.07,
42.583813252,S0-C1,Backend_Bound.Memory_Bound,19.41,% Slots,,,0.00,5.07,<==
42.583813252,S0-C1,Backend_Bound.Core_Bound,10.44,% Slots,,,0.00,5.07,
42.583813252,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.35,
42.583813252,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
42.583813252,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
42.583813252,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
42.583813252,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.38,% Clocks,,,0.00,5.35,
42.583813252,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
42.583813252,S0-C2,Frontend_Bound,29.17,% Slots,,,0.00,5.07,
42.583813252,S0-C2,Bad_Speculation,14.78,% Slots,,,0.00,5.07,
42.583813252,S0-C2,Backend_Bound,24.02,% Slots,,,0.00,5.07,
42.583813252,S0-C2,Frontend_Bound.Frontend_Latency,21.65,% Slots,,rs_events.empty_end,0.00,5.07,
42.583813252,S0-C2,Bad_Speculation.Branch_Mispredicts,14.64,% Slots,,br_misp_retired.all_branches,0.00,5.07,
42.583813252,S0-C2,Backend_Bound.Memory_Bound,14.30,% Slots,,,0.00,5.07,
42.583813252,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.35,
42.583813252,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
42.583813252,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
42.583813252,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
42.583813252,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
42.583813252,S0-C3,Frontend_Bound,29.78,% Slots,,,0.00,5.08,
42.583813252,S0-C3,Bad_Speculation,13.05,% Slots,,,0.00,5.08,
42.583813252,S0-C3,Backend_Bound,25.48,% Slots,,,0.00,5.08,
42.583813252,S0-C3,Frontend_Bound.Frontend_Latency,21.49,% Slots,,rs_events.empty_end,0.00,5.07,
42.583813252,S0-C3,Bad_Speculation.Branch_Mispredicts,12.88,% Slots,,br_misp_retired.all_branches,0.00,5.07,
42.583813252,S0-C3,Backend_Bound.Memory_Bound,17.99,% Slots,,,0.00,5.07,
42.583813252,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
42.583813252,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
42.583813252,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
42.583813252,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
42.583813252,S0-C4,Frontend_Bound,31.23,% Slots,,,0.00,5.07,
42.583813252,S0-C4,Bad_Speculation,12.58,% Slots,,,0.00,5.07,
42.583813252,S0-C4,Backend_Bound,25.61,% Slots,,,0.00,5.07,
42.583813252,S0-C4,Frontend_Bound.Frontend_Latency,24.21,% Slots,,rs_events.empty_end,0.00,5.07,
42.583813252,S0-C4,Bad_Speculation.Branch_Mispredicts,12.38,% Slots,,br_misp_retired.all_branches,0.00,5.07,
42.583813252,S0-C4,Backend_Bound.Memory_Bound,19.19,% Slots,,,0.00,5.07,
42.583813252,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.92,% Clocks,,,0.00,5.35,
42.583813252,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
42.583813252,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
42.583813252,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
42.583813252,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
42.583813252,S0-C5,Frontend_Bound,33.21,% Slots,,,0.00,5.07,
42.583813252,S0-C5,Bad_Speculation,11.90,% Slots,,,0.00,5.07,
42.583813252,S0-C5,Backend_Bound,19.14,% Slots,,,0.00,5.07,
42.583813252,S0-C5,Frontend_Bound.Frontend_Latency,23.91,% Slots,,rs_events.empty_end,0.00,5.07,
42.583813252,S0-C5,Frontend_Bound.Frontend_Bandwidth,11.57,% Slots,,,0.00,5.07,
42.583813252,S0-C5,Bad_Speculation.Branch_Mispredicts,11.75,% Slots,,br_misp_retired.all_branches,0.00,5.07,
42.583813252,S0-C5,Backend_Bound.Memory_Bound,13.43,% Slots,,,0.00,5.07,
42.583813252,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.35,
42.583813252,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
42.583813252,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.19,% Core_Clocks,,,0.00,5.07,
42.583813252,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
42.583813252,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
42.583813252,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
42.583813252,S0-C6,Frontend_Bound,26.26,% Slots,,,0.00,5.07,
42.583813252,S0-C6,Bad_Speculation,12.46,% Slots,,,0.00,5.07,
42.583813252,S0-C6,Backend_Bound,29.70,% Slots,,,0.00,5.07,<==
42.583813252,S0-C6,Frontend_Bound.Frontend_Latency,16.78,% Slots,,rs_events.empty_end,0.00,5.07,
42.583813252,S0-C6,Bad_Speculation.Branch_Mispredicts,12.29,% Slots,,br_misp_retired.all_branches,0.00,5.07,
42.583813252,S0-C6,Backend_Bound.Memory_Bound,16.40,% Slots,,,0.00,5.07,
42.583813252,S0-C6,Backend_Bound.Core_Bound,13.30,% Slots,,,0.00,5.07,
42.583813252,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.35,
42.583813252,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
42.583813252,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
42.583813252,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
42.583813252,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
42.583813252,S0-C7,Frontend_Bound,25.98,% Slots,,,0.00,5.07,
42.583813252,S0-C7,Bad_Speculation,15.26,% Slots,,,0.00,5.07,
42.583813252,S0-C7,Backend_Bound,26.56,% Slots,,,0.00,5.07,
42.583813252,S0-C7,Frontend_Bound.Frontend_Latency,17.09,% Slots,,rs_events.empty_end,0.00,5.07,
42.583813252,S0-C7,Bad_Speculation.Branch_Mispredicts,14.92,% Slots,,br_misp_retired.all_branches,0.00,5.07,
42.583813252,S0-C7,Backend_Bound.Memory_Bound,16.62,% Slots,,,0.00,5.07,
42.583813252,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.35,
42.583813252,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
42.583813252,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
42.583813252,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
42.583813252,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
42.583813252,S1-C0,Frontend_Bound,30.74,% Slots,,,0.00,5.07,
42.583813252,S1-C0,Bad_Speculation,14.98,% Slots,,,0.00,5.07,
42.583813252,S1-C0,Backend_Bound,23.14,% Slots,,,0.00,5.07,
42.583813252,S1-C0,Frontend_Bound.Frontend_Latency,21.08,% Slots,,rs_events.empty_end,0.00,5.07,
42.583813252,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.76,% Slots,,,0.00,5.07,
42.583813252,S1-C0,Bad_Speculation.Branch_Mispredicts,14.80,% Slots,,br_misp_retired.all_branches,0.00,5.07,
42.583813252,S1-C0,Backend_Bound.Memory_Bound,13.95,% Slots,,,0.00,5.07,
42.583813252,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
42.583813252,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
42.583813252,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
42.583813252,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
42.583813252,S1-C1,Frontend_Bound,28.04,% Slots,,,0.00,5.07,
42.583813252,S1-C1,Bad_Speculation,11.63,% Slots,,,0.00,5.07,
42.583813252,S1-C1,Backend_Bound,30.68,% Slots,,,0.00,5.07,<==
42.583813252,S1-C1,Frontend_Bound.Frontend_Latency,21.03,% Slots,,rs_events.empty_end,0.00,5.07,
42.583813252,S1-C1,Bad_Speculation.Branch_Mispredicts,11.51,% Slots,,br_misp_retired.all_branches,0.00,5.07,
42.583813252,S1-C1,Backend_Bound.Memory_Bound,16.95,% Slots,,,0.00,5.07,
42.583813252,S1-C1,Backend_Bound.Core_Bound,13.74,% Slots,,,0.00,5.07,
42.583813252,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
42.583813252,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
42.583813252,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
42.583813252,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.08,% Clocks,,,0.00,5.35,
42.583813252,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
42.583813252,S1-C2,Frontend_Bound,29.05,% Slots,,,0.00,5.07,
42.583813252,S1-C2,Bad_Speculation,12.32,% Slots,,,0.00,5.07,
42.583813252,S1-C2,Backend_Bound,30.85,% Slots,,,0.00,5.07,
42.583813252,S1-C2,Frontend_Bound.Frontend_Latency,23.70,% Slots,,rs_events.empty_end,0.00,5.07,
42.583813252,S1-C2,Bad_Speculation.Branch_Mispredicts,12.11,% Slots,,br_misp_retired.all_branches,0.00,5.07,
42.583813252,S1-C2,Backend_Bound.Memory_Bound,25.12,% Slots,,,0.00,5.07,
42.583813252,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.35,
42.583813252,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
42.583813252,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,<==
42.583813252,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
42.583813252,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
42.583813252,S1-C3,Frontend_Bound,24.36,% Slots,,,0.00,5.07,
42.583813252,S1-C3,Bad_Speculation,14.50,% Slots,,,0.00,5.07,
42.583813252,S1-C3,Backend_Bound,28.09,% Slots,,,0.00,5.07,<==
42.583813252,S1-C3,Frontend_Bound.Frontend_Latency,16.80,% Slots,,rs_events.empty_end,0.00,5.07,
42.583813252,S1-C3,Bad_Speculation.Branch_Mispredicts,14.29,% Slots,,br_misp_retired.all_branches,0.00,5.07,
42.583813252,S1-C3,Backend_Bound.Memory_Bound,15.59,% Slots,,,0.00,5.07,
42.583813252,S1-C3,Backend_Bound.Core_Bound,12.50,% Slots,,,0.00,5.07,
42.583813252,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
42.583813252,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
42.583813252,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
42.583813252,S1-C4,Frontend_Bound,29.98,% Slots,,,0.00,5.07,
42.583813252,S1-C4,Bad_Speculation,14.01,% Slots,,,0.00,5.07,
42.583813252,S1-C4,Backend_Bound,24.84,% Slots,,,0.00,5.07,
42.583813252,S1-C4,Frontend_Bound.Frontend_Latency,24.46,% Slots,,rs_events.empty_end,0.00,5.07,
42.583813252,S1-C4,Bad_Speculation.Branch_Mispredicts,13.85,% Slots,,br_misp_retired.all_branches,0.00,5.07,
42.583813252,S1-C4,Backend_Bound.Memory_Bound,14.43,% Slots,,,0.00,5.07,
42.583813252,S1-C4,Backend_Bound.Core_Bound,10.41,% Slots,,,0.00,5.07,
42.583813252,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.35,
42.583813252,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
42.583813252,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
42.583813252,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
42.583813252,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.95,% Clocks,,,0.00,5.35,
42.583813252,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
42.583813252,S1-C5,Frontend_Bound,32.08,% Slots,,,0.00,5.07,
42.583813252,S1-C5,Bad_Speculation,14.04,% Slots,,,0.00,5.07,
42.583813252,S1-C5,Backend_Bound,19.70,% Slots,,,0.00,5.07,
42.583813252,S1-C5,Frontend_Bound.Frontend_Latency,17.54,% Slots,,rs_events.empty_end,0.00,5.07,
42.583813252,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.85,% Slots,,,0.00,5.07,
42.583813252,S1-C5,Bad_Speculation.Branch_Mispredicts,13.85,% Slots,,br_misp_retired.all_branches,0.00,5.07,
42.583813252,S1-C5,Backend_Bound.Memory_Bound,11.26,% Slots,,,0.00,5.07,
42.583813252,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.35,
42.583813252,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
42.583813252,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.99,% Core_Clocks,,,0.00,5.08,
42.583813252,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
42.583813252,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
42.583813252,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
42.583813252,S1-C6,Frontend_Bound,32.54,% Slots,,,0.00,5.06,
42.583813252,S1-C6,Bad_Speculation,14.30,% Slots,,,0.00,5.06,
42.583813252,S1-C6,Backend_Bound,21.35,% Slots,,,0.00,5.06,
42.583813252,S1-C6,Frontend_Bound.Frontend_Latency,23.34,% Slots,,rs_events.empty_end,0.00,5.06,
42.583813252,S1-C6,Bad_Speculation.Branch_Mispredicts,14.13,% Slots,,br_misp_retired.all_branches,0.00,5.06,
42.583813252,S1-C6,Backend_Bound.Memory_Bound,15.31,% Slots,,,0.00,5.06,
42.583813252,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
42.583813252,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
42.583813252,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
42.583813252,S1-C7,Frontend_Bound,29.13,% Slots,,,0.00,5.07,
42.583813252,S1-C7,Bad_Speculation,12.76,% Slots,,,0.00,5.07,
42.583813252,S1-C7,Backend_Bound,28.50,% Slots,,,0.00,5.07,
42.583813252,S1-C7,Frontend_Bound.Frontend_Latency,20.30,% Slots,,rs_events.empty_end,0.00,5.07,
42.583813252,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.14,% Slots,,,0.00,5.07,
42.583813252,S1-C7,Bad_Speculation.Branch_Mispredicts,12.62,% Slots,,br_misp_retired.all_branches,0.00,5.07,
42.583813252,S1-C7,Backend_Bound.Memory_Bound,16.45,% Slots,,,0.00,5.07,
42.583813252,S1-C7,Backend_Bound.Core_Bound,12.04,% Slots,,,0.00,5.07,
42.583813252,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.04,% Clocks,,,0.00,5.35,
42.583813252,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
42.583813252,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.59,% Core_Clocks,,,0.00,5.07,
42.583813252,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.77,% Core_Clocks,,,0.00,5.36,
42.583813252,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
42.583813252,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
42.583813252,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.31,% Clocks,,,0.00,5.35,
42.583813252,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
42.583813252,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
42.583813252,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
42.583813252,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
42.583813252,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
42.583813252,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
42.583813252,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
42.583813252,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
42.583813252,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
42.583813252,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
42.583813252,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
42.583813252,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
42.583813252,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
42.583813252,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
42.583813252,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
42.583813252,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
42.583813252,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
44.087413249,S0-C0,Frontend_Bound,25.23,% Slots,,,0.00,5.32,
44.087413249,S0-C0,Bad_Speculation,14.11,% Slots,,,0.00,5.32,
44.087413249,S0-C0,Backend_Bound,32.68,% Slots,,,0.00,5.32,<==
44.087413249,S0-C0,Retiring,30.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
44.087413249,S0-C0,Frontend_Bound.Frontend_Latency,17.47,% Slots,,rs_events.empty_end,0.00,5.32,
44.087413249,S0-C0,Bad_Speculation.Branch_Mispredicts,13.72,% Slots,,br_misp_retired.all_branches,0.00,5.32,
44.087413249,S0-C0,Backend_Bound.Memory_Bound,16.60,% Slots,,,0.00,5.06,
44.087413249,S0-C0,Backend_Bound.Core_Bound,16.07,% Slots,,,0.00,5.06,
44.087413249,S0-C0,Retiring.Microcode_Sequencer,3.41,% Slots,,idq.ms_uops,0.00,5.33,
44.087413249,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.32,
44.087413249,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
44.087413249,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.85,% Clocks,,idq.ms_switches,0.00,5.32,
44.087413249,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
44.087413249,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
44.087413249,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
44.087413249,S0-C1,Frontend_Bound,23.67,% Slots,,,0.00,5.32,
44.087413249,S0-C1,Backend_Bound,21.00,% Slots,,,0.00,5.32,
44.087413249,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.93,% Slots,,,0.00,5.32,
44.087413249,S0-C1,Backend_Bound.Core_Bound,14.44,% Slots,,,0.00,5.06,
44.087413249,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.34,% Core_Clocks,,,0.00,5.32,<==
44.087413249,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
44.087413249,S0-C2,Frontend_Bound,30.19,% Slots,,,0.00,5.33,
44.087413249,S0-C2,Backend_Bound,37.57,% Slots,,,0.00,5.33,
44.087413249,S0-C2,Frontend_Bound.Frontend_Latency,24.08,% Slots,,rs_events.empty_end,0.00,5.31,
44.087413249,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.31,% Slots,,,0.00,5.33,
44.087413249,S0-C2,Backend_Bound.Memory_Bound,21.34,% Slots,,,0.00,5.06,
44.087413249,S0-C2,Backend_Bound.Core_Bound,16.22,% Slots,,,0.00,5.06,
44.087413249,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,0.00,5.31,
44.087413249,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
44.087413249,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.10,% Core_Clocks,,,0.00,5.33,
44.087413249,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,<==
44.087413249,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
44.087413249,S0-C3,Backend_Bound,18.89,% Slots,,,0.00,5.32,
44.087413249,S0-C3,Backend_Bound.Core_Bound,10.22,% Slots,,,0.00,5.06,
44.087413249,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.95,% Clocks,,,0.00,5.32,<==
44.087413249,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
44.087413249,S0-C4,Backend_Bound,23.67,% Slots,,,0.00,5.32,
44.087413249,S0-C4,Backend_Bound.Core_Bound,18.10,% Slots,,,0.00,5.06,<==
44.087413249,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
44.087413249,S0-C5,Backend_Bound,16.66,% Slots,,,0.00,5.32,
44.087413249,S0-C5,Backend_Bound.Core_Bound,11.44,% Slots,,,0.00,5.06,<==
44.087413249,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
44.087413249,S0-C6,Backend_Bound,18.85,% Slots,,,0.00,5.32,
44.087413249,S0-C6,Backend_Bound.Core_Bound,12.82,% Slots,,,0.00,5.06,
44.087413249,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.82,% Clocks,,,0.00,5.32,<==
44.087413249,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
44.087413249,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.75,% Slots,,,0.00,5.32,
44.087413249,S0-C7,Backend_Bound.Core_Bound,12.80,% Slots,,,0.00,5.06,<==
44.087413249,S0-C7,Backend_Bound,17.95,% Slots,,,0.00,5.32,
44.087413249,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,46.87,% Core_Clocks,,,0.00,5.34,
44.087413249,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
44.087413249,S1-C0,Frontend_Bound,24.92,% Slots,,,0.00,5.32,
44.087413249,S1-C0,Bad_Speculation,12.03,% Slots,,,0.00,5.32,
44.087413249,S1-C0,Backend_Bound,28.62,% Slots,,,0.00,5.32,
44.087413249,S1-C0,Retiring,33.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
44.087413249,S1-C0,Frontend_Bound.Frontend_Latency,18.72,% Slots,,rs_events.empty_end,0.00,5.32,
44.087413249,S1-C0,Bad_Speculation.Branch_Mispredicts,11.80,% Slots,,br_misp_retired.all_branches,0.00,5.32,
44.087413249,S1-C0,Backend_Bound.Memory_Bound,11.24,% Slots,,,0.00,5.06,
44.087413249,S1-C0,Backend_Bound.Core_Bound,17.38,% Slots,,,0.00,5.06,
44.087413249,S1-C0,Retiring.Microcode_Sequencer,3.44,% Slots,,idq.ms_uops,0.00,5.33,<==
44.087413249,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
44.087413249,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.09,% Clocks,,idq.ms_switches,0.00,5.32,
44.087413249,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.30,% Clocks,,,0.00,5.31,
44.087413249,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
44.087413249,S1-C1,Backend_Bound,16.83,% Slots,,,0.00,5.32,
44.087413249,S1-C1,Backend_Bound.Core_Bound,10.81,% Slots,,,0.00,5.06,
44.087413249,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.20,% Clocks,,,0.00,5.32,<==
44.087413249,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
44.087413249,S1-C2,Frontend_Bound,23.65,% Slots,,,0.00,5.32,
44.087413249,S1-C2,Bad_Speculation,15.62,% Slots,,,0.00,5.32,
44.087413249,S1-C2,Backend_Bound,32.05,% Slots,,,0.00,5.32,
44.087413249,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.35,% Slots,,,0.00,5.32,
44.087413249,S1-C2,Bad_Speculation.Branch_Mispredicts,15.51,% Slots,,br_misp_retired.all_branches,0.00,5.32,
44.087413249,S1-C2,Backend_Bound.Memory_Bound,13.49,% Slots,,,0.00,5.06,
44.087413249,S1-C2,Backend_Bound.Core_Bound,18.56,% Slots,,,0.00,5.06,<==
44.087413249,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.17,% Core_Clocks,,,0.00,5.32,
44.087413249,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
44.087413249,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
44.087413249,S1-C3,Backend_Bound,13.53,% Slots,,,0.00,5.32,<==
44.087413249,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
44.087413249,S1-C4,Frontend_Bound,26.88,% Slots,,,0.00,5.32,
44.087413249,S1-C4,Bad_Speculation,13.10,% Slots,,,0.00,5.32,
44.087413249,S1-C4,Backend_Bound,27.78,% Slots,,,0.00,5.32,
44.087413249,S1-C4,Retiring,33.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
44.087413249,S1-C4,Frontend_Bound.Frontend_Latency,21.46,% Slots,,rs_events.empty_end,0.00,5.32,
44.087413249,S1-C4,Bad_Speculation.Branch_Mispredicts,12.96,% Slots,,br_misp_retired.all_branches,0.00,5.32,
44.087413249,S1-C4,Backend_Bound.Memory_Bound,23.49,% Slots,,,0.00,5.06,
44.087413249,S1-C4,Retiring.Microcode_Sequencer,3.52,% Slots,,idq.ms_uops,0.00,5.33,<==
44.087413249,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
44.087413249,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.20,% Clocks,,idq.ms_switches,0.00,5.31,
44.087413249,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
44.087413249,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
44.087413249,S1-C5,Backend_Bound,17.58,% Slots,,,0.00,5.32,
44.087413249,S1-C5,Backend_Bound.Core_Bound,11.65,% Slots,,,0.00,5.05,
44.087413249,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.45,% Clocks,,,0.00,5.32,<==
44.087413249,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
44.087413249,S1-C6,Frontend_Bound,23.69,% Slots,,,0.00,5.32,
44.087413249,S1-C6,Bad_Speculation,16.26,% Slots,,,0.00,5.32,
44.087413249,S1-C6,Backend_Bound,28.59,% Slots,,,0.00,5.32,
44.087413249,S1-C6,Retiring,32.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
44.087413249,S1-C6,Frontend_Bound.Frontend_Latency,15.25,% Slots,,rs_events.empty_end,0.00,5.32,
44.087413249,S1-C6,Bad_Speculation.Branch_Mispredicts,16.13,% Slots,,br_misp_retired.all_branches,0.00,5.06,
44.087413249,S1-C6,Backend_Bound.Memory_Bound,32.69,% Slots,,,0.00,5.06,
44.087413249,S1-C6,Retiring.Microcode_Sequencer,1.73,% Slots,,idq.ms_uops,0.00,5.32,<==
44.087413249,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
44.087413249,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.96,% Clocks,,idq.ms_switches,0.00,5.32,
44.087413249,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
44.087413249,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
44.087413249,S1-C7,Frontend_Bound,21.95,% Slots,,,0.00,5.32,
44.087413249,S1-C7,Backend_Bound,20.59,% Slots,,,0.00,5.32,
44.087413249,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.82,% Slots,,,0.00,5.32,
44.087413249,S1-C7,Backend_Bound.Core_Bound,12.53,% Slots,,,0.00,5.06,
44.087413249,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.15,% Core_Clocks,,,0.00,5.33,<==
44.087413249,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
44.087413249,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
44.087413249,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
44.087413249,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
44.087413249,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
44.087413249,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
44.087413249,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
44.087413249,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
44.087413249,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
44.087413249,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
44.087413249,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
44.087413249,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
44.087413249,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
44.087413249,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
44.087413249,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
44.087413249,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
44.087413249,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
45.515166894,S0-C0,Backend_Bound,50.20,% Slots,,,0.00,5.34,
45.515166894,S0-C0,Backend_Bound.Memory_Bound,45.16,% Slots,,,0.00,5.34,<==
45.515166894,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
45.515166894,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.515166894,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.17,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
45.515166894,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
45.515166894,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
45.515166894,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
45.515166894,S0-C3,Backend_Bound,13.87,% Slots,,,0.00,5.34,
45.515166894,S0-C3,Retiring,76.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
45.515166894,S0-C3,Backend_Bound.Core_Bound,10.14,% Slots,,,0.00,5.34,
45.515166894,S0-C3,Retiring.Base,75.22,% Slots,This metric represents fraction of slots where the CPU was retiring regular uops (ones not originated from the microcode-sequencer)...,inst_retired.prec_dist:pp,0.00,5.07,
45.515166894,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.81,% Clocks,,,0.00,5.21,
45.515166894,S0-C3-T0,Retiring.Base.Other,100.00,% Uops,This metric represents non-floating-point (FP) uop fraction the CPU has executed...,,0.00,5.33,<==
45.515166894,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
45.515166894,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.34,% Slots,,,0.00,5.31,
45.515166894,S0-C4,Backend_Bound.Memory_Bound,10.08,% Slots,,,0.00,5.33,
45.515166894,S0-C4,Backend_Bound.Core_Bound,13.88,% Slots,,,0.00,5.33,
45.515166894,S0-C4,Backend_Bound,23.97,% Slots,,,0.00,5.33,<==
45.515166894,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.64,% Core_Clocks,,,0.00,5.35,
45.515166894,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.97,% Clocks,,,0.00,5.17,
45.515166894,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
45.515166894,S0-C5,Backend_Bound,14.97,% Slots,,,0.00,5.34,<==
45.515166894,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
45.515166894,S0-C6,Frontend_Bound,27.56,% Slots,,,0.00,5.34,
45.515166894,S0-C6,Backend_Bound,39.57,% Slots,,,0.00,5.34,
45.515166894,S0-C6,Retiring,26.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
45.515166894,S0-C6,Frontend_Bound.Frontend_Latency,19.89,% Slots,,rs_events.empty_end,0.00,5.34,
45.515166894,S0-C6,Backend_Bound.Memory_Bound,15.02,% Slots,,,0.00,5.34,
45.515166894,S0-C6,Backend_Bound.Core_Bound,24.55,% Slots,,,0.00,5.34,
45.515166894,S0-C6,Retiring.Microcode_Sequencer,5.63,% Slots,,idq.ms_uops,0.00,5.07,
45.515166894,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.06,
45.515166894,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
45.515166894,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.63,% Clocks,,idq.ms_switches,0.00,5.06,
45.515166894,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
45.515166894,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
45.515166894,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.47,% Clocks,,,0.00,5.16,<==
45.515166894,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
45.515166894,S0-C7,Backend_Bound,34.86,% Slots,,,0.00,5.34,
45.515166894,S0-C7,Backend_Bound.Memory_Bound,14.24,% Slots,,,0.00,5.34,
45.515166894,S0-C7,Backend_Bound.Core_Bound,20.62,% Slots,,,0.00,5.34,
45.515166894,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
45.515166894,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.02,% Clocks,,,0.00,5.17,<==
45.515166894,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
45.515166894,S1-C0,Backend_Bound,36.32,% Slots,,,0.00,5.35,
45.515166894,S1-C0,Backend_Bound.Memory_Bound,12.50,% Slots,,,0.00,5.33,
45.515166894,S1-C0,Backend_Bound.Core_Bound,23.82,% Slots,,,0.00,5.33,
45.515166894,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.18,% Clocks,,,0.00,5.17,<==
45.515166894,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
45.515166894,S1-C1,Frontend_Bound,33.62,% Slots,,,0.00,5.35,
45.515166894,S1-C1,Backend_Bound,17.04,% Slots,,,0.00,5.35,
45.515166894,S1-C1,Frontend_Bound.Frontend_Latency,22.38,% Slots,,rs_events.empty_end,0.00,5.33,<==
45.515166894,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.87,% Slots,,,0.00,5.31,
45.515166894,S1-C1,Backend_Bound.Core_Bound,10.51,% Slots,,,0.00,5.33,
45.515166894,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.24,% Clocks,,,0.00,5.06,
45.515166894,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
45.515166894,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.85,% Clocks,,,0.00,5.23,
45.515166894,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
45.515166894,S1-C2,Backend_Bound,57.85,% Slots,,,0.00,5.36,
45.515166894,S1-C2,Retiring,24.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
45.515166894,S1-C2,Backend_Bound.Memory_Bound,22.08,% Slots,,,0.00,5.33,
45.515166894,S1-C2,Backend_Bound.Core_Bound,35.77,% Slots,,,0.00,5.33,
45.515166894,S1-C2,Retiring.Microcode_Sequencer,7.71,% Slots,,idq.ms_uops,0.00,5.05,
45.515166894,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.36,% Clocks,,idq.ms_switches,0.00,5.06,
45.515166894,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
45.515166894,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.49,% Clocks,,,0.00,5.18,<==
45.515166894,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
45.515166894,S1-C3,Backend_Bound,19.62,% Slots,,,0.00,5.35,
45.515166894,S1-C3,Backend_Bound.Core_Bound,13.52,% Slots,,,0.00,5.33,
45.515166894,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.52,% Clocks,,,0.00,5.23,<==
45.515166894,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
45.515166894,S1-C4,Frontend_Bound,21.84,% Slots,,,0.00,5.34,
45.515166894,S1-C4,Backend_Bound,53.38,% Slots,,,0.00,5.34,
45.515166894,S1-C4,Backend_Bound.Memory_Bound,16.01,% Slots,,,0.00,5.34,
45.515166894,S1-C4,Backend_Bound.Core_Bound,37.38,% Slots,,,0.00,5.34,
45.515166894,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
45.515166894,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.07,% Clocks,,,0.00,5.18,<==
45.515166894,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
45.515166894,S1-C5,Backend_Bound,13.39,% Slots,,,0.00,5.34,<==
45.515166894,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
45.515166894,S1-C6,Backend_Bound,48.65,% Slots,,,0.00,5.35,
45.515166894,S1-C6,Retiring,25.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
45.515166894,S1-C6,Backend_Bound.Memory_Bound,29.90,% Slots,,,0.00,5.34,
45.515166894,S1-C6,Backend_Bound.Core_Bound,18.75,% Slots,,,0.00,5.34,
45.515166894,S1-C6,Retiring.Microcode_Sequencer,5.12,% Slots,,idq.ms_uops,0.00,5.06,
45.515166894,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.12,% Clocks,,idq.ms_switches,0.00,5.05,
45.515166894,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,<==
45.515166894,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.89,% Clocks,,,0.00,5.18,
45.515166894,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
45.515166894,S1-C7,Frontend_Bound,25.65,% Slots,,,0.00,5.35,
45.515166894,S1-C7,Backend_Bound,34.45,% Slots,,,0.00,5.35,
45.515166894,S1-C7,Retiring,26.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
45.515166894,S1-C7,Frontend_Bound.Frontend_Latency,27.24,% Slots,,rs_events.empty_end,0.00,5.33,
45.515166894,S1-C7,Backend_Bound.Memory_Bound,24.94,% Slots,,,0.00,5.33,<==
45.515166894,S1-C7,Retiring.Microcode_Sequencer,4.20,% Slots,,idq.ms_uops,0.00,5.06,
45.515166894,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
45.515166894,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.09,% Clocks,,idq.ms_switches,0.00,5.05,
45.515166894,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
45.515166894,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
45.515166894,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
45.515166894,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
45.515166894,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
45.515166894,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
45.515166894,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
45.515166894,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
45.515166894,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
45.515166894,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
45.515166894,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
45.515166894,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
45.515166894,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
45.515166894,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
45.515166894,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
45.515166894,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
45.515166894,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
45.515166894,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
45.515166894,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
46.977725329,S0-C0,Frontend_Bound,33.31,% Slots,,,0.00,5.17,<==
46.977725329,S0-C0,Bad_Speculation,19.85,% Slots,,,0.00,5.17,
46.977725329,S0-C0,Backend_Bound,16.15,% Slots,,,0.00,5.17,
46.977725329,S0-C0,Frontend_Bound.Frontend_Latency,19.44,% Slots,,rs_events.empty_end,0.00,5.17,
46.977725329,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.41,% Slots,,,0.00,5.17,
46.977725329,S0-C0,Bad_Speculation.Branch_Mispredicts,19.67,% Slots,,br_misp_retired.all_branches,0.00,5.17,
46.977725329,S0-C0,Backend_Bound.Memory_Bound,10.07,% Slots,,,0.00,5.17,
46.977725329,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.80,% Clocks,,,0.00,5.45,
46.977725329,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
46.977725329,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.71,% Core_Clocks,,,0.00,5.18,
46.977725329,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.63,% Core_Clocks,,,0.00,5.17,
46.977725329,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
46.977725329,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
46.977725329,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
46.977725329,S0-C1,Frontend_Bound,37.00,% Slots,,,0.00,5.18,<==
46.977725329,S0-C1,Bad_Speculation,14.16,% Slots,,,0.00,5.18,
46.977725329,S0-C1,Backend_Bound,22.01,% Slots,,,0.00,5.18,
46.977725329,S0-C1,Frontend_Bound.Frontend_Latency,21.44,% Slots,,rs_events.empty_end,0.00,5.17,
46.977725329,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.50,% Slots,,,0.00,5.18,
46.977725329,S0-C1,Bad_Speculation.Branch_Mispredicts,13.93,% Slots,,br_misp_retired.all_branches,0.00,5.18,
46.977725329,S0-C1,Backend_Bound.Memory_Bound,23.77,% Slots,,,0.00,5.17,
46.977725329,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.50,% Clocks,,,0.00,5.45,
46.977725329,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
46.977725329,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.35,% Core_Clocks,,,0.00,5.18,
46.977725329,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
46.977725329,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
46.977725329,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
46.977725329,S0-C2,Frontend_Bound,34.42,% Slots,,,0.00,5.18,
46.977725329,S0-C2,Bad_Speculation,14.35,% Slots,,,0.00,5.18,
46.977725329,S0-C2,Backend_Bound,17.04,% Slots,,,0.00,5.18,
46.977725329,S0-C2,Frontend_Bound.Frontend_Latency,21.94,% Slots,,rs_events.empty_end,0.00,5.18,
46.977725329,S0-C2,Bad_Speculation.Branch_Mispredicts,14.18,% Slots,,br_misp_retired.all_branches,0.00,5.18,
46.977725329,S0-C2,Backend_Bound.Memory_Bound,12.99,% Slots,,,0.00,5.18,
46.977725329,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.55,% Clocks,,,0.00,5.45,
46.977725329,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
46.977725329,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
46.977725329,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
46.977725329,S0-C2-T0,MUX,5.18,%,,,0.00,100.0,
46.977725329,S0-C3,Frontend_Bound,41.01,% Slots,,,0.00,5.18,
46.977725329,S0-C3,Bad_Speculation,15.66,% Slots,,,0.00,5.18,
46.977725329,S0-C3,Backend_Bound,11.98,% Slots,,,0.00,5.18,
46.977725329,S0-C3,Frontend_Bound.Frontend_Latency,28.23,% Slots,,rs_events.empty_end,0.00,5.17,
46.977725329,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.40,% Slots,,,0.00,5.18,
46.977725329,S0-C3,Bad_Speculation.Branch_Mispredicts,15.48,% Slots,,br_misp_retired.all_branches,0.00,5.17,
46.977725329,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
46.977725329,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
46.977725329,S0-C4,Frontend_Bound,38.92,% Slots,,,0.00,5.17,
46.977725329,S0-C4,Bad_Speculation,14.07,% Slots,,,0.00,5.17,
46.977725329,S0-C4,Backend_Bound,20.31,% Slots,,,0.00,5.17,
46.977725329,S0-C4,Frontend_Bound.Frontend_Latency,27.59,% Slots,,rs_events.empty_end,0.00,5.17,
46.977725329,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.73,% Slots,,,0.00,5.17,
46.977725329,S0-C4,Bad_Speculation.Branch_Mispredicts,13.91,% Slots,,br_misp_retired.all_branches,0.00,5.17,
46.977725329,S0-C4,Backend_Bound.Memory_Bound,29.35,% Slots,,,0.00,5.17,
46.977725329,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.05,% Clocks,,,0.00,5.45,
46.977725329,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
46.977725329,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
46.977725329,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
46.977725329,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
46.977725329,S0-C5,Frontend_Bound,40.03,% Slots,,,0.00,5.18,
46.977725329,S0-C5,Bad_Speculation,17.67,% Slots,,,0.00,5.18,
46.977725329,S0-C5,Backend_Bound,15.32,% Slots,,,0.00,5.18,
46.977725329,S0-C5,Frontend_Bound.Frontend_Latency,25.62,% Slots,,rs_events.empty_end,0.00,5.18,
46.977725329,S0-C5,Frontend_Bound.Frontend_Bandwidth,17.67,% Slots,,,0.00,5.18,
46.977725329,S0-C5,Bad_Speculation.Branch_Mispredicts,17.50,% Slots,,br_misp_retired.all_branches,0.00,5.18,
46.977725329,S0-C5,Backend_Bound.Memory_Bound,20.32,% Slots,,,0.00,5.18,
46.977725329,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.49,% Clocks,,,0.00,5.45,
46.977725329,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
46.977725329,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.52,% Core_Clocks,,,0.00,5.18,
46.977725329,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.04,% Core_Clocks,,,0.00,5.17,
46.977725329,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
46.977725329,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
46.977725329,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
46.977725329,S0-C6,Frontend_Bound,30.60,% Slots,,,0.00,5.18,
46.977725329,S0-C6,Bad_Speculation,15.76,% Slots,,,0.00,5.18,
46.977725329,S0-C6,Backend_Bound,18.77,% Slots,,,0.00,5.18,
46.977725329,S0-C6,Frontend_Bound.Frontend_Latency,20.40,% Slots,,rs_events.empty_end,0.00,5.18,
46.977725329,S0-C6,Bad_Speculation.Branch_Mispredicts,15.63,% Slots,,br_misp_retired.all_branches,0.00,5.18,
46.977725329,S0-C6,Backend_Bound.Memory_Bound,56.07,% Slots,,,0.00,5.17,
46.977725329,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.86,% Clocks,,,0.00,5.45,
46.977725329,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
46.977725329,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
46.977725329,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
46.977725329,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
46.977725329,S0-C7,Frontend_Bound,35.77,% Slots,,,0.00,5.18,
46.977725329,S0-C7,Bad_Speculation,14.53,% Slots,,,0.00,5.18,
46.977725329,S0-C7,Backend_Bound,21.20,% Slots,,,0.00,5.18,
46.977725329,S0-C7,Frontend_Bound.Frontend_Latency,26.78,% Slots,,rs_events.empty_end,0.00,5.17,
46.977725329,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.73,% Slots,,,0.00,5.18,
46.977725329,S0-C7,Bad_Speculation.Branch_Mispredicts,14.37,% Slots,,br_misp_retired.all_branches,0.00,5.18,
46.977725329,S0-C7,Backend_Bound.Memory_Bound,12.76,% Slots,,,0.00,5.17,
46.977725329,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.75,% Clocks,,,0.00,5.45,
46.977725329,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
46.977725329,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.63,% Core_Clocks,,,0.00,5.18,
46.977725329,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.23,% Core_Clocks,,,0.00,5.17,
46.977725329,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
46.977725329,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
46.977725329,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
46.977725329,S1-C0,Frontend_Bound,33.95,% Slots,,,0.00,5.18,<==
46.977725329,S1-C0,Bad_Speculation,17.06,% Slots,,,0.00,5.18,
46.977725329,S1-C0,Backend_Bound,16.62,% Slots,,,0.00,5.18,
46.977725329,S1-C0,Frontend_Bound.Frontend_Latency,24.33,% Slots,,rs_events.empty_end,0.00,5.18,
46.977725329,S1-C0,Frontend_Bound.Frontend_Bandwidth,19.80,% Slots,,,0.00,5.18,
46.977725329,S1-C0,Bad_Speculation.Branch_Mispredicts,16.87,% Slots,,br_misp_retired.all_branches,0.00,5.18,
46.977725329,S1-C0,Backend_Bound.Memory_Bound,19.12,% Slots,,,0.00,5.18,
46.977725329,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.40,% Clocks,,,0.00,5.45,
46.977725329,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
46.977725329,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.08,% Core_Clocks,,,0.00,5.19,
46.977725329,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.72,% Core_Clocks,,,0.00,5.18,
46.977725329,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
46.977725329,S1-C0-T0,MUX,5.18,%,,,0.00,100.0,
46.977725329,S1-C1,Frontend_Bound,37.91,% Slots,,,0.00,5.18,
46.977725329,S1-C1,Bad_Speculation,11.45,% Slots,,,0.00,5.18,
46.977725329,S1-C1,Backend_Bound,15.91,% Slots,,,0.00,5.18,
46.977725329,S1-C1,Frontend_Bound.Frontend_Latency,21.18,% Slots,,rs_events.empty_end,0.00,5.18,
46.977725329,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.58,% Slots,,,0.00,5.18,
46.977725329,S1-C1,Bad_Speculation.Branch_Mispredicts,11.25,% Slots,,br_misp_retired.all_branches,0.00,5.18,
46.977725329,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.99,% Clocks,,,0.00,5.45,
46.977725329,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
46.977725329,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
46.977725329,S1-C2,Frontend_Bound,35.66,% Slots,,,0.00,5.17,
46.977725329,S1-C2,Bad_Speculation,13.25,% Slots,,,0.00,5.17,
46.977725329,S1-C2,Backend_Bound,20.32,% Slots,,,0.00,5.17,
46.977725329,S1-C2,Frontend_Bound.Frontend_Latency,27.31,% Slots,,rs_events.empty_end,0.00,5.17,
46.977725329,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.86,% Slots,,,0.00,5.17,
46.977725329,S1-C2,Bad_Speculation.Branch_Mispredicts,13.11,% Slots,,br_misp_retired.all_branches,0.00,5.17,
46.977725329,S1-C2,Backend_Bound.Memory_Bound,13.09,% Slots,,,0.00,5.17,
46.977725329,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.26,% Clocks,,,0.00,5.45,
46.977725329,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
46.977725329,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.51,% Core_Clocks,,,0.00,5.18,
46.977725329,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
46.977725329,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
46.977725329,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
46.977725329,S1-C3,Frontend_Bound,34.74,% Slots,,,0.00,5.18,
46.977725329,S1-C3,Bad_Speculation,12.39,% Slots,,,0.00,5.18,
46.977725329,S1-C3,Backend_Bound,23.38,% Slots,,,0.00,5.18,
46.977725329,S1-C3,Frontend_Bound.Frontend_Latency,23.37,% Slots,,rs_events.empty_end,0.00,5.18,
46.977725329,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.52,% Slots,,,0.00,5.18,
46.977725329,S1-C3,Bad_Speculation.Branch_Mispredicts,12.25,% Slots,,br_misp_retired.all_branches,0.00,5.18,
46.977725329,S1-C3,Backend_Bound.Memory_Bound,12.88,% Slots,,,0.00,5.17,
46.977725329,S1-C3,Backend_Bound.Core_Bound,10.50,% Slots,,,0.00,5.17,
46.977725329,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.45,
46.977725329,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
46.977725329,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.75,% Core_Clocks,,,0.00,5.18,
46.977725329,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
46.977725329,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
46.977725329,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
46.977725329,S1-C4,Frontend_Bound,32.54,% Slots,,,0.00,5.18,
46.977725329,S1-C4,Bad_Speculation,16.42,% Slots,,,0.00,5.18,
46.977725329,S1-C4,Backend_Bound,21.36,% Slots,,,0.00,5.18,
46.977725329,S1-C4,Frontend_Bound.Frontend_Latency,22.39,% Slots,,rs_events.empty_end,0.00,5.18,
46.977725329,S1-C4,Bad_Speculation.Branch_Mispredicts,16.27,% Slots,,br_misp_retired.all_branches,0.00,5.18,
46.977725329,S1-C4,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.18,
46.977725329,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.45,
46.977725329,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
46.977725329,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
46.977725329,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
46.977725329,S1-C4-T0,MUX,5.18,%,,,0.00,100.0,
46.977725329,S1-C5,Frontend_Bound,32.07,% Slots,,,0.00,5.17,
46.977725329,S1-C5,Bad_Speculation,16.65,% Slots,,,0.00,5.17,
46.977725329,S1-C5,Backend_Bound,22.63,% Slots,,,0.00,5.17,
46.977725329,S1-C5,Frontend_Bound.Frontend_Latency,22.77,% Slots,,rs_events.empty_end,0.00,5.17,
46.977725329,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.46,% Slots,,,0.00,5.17,
46.977725329,S1-C5,Bad_Speculation.Branch_Mispredicts,16.47,% Slots,,br_misp_retired.all_branches,0.00,5.17,
46.977725329,S1-C5,Backend_Bound.Memory_Bound,12.95,% Slots,,,0.00,5.17,
46.977725329,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.45,
46.977725329,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,<==
46.977725329,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.83,% Core_Clocks,,,0.00,5.18,
46.977725329,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.24,% Core_Clocks,,,0.00,5.18,
46.977725329,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
46.977725329,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.19,
46.977725329,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
46.977725329,S1-C6,Frontend_Bound,36.16,% Slots,,,0.00,5.17,<==
46.977725329,S1-C6,Bad_Speculation,12.96,% Slots,,,0.00,5.17,
46.977725329,S1-C6,Backend_Bound,21.11,% Slots,,,0.00,5.17,
46.977725329,S1-C6,Frontend_Bound.Frontend_Latency,21.68,% Slots,,rs_events.empty_end,0.00,5.17,
46.977725329,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.08,% Slots,,,0.00,5.17,
46.977725329,S1-C6,Bad_Speculation.Branch_Mispredicts,12.77,% Slots,,br_misp_retired.all_branches,0.00,5.17,
46.977725329,S1-C6,Backend_Bound.Core_Bound,11.63,% Slots,,,0.00,5.17,
46.977725329,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.16,% Clocks,,,0.00,5.45,
46.977725329,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
46.977725329,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
46.977725329,S1-C7,Frontend_Bound,32.25,% Slots,,,0.00,5.18,<==
46.977725329,S1-C7,Bad_Speculation,17.72,% Slots,,,0.00,5.18,
46.977725329,S1-C7,Backend_Bound,15.70,% Slots,,,0.00,5.18,
46.977725329,S1-C7,Frontend_Bound.Frontend_Latency,18.62,% Slots,,rs_events.empty_end,0.00,5.18,
46.977725329,S1-C7,Frontend_Bound.Frontend_Bandwidth,22.02,% Slots,,,0.00,5.18,
46.977725329,S1-C7,Bad_Speculation.Branch_Mispredicts,17.57,% Slots,,br_misp_retired.all_branches,0.00,5.18,
46.977725329,S1-C7,Backend_Bound.Memory_Bound,11.07,% Slots,,,0.00,5.17,
46.977725329,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.45,
46.977725329,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.46,
46.977725329,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.66,% Core_Clocks,,,0.00,5.18,
46.977725329,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
46.977725329,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
46.977725329,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
46.977725329,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
46.977725329,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
46.977725329,S0-C2-T1,MUX,5.18,%,,,0.00,100.0,
46.977725329,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
46.977725329,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
46.977725329,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
46.977725329,S0-C6-T1,MUX,5.18,%,,,0.00,100.0,
46.977725329,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
46.977725329,S1-C0-T1,MUX,5.18,%,,,0.00,100.0,
46.977725329,S1-C1-T1,MUX,5.18,%,,,0.00,100.0,
46.977725329,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
46.977725329,S1-C3-T1,MUX,5.18,%,,,0.00,100.0,
46.977725329,S1-C4-T1,MUX,5.18,%,,,0.00,100.0,
46.977725329,S1-C5-T1,MUX,5.18,%,,,0.00,100.0,
46.977725329,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
46.977725329,S1-C7-T1,MUX,5.18,%,,,0.00,100.0,
48.463686368,S0-C0,Frontend_Bound,30.44,% Slots,,,0.00,5.38,<==
48.463686368,S0-C0,Bad_Speculation,11.76,% Slots,,,0.00,5.38,
48.463686368,S0-C0,Backend_Bound,21.41,% Slots,,,0.00,5.38,
48.463686368,S0-C0,Frontend_Bound.Frontend_Latency,18.34,% Slots,,rs_events.empty_end,0.00,5.38,
48.463686368,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.27,% Slots,,,0.00,5.11,
48.463686368,S0-C0,Bad_Speculation.Branch_Mispredicts,11.66,% Slots,,br_misp_retired.all_branches,0.00,5.38,
48.463686368,S0-C0,Backend_Bound.Memory_Bound,13.93,% Slots,,,0.00,5.37,
48.463686368,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
48.463686368,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.76,% Core_Clocks,,,0.00,5.38,
48.463686368,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.25,% Core_Clocks,,,0.00,5.3,
48.463686368,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
48.463686368,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
48.463686368,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
48.463686368,S0-C1,Frontend_Bound,28.12,% Slots,,,0.00,5.37,
48.463686368,S0-C1,Bad_Speculation,15.52,% Slots,,,0.00,5.37,
48.463686368,S0-C1,Backend_Bound,23.67,% Slots,,,0.00,5.37,
48.463686368,S0-C1,Frontend_Bound.Frontend_Latency,17.08,% Slots,,rs_events.empty_end,0.00,5.37,
48.463686368,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.88,% Slots,,,0.00,5.11,
48.463686368,S0-C1,Bad_Speculation.Branch_Mispredicts,15.36,% Slots,,br_misp_retired.all_branches,0.00,5.37,
48.463686368,S0-C1,Backend_Bound.Memory_Bound,26.06,% Slots,,,0.00,5.37,
48.463686368,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
48.463686368,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.89,% Core_Clocks,,,0.00,5.39,
48.463686368,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.13,% Core_Clocks,,,0.00,5.3,
48.463686368,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
48.463686368,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
48.463686368,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
48.463686368,S0-C2,Frontend_Bound,32.33,% Slots,,,0.00,5.38,
48.463686368,S0-C2,Bad_Speculation,12.20,% Slots,,,0.00,5.38,
48.463686368,S0-C2,Backend_Bound,24.12,% Slots,,,0.00,5.38,
48.463686368,S0-C2,Retiring,31.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
48.463686368,S0-C2,Frontend_Bound.Frontend_Latency,21.54,% Slots,,rs_events.empty_end,0.00,5.38,
48.463686368,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.39,% Slots,,,0.00,5.11,
48.463686368,S0-C2,Bad_Speculation.Branch_Mispredicts,12.05,% Slots,,br_misp_retired.all_branches,0.00,5.38,
48.463686368,S0-C2,Backend_Bound.Memory_Bound,14.99,% Slots,,,0.00,5.38,
48.463686368,S0-C2,Retiring.Microcode_Sequencer,1.97,% Slots,,idq.ms_uops,0.00,5.11,
48.463686368,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.11,
48.463686368,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
48.463686368,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.03,% Clocks,,idq.ms_switches,0.00,5.11,
48.463686368,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
48.463686368,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
48.463686368,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.28,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
48.463686368,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
48.463686368,S0-C3,Frontend_Bound,28.29,% Slots,,,0.00,5.38,
48.463686368,S0-C3,Bad_Speculation,12.14,% Slots,,,0.00,5.38,
48.463686368,S0-C3,Backend_Bound,28.48,% Slots,,,0.00,5.38,
48.463686368,S0-C3,Frontend_Bound.Frontend_Latency,19.21,% Slots,,rs_events.empty_end,0.00,5.38,
48.463686368,S0-C3,Bad_Speculation.Branch_Mispredicts,11.98,% Slots,,br_misp_retired.all_branches,0.00,5.38,
48.463686368,S0-C3,Backend_Bound.Memory_Bound,17.26,% Slots,,,0.00,5.38,<==
48.463686368,S0-C3,Backend_Bound.Core_Bound,11.22,% Slots,,,0.00,5.38,
48.463686368,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.00,% Clocks,,,0.00,5.11,
48.463686368,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
48.463686368,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
48.463686368,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
48.463686368,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
48.463686368,S0-C4,Frontend_Bound,29.09,% Slots,,,0.00,5.38,
48.463686368,S0-C4,Bad_Speculation,13.14,% Slots,,,0.00,5.38,
48.463686368,S0-C4,Backend_Bound,24.04,% Slots,,,0.00,5.38,
48.463686368,S0-C4,Frontend_Bound.Frontend_Latency,20.42,% Slots,,rs_events.empty_end,0.00,5.38,
48.463686368,S0-C4,Bad_Speculation.Branch_Mispredicts,12.99,% Slots,,br_misp_retired.all_branches,0.00,5.38,
48.463686368,S0-C4,Backend_Bound.Memory_Bound,13.60,% Slots,,,0.00,5.38,
48.463686368,S0-C4,Backend_Bound.Core_Bound,10.44,% Slots,,,0.00,5.38,
48.463686368,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.11,
48.463686368,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
48.463686368,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
48.463686368,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
48.463686368,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.52,% Clocks,,,0.00,5.11,
48.463686368,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
48.463686368,S0-C5,Frontend_Bound,33.16,% Slots,,,0.00,5.38,<==
48.463686368,S0-C5,Bad_Speculation,15.06,% Slots,,,0.00,5.38,
48.463686368,S0-C5,Backend_Bound,17.43,% Slots,,,0.00,5.38,
48.463686368,S0-C5,Retiring,31.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
48.463686368,S0-C5,Frontend_Bound.Frontend_Latency,20.28,% Slots,,rs_events.empty_end,0.00,5.38,
48.463686368,S0-C5,Frontend_Bound.Frontend_Bandwidth,17.95,% Slots,,,0.00,5.11,
48.463686368,S0-C5,Bad_Speculation.Branch_Mispredicts,14.88,% Slots,,br_misp_retired.all_branches,0.00,5.38,
48.463686368,S0-C5,Backend_Bound.Memory_Bound,12.70,% Slots,,,0.00,5.38,
48.463686368,S0-C5,Retiring.Microcode_Sequencer,1.54,% Slots,,idq.ms_uops,0.00,5.11,
48.463686368,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
48.463686368,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.33,% Clocks,,idq.ms_switches,0.00,5.11,
48.463686368,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.01,% Core_Clocks,,,0.00,5.39,
48.463686368,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.32,% Core_Clocks,,,0.00,5.31,
48.463686368,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
48.463686368,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
48.463686368,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
48.463686368,S0-C6,Frontend_Bound,29.64,% Slots,,,0.00,5.38,
48.463686368,S0-C6,Bad_Speculation,13.29,% Slots,,,0.00,5.38,
48.463686368,S0-C6,Backend_Bound,24.01,% Slots,,,0.00,5.38,
48.463686368,S0-C6,Frontend_Bound.Frontend_Latency,22.55,% Slots,,rs_events.empty_end,0.00,5.38,
48.463686368,S0-C6,Bad_Speculation.Branch_Mispredicts,13.14,% Slots,,br_misp_retired.all_branches,0.00,5.38,
48.463686368,S0-C6,Backend_Bound.Memory_Bound,15.26,% Slots,,,0.00,5.38,
48.463686368,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.80,% Clocks,,,0.00,5.11,
48.463686368,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
48.463686368,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
48.463686368,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
48.463686368,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
48.463686368,S0-C7,Frontend_Bound,33.18,% Slots,,,0.00,5.38,<==
48.463686368,S0-C7,Bad_Speculation,15.60,% Slots,,,0.00,5.38,
48.463686368,S0-C7,Backend_Bound,16.78,% Slots,,,0.00,5.38,
48.463686368,S0-C7,Retiring,31.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
48.463686368,S0-C7,Frontend_Bound.Frontend_Latency,21.27,% Slots,,rs_events.empty_end,0.00,5.38,
48.463686368,S0-C7,Frontend_Bound.Frontend_Bandwidth,18.03,% Slots,,,0.00,5.11,
48.463686368,S0-C7,Bad_Speculation.Branch_Mispredicts,15.38,% Slots,,br_misp_retired.all_branches,0.00,5.38,
48.463686368,S0-C7,Backend_Bound.Memory_Bound,12.45,% Slots,,,0.00,5.38,
48.463686368,S0-C7,Retiring.Microcode_Sequencer,1.80,% Slots,,idq.ms_uops,0.00,5.11,
48.463686368,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
48.463686368,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.76,% Clocks,,idq.ms_switches,0.00,5.11,
48.463686368,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
48.463686368,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
48.463686368,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
48.463686368,S1-C0,Frontend_Bound,34.30,% Slots,,,0.00,5.37,
48.463686368,S1-C0,Bad_Speculation,10.07,% Slots,,,0.00,5.37,
48.463686368,S1-C0,Backend_Bound,21.27,% Slots,,,0.00,5.37,
48.463686368,S1-C0,Frontend_Bound.Frontend_Latency,23.79,% Slots,,rs_events.empty_end,0.00,5.37,
48.463686368,S1-C0,Bad_Speculation.Branch_Mispredicts,9.97,% Slots,,br_misp_retired.all_branches,0.00,5.37,
48.463686368,S1-C0,Backend_Bound.Memory_Bound,14.45,% Slots,,,0.00,5.37,
48.463686368,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
48.463686368,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
48.463686368,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
48.463686368,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.10,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
48.463686368,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
48.463686368,S1-C1,Frontend_Bound,23.28,% Slots,,,0.00,5.37,
48.463686368,S1-C1,Bad_Speculation,12.72,% Slots,,,0.00,5.37,
48.463686368,S1-C1,Backend_Bound,29.62,% Slots,,,0.00,5.37,
48.463686368,S1-C1,Frontend_Bound.Frontend_Latency,16.45,% Slots,,rs_events.empty_end,0.00,5.37,
48.463686368,S1-C1,Bad_Speculation.Branch_Mispredicts,12.57,% Slots,,br_misp_retired.all_branches,0.00,5.37,
48.463686368,S1-C1,Backend_Bound.Memory_Bound,22.47,% Slots,,,0.00,5.37,
48.463686368,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
48.463686368,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
48.463686368,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
48.463686368,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
48.463686368,S1-C2,Frontend_Bound,28.64,% Slots,,,0.00,5.38,
48.463686368,S1-C2,Bad_Speculation,12.28,% Slots,,,0.00,5.38,
48.463686368,S1-C2,Backend_Bound,26.00,% Slots,,,0.00,5.38,
48.463686368,S1-C2,Frontend_Bound.Frontend_Latency,18.89,% Slots,,rs_events.empty_end,0.00,5.38,
48.463686368,S1-C2,Bad_Speculation.Branch_Mispredicts,12.15,% Slots,,br_misp_retired.all_branches,0.00,5.38,
48.463686368,S1-C2,Backend_Bound.Memory_Bound,16.82,% Slots,,,0.00,5.38,
48.463686368,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
48.463686368,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
48.463686368,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
48.463686368,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
48.463686368,S1-C3,Frontend_Bound,27.51,% Slots,,,0.00,5.38,
48.463686368,S1-C3,Bad_Speculation,11.54,% Slots,,,0.00,5.38,
48.463686368,S1-C3,Backend_Bound,30.15,% Slots,,,0.00,5.38,
48.463686368,S1-C3,Frontend_Bound.Frontend_Latency,17.89,% Slots,,rs_events.empty_end,0.00,5.38,
48.463686368,S1-C3,Bad_Speculation.Branch_Mispredicts,11.40,% Slots,,br_misp_retired.all_branches,0.00,5.38,
48.463686368,S1-C3,Backend_Bound.Memory_Bound,22.29,% Slots,,,0.00,5.38,<==
48.463686368,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
48.463686368,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
48.463686368,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
48.463686368,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.39,
48.463686368,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
48.463686368,S1-C4,Frontend_Bound,28.20,% Slots,,,0.00,5.38,
48.463686368,S1-C4,Bad_Speculation,11.49,% Slots,,,0.00,5.38,
48.463686368,S1-C4,Backend_Bound,29.06,% Slots,,,0.00,5.38,
48.463686368,S1-C4,Retiring,33.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
48.463686368,S1-C4,Frontend_Bound.Frontend_Latency,19.48,% Slots,,rs_events.empty_end,0.00,5.38,
48.463686368,S1-C4,Bad_Speculation.Branch_Mispredicts,11.40,% Slots,,br_misp_retired.all_branches,0.00,5.38,
48.463686368,S1-C4,Backend_Bound.Memory_Bound,19.12,% Slots,,,0.00,5.38,
48.463686368,S1-C4,Retiring.Microcode_Sequencer,1.78,% Slots,,idq.ms_uops,0.00,5.11,<==
48.463686368,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
48.463686368,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.25,% Clocks,,idq.ms_switches,0.00,5.11,
48.463686368,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
48.463686368,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
48.463686368,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
48.463686368,S1-C5,Frontend_Bound,27.23,% Slots,,,0.00,5.37,
48.463686368,S1-C5,Bad_Speculation,13.29,% Slots,,,0.00,5.37,
48.463686368,S1-C5,Backend_Bound,24.30,% Slots,,,0.00,5.37,
48.463686368,S1-C5,Retiring,33.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
48.463686368,S1-C5,Frontend_Bound.Frontend_Latency,20.00,% Slots,,rs_events.empty_end,0.00,5.37,
48.463686368,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.86,% Slots,,,0.00,5.11,
48.463686368,S1-C5,Bad_Speculation.Branch_Mispredicts,13.15,% Slots,,br_misp_retired.all_branches,0.00,5.37,
48.463686368,S1-C5,Backend_Bound.Memory_Bound,17.98,% Slots,,,0.00,5.37,
48.463686368,S1-C5,Retiring.Microcode_Sequencer,2.14,% Slots,,idq.ms_uops,0.00,5.12,<==
48.463686368,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
48.463686368,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.25,% Clocks,,idq.ms_switches,0.00,5.11,
48.463686368,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.88,% Core_Clocks,,,0.00,5.31,
48.463686368,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
48.463686368,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
48.463686368,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
48.463686368,S1-C6,Frontend_Bound,25.94,% Slots,,,0.00,5.38,
48.463686368,S1-C6,Bad_Speculation,11.91,% Slots,,,0.00,5.38,
48.463686368,S1-C6,Backend_Bound,26.26,% Slots,,,0.00,5.38,<==
48.463686368,S1-C6,Bad_Speculation.Branch_Mispredicts,11.69,% Slots,,br_misp_retired.all_branches,0.00,5.38,
48.463686368,S1-C6,Backend_Bound.Memory_Bound,13.81,% Slots,,,0.00,5.38,
48.463686368,S1-C6,Backend_Bound.Core_Bound,12.45,% Slots,,,0.00,5.38,
48.463686368,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
48.463686368,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.23,% Clocks,,,0.00,5.11,
48.463686368,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
48.463686368,S1-C7,Frontend_Bound,30.28,% Slots,,,0.00,5.37,
48.463686368,S1-C7,Bad_Speculation,14.07,% Slots,,,0.00,5.37,
48.463686368,S1-C7,Backend_Bound,22.16,% Slots,,,0.00,5.37,
48.463686368,S1-C7,Retiring,33.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
48.463686368,S1-C7,Frontend_Bound.Frontend_Latency,20.76,% Slots,,rs_events.empty_end,0.00,5.37,
48.463686368,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.86,% Slots,,,0.00,5.11,
48.463686368,S1-C7,Bad_Speculation.Branch_Mispredicts,13.89,% Slots,,br_misp_retired.all_branches,0.00,5.37,
48.463686368,S1-C7,Backend_Bound.Memory_Bound,15.84,% Slots,,,0.00,5.37,
48.463686368,S1-C7,Retiring.Microcode_Sequencer,2.43,% Slots,,idq.ms_uops,0.00,5.12,<==
48.463686368,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.11,
48.463686368,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
48.463686368,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.73,% Clocks,,idq.ms_switches,0.00,5.11,
48.463686368,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.10,% Core_Clocks,,,0.00,5.39,
48.463686368,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
48.463686368,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
48.463686368,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
48.463686368,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
48.463686368,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
48.463686368,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
48.463686368,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
48.463686368,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
48.463686368,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
48.463686368,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
48.463686368,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
48.463686368,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
48.463686368,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
48.463686368,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
48.463686368,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
48.463686368,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
48.463686368,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
48.463686368,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
48.463686368,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
49.925215421,S0-C0,Frontend_Bound,26.91,% Slots,,,0.00,5.19,
49.925215421,S0-C0,Backend_Bound,16.53,% Slots,,,0.00,5.19,
49.925215421,S0-C0,Frontend_Bound.Frontend_Latency,25.03,% Slots,,rs_events.empty_end,0.00,5.19,
49.925215421,S0-C0,Backend_Bound.Memory_Bound,22.54,% Slots,,,0.00,5.19,
49.925215421,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
49.925215421,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
49.925215421,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
49.925215421,S0-C1,Frontend_Bound,29.99,% Slots,,,0.00,5.2,
49.925215421,S0-C1,Backend_Bound,30.17,% Slots,,,0.00,5.2,
49.925215421,S0-C1,Retiring,37.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
49.925215421,S0-C1,Frontend_Bound.Frontend_Latency,21.06,% Slots,,rs_events.empty_end,0.00,5.19,
49.925215421,S0-C1,Backend_Bound.Memory_Bound,15.31,% Slots,,,0.00,5.19,
49.925215421,S0-C1,Backend_Bound.Core_Bound,14.85,% Slots,,,0.00,5.19,
49.925215421,S0-C1,Retiring.Microcode_Sequencer,2.35,% Slots,,idq.ms_uops,0.00,5.19,<==
49.925215421,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.2,
49.925215421,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
49.925215421,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.42,% Clocks,,idq.ms_switches,0.00,5.2,
49.925215421,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
49.925215421,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.87,% Clocks,,,0.00,5.45,
49.925215421,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
49.925215421,S0-C2,Frontend_Bound,27.39,% Slots,,,0.00,5.2,
49.925215421,S0-C2,Bad_Speculation,14.76,% Slots,,,0.00,5.2,
49.925215421,S0-C2,Backend_Bound,23.28,% Slots,,,0.00,5.2,
49.925215421,S0-C2,Retiring,37.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
49.925215421,S0-C2,Frontend_Bound.Frontend_Latency,23.12,% Slots,,rs_events.empty_end,0.00,5.19,
49.925215421,S0-C2,Bad_Speculation.Branch_Mispredicts,14.44,% Slots,,br_misp_retired.all_branches,0.00,5.19,
49.925215421,S0-C2,Backend_Bound.Memory_Bound,11.76,% Slots,,,0.00,5.19,
49.925215421,S0-C2,Backend_Bound.Core_Bound,11.52,% Slots,,,0.00,5.19,
49.925215421,S0-C2,Retiring.Microcode_Sequencer,2.12,% Slots,,idq.ms_uops,0.00,5.19,<==
49.925215421,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
49.925215421,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.81,% Clocks,,idq.ms_switches,0.00,5.2,
49.925215421,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
49.925215421,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
49.925215421,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
49.925215421,S0-C3,Frontend_Bound,22.15,% Slots,,,0.00,5.21,<==
49.925215421,S0-C3,Bad_Speculation,11.55,% Slots,,,0.00,5.21,
49.925215421,S0-C3,Backend_Bound,16.95,% Slots,,,0.00,5.21,
49.925215421,S0-C3,Bad_Speculation.Branch_Mispredicts,11.47,% Slots,,br_misp_retired.all_branches,0.00,5.2,
49.925215421,S0-C3,Backend_Bound.Core_Bound,11.26,% Slots,,,0.00,5.19,
49.925215421,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
49.925215421,S0-C4,Backend_Bound,11.43,% Slots,,,0.00,5.2,<==
49.925215421,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
49.925215421,S0-C5,Backend_Bound,18.60,% Slots,,,0.00,5.2,
49.925215421,S0-C5,Backend_Bound.Core_Bound,10.99,% Slots,,,0.00,5.2,
49.925215421,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.26,% Clocks,,,0.00,5.44,<==
49.925215421,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
49.925215421,S0-C6,Backend_Bound,13.43,% Slots,,,0.00,5.19,<==
49.925215421,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
49.925215421,S0-C7,Backend_Bound,18.95,% Slots,,,0.00,5.2,
49.925215421,S0-C7,Backend_Bound.Core_Bound,11.09,% Slots,,,0.00,5.2,
49.925215421,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.52,% Clocks,,,0.00,5.45,<==
49.925215421,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
49.925215421,S1-C0,Frontend_Bound,20.06,% Slots,,,0.00,5.2,
49.925215421,S1-C0,Backend_Bound,10.11,% Slots,,,0.00,5.2,
49.925215421,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.43,% Slots,,,0.00,5.2,
49.925215421,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.95,% Core_Clocks,,,0.00,5.26,<==
49.925215421,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
49.925215421,S1-C1,Frontend_Bound,27.36,% Slots,,,0.00,5.2,
49.925215421,S1-C1,Bad_Speculation,11.64,% Slots,,,0.00,5.2,
49.925215421,S1-C1,Backend_Bound,27.39,% Slots,,,0.00,5.2,<==
49.925215421,S1-C1,Retiring,27.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
49.925215421,S1-C1,Frontend_Bound.Frontend_Latency,18.89,% Slots,,rs_events.empty_end,0.00,5.19,
49.925215421,S1-C1,Bad_Speculation.Branch_Mispredicts,11.32,% Slots,,br_misp_retired.all_branches,0.00,5.2,
49.925215421,S1-C1,Backend_Bound.Memory_Bound,13.45,% Slots,,,0.00,5.19,
49.925215421,S1-C1,Backend_Bound.Core_Bound,13.94,% Slots,,,0.00,5.19,
49.925215421,S1-C1,Retiring.Microcode_Sequencer,3.06,% Slots,,idq.ms_uops,0.00,5.19,
49.925215421,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
49.925215421,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.66,% Clocks,,idq.ms_switches,0.00,5.19,
49.925215421,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
49.925215421,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
49.925215421,S1-C2,Frontend_Bound,27.45,% Slots,,,0.00,5.2,
49.925215421,S1-C2,Bad_Speculation,14.37,% Slots,,,0.00,5.2,
49.925215421,S1-C2,Backend_Bound,19.18,% Slots,,,0.00,5.2,
49.925215421,S1-C2,Retiring,31.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
49.925215421,S1-C2,Frontend_Bound.Frontend_Latency,23.33,% Slots,,rs_events.empty_end,0.00,5.19,
49.925215421,S1-C2,Bad_Speculation.Branch_Mispredicts,14.18,% Slots,,br_misp_retired.all_branches,0.00,5.2,
49.925215421,S1-C2,Backend_Bound.Memory_Bound,10.23,% Slots,,,0.00,5.19,
49.925215421,S1-C2,Retiring.Microcode_Sequencer,2.39,% Slots,,idq.ms_uops,0.00,5.2,<==
49.925215421,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
49.925215421,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.17,% Clocks,,idq.ms_switches,0.00,5.2,
49.925215421,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,
49.925215421,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
49.925215421,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
49.925215421,S1-C3,Frontend_Bound,25.80,% Slots,,,0.00,5.19,
49.925215421,S1-C3,Bad_Speculation,20.50,% Slots,,,0.00,5.19,
49.925215421,S1-C3,Backend_Bound,19.25,% Slots,,,0.00,5.19,
49.925215421,S1-C3,Retiring,31.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
49.925215421,S1-C3,Frontend_Bound.Frontend_Latency,18.61,% Slots,,rs_events.empty_end,0.00,5.19,
49.925215421,S1-C3,Bad_Speculation.Branch_Mispredicts,20.16,% Slots,,br_misp_retired.all_branches,0.00,5.19,
49.925215421,S1-C3,Backend_Bound.Core_Bound,11.01,% Slots,,,0.00,5.19,
49.925215421,S1-C3,Retiring.Microcode_Sequencer,2.03,% Slots,,idq.ms_uops,0.00,5.2,<==
49.925215421,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
49.925215421,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.23,% Clocks,,idq.ms_switches,0.00,5.2,
49.925215421,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
49.925215421,S1-C4,Frontend_Bound,31.07,% Slots,,,0.00,5.2,
49.925215421,S1-C4,Bad_Speculation,11.59,% Slots,,,0.00,5.2,
49.925215421,S1-C4,Backend_Bound,18.75,% Slots,,,0.00,5.2,
49.925215421,S1-C4,Frontend_Bound.Frontend_Latency,17.78,% Slots,,rs_events.empty_end,0.00,5.19,<==
49.925215421,S1-C4,Bad_Speculation.Branch_Mispredicts,11.29,% Slots,,br_misp_retired.all_branches,0.00,5.2,
49.925215421,S1-C4,Backend_Bound.Core_Bound,10.25,% Slots,,,0.00,5.19,
49.925215421,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.2,
49.925215421,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
49.925215421,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
49.925215421,S1-C5,Frontend_Bound,26.38,% Slots,,,0.00,5.2,
49.925215421,S1-C5,Bad_Speculation,10.07,% Slots,,,0.00,5.2,
49.925215421,S1-C5,Backend_Bound,17.94,% Slots,,,0.00,5.2,
49.925215421,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.47,% Slots,,,0.00,5.2,
49.925215421,S1-C5,Bad_Speculation.Branch_Mispredicts,9.79,% Slots,,br_misp_retired.all_branches,0.00,5.2,
49.925215421,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.10,% Core_Clocks,,,0.00,5.21,
49.925215421,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.16,% Core_Clocks,,,0.00,5.26,<==
49.925215421,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
49.925215421,S1-C6,Backend_Bound,12.14,% Slots,,,0.00,5.2,<==
49.925215421,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
49.925215421,S1-C7,Frontend_Bound,25.04,% Slots,,,0.00,5.2,
49.925215421,S1-C7,Bad_Speculation,11.42,% Slots,,,0.00,5.2,
49.925215421,S1-C7,Backend_Bound,16.50,% Slots,,,0.00,5.2,
49.925215421,S1-C7,Frontend_Bound.Frontend_Latency,17.42,% Slots,,rs_events.empty_end,0.00,5.19,
49.925215421,S1-C7,Bad_Speculation.Branch_Mispredicts,11.23,% Slots,,br_misp_retired.all_branches,0.00,5.2,
49.925215421,S1-C7,Backend_Bound.Core_Bound,10.23,% Slots,,,0.00,5.19,
49.925215421,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
49.925215421,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
49.925215421,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
49.925215421,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
49.925215421,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
49.925215421,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
49.925215421,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
49.925215421,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
49.925215421,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
49.925215421,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
49.925215421,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
49.925215421,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
49.925215421,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
49.925215421,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
49.925215421,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
49.925215421,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
49.925215421,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
49.925215421,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
51.459696482,S0-C0,Backend_Bound,13.18,% Slots,,,0.00,5.22,<==
51.459696482,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
51.459696482,S0-C1,Frontend_Bound,29.23,% Slots,,,0.00,5.23,
51.459696482,S0-C1,Bad_Speculation,10.99,% Slots,,,0.00,5.23,
51.459696482,S0-C1,Backend_Bound,33.27,% Slots,,,0.00,5.23,<==
51.459696482,S0-C1,Retiring,22.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.49,
51.459696482,S0-C1,Frontend_Bound.Frontend_Latency,31.68,% Slots,,rs_events.empty_end,0.00,5.2,
51.459696482,S0-C1,Bad_Speculation.Branch_Mispredicts,10.69,% Slots,,br_misp_retired.all_branches,0.00,5.22,
51.459696482,S0-C1,Backend_Bound.Memory_Bound,14.55,% Slots,,,0.00,5.2,
51.459696482,S0-C1,Backend_Bound.Core_Bound,18.72,% Slots,,,0.00,5.2,
51.459696482,S0-C1,Retiring.Microcode_Sequencer,5.55,% Slots,,idq.ms_uops,0.00,5.49,
51.459696482,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.36,% Clocks,,,0.00,5.47,
51.459696482,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.48,
51.459696482,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.80,% Clocks,,idq.ms_switches,0.00,5.47,
51.459696482,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
51.459696482,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
51.459696482,S0-C2,Frontend_Bound,23.45,% Slots,,,0.00,5.22,
51.459696482,S0-C2,Backend_Bound,48.22,% Slots,,,0.00,5.22,
51.459696482,S0-C2,Retiring,30.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.5,
51.459696482,S0-C2,Frontend_Bound.Frontend_Latency,23.14,% Slots,,rs_events.empty_end,0.00,5.2,
51.459696482,S0-C2,Backend_Bound.Memory_Bound,18.01,% Slots,,,0.00,5.2,
51.459696482,S0-C2,Backend_Bound.Core_Bound,30.21,% Slots,,,0.00,5.2,<==
51.459696482,S0-C2,Retiring.Microcode_Sequencer,5.11,% Slots,,idq.ms_uops,0.00,5.5,
51.459696482,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.93,% Clocks,,,0.00,5.47,
51.459696482,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.48,
51.459696482,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.58,% Clocks,,idq.ms_switches,0.00,5.47,
51.459696482,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
51.459696482,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.38,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
51.459696482,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
51.459696482,S0-C3,Frontend_Bound,20.59,% Slots,,,0.00,5.23,
51.459696482,S0-C3,Bad_Speculation,11.24,% Slots,,,0.00,5.23,
51.459696482,S0-C3,Backend_Bound,44.58,% Slots,,,0.00,5.23,
51.459696482,S0-C3,Retiring,24.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.5,
51.459696482,S0-C3,Bad_Speculation.Branch_Mispredicts,11.09,% Slots,,br_misp_retired.all_branches,0.00,5.22,
51.459696482,S0-C3,Backend_Bound.Memory_Bound,16.50,% Slots,,,0.00,5.2,
51.459696482,S0-C3,Backend_Bound.Core_Bound,28.08,% Slots,,,0.00,5.2,<==
51.459696482,S0-C3,Retiring.Microcode_Sequencer,8.37,% Slots,,idq.ms_uops,0.00,5.5,
51.459696482,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.33,% Clocks,,idq.ms_switches,0.00,5.47,
51.459696482,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
51.459696482,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
51.459696482,S0-C4,Backend_Bound,11.67,% Slots,,,0.00,5.22,<==
51.459696482,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
51.459696482,S0-C5,Retiring,77.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.48,
51.459696482,S0-C5,Retiring.Base,76.87,% Slots,,inst_retired.prec_dist:pp,0.00,5.48,
51.459696482,S0-C5-T0,Retiring.Base.Other,100.00,% Uops,,,0.00,5.21,<==
51.459696482,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
51.459696482,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
51.459696482,S0-C7,Frontend_Bound,30.81,% Slots,,,0.00,5.23,
51.459696482,S0-C7,Backend_Bound,41.24,% Slots,,,0.00,5.23,
51.459696482,S0-C7,Retiring,23.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.49,
51.459696482,S0-C7,Frontend_Bound.Frontend_Latency,19.02,% Slots,,rs_events.empty_end,0.00,5.21,
51.459696482,S0-C7,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.22,
51.459696482,S0-C7,Backend_Bound.Memory_Bound,15.02,% Slots,,,0.00,5.21,
51.459696482,S0-C7,Backend_Bound.Core_Bound,26.22,% Slots,,,0.00,5.21,<==
51.459696482,S0-C7,Retiring.Microcode_Sequencer,5.49,% Slots,,idq.ms_uops,0.00,5.49,
51.459696482,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.40,% Clocks,,,0.00,5.48,
51.459696482,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.47,
51.459696482,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.12,% Clocks,,idq.ms_switches,0.00,5.48,
51.459696482,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.41,% Core_Clocks,,,0.00,5.23,
51.459696482,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.31,% Core_Clocks,,,0.00,5.21,
51.459696482,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
51.459696482,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
51.459696482,S1-C0,Frontend_Bound,20.19,% Slots,,,0.00,5.22,
51.459696482,S1-C0,Backend_Bound,23.77,% Slots,,,0.00,5.22,
51.459696482,S1-C0,Frontend_Bound.Frontend_Bandwidth,20.64,% Slots,,,0.00,5.22,
51.459696482,S1-C0,Backend_Bound.Core_Bound,15.93,% Slots,,,0.00,5.21,<==
51.459696482,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.60,% Core_Clocks,,,0.00,5.22,
51.459696482,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
51.459696482,S1-C1,Frontend_Bound,20.70,% Slots,,,0.00,5.22,
51.459696482,S1-C1,Bad_Speculation,14.83,% Slots,,,0.00,5.22,
51.459696482,S1-C1,Backend_Bound,31.46,% Slots,,,0.00,5.22,
51.459696482,S1-C1,Retiring,28.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.49,
51.459696482,S1-C1,Frontend_Bound.Frontend_Latency,20.56,% Slots,,rs_events.empty_end,0.00,5.21,
51.459696482,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.24,% Slots,,,0.00,5.22,
51.459696482,S1-C1,Bad_Speculation.Branch_Mispredicts,14.51,% Slots,,br_misp_retired.all_branches,0.00,5.22,
51.459696482,S1-C1,Backend_Bound.Memory_Bound,22.86,% Slots,,,0.00,5.21,
51.459696482,S1-C1,Retiring.Microcode_Sequencer,5.01,% Slots,,idq.ms_uops,0.00,5.49,
51.459696482,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.00,% Clocks,,,0.00,5.47,
51.459696482,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.48,
51.459696482,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.57,% Clocks,,idq.ms_switches,0.00,5.47,
51.459696482,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.58,% Core_Clocks,,,0.00,5.22,
51.459696482,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.46,% Core_Clocks,,,0.00,5.21,
51.459696482,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
51.459696482,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
51.459696482,S1-C2,Frontend_Bound,26.53,% Slots,,,0.00,5.22,
51.459696482,S1-C2,Backend_Bound,40.45,% Slots,,,0.00,5.22,
51.459696482,S1-C2,Retiring,33.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.49,
51.459696482,S1-C2,Frontend_Bound.Frontend_Latency,45.91,% Slots,,rs_events.empty_end,0.00,5.21,
51.459696482,S1-C2,Backend_Bound.Memory_Bound,43.74,% Slots,,,0.00,5.21,
51.459696482,S1-C2,Retiring.Microcode_Sequencer,2.73,% Slots,,idq.ms_uops,0.00,5.49,
51.459696482,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,0.00,5.48,
51.459696482,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.48,
51.459696482,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.73,% Clocks,,idq.ms_switches,0.00,5.48,
51.459696482,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
51.459696482,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
51.459696482,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.32,% Slots,,,0.00,5.22,
51.459696482,S1-C3,Backend_Bound.Memory_Bound,13.69,% Slots,,,0.00,5.2,
51.459696482,S1-C3,Backend_Bound.Core_Bound,16.26,% Slots,,,0.00,5.2,
51.459696482,S1-C3,Retiring.Microcode_Sequencer,5.73,% Slots,,idq.ms_uops,0.00,5.49,<==
51.459696482,S1-C3,Backend_Bound,29.95,% Slots,,,0.00,5.22,
51.459696482,S1-C3,Retiring,41.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.49,
51.459696482,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.97,% Clocks,,idq.ms_switches,0.00,5.47,
51.459696482,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.55,% Core_Clocks,,,0.00,5.22,
51.459696482,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
51.459696482,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.22,
51.459696482,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
51.459696482,S1-C4,Frontend_Bound,32.43,% Slots,,,0.00,5.22,
51.459696482,S1-C4,Backend_Bound,19.21,% Slots,,,0.00,5.22,
51.459696482,S1-C4,Frontend_Bound.Frontend_Latency,21.61,% Slots,,rs_events.empty_end,0.00,5.21,<==
51.459696482,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.09,% Slots,,,0.00,5.22,
51.459696482,S1-C4,Backend_Bound.Core_Bound,10.81,% Slots,,,0.00,5.21,
51.459696482,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.47,
51.459696482,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.48,
51.459696482,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.21,% Core_Clocks,,,0.00,5.21,
51.459696482,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
51.459696482,S1-C5,Backend_Bound,16.42,% Slots,,,0.00,5.22,
51.459696482,S1-C5,Backend_Bound.Core_Bound,11.43,% Slots,,,0.00,5.22,
51.459696482,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.17,% Clocks,,,0.00,5.21,<==
51.459696482,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
51.459696482,S1-C6,Backend_Bound,15.52,% Slots,,,0.00,5.22,<==
51.459696482,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
51.459696482,S1-C7,Frontend_Bound.Frontend_Bandwidth,12.75,% Slots,,,0.00,5.22,
51.459696482,S1-C7,Backend_Bound,11.00,% Slots,,,0.00,5.22,<==
51.459696482,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,47.43,% Core_Clocks,,,0.00,5.22,
51.459696482,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
51.459696482,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
51.459696482,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
51.459696482,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
51.459696482,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
51.459696482,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
51.459696482,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
51.459696482,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
51.459696482,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
51.459696482,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
51.459696482,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
51.459696482,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
51.459696482,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
51.459696482,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
51.459696482,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
51.459696482,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
51.459696482,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
52.917348106,S0-C0,Frontend_Bound,39.22,% Slots,,,0.00,5.2,
52.917348106,S0-C0,Bad_Speculation,14.97,% Slots,,,0.00,5.2,
52.917348106,S0-C0,Backend_Bound,17.85,% Slots,,,0.00,5.2,
52.917348106,S0-C0,Frontend_Bound.Frontend_Latency,27.35,% Slots,,rs_events.empty_end,0.00,5.2,
52.917348106,S0-C0,Bad_Speculation.Branch_Mispredicts,14.85,% Slots,,br_misp_retired.all_branches,0.00,5.2,
52.917348106,S0-C0,Backend_Bound.Memory_Bound,10.58,% Slots,,,0.00,5.2,
52.917348106,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.96,% Clocks,,,0.00,5.21,
52.917348106,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
52.917348106,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
52.917348106,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
52.917348106,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
52.917348106,S0-C1,Frontend_Bound,39.20,% Slots,,,0.00,5.21,
52.917348106,S0-C1,Backend_Bound,26.23,% Slots,,,0.00,5.21,
52.917348106,S0-C1,Frontend_Bound.Frontend_Latency,27.77,% Slots,,rs_events.empty_end,0.00,5.2,<==
52.917348106,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.27,% Slots,,,0.00,5.21,
52.917348106,S0-C1,Backend_Bound.Memory_Bound,14.87,% Slots,,,0.00,5.2,
52.917348106,S0-C1,Backend_Bound.Core_Bound,11.36,% Slots,,,0.00,5.2,
52.917348106,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.04,% Clocks,,,0.00,5.21,
52.917348106,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
52.917348106,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.11,% Core_Clocks,,,0.00,5.21,
52.917348106,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
52.917348106,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
52.917348106,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.01,% Clocks,,,0.00,5.21,
52.917348106,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
52.917348106,S0-C2,Frontend_Bound,38.45,% Slots,,,0.00,5.2,
52.917348106,S0-C2,Bad_Speculation,14.31,% Slots,,,0.00,5.2,
52.917348106,S0-C2,Backend_Bound,20.30,% Slots,,,0.00,5.2,
52.917348106,S0-C2,Frontend_Bound.Frontend_Latency,29.66,% Slots,,rs_events.empty_end,0.00,5.2,
52.917348106,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.35,% Slots,,,0.00,5.2,
52.917348106,S0-C2,Bad_Speculation.Branch_Mispredicts,14.12,% Slots,,br_misp_retired.all_branches,0.00,5.2,
52.917348106,S0-C2,Backend_Bound.Memory_Bound,15.31,% Slots,,,0.00,5.2,
52.917348106,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.21,
52.917348106,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
52.917348106,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
52.917348106,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
52.917348106,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
52.917348106,S0-C3,Frontend_Bound,37.29,% Slots,,,0.00,5.21,
52.917348106,S0-C3,Bad_Speculation,17.24,% Slots,,,0.00,5.21,
52.917348106,S0-C3,Backend_Bound,17.20,% Slots,,,0.00,5.21,
52.917348106,S0-C3,Frontend_Bound.Frontend_Latency,30.15,% Slots,,rs_events.empty_end,0.00,5.2,
52.917348106,S0-C3,Bad_Speculation.Branch_Mispredicts,17.08,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.917348106,S0-C3,Backend_Bound.Core_Bound,10.28,% Slots,,,0.00,5.2,
52.917348106,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.21,
52.917348106,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
52.917348106,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.94,% Clocks,,,0.00,5.21,
52.917348106,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
52.917348106,S0-C4,Frontend_Bound,39.50,% Slots,,,0.00,5.2,
52.917348106,S0-C4,Bad_Speculation,11.90,% Slots,,,0.00,5.2,
52.917348106,S0-C4,Backend_Bound,18.45,% Slots,,,0.00,5.2,
52.917348106,S0-C4,Frontend_Bound.Frontend_Latency,27.17,% Slots,,rs_events.empty_end,0.00,5.2,
52.917348106,S0-C4,Bad_Speculation.Branch_Mispredicts,11.72,% Slots,,br_misp_retired.all_branches,0.00,5.2,
52.917348106,S0-C4,Backend_Bound.Memory_Bound,11.56,% Slots,,,0.00,5.2,
52.917348106,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.21,
52.917348106,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
52.917348106,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
52.917348106,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
52.917348106,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
52.917348106,S0-C5,Frontend_Bound,36.72,% Slots,,,0.00,5.2,
52.917348106,S0-C5,Bad_Speculation,14.91,% Slots,,,0.00,5.2,
52.917348106,S0-C5,Backend_Bound,17.38,% Slots,,,0.00,5.2,
52.917348106,S0-C5,Frontend_Bound.Frontend_Latency,31.29,% Slots,,rs_events.empty_end,0.00,5.2,
52.917348106,S0-C5,Bad_Speculation.Branch_Mispredicts,14.70,% Slots,,br_misp_retired.all_branches,0.00,5.2,
52.917348106,S0-C5,Backend_Bound.Memory_Bound,16.32,% Slots,,,0.00,5.2,
52.917348106,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.21,
52.917348106,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
52.917348106,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
52.917348106,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
52.917348106,S0-C6,Frontend_Bound,34.17,% Slots,,,0.00,5.2,
52.917348106,S0-C6,Bad_Speculation,11.38,% Slots,,,0.00,5.2,
52.917348106,S0-C6,Backend_Bound,23.00,% Slots,,,0.00,5.2,
52.917348106,S0-C6,Frontend_Bound.Frontend_Latency,21.12,% Slots,,rs_events.empty_end,0.00,5.2,
52.917348106,S0-C6,Bad_Speculation.Branch_Mispredicts,11.25,% Slots,,br_misp_retired.all_branches,0.00,5.2,
52.917348106,S0-C6,Backend_Bound.Memory_Bound,15.17,% Slots,,,0.00,5.2,
52.917348106,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.22,
52.917348106,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
52.917348106,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
52.917348106,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
52.917348106,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
52.917348106,S0-C7,Frontend_Bound,38.60,% Slots,,,0.00,5.21,
52.917348106,S0-C7,Bad_Speculation,12.04,% Slots,,,0.00,5.21,
52.917348106,S0-C7,Backend_Bound,19.49,% Slots,,,0.00,5.21,
52.917348106,S0-C7,Frontend_Bound.Frontend_Latency,28.16,% Slots,,rs_events.empty_end,0.00,5.21,
52.917348106,S0-C7,Bad_Speculation.Branch_Mispredicts,11.88,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.917348106,S0-C7,Backend_Bound.Core_Bound,10.37,% Slots,,,0.00,5.21,
52.917348106,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.77,% Clocks,,,0.00,5.21,
52.917348106,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
52.917348106,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.12,% Clocks,,,0.00,5.21,
52.917348106,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
52.917348106,S1-C0,Frontend_Bound,34.38,% Slots,,,0.00,5.2,<==
52.917348106,S1-C0,Bad_Speculation,16.37,% Slots,,,0.00,5.2,
52.917348106,S1-C0,Backend_Bound,20.31,% Slots,,,0.00,5.2,
52.917348106,S1-C0,Frontend_Bound.Frontend_Latency,23.93,% Slots,,rs_events.empty_end,0.00,5.2,
52.917348106,S1-C0,Frontend_Bound.Frontend_Bandwidth,21.73,% Slots,,,0.00,5.2,
52.917348106,S1-C0,Bad_Speculation.Branch_Mispredicts,16.20,% Slots,,br_misp_retired.all_branches,0.00,5.2,
52.917348106,S1-C0,Backend_Bound.Memory_Bound,13.16,% Slots,,,0.00,5.2,
52.917348106,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.00,% Clocks,,,0.00,5.21,
52.917348106,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
52.917348106,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.64,% Core_Clocks,,,0.00,5.22,
52.917348106,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
52.917348106,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
52.917348106,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
52.917348106,S1-C1,Frontend_Bound,32.69,% Slots,,,0.00,5.2,<==
52.917348106,S1-C1,Bad_Speculation,13.62,% Slots,,,0.00,5.2,
52.917348106,S1-C1,Backend_Bound,23.33,% Slots,,,0.00,5.2,
52.917348106,S1-C1,Frontend_Bound.Frontend_Latency,25.02,% Slots,,rs_events.empty_end,0.00,5.2,
52.917348106,S1-C1,Frontend_Bound.Frontend_Bandwidth,25.40,% Slots,,,0.00,5.2,
52.917348106,S1-C1,Bad_Speculation.Branch_Mispredicts,13.46,% Slots,,br_misp_retired.all_branches,0.00,5.2,
52.917348106,S1-C1,Backend_Bound.Memory_Bound,23.58,% Slots,,,0.00,5.2,
52.917348106,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.16,% Clocks,,,0.00,5.21,
52.917348106,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
52.917348106,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.38,% Core_Clocks,,,0.00,5.21,
52.917348106,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
52.917348106,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
52.917348106,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
52.917348106,S1-C2,Frontend_Bound,31.81,% Slots,,,0.00,5.2,
52.917348106,S1-C2,Bad_Speculation,13.60,% Slots,,,0.00,5.2,
52.917348106,S1-C2,Backend_Bound,17.16,% Slots,,,0.00,5.2,
52.917348106,S1-C2,Frontend_Bound.Frontend_Latency,23.32,% Slots,,rs_events.empty_end,0.00,5.2,
52.917348106,S1-C2,Bad_Speculation.Branch_Mispredicts,13.24,% Slots,,br_misp_retired.all_branches,0.00,5.2,
52.917348106,S1-C2,Backend_Bound.Memory_Bound,11.21,% Slots,,,0.00,5.2,
52.917348106,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.21,
52.917348106,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
52.917348106,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
52.917348106,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
52.917348106,S1-C3,Frontend_Bound,36.21,% Slots,,,0.00,5.2,
52.917348106,S1-C3,Bad_Speculation,17.51,% Slots,,,0.00,5.2,
52.917348106,S1-C3,Backend_Bound,21.04,% Slots,,,0.00,5.2,
52.917348106,S1-C3,Frontend_Bound.Frontend_Latency,31.70,% Slots,,rs_events.empty_end,0.00,5.2,
52.917348106,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.57,% Slots,,,0.00,5.2,
52.917348106,S1-C3,Bad_Speculation.Branch_Mispredicts,17.28,% Slots,,br_misp_retired.all_branches,0.00,5.2,
52.917348106,S1-C3,Backend_Bound.Memory_Bound,10.90,% Slots,,,0.00,5.2,
52.917348106,S1-C3,Backend_Bound.Core_Bound,10.14,% Slots,,,0.00,5.2,
52.917348106,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
52.917348106,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.14,% Core_Clocks,,,0.00,5.22,
52.917348106,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
52.917348106,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
52.917348106,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.85,% Clocks,,,0.00,5.21,
52.917348106,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
52.917348106,S1-C4,Frontend_Bound,28.18,% Slots,,,0.00,5.2,
52.917348106,S1-C4,Bad_Speculation,22.98,% Slots,,,0.00,5.2,
52.917348106,S1-C4,Backend_Bound,16.75,% Slots,,,0.00,5.2,
52.917348106,S1-C4,Frontend_Bound.Frontend_Latency,32.87,% Slots,,rs_events.empty_end,0.00,5.2,
52.917348106,S1-C4,Bad_Speculation.Branch_Mispredicts,22.71,% Slots,,br_misp_retired.all_branches,0.00,5.2,
52.917348106,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
52.917348106,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
52.917348106,S1-C5,Frontend_Bound,37.38,% Slots,,,0.00,5.21,
52.917348106,S1-C5,Bad_Speculation,13.75,% Slots,,,0.00,5.21,
52.917348106,S1-C5,Backend_Bound,21.88,% Slots,,,0.00,5.21,
52.917348106,S1-C5,Frontend_Bound.Frontend_Latency,37.27,% Slots,,rs_events.empty_end,0.00,5.2,
52.917348106,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.53,% Slots,,,0.00,5.21,
52.917348106,S1-C5,Bad_Speculation.Branch_Mispredicts,13.62,% Slots,,br_misp_retired.all_branches,0.00,5.21,
52.917348106,S1-C5,Backend_Bound.Memory_Bound,13.60,% Slots,,,0.00,5.2,
52.917348106,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.21,
52.917348106,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
52.917348106,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
52.917348106,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
52.917348106,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
52.917348106,S1-C6,Frontend_Bound,30.81,% Slots,,,0.00,5.2,
52.917348106,S1-C6,Bad_Speculation,14.22,% Slots,,,0.00,5.2,
52.917348106,S1-C6,Backend_Bound,24.34,% Slots,,,0.00,5.2,
52.917348106,S1-C6,Frontend_Bound.Frontend_Latency,26.44,% Slots,,rs_events.empty_end,0.00,5.2,
52.917348106,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.41,% Slots,,,0.00,5.2,
52.917348106,S1-C6,Bad_Speculation.Branch_Mispredicts,14.07,% Slots,,br_misp_retired.all_branches,0.00,5.2,
52.917348106,S1-C6,Backend_Bound.Memory_Bound,13.93,% Slots,,,0.00,5.2,
52.917348106,S1-C6,Backend_Bound.Core_Bound,10.42,% Slots,,,0.00,5.2,
52.917348106,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.21,
52.917348106,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
52.917348106,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.97,% Core_Clocks,,,0.00,5.22,
52.917348106,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
52.917348106,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
52.917348106,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
52.917348106,S1-C7,Frontend_Bound,30.47,% Slots,,,0.00,5.21,
52.917348106,S1-C7,Bad_Speculation,16.68,% Slots,,,0.00,5.21,
52.917348106,S1-C7,Backend_Bound,19.33,% Slots,,,0.00,5.21,
52.917348106,S1-C7,Frontend_Bound.Frontend_Latency,29.19,% Slots,,rs_events.empty_end,0.00,5.21,
52.917348106,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.63,% Slots,,,0.00,5.21,
52.917348106,S1-C7,Bad_Speculation.Branch_Mispredicts,16.50,% Slots,,br_misp_retired.all_branches,0.00,5.2,
52.917348106,S1-C7,Backend_Bound.Memory_Bound,11.27,% Slots,,,0.00,5.2,
52.917348106,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.48,% Clocks,,,0.00,5.21,
52.917348106,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
52.917348106,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.68,% Core_Clocks,,,0.00,5.21,
52.917348106,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.63,% Core_Clocks,,,0.00,5.21,
52.917348106,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
52.917348106,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
52.917348106,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
52.917348106,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
52.917348106,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
52.917348106,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
52.917348106,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
52.917348106,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
52.917348106,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
52.917348106,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
52.917348106,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
52.917348106,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
52.917348106,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
52.917348106,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
52.917348106,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
52.917348106,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
52.917348106,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
52.917348106,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
52.917348106,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
54.474969397,S0-C0,Frontend_Bound,29.15,% Slots,,,0.00,5.39,
54.474969397,S0-C0,Bad_Speculation,14.94,% Slots,,,0.00,5.39,
54.474969397,S0-C0,Backend_Bound,21.34,% Slots,,,0.00,5.39,
54.474969397,S0-C0,Frontend_Bound.Frontend_Latency,20.61,% Slots,,rs_events.empty_end,0.00,5.39,
54.474969397,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.52,% Slots,,,0.00,5.2,
54.474969397,S0-C0,Bad_Speculation.Branch_Mispredicts,14.74,% Slots,,br_misp_retired.all_branches,0.00,5.39,
54.474969397,S0-C0,Backend_Bound.Memory_Bound,16.19,% Slots,,,0.00,5.13,
54.474969397,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
54.474969397,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.55,% Core_Clocks,,,0.00,5.39,
54.474969397,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.93,% Core_Clocks,,,0.00,5.39,
54.474969397,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
54.474969397,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
54.474969397,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
54.474969397,S0-C1,Frontend_Bound,26.61,% Slots,,,0.00,5.39,
54.474969397,S0-C1,Bad_Speculation,15.34,% Slots,,,0.00,5.39,
54.474969397,S0-C1,Backend_Bound,28.53,% Slots,,,0.00,5.39,<==
54.474969397,S0-C1,Frontend_Bound.Frontend_Latency,21.54,% Slots,,rs_events.empty_end,0.00,5.39,
54.474969397,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.57,% Slots,,,0.00,5.2,
54.474969397,S0-C1,Bad_Speculation.Branch_Mispredicts,15.13,% Slots,,br_misp_retired.all_branches,0.00,5.39,
54.474969397,S0-C1,Backend_Bound.Memory_Bound,16.13,% Slots,,,0.00,5.13,
54.474969397,S0-C1,Backend_Bound.Core_Bound,12.41,% Slots,,,0.00,5.13,
54.474969397,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.52,% Clocks,,,0.00,5.14,
54.474969397,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
54.474969397,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.68,% Core_Clocks,,,0.00,5.4,
54.474969397,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.24,% Core_Clocks,,,0.00,5.39,
54.474969397,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
54.474969397,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
54.474969397,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
54.474969397,S0-C2,Frontend_Bound,34.82,% Slots,,,0.00,5.39,
54.474969397,S0-C2,Bad_Speculation,13.69,% Slots,,,0.00,5.39,
54.474969397,S0-C2,Backend_Bound,18.95,% Slots,,,0.00,5.39,
54.474969397,S0-C2,Frontend_Bound.Frontend_Latency,24.55,% Slots,,rs_events.empty_end,0.00,5.39,
54.474969397,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.51,% Slots,,,0.00,5.2,
54.474969397,S0-C2,Bad_Speculation.Branch_Mispredicts,13.52,% Slots,,br_misp_retired.all_branches,0.00,5.39,
54.474969397,S0-C2,Backend_Bound.Memory_Bound,17.49,% Slots,,,0.00,5.13,
54.474969397,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.63,% Clocks,,,0.00,5.14,
54.474969397,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
54.474969397,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.02,% Core_Clocks,,,0.00,5.39,
54.474969397,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.33,% Core_Clocks,,,0.00,5.39,
54.474969397,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
54.474969397,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
54.474969397,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
54.474969397,S0-C3,Frontend_Bound,25.34,% Slots,,,0.00,5.39,
54.474969397,S0-C3,Bad_Speculation,14.47,% Slots,,,0.00,5.39,
54.474969397,S0-C3,Backend_Bound,22.07,% Slots,,,0.00,5.39,
54.474969397,S0-C3,Frontend_Bound.Frontend_Latency,16.42,% Slots,,rs_events.empty_end,0.00,5.39,
54.474969397,S0-C3,Bad_Speculation.Branch_Mispredicts,14.34,% Slots,,br_misp_retired.all_branches,0.00,5.39,
54.474969397,S0-C3,Backend_Bound.Memory_Bound,12.74,% Slots,,,0.00,5.14,
54.474969397,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
54.474969397,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
54.474969397,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
54.474969397,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
54.474969397,S0-C4,Frontend_Bound,31.80,% Slots,,,0.00,5.39,
54.474969397,S0-C4,Bad_Speculation,12.71,% Slots,,,0.00,5.39,
54.474969397,S0-C4,Backend_Bound,19.59,% Slots,,,0.00,5.39,
54.474969397,S0-C4,Frontend_Bound.Frontend_Latency,24.75,% Slots,,rs_events.empty_end,0.00,5.38,
54.474969397,S0-C4,Bad_Speculation.Branch_Mispredicts,12.59,% Slots,,br_misp_retired.all_branches,0.00,5.39,
54.474969397,S0-C4,Backend_Bound.Memory_Bound,12.45,% Slots,,,0.00,5.14,
54.474969397,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.13,
54.474969397,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
54.474969397,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
54.474969397,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
54.474969397,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
54.474969397,S0-C5,Frontend_Bound,28.91,% Slots,,,0.00,5.39,<==
54.474969397,S0-C5,Bad_Speculation,14.13,% Slots,,,0.00,5.39,
54.474969397,S0-C5,Backend_Bound,24.11,% Slots,,,0.00,5.39,
54.474969397,S0-C5,Frontend_Bound.Frontend_Latency,20.19,% Slots,,rs_events.empty_end,0.00,5.39,
54.474969397,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.15,% Slots,,,0.00,5.21,
54.474969397,S0-C5,Bad_Speculation.Branch_Mispredicts,13.92,% Slots,,br_misp_retired.all_branches,0.00,5.39,
54.474969397,S0-C5,Backend_Bound.Memory_Bound,16.85,% Slots,,,0.00,5.13,
54.474969397,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
54.474969397,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.71,% Core_Clocks,,,0.00,5.39,
54.474969397,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
54.474969397,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
54.474969397,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
54.474969397,S0-C6,Frontend_Bound,27.42,% Slots,,,0.00,5.39,
54.474969397,S0-C6,Bad_Speculation,12.46,% Slots,,,0.00,5.39,
54.474969397,S0-C6,Backend_Bound,26.35,% Slots,,,0.00,5.39,
54.474969397,S0-C6,Frontend_Bound.Frontend_Latency,20.26,% Slots,,rs_events.empty_end,0.00,5.39,
54.474969397,S0-C6,Bad_Speculation.Branch_Mispredicts,12.30,% Slots,,br_misp_retired.all_branches,0.00,5.39,
54.474969397,S0-C6,Backend_Bound.Memory_Bound,17.56,% Slots,,,0.00,5.14,
54.474969397,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.04,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
54.474969397,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
54.474969397,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
54.474969397,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
54.474969397,S0-C7,Frontend_Bound,28.74,% Slots,,,0.00,5.39,
54.474969397,S0-C7,Bad_Speculation,14.40,% Slots,,,0.00,5.39,
54.474969397,S0-C7,Backend_Bound,23.09,% Slots,,,0.00,5.39,
54.474969397,S0-C7,Frontend_Bound.Frontend_Latency,21.98,% Slots,,rs_events.empty_end,0.00,5.39,
54.474969397,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.44,% Slots,,,0.00,5.2,
54.474969397,S0-C7,Bad_Speculation.Branch_Mispredicts,14.23,% Slots,,br_misp_retired.all_branches,0.00,5.39,
54.474969397,S0-C7,Backend_Bound.Memory_Bound,18.04,% Slots,,,0.00,5.14,
54.474969397,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.60,% Clocks,,,0.00,5.13,
54.474969397,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
54.474969397,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.92,% Core_Clocks,,,0.00,5.39,
54.474969397,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.42,% Core_Clocks,,,0.00,5.39,
54.474969397,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
54.474969397,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
54.474969397,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
54.474969397,S1-C0,Frontend_Bound,33.25,% Slots,,,0.00,5.39,
54.474969397,S1-C0,Bad_Speculation,16.38,% Slots,,,0.00,5.39,
54.474969397,S1-C0,Backend_Bound,17.65,% Slots,,,0.00,5.39,
54.474969397,S1-C0,Frontend_Bound.Frontend_Latency,19.54,% Slots,,rs_events.empty_end,0.00,5.39,
54.474969397,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.01,% Slots,,,0.00,5.2,
54.474969397,S1-C0,Bad_Speculation.Branch_Mispredicts,16.16,% Slots,,br_misp_retired.all_branches,0.00,5.39,
54.474969397,S1-C0,Backend_Bound.Memory_Bound,10.50,% Slots,,,0.00,5.13,
54.474969397,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
54.474969397,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.12,% Core_Clocks,,,0.00,5.39,
54.474969397,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
54.474969397,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
54.474969397,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
54.474969397,S1-C1,Frontend_Bound,30.65,% Slots,,,0.00,5.39,
54.474969397,S1-C1,Bad_Speculation,16.97,% Slots,,,0.00,5.39,
54.474969397,S1-C1,Backend_Bound,20.18,% Slots,,,0.00,5.39,
54.474969397,S1-C1,Frontend_Bound.Frontend_Latency,20.60,% Slots,,rs_events.empty_end,0.00,5.39,
54.474969397,S1-C1,Bad_Speculation.Branch_Mispredicts,16.74,% Slots,,br_misp_retired.all_branches,0.00,5.39,
54.474969397,S1-C1,Backend_Bound.Memory_Bound,12.43,% Slots,,,0.00,5.14,
54.474969397,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.13,
54.474969397,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
54.474969397,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
54.474969397,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
54.474969397,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
54.474969397,S1-C2,Frontend_Bound,32.20,% Slots,,,0.00,5.39,
54.474969397,S1-C2,Bad_Speculation,15.64,% Slots,,,0.00,5.39,
54.474969397,S1-C2,Backend_Bound,19.04,% Slots,,,0.00,5.39,
54.474969397,S1-C2,Frontend_Bound.Frontend_Latency,20.28,% Slots,,rs_events.empty_end,0.00,5.39,
54.474969397,S1-C2,Bad_Speculation.Branch_Mispredicts,15.49,% Slots,,br_misp_retired.all_branches,0.00,5.39,
54.474969397,S1-C2,Backend_Bound.Memory_Bound,11.53,% Slots,,,0.00,5.13,
54.474969397,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.14,
54.474969397,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
54.474969397,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
54.474969397,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
54.474969397,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
54.474969397,S1-C3,Frontend_Bound,32.09,% Slots,,,0.00,5.4,
54.474969397,S1-C3,Bad_Speculation,15.84,% Slots,,,0.00,5.4,
54.474969397,S1-C3,Backend_Bound,19.48,% Slots,,,0.00,5.4,
54.474969397,S1-C3,Frontend_Bound.Frontend_Latency,22.79,% Slots,,rs_events.empty_end,0.00,5.39,<==
54.474969397,S1-C3,Bad_Speculation.Branch_Mispredicts,15.66,% Slots,,br_misp_retired.all_branches,0.00,5.39,
54.474969397,S1-C3,Backend_Bound.Memory_Bound,12.29,% Slots,,,0.00,5.13,
54.474969397,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.13,
54.474969397,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
54.474969397,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
54.474969397,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
54.474969397,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
54.474969397,S1-C4,Frontend_Bound,28.79,% Slots,,,0.00,5.39,
54.474969397,S1-C4,Bad_Speculation,13.84,% Slots,,,0.00,5.39,
54.474969397,S1-C4,Backend_Bound,23.66,% Slots,,,0.00,5.39,
54.474969397,S1-C4,Retiring,31.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
54.474969397,S1-C4,Frontend_Bound.Frontend_Latency,18.52,% Slots,,rs_events.empty_end,0.00,5.39,
54.474969397,S1-C4,Bad_Speculation.Branch_Mispredicts,13.68,% Slots,,br_misp_retired.all_branches,0.00,5.39,
54.474969397,S1-C4,Backend_Bound.Memory_Bound,14.75,% Slots,,,0.00,5.13,
54.474969397,S1-C4,Retiring.Microcode_Sequencer,1.67,% Slots,,idq.ms_uops,0.00,5.14,<==
54.474969397,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
54.474969397,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.51,% Clocks,,idq.ms_switches,0.00,5.13,
54.474969397,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
54.474969397,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
54.474969397,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
54.474969397,S1-C5,Frontend_Bound,29.85,% Slots,,,0.00,5.4,
54.474969397,S1-C5,Bad_Speculation,13.91,% Slots,,,0.00,5.4,
54.474969397,S1-C5,Backend_Bound,24.08,% Slots,,,0.00,5.4,
54.474969397,S1-C5,Frontend_Bound.Frontend_Latency,22.17,% Slots,,rs_events.empty_end,0.00,5.39,
54.474969397,S1-C5,Bad_Speculation.Branch_Mispredicts,13.73,% Slots,,br_misp_retired.all_branches,0.00,5.39,
54.474969397,S1-C5,Backend_Bound.Memory_Bound,18.43,% Slots,,,0.00,5.13,
54.474969397,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.13,
54.474969397,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
54.474969397,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
54.474969397,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
54.474969397,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
54.474969397,S1-C6,Frontend_Bound,33.08,% Slots,,,0.00,5.39,
54.474969397,S1-C6,Bad_Speculation,13.22,% Slots,,,0.00,5.39,
54.474969397,S1-C6,Backend_Bound,19.38,% Slots,,,0.00,5.39,
54.474969397,S1-C6,Frontend_Bound.Frontend_Latency,23.98,% Slots,,rs_events.empty_end,0.00,5.39,
54.474969397,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.97,% Slots,,,0.00,5.21,
54.474969397,S1-C6,Bad_Speculation.Branch_Mispredicts,13.08,% Slots,,br_misp_retired.all_branches,0.00,5.14,
54.474969397,S1-C6,Backend_Bound.Memory_Bound,11.45,% Slots,,,0.00,5.14,
54.474969397,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.58,% Clocks,,,0.00,5.13,
54.474969397,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
54.474969397,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.63,% Core_Clocks,,,0.00,5.39,
54.474969397,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
54.474969397,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
54.474969397,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
54.474969397,S1-C7,Frontend_Bound,30.41,% Slots,,,0.00,5.39,
54.474969397,S1-C7,Bad_Speculation,12.64,% Slots,,,0.00,5.39,
54.474969397,S1-C7,Backend_Bound,26.04,% Slots,,,0.00,5.39,
54.474969397,S1-C7,Frontend_Bound.Frontend_Latency,19.69,% Slots,,rs_events.empty_end,0.00,5.39,
54.474969397,S1-C7,Bad_Speculation.Branch_Mispredicts,12.49,% Slots,,br_misp_retired.all_branches,0.00,5.13,
54.474969397,S1-C7,Backend_Bound.Memory_Bound,16.40,% Slots,,,0.00,5.13,
54.474969397,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.13,
54.474969397,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
54.474969397,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
54.474969397,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
54.474969397,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
54.474969397,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
54.474969397,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
54.474969397,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
54.474969397,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
54.474969397,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
54.474969397,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
54.474969397,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
54.474969397,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
54.474969397,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
54.474969397,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
54.474969397,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
54.474969397,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
54.474969397,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
54.474969397,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
54.474969397,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
54.474969397,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
55.959744877,S0-C0,Backend_Bound,26.38,% Slots,,,0.00,5.13,
55.959744877,S0-C0,Backend_Bound.Memory_Bound,26.56,% Slots,,,0.00,5.12,<==
55.959744877,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
55.959744877,S0-C1,Backend_Bound,16.58,% Slots,,,0.00,5.12,
55.959744877,S0-C1,Backend_Bound.Core_Bound,12.41,% Slots,,,0.00,5.12,
55.959744877,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.27,% Clocks,,,0.00,5.12,<==
55.959744877,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
55.959744877,S0-C2,Frontend_Bound,28.82,% Slots,,,0.00,5.13,
55.959744877,S0-C2,Bad_Speculation,11.00,% Slots,,,0.00,5.13,
55.959744877,S0-C2,Backend_Bound,28.04,% Slots,,,0.00,5.13,
55.959744877,S0-C2,Frontend_Bound.Frontend_Latency,17.86,% Slots,,rs_events.empty_end,0.00,5.12,<==
55.959744877,S0-C2,Bad_Speculation.Branch_Mispredicts,10.84,% Slots,,br_misp_retired.all_branches,0.00,5.12,
55.959744877,S0-C2,Backend_Bound.Memory_Bound,16.02,% Slots,,,0.00,5.12,
55.959744877,S0-C2,Backend_Bound.Core_Bound,12.01,% Slots,,,0.00,5.12,
55.959744877,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.38,
55.959744877,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
55.959744877,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
55.959744877,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.959744877,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.35,% Clocks,,,0.00,5.12,
55.959744877,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
55.959744877,S0-C3,Frontend_Bound,22.21,% Slots,,,0.00,5.12,
55.959744877,S0-C3,Backend_Bound,17.06,% Slots,,,0.00,5.12,
55.959744877,S0-C3,Frontend_Bound.Frontend_Bandwidth,11.08,% Slots,,,0.00,5.12,
55.959744877,S0-C3,Backend_Bound.Core_Bound,10.49,% Slots,,,0.00,5.12,
55.959744877,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.74,% Core_Clocks,,,0.00,5.13,<==
55.959744877,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.94,% Clocks,,,0.00,5.12,
55.959744877,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
55.959744877,S0-C4,Frontend_Bound,23.37,% Slots,,,0.00,5.12,
55.959744877,S0-C4,Backend_Bound,20.58,% Slots,,,0.00,5.12,
55.959744877,S0-C4,Frontend_Bound.Frontend_Bandwidth,11.81,% Slots,,,0.00,5.12,
55.959744877,S0-C4,Backend_Bound.Core_Bound,14.54,% Slots,,,0.00,5.12,
55.959744877,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.92,% Core_Clocks,,,0.00,5.12,<==
55.959744877,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
55.959744877,S0-C5,Frontend_Bound,27.96,% Slots,,,0.00,5.12,
55.959744877,S0-C5,Backend_Bound,35.51,% Slots,,,0.00,5.12,
55.959744877,S0-C5,Retiring,34.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
55.959744877,S0-C5,Frontend_Bound.Frontend_Latency,22.03,% Slots,,rs_events.empty_end,0.00,5.12,
55.959744877,S0-C5,Backend_Bound.Memory_Bound,14.00,% Slots,,,0.00,5.12,
55.959744877,S0-C5,Backend_Bound.Core_Bound,21.51,% Slots,,,0.00,5.12,
55.959744877,S0-C5,Retiring.Microcode_Sequencer,1.96,% Slots,,idq.ms_uops,0.00,5.39,
55.959744877,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
55.959744877,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.55,% Clocks,,idq.ms_switches,0.00,5.39,
55.959744877,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
55.959744877,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.959744877,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.02,% Clocks,,,0.00,5.13,<==
55.959744877,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
55.959744877,S0-C6,Frontend_Bound,27.12,% Slots,,,0.00,5.13,
55.959744877,S0-C6,Bad_Speculation,13.90,% Slots,,,0.00,5.13,
55.959744877,S0-C6,Backend_Bound,30.08,% Slots,,,0.00,5.13,<==
55.959744877,S0-C6,Retiring,28.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
55.959744877,S0-C6,Frontend_Bound.Frontend_Latency,26.59,% Slots,,rs_events.empty_end,0.00,5.12,
55.959744877,S0-C6,Bad_Speculation.Branch_Mispredicts,13.74,% Slots,,br_misp_retired.all_branches,0.00,5.11,
55.959744877,S0-C6,Backend_Bound.Memory_Bound,12.65,% Slots,,,0.00,5.12,
55.959744877,S0-C6,Backend_Bound.Core_Bound,17.43,% Slots,,,0.00,5.12,
55.959744877,S0-C6,Retiring.Microcode_Sequencer,3.61,% Slots,,idq.ms_uops,0.00,5.39,
55.959744877,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.39,
55.959744877,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
55.959744877,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.41,% Clocks,,idq.ms_switches,0.00,5.39,
55.959744877,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
55.959744877,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
55.959744877,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.91,% Clocks,,,0.00,5.12,
55.959744877,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
55.959744877,S0-C7,Backend_Bound,20.79,% Slots,,,0.00,5.13,
55.959744877,S0-C7,Backend_Bound.Core_Bound,12.25,% Slots,,,0.00,5.12,<==
55.959744877,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
55.959744877,S1-C0,Frontend_Bound,31.34,% Slots,,,0.00,5.12,
55.959744877,S1-C0,Bad_Speculation,13.67,% Slots,,,0.00,5.12,
55.959744877,S1-C0,Backend_Bound,24.57,% Slots,,,0.00,5.12,
55.959744877,S1-C0,Retiring,25.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
55.959744877,S1-C0,Frontend_Bound.Frontend_Latency,23.04,% Slots,,rs_events.empty_end,0.00,5.12,
55.959744877,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.92,% Slots,,,0.00,5.12,
55.959744877,S1-C0,Bad_Speculation.Branch_Mispredicts,13.34,% Slots,,br_misp_retired.all_branches,0.00,5.12,
55.959744877,S1-C0,Backend_Bound.Memory_Bound,12.23,% Slots,,,0.00,5.12,
55.959744877,S1-C0,Backend_Bound.Core_Bound,12.34,% Slots,,,0.00,5.12,
55.959744877,S1-C0,Retiring.Microcode_Sequencer,2.79,% Slots,,idq.ms_uops,0.00,5.39,
55.959744877,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
55.959744877,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.27,% Clocks,,idq.ms_switches,0.00,5.39,
55.959744877,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.91,% Core_Clocks,,,0.00,5.12,
55.959744877,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.03,% Core_Clocks,,,0.00,5.13,
55.959744877,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
55.959744877,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
55.959744877,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
55.959744877,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.52,% Clocks,,,0.00,5.12,
55.959744877,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
55.959744877,S1-C1,Frontend_Bound,27.85,% Slots,,,0.00,5.12,
55.959744877,S1-C1,Bad_Speculation,16.08,% Slots,,,0.00,5.12,
55.959744877,S1-C1,Backend_Bound,19.48,% Slots,,,0.00,5.12,
55.959744877,S1-C1,Retiring,36.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
55.959744877,S1-C1,Frontend_Bound.Frontend_Latency,17.86,% Slots,,rs_events.empty_end,0.00,5.12,
55.959744877,S1-C1,Frontend_Bound.Frontend_Bandwidth,24.73,% Slots,,,0.00,5.12,
55.959744877,S1-C1,Bad_Speculation.Branch_Mispredicts,15.57,% Slots,,br_misp_retired.all_branches,0.00,5.12,
55.959744877,S1-C1,Backend_Bound.Memory_Bound,11.23,% Slots,,,0.00,5.12,
55.959744877,S1-C1,Retiring.Microcode_Sequencer,1.79,% Slots,,idq.ms_uops,0.00,5.39,<==
55.959744877,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
55.959744877,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.38,% Clocks,,idq.ms_switches,0.00,5.39,
55.959744877,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.26,% Core_Clocks,,,0.00,5.13,
55.959744877,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.48,% Core_Clocks,,,0.00,5.13,
55.959744877,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
55.959744877,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
55.959744877,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
55.959744877,S1-C2,Frontend_Bound,26.58,% Slots,,,0.00,5.12,
55.959744877,S1-C2,Bad_Speculation,14.35,% Slots,,,0.00,5.12,
55.959744877,S1-C2,Backend_Bound,25.35,% Slots,,,0.00,5.12,
55.959744877,S1-C2,Retiring,28.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
55.959744877,S1-C2,Frontend_Bound.Frontend_Latency,18.43,% Slots,,rs_events.empty_end,0.00,5.12,
55.959744877,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.31,% Slots,,,0.00,5.12,
55.959744877,S1-C2,Bad_Speculation.Branch_Mispredicts,14.20,% Slots,,br_misp_retired.all_branches,0.00,5.12,
55.959744877,S1-C2,Backend_Bound.Memory_Bound,26.57,% Slots,,,0.00,5.12,
55.959744877,S1-C2,Retiring.Microcode_Sequencer,2.07,% Slots,,idq.ms_uops,0.00,5.4,<==
55.959744877,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
55.959744877,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.28,% Clocks,,idq.ms_switches,0.00,5.39,
55.959744877,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.50,% Core_Clocks,,,0.00,5.12,
55.959744877,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.96,% Core_Clocks,,,0.00,5.13,
55.959744877,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
55.959744877,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
55.959744877,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
55.959744877,S1-C3,Backend_Bound,16.82,% Slots,,,0.00,5.12,
55.959744877,S1-C3,Backend_Bound.Core_Bound,10.95,% Slots,,,0.00,5.12,<==
55.959744877,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
55.959744877,S1-C4,Frontend_Bound,28.22,% Slots,,,0.00,5.13,
55.959744877,S1-C4,Bad_Speculation,11.44,% Slots,,,0.00,5.13,
55.959744877,S1-C4,Backend_Bound,32.93,% Slots,,,0.00,5.13,
55.959744877,S1-C4,Frontend_Bound.Frontend_Latency,25.08,% Slots,,rs_events.empty_end,0.00,5.12,
55.959744877,S1-C4,Bad_Speculation.Branch_Mispredicts,11.33,% Slots,,br_misp_retired.all_branches,0.00,5.12,
55.959744877,S1-C4,Backend_Bound.Memory_Bound,21.14,% Slots,,,0.00,5.12,
55.959744877,S1-C4,Backend_Bound.Core_Bound,11.79,% Slots,,,0.00,5.12,
55.959744877,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.73,% Clocks,,,0.00,5.39,
55.959744877,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
55.959744877,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,<==
55.959744877,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
55.959744877,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
55.959744877,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.12,% Slots,,,0.00,5.12,
55.959744877,S1-C5,Backend_Bound,11.82,% Slots,,,0.00,5.12,<==
55.959744877,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.81,% Core_Clocks,,,0.00,5.12,
55.959744877,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
55.959744877,S1-C6,Frontend_Bound,23.37,% Slots,,,0.00,5.12,
55.959744877,S1-C6,Bad_Speculation,11.37,% Slots,,,0.00,5.12,
55.959744877,S1-C6,Backend_Bound,33.83,% Slots,,,0.00,5.12,
55.959744877,S1-C6,Retiring,35.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
55.959744877,S1-C6,Frontend_Bound.Frontend_Latency,18.70,% Slots,,rs_events.empty_end,0.00,5.12,
55.959744877,S1-C6,Bad_Speculation.Branch_Mispredicts,11.25,% Slots,,br_misp_retired.all_branches,0.00,5.12,
55.959744877,S1-C6,Backend_Bound.Memory_Bound,20.29,% Slots,,,0.00,5.12,
55.959744877,S1-C6,Backend_Bound.Core_Bound,13.54,% Slots,,,0.00,5.12,
55.959744877,S1-C6,Retiring.Microcode_Sequencer,0.87,% Slots,,idq.ms_uops,0.00,5.39,<==
55.959744877,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
55.959744877,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.09,% Clocks,,idq.ms_switches,0.00,5.39,
55.959744877,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
55.959744877,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
55.959744877,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.43,% Clocks,,,0.00,5.11,
55.959744877,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
55.959744877,S1-C7,Frontend_Bound,29.88,% Slots,,,0.00,5.12,<==
55.959744877,S1-C7,Bad_Speculation,11.90,% Slots,,,0.00,5.12,
55.959744877,S1-C7,Backend_Bound,20.81,% Slots,,,0.00,5.12,
55.959744877,S1-C7,Frontend_Bound.Frontend_Latency,19.44,% Slots,,rs_events.empty_end,0.00,5.12,
55.959744877,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.36,% Slots,,,0.00,5.12,
55.959744877,S1-C7,Bad_Speculation.Branch_Mispredicts,11.69,% Slots,,br_misp_retired.all_branches,0.00,5.12,
55.959744877,S1-C7,Backend_Bound.Memory_Bound,11.62,% Slots,,,0.00,5.12,
55.959744877,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.63,% Clocks,,,0.00,5.39,
55.959744877,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
55.959744877,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,46.13,% Core_Clocks,,,0.00,5.12,
55.959744877,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.26,% Core_Clocks,,,0.00,5.13,
55.959744877,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
55.959744877,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
55.959744877,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
55.959744877,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
55.959744877,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
55.959744877,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
55.959744877,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
55.959744877,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
55.959744877,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
55.959744877,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
55.959744877,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
55.959744877,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
55.959744877,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
55.959744877,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
55.959744877,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
55.959744877,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
55.959744877,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
55.959744877,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
57.512583368,S0-C0,Backend_Bound,55.15,% Slots,,,0.00,5.4,
57.512583368,S0-C0,Retiring,27.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
57.512583368,S0-C0,Retiring.Microcode_Sequencer,8.24,% Slots,,idq.ms_uops,0.00,5.15,
57.512583368,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.19,% Clocks,,idq.ms_switches,0.00,5.15,
57.512583368,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
57.512583368,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
57.512583368,S0-C1,Backend_Bound,14.36,% Slots,,,0.00,5.4,
57.512583368,S0-C1,Retiring,77.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
57.512583368,S0-C1,Backend_Bound.Core_Bound,10.12,% Slots,,,0.00,5.15,
57.512583368,S0-C1,Retiring.Base,77.05,% Slots,,inst_retired.prec_dist:pp,0.00,5.15,
57.512583368,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.34,% Clocks,,,0.00,5.15,
57.512583368,S0-C1-T0,Retiring.Base.Other,100.00,% Uops,,,0.00,5.41,<==
57.512583368,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
57.512583368,S0-C2,Frontend_Bound,23.47,% Slots,,,0.00,5.4,
57.512583368,S0-C2,Backend_Bound,43.89,% Slots,,,0.00,5.4,<==
57.512583368,S0-C2,Retiring,25.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
57.512583368,S0-C2,Backend_Bound.Memory_Bound,24.20,% Slots,,,0.00,5.15,
57.512583368,S0-C2,Backend_Bound.Core_Bound,19.69,% Slots,,,0.00,5.15,
57.512583368,S0-C2,Retiring.Microcode_Sequencer,6.18,% Slots,,idq.ms_uops,0.00,5.15,
57.512583368,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.55,% Clocks,,idq.ms_switches,0.00,5.14,
57.512583368,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.58,% Clocks,,,0.00,5.15,
57.512583368,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
57.512583368,S0-C3,Backend_Bound,14.35,% Slots,,,0.00,5.4,
57.512583368,S0-C3,Retiring,75.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
57.512583368,S0-C3,Backend_Bound.Core_Bound,10.56,% Slots,,,0.00,5.15,
57.512583368,S0-C3,Retiring.Base,75.28,% Slots,,inst_retired.prec_dist:pp,0.00,5.15,
57.512583368,S0-C3-T0,Retiring.Base.Other,99.98,% Uops,,,0.00,5.41,<==
57.512583368,S0-C3-T0,MUX,5.15,%,,,0.00,100.0,
57.512583368,S0-C4,Backend_Bound,42.56,% Slots,,,0.00,5.41,
57.512583368,S0-C4,Retiring,38.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
57.512583368,S0-C4,Backend_Bound.Memory_Bound,38.46,% Slots,,,0.00,5.15,<==
57.512583368,S0-C4,Retiring.Microcode_Sequencer,6.12,% Slots,,idq.ms_uops,0.00,5.15,
57.512583368,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.90,% Clocks,,idq.ms_switches,0.00,5.14,
57.512583368,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
57.512583368,S0-C5,Backend_Bound,13.57,% Slots,,,0.00,5.4,
57.512583368,S0-C5,Backend_Bound.Core_Bound,10.13,% Slots,,,0.00,5.15,
57.512583368,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.79,% Clocks,,,0.00,5.15,<==
57.512583368,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
57.512583368,S0-C6,Backend_Bound,34.25,% Slots,,,0.00,5.41,
57.512583368,S0-C6,Backend_Bound.Memory_Bound,37.76,% Slots,,,0.00,5.14,<==
57.512583368,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
57.512583368,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.84,% Slots,,,0.00,5.15,
57.512583368,S0-C7,Backend_Bound.Memory_Bound,28.39,% Slots,,,0.00,5.15,
57.512583368,S0-C7,Backend_Bound,38.15,% Slots,,,0.00,5.41,
57.512583368,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.79,% Core_Clocks,,,0.00,5.4,
57.512583368,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.15,<==
57.512583368,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
57.512583368,S1-C0,Frontend_Bound,36.99,% Slots,,,0.00,5.4,<==
57.512583368,S1-C0,Backend_Bound,14.59,% Slots,,,0.00,5.4,
57.512583368,S1-C0,Frontend_Bound.Frontend_Latency,20.85,% Slots,,rs_events.empty_end,0.00,5.4,
57.512583368,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.95,% Slots,,,0.00,5.16,
57.512583368,S1-C0,Backend_Bound.Memory_Bound,12.11,% Slots,,,0.00,5.15,
57.512583368,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.14,
57.512583368,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
57.512583368,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.50,% Core_Clocks,,,0.00,5.4,
57.512583368,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.41,% Core_Clocks,,,0.00,5.4,
57.512583368,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
57.512583368,S1-C1,Frontend_Bound,28.84,% Slots,,,0.00,5.4,
57.512583368,S1-C1,Backend_Bound,37.96,% Slots,,,0.00,5.4,
57.512583368,S1-C1,Retiring,25.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
57.512583368,S1-C1,Frontend_Bound.Frontend_Latency,26.88,% Slots,,rs_events.empty_end,0.00,5.4,
57.512583368,S1-C1,Backend_Bound.Memory_Bound,13.79,% Slots,,,0.00,5.15,
57.512583368,S1-C1,Backend_Bound.Core_Bound,24.16,% Slots,,,0.00,5.15,
57.512583368,S1-C1,Retiring.Microcode_Sequencer,3.82,% Slots,,idq.ms_uops,0.00,5.15,
57.512583368,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.15,
57.512583368,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
57.512583368,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.14,% Clocks,,idq.ms_switches,0.00,5.15,
57.512583368,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
57.512583368,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.37,% Clocks,,,0.00,5.15,<==
57.512583368,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
57.512583368,S1-C2,Frontend_Bound,28.65,% Slots,,,0.00,5.4,
57.512583368,S1-C2,Backend_Bound,38.34,% Slots,,,0.00,5.4,
57.512583368,S1-C2,Retiring,27.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
57.512583368,S1-C2,Frontend_Bound.Frontend_Latency,19.61,% Slots,,rs_events.empty_end,0.00,5.4,
57.512583368,S1-C2,Backend_Bound.Memory_Bound,26.52,% Slots,,,0.00,5.16,
57.512583368,S1-C2,Backend_Bound.Core_Bound,11.83,% Slots,,,0.00,5.16,
57.512583368,S1-C2,Retiring.Microcode_Sequencer,2.94,% Slots,,idq.ms_uops,0.00,5.15,
57.512583368,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
57.512583368,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.58,% Clocks,,idq.ms_switches,0.00,5.15,
57.512583368,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
57.512583368,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.54,% Clocks,,,0.00,5.14,
57.512583368,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
57.512583368,S1-C3,Backend_Bound,26.94,% Slots,,,0.00,5.4,
57.512583368,S1-C3,Backend_Bound.Core_Bound,17.99,% Slots,,,0.00,5.15,
57.512583368,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.12,% Clocks,,,0.00,5.15,<==
57.512583368,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
57.512583368,S1-C4,Frontend_Bound,26.11,% Slots,,,0.00,5.4,
57.512583368,S1-C4,Backend_Bound,41.62,% Slots,,,0.00,5.4,
57.512583368,S1-C4,Retiring,34.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
57.512583368,S1-C4,Frontend_Bound.Frontend_Latency,27.01,% Slots,,rs_events.empty_end,0.00,5.4,
57.512583368,S1-C4,Backend_Bound.Memory_Bound,31.46,% Slots,,,0.00,5.16,
57.512583368,S1-C4,Backend_Bound.Core_Bound,10.17,% Slots,,,0.00,5.16,
57.512583368,S1-C4,Retiring.Microcode_Sequencer,3.67,% Slots,,idq.ms_uops,0.00,5.15,
57.512583368,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
57.512583368,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.67,% Clocks,,idq.ms_switches,0.00,5.15,
57.512583368,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
57.512583368,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.76,% Clocks,,,0.00,5.15,
57.512583368,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
57.512583368,S1-C5,Backend_Bound,10.33,% Slots,,,0.00,5.4,<==
57.512583368,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
57.512583368,S1-C6,Backend_Bound,21.30,% Slots,,,0.00,5.4,
57.512583368,S1-C6,Backend_Bound.Core_Bound,15.65,% Slots,,,0.00,5.15,
57.512583368,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.17,% Clocks,,,0.00,5.15,<==
57.512583368,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
57.512583368,S1-C7,Backend_Bound,12.83,% Slots,,,0.00,5.41,<==
57.512583368,S1-C7-T0,MUX,5.15,%,,,0.00,100.0,
57.512583368,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
57.512583368,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
57.512583368,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
57.512583368,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
57.512583368,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
57.512583368,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
57.512583368,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
57.512583368,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
57.512583368,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
57.512583368,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
57.512583368,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
57.512583368,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
57.512583368,S1-C4-T1,MUX,5.15,%,,,0.00,100.0,
57.512583368,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
57.512583368,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
57.512583368,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
59.004035568,S0-C0,Frontend_Bound,32.39,% Slots,,,0.00,5.09,
59.004035568,S0-C0,Bad_Speculation,12.73,% Slots,,,0.00,5.09,
59.004035568,S0-C0,Backend_Bound,19.41,% Slots,,,0.00,5.09,
59.004035568,S0-C0,Frontend_Bound.Frontend_Latency,26.22,% Slots,,rs_events.empty_end,0.00,5.08,
59.004035568,S0-C0,Bad_Speculation.Branch_Mispredicts,12.56,% Slots,,br_misp_retired.all_branches,0.00,5.09,
59.004035568,S0-C0,Backend_Bound.Memory_Bound,10.57,% Slots,,,0.00,5.08,
59.004035568,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.01,% Clocks,,,0.00,5.36,
59.004035568,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
59.004035568,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
59.004035568,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
59.004035568,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
59.004035568,S0-C1,Frontend_Bound,35.47,% Slots,,,0.00,5.09,
59.004035568,S0-C1,Bad_Speculation,16.25,% Slots,,,0.00,5.09,
59.004035568,S0-C1,Backend_Bound,19.24,% Slots,,,0.00,5.09,
59.004035568,S0-C1,Frontend_Bound.Frontend_Latency,27.51,% Slots,,rs_events.empty_end,0.00,5.09,
59.004035568,S0-C1,Bad_Speculation.Branch_Mispredicts,15.98,% Slots,,br_misp_retired.all_branches,0.00,5.09,
59.004035568,S0-C1,Backend_Bound.Memory_Bound,10.71,% Slots,,,0.00,5.09,
59.004035568,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
59.004035568,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
59.004035568,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
59.004035568,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
59.004035568,S0-C2,Frontend_Bound,34.63,% Slots,,,0.00,5.1,
59.004035568,S0-C2,Bad_Speculation,14.74,% Slots,,,0.00,5.1,
59.004035568,S0-C2,Backend_Bound,18.02,% Slots,,,0.00,5.1,
59.004035568,S0-C2,Frontend_Bound.Frontend_Latency,26.85,% Slots,,rs_events.empty_end,0.00,5.09,
59.004035568,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.60,% Slots,,,0.00,5.1,
59.004035568,S0-C2,Bad_Speculation.Branch_Mispredicts,14.59,% Slots,,br_misp_retired.all_branches,0.00,5.1,
59.004035568,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.89,% Clocks,,,0.00,5.36,
59.004035568,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
59.004035568,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
59.004035568,S0-C3,Frontend_Bound,33.21,% Slots,,,0.00,5.09,
59.004035568,S0-C3,Bad_Speculation,15.90,% Slots,,,0.00,5.09,
59.004035568,S0-C3,Backend_Bound,21.01,% Slots,,,0.00,5.09,
59.004035568,S0-C3,Frontend_Bound.Frontend_Latency,28.55,% Slots,,rs_events.empty_end,0.00,5.09,
59.004035568,S0-C3,Bad_Speculation.Branch_Mispredicts,15.74,% Slots,,br_misp_retired.all_branches,0.00,5.09,
59.004035568,S0-C3,Backend_Bound.Core_Bound,12.84,% Slots,,,0.00,5.09,
59.004035568,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.73,% Clocks,,,0.00,5.35,
59.004035568,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
59.004035568,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.79,% Clocks,,,0.00,5.1,
59.004035568,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
59.004035568,S0-C4,Frontend_Bound,30.46,% Slots,,,0.00,5.09,
59.004035568,S0-C4,Bad_Speculation,18.98,% Slots,,,0.00,5.09,
59.004035568,S0-C4,Backend_Bound,18.76,% Slots,,,0.00,5.09,
59.004035568,S0-C4,Retiring,32.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
59.004035568,S0-C4,Frontend_Bound.Frontend_Latency,21.96,% Slots,,rs_events.empty_end,0.00,5.09,
59.004035568,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.70,% Slots,,,0.00,5.09,
59.004035568,S0-C4,Bad_Speculation.Branch_Mispredicts,18.78,% Slots,,br_misp_retired.all_branches,0.00,5.09,
59.004035568,S0-C4,Backend_Bound.Core_Bound,11.31,% Slots,,,0.00,5.09,
59.004035568,S0-C4,Retiring.Microcode_Sequencer,1.40,% Slots,,idq.ms_uops,0.00,5.36,<==
59.004035568,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.45,% Clocks,,,0.00,5.36,
59.004035568,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
59.004035568,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.35,% Clocks,,idq.ms_switches,0.00,5.36,
59.004035568,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.97,% Core_Clocks,,,0.00,5.1,
59.004035568,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
59.004035568,S0-C5,Frontend_Bound,31.81,% Slots,,,0.00,5.09,
59.004035568,S0-C5,Bad_Speculation,17.40,% Slots,,,0.00,5.09,
59.004035568,S0-C5,Backend_Bound,23.82,% Slots,,,0.00,5.09,
59.004035568,S0-C5,Frontend_Bound.Frontend_Latency,24.43,% Slots,,rs_events.empty_end,0.00,5.09,
59.004035568,S0-C5,Bad_Speculation.Branch_Mispredicts,17.17,% Slots,,br_misp_retired.all_branches,0.00,5.09,
59.004035568,S0-C5,Backend_Bound.Memory_Bound,11.65,% Slots,,,0.00,5.09,
59.004035568,S0-C5,Backend_Bound.Core_Bound,12.17,% Slots,,,0.00,5.09,
59.004035568,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.87,% Clocks,,,0.00,5.36,
59.004035568,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
59.004035568,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
59.004035568,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
59.004035568,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
59.004035568,S0-C6,Frontend_Bound,31.80,% Slots,,,0.00,5.09,
59.004035568,S0-C6,Bad_Speculation,19.08,% Slots,,,0.00,5.09,
59.004035568,S0-C6,Backend_Bound,16.82,% Slots,,,0.00,5.09,
59.004035568,S0-C6,Frontend_Bound.Frontend_Latency,25.49,% Slots,,rs_events.empty_end,0.00,5.09,
59.004035568,S0-C6,Bad_Speculation.Branch_Mispredicts,18.85,% Slots,,br_misp_retired.all_branches,0.00,5.09,
59.004035568,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.35,
59.004035568,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
59.004035568,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
59.004035568,S0-C7,Frontend_Bound,34.21,% Slots,,,0.00,5.1,
59.004035568,S0-C7,Bad_Speculation,16.87,% Slots,,,0.00,5.1,
59.004035568,S0-C7,Backend_Bound,19.97,% Slots,,,0.00,5.1,
59.004035568,S0-C7,Frontend_Bound.Frontend_Latency,29.52,% Slots,,rs_events.empty_end,0.00,5.09,
59.004035568,S0-C7,Bad_Speculation.Branch_Mispredicts,16.75,% Slots,,br_misp_retired.all_branches,0.00,5.1,
59.004035568,S0-C7,Backend_Bound.Core_Bound,13.02,% Slots,,,0.00,5.09,
59.004035568,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.79,% Clocks,,,0.00,5.36,
59.004035568,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
59.004035568,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
59.004035568,S1-C0,Frontend_Bound,39.96,% Slots,,,0.00,5.09,
59.004035568,S1-C0,Bad_Speculation,12.16,% Slots,,,0.00,5.09,
59.004035568,S1-C0,Backend_Bound,13.02,% Slots,,,0.00,5.09,
59.004035568,S1-C0,Frontend_Bound.Frontend_Latency,19.80,% Slots,,rs_events.empty_end,0.00,5.09,
59.004035568,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.50,% Slots,,,0.00,5.09,
59.004035568,S1-C0,Bad_Speculation.Branch_Mispredicts,11.95,% Slots,,br_misp_retired.all_branches,0.00,5.09,
59.004035568,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.36,
59.004035568,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
59.004035568,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.64,% Core_Clocks,,,0.00,5.1,
59.004035568,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
59.004035568,S1-C1,Frontend_Bound,35.40,% Slots,,,0.00,5.1,
59.004035568,S1-C1,Bad_Speculation,14.33,% Slots,,,0.00,5.1,
59.004035568,S1-C1,Backend_Bound,19.04,% Slots,,,0.00,5.1,
59.004035568,S1-C1,Frontend_Bound.Frontend_Latency,21.70,% Slots,,rs_events.empty_end,0.00,5.09,
59.004035568,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.72,% Slots,,,0.00,5.1,
59.004035568,S1-C1,Bad_Speculation.Branch_Mispredicts,14.15,% Slots,,br_misp_retired.all_branches,0.00,5.1,
59.004035568,S1-C1,Backend_Bound.Memory_Bound,10.87,% Slots,,,0.00,5.09,
59.004035568,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.54,% Clocks,,,0.00,5.36,
59.004035568,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
59.004035568,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.25,% Core_Clocks,,,0.00,5.1,
59.004035568,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
59.004035568,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
59.004035568,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
59.004035568,S1-C2,Frontend_Bound,31.13,% Slots,,,0.00,5.1,
59.004035568,S1-C2,Bad_Speculation,19.87,% Slots,,,0.00,5.1,
59.004035568,S1-C2,Backend_Bound,17.51,% Slots,,,0.00,5.1,
59.004035568,S1-C2,Frontend_Bound.Frontend_Bandwidth,23.43,% Slots,,,0.00,5.1,<==
59.004035568,S1-C2,Bad_Speculation.Branch_Mispredicts,19.69,% Slots,,br_misp_retired.all_branches,0.00,5.1,
59.004035568,S1-C2,Backend_Bound.Core_Bound,11.73,% Slots,,,0.00,5.09,
59.004035568,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.52,% Core_Clocks,,,0.00,5.1,
59.004035568,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.48,% Core_Clocks,,,0.00,5.09,
59.004035568,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.54,% Clocks,,,0.00,5.1,
59.004035568,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
59.004035568,S1-C3,Frontend_Bound,31.86,% Slots,,,0.00,5.09,<==
59.004035568,S1-C3,Bad_Speculation,17.42,% Slots,,,0.00,5.09,
59.004035568,S1-C3,Backend_Bound,21.41,% Slots,,,0.00,5.09,
59.004035568,S1-C3,Frontend_Bound.Frontend_Latency,19.37,% Slots,,rs_events.empty_end,0.00,5.09,
59.004035568,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.03,% Slots,,,0.00,5.09,
59.004035568,S1-C3,Bad_Speculation.Branch_Mispredicts,17.22,% Slots,,br_misp_retired.all_branches,0.00,5.09,
59.004035568,S1-C3,Backend_Bound.Core_Bound,11.69,% Slots,,,0.00,5.09,
59.004035568,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.89,% Clocks,,,0.00,5.36,
59.004035568,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
59.004035568,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.18,% Core_Clocks,,,0.00,5.1,
59.004035568,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.64,% Core_Clocks,,,0.00,5.09,
59.004035568,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
59.004035568,S1-C4,Frontend_Bound,34.88,% Slots,,,0.00,5.09,
59.004035568,S1-C4,Bad_Speculation,11.95,% Slots,,,0.00,5.09,
59.004035568,S1-C4,Backend_Bound,24.23,% Slots,,,0.00,5.09,
59.004035568,S1-C4,Frontend_Bound.Frontend_Latency,24.87,% Slots,,rs_events.empty_end,0.00,5.09,
59.004035568,S1-C4,Bad_Speculation.Branch_Mispredicts,11.80,% Slots,,br_misp_retired.all_branches,0.00,5.09,
59.004035568,S1-C4,Backend_Bound.Memory_Bound,11.53,% Slots,,,0.00,5.09,
59.004035568,S1-C4,Backend_Bound.Core_Bound,12.70,% Slots,,,0.00,5.09,
59.004035568,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.36,
59.004035568,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
59.004035568,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
59.004035568,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
59.004035568,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.36,% Clocks,,,0.00,5.09,
59.004035568,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
59.004035568,S1-C5,Frontend_Bound,36.48,% Slots,,,0.00,5.09,
59.004035568,S1-C5,Bad_Speculation,16.59,% Slots,,,0.00,5.09,
59.004035568,S1-C5,Backend_Bound,18.02,% Slots,,,0.00,5.09,
59.004035568,S1-C5,Frontend_Bound.Frontend_Latency,20.74,% Slots,,rs_events.empty_end,0.00,5.09,
59.004035568,S1-C5,Bad_Speculation.Branch_Mispredicts,16.46,% Slots,,br_misp_retired.all_branches,0.00,5.09,
59.004035568,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.36,
59.004035568,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
59.004035568,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
59.004035568,S1-C6,Frontend_Bound,34.45,% Slots,,,0.00,5.09,
59.004035568,S1-C6,Bad_Speculation,18.86,% Slots,,,0.00,5.09,
59.004035568,S1-C6,Backend_Bound,18.33,% Slots,,,0.00,5.09,
59.004035568,S1-C6,Frontend_Bound.Frontend_Latency,22.60,% Slots,,rs_events.empty_end,0.00,5.09,
59.004035568,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.57,% Slots,,,0.00,5.09,
59.004035568,S1-C6,Bad_Speculation.Branch_Mispredicts,18.68,% Slots,,br_misp_retired.all_branches,0.00,5.09,
59.004035568,S1-C6,Backend_Bound.Core_Bound,10.25,% Slots,,,0.00,5.09,
59.004035568,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.34,% Clocks,,,0.00,5.36,
59.004035568,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
59.004035568,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.25,% Core_Clocks,,,0.00,5.1,
59.004035568,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
59.004035568,S1-C7,Frontend_Bound,35.94,% Slots,,,0.00,5.1,
59.004035568,S1-C7,Bad_Speculation,13.69,% Slots,,,0.00,5.1,
59.004035568,S1-C7,Backend_Bound,17.85,% Slots,,,0.00,5.1,
59.004035568,S1-C7,Frontend_Bound.Frontend_Latency,24.53,% Slots,,rs_events.empty_end,0.00,5.09,
59.004035568,S1-C7,Bad_Speculation.Branch_Mispredicts,13.46,% Slots,,br_misp_retired.all_branches,0.00,5.1,
59.004035568,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.22,% Clocks,,,0.00,5.36,
59.004035568,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
59.004035568,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
59.004035568,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
59.004035568,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
59.004035568,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
59.004035568,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
59.004035568,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
59.004035568,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
59.004035568,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
59.004035568,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
59.004035568,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
59.004035568,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
59.004035568,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
59.004035568,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
59.004035568,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
59.004035568,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
59.004035568,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
59.004035568,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
60.463805373,S0-C0,Frontend_Bound,30.54,% Slots,,,0.00,5.49,
60.463805373,S0-C0,Bad_Speculation,13.08,% Slots,,,0.00,5.49,
60.463805373,S0-C0,Backend_Bound,23.28,% Slots,,,0.00,5.49,
60.463805373,S0-C0,Frontend_Bound.Frontend_Latency,23.28,% Slots,,rs_events.empty_end,0.00,5.21,
60.463805373,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.03,% Slots,,,0.00,5.21,
60.463805373,S0-C0,Bad_Speculation.Branch_Mispredicts,12.95,% Slots,,br_misp_retired.all_branches,0.00,5.33,
60.463805373,S0-C0,Backend_Bound.Memory_Bound,14.37,% Slots,,,0.00,5.21,
60.463805373,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.2,
60.463805373,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
60.463805373,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.19,% Core_Clocks,,,0.00,5.48,
60.463805373,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.72,% Core_Clocks,,,0.00,5.21,
60.463805373,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
60.463805373,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.34,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
60.463805373,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
60.463805373,S0-C1,Frontend_Bound,30.61,% Slots,,,0.00,5.49,
60.463805373,S0-C1,Bad_Speculation,14.37,% Slots,,,0.00,5.49,
60.463805373,S0-C1,Backend_Bound,23.26,% Slots,,,0.00,5.49,
60.463805373,S0-C1,Frontend_Bound.Frontend_Latency,18.38,% Slots,,rs_events.empty_end,0.00,5.21,
60.463805373,S0-C1,Bad_Speculation.Branch_Mispredicts,14.21,% Slots,,br_misp_retired.all_branches,0.00,5.33,
60.463805373,S0-C1,Backend_Bound.Memory_Bound,16.61,% Slots,,,0.00,5.2,
60.463805373,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
60.463805373,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
60.463805373,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
60.463805373,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
60.463805373,S0-C2,Frontend_Bound,25.11,% Slots,,,0.00,5.48,
60.463805373,S0-C2,Bad_Speculation,15.25,% Slots,,,0.00,5.48,
60.463805373,S0-C2,Backend_Bound,26.03,% Slots,,,0.00,5.48,<==
60.463805373,S0-C2,Frontend_Bound.Frontend_Latency,15.37,% Slots,,rs_events.empty_end,0.00,5.22,
60.463805373,S0-C2,Bad_Speculation.Branch_Mispredicts,14.93,% Slots,,br_misp_retired.all_branches,0.00,5.34,
60.463805373,S0-C2,Backend_Bound.Memory_Bound,13.37,% Slots,,,0.00,5.21,
60.463805373,S0-C2,Backend_Bound.Core_Bound,12.66,% Slots,,,0.00,5.21,
60.463805373,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
60.463805373,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
60.463805373,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
60.463805373,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.26,% Clocks,,,0.00,5.21,
60.463805373,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
60.463805373,S0-C3,Frontend_Bound,30.66,% Slots,,,0.00,5.49,
60.463805373,S0-C3,Bad_Speculation,11.51,% Slots,,,0.00,5.49,
60.463805373,S0-C3,Backend_Bound,26.60,% Slots,,,0.00,5.49,
60.463805373,S0-C3,Frontend_Bound.Frontend_Latency,21.98,% Slots,,rs_events.empty_end,0.00,5.21,
60.463805373,S0-C3,Bad_Speculation.Branch_Mispredicts,11.38,% Slots,,br_misp_retired.all_branches,0.00,5.33,
60.463805373,S0-C3,Backend_Bound.Memory_Bound,19.97,% Slots,,,0.00,5.2,
60.463805373,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.59,% Clocks,,,0.00,5.2,
60.463805373,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
60.463805373,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
60.463805373,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
60.463805373,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
60.463805373,S0-C4,Frontend_Bound,28.53,% Slots,,,0.00,5.49,
60.463805373,S0-C4,Bad_Speculation,17.75,% Slots,,,0.00,5.49,
60.463805373,S0-C4,Backend_Bound,17.39,% Slots,,,0.00,5.49,
60.463805373,S0-C4,Retiring,34.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
60.463805373,S0-C4,Frontend_Bound.Frontend_Latency,20.18,% Slots,,rs_events.empty_end,0.00,5.21,
60.463805373,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.11,% Slots,,,0.00,5.21,
60.463805373,S0-C4,Bad_Speculation.Branch_Mispredicts,17.59,% Slots,,br_misp_retired.all_branches,0.00,5.33,
60.463805373,S0-C4,Backend_Bound.Memory_Bound,25.70,% Slots,,,0.00,5.21,
60.463805373,S0-C4,Retiring.Microcode_Sequencer,1.53,% Slots,,idq.ms_uops,0.00,5.21,<==
60.463805373,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
60.463805373,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.13,% Clocks,,idq.ms_switches,0.00,5.2,
60.463805373,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.50,% Core_Clocks,,,0.00,5.2,
60.463805373,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
60.463805373,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
60.463805373,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
60.463805373,S0-C5,Frontend_Bound,31.13,% Slots,,,0.00,5.48,
60.463805373,S0-C5,Bad_Speculation,14.56,% Slots,,,0.00,5.48,
60.463805373,S0-C5,Backend_Bound,20.91,% Slots,,,0.00,5.48,
60.463805373,S0-C5,Retiring,31.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
60.463805373,S0-C5,Frontend_Bound.Frontend_Latency,21.60,% Slots,,rs_events.empty_end,0.00,5.21,
60.463805373,S0-C5,Bad_Speculation.Branch_Mispredicts,14.46,% Slots,,br_misp_retired.all_branches,0.00,5.33,
60.463805373,S0-C5,Backend_Bound.Memory_Bound,15.60,% Slots,,,0.00,5.21,
60.463805373,S0-C5,Retiring.Microcode_Sequencer,1.68,% Slots,,idq.ms_uops,0.00,5.2,<==
60.463805373,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
60.463805373,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.49,% Clocks,,idq.ms_switches,0.00,5.21,
60.463805373,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
60.463805373,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
60.463805373,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
60.463805373,S0-C6,Frontend_Bound,30.03,% Slots,,,0.00,5.48,
60.463805373,S0-C6,Bad_Speculation,14.13,% Slots,,,0.00,5.48,
60.463805373,S0-C6,Backend_Bound,23.70,% Slots,,,0.00,5.48,
60.463805373,S0-C6,Retiring,33.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
60.463805373,S0-C6,Frontend_Bound.Frontend_Latency,21.23,% Slots,,rs_events.empty_end,0.00,5.34,
60.463805373,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.51,% Slots,,,0.00,5.2,
60.463805373,S0-C6,Bad_Speculation.Branch_Mispredicts,14.03,% Slots,,br_misp_retired.all_branches,0.00,5.33,
60.463805373,S0-C6,Backend_Bound.Memory_Bound,17.47,% Slots,,,0.00,5.21,
60.463805373,S0-C6,Retiring.Microcode_Sequencer,1.58,% Slots,,idq.ms_uops,0.00,5.2,<==
60.463805373,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
60.463805373,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.24,% Clocks,,idq.ms_switches,0.00,5.21,
60.463805373,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.41,% Core_Clocks,,,0.00,5.49,
60.463805373,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.27,% Core_Clocks,,,0.00,5.21,
60.463805373,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
60.463805373,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
60.463805373,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
60.463805373,S0-C7,Frontend_Bound,28.01,% Slots,,,0.00,5.48,
60.463805373,S0-C7,Bad_Speculation,14.57,% Slots,,,0.00,5.48,
60.463805373,S0-C7,Backend_Bound,25.10,% Slots,,,0.00,5.48,
60.463805373,S0-C7,Frontend_Bound.Frontend_Latency,18.44,% Slots,,rs_events.empty_end,0.00,5.34,
60.463805373,S0-C7,Bad_Speculation.Branch_Mispredicts,14.46,% Slots,,br_misp_retired.all_branches,0.00,5.33,
60.463805373,S0-C7,Backend_Bound.Memory_Bound,15.43,% Slots,,,0.00,5.2,
60.463805373,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
60.463805373,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
60.463805373,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
60.463805373,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
60.463805373,S1-C0,Frontend_Bound,31.36,% Slots,,,0.00,5.48,
60.463805373,S1-C0,Bad_Speculation,12.60,% Slots,,,0.00,5.48,
60.463805373,S1-C0,Backend_Bound,25.50,% Slots,,,0.00,5.48,
60.463805373,S1-C0,Frontend_Bound.Frontend_Latency,19.49,% Slots,,rs_events.empty_end,0.00,5.35,
60.463805373,S1-C0,Bad_Speculation.Branch_Mispredicts,12.45,% Slots,,br_misp_retired.all_branches,0.00,5.33,
60.463805373,S1-C0,Backend_Bound.Memory_Bound,13.70,% Slots,,,0.00,5.21,
60.463805373,S1-C0,Backend_Bound.Core_Bound,11.80,% Slots,,,0.00,5.21,
60.463805373,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.09,% Clocks,,,0.00,5.2,
60.463805373,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,<==
60.463805373,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
60.463805373,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
60.463805373,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.06,% Clocks,,,0.00,5.2,
60.463805373,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
60.463805373,S1-C1,Frontend_Bound,28.79,% Slots,,,0.00,5.48,<==
60.463805373,S1-C1,Bad_Speculation,18.14,% Slots,,,0.00,5.48,
60.463805373,S1-C1,Backend_Bound,20.29,% Slots,,,0.00,5.48,
60.463805373,S1-C1,Frontend_Bound.Frontend_Latency,16.62,% Slots,,rs_events.empty_end,0.00,5.35,
60.463805373,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.94,% Slots,,,0.00,5.2,
60.463805373,S1-C1,Bad_Speculation.Branch_Mispredicts,17.95,% Slots,,br_misp_retired.all_branches,0.00,5.34,
60.463805373,S1-C1,Backend_Bound.Memory_Bound,14.28,% Slots,,,0.00,5.21,
60.463805373,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
60.463805373,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
60.463805373,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
60.463805373,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
60.463805373,S1-C2,Frontend_Bound,34.65,% Slots,,,0.00,5.48,
60.463805373,S1-C2,Bad_Speculation,11.73,% Slots,,,0.00,5.48,
60.463805373,S1-C2,Backend_Bound,19.66,% Slots,,,0.00,5.48,
60.463805373,S1-C2,Frontend_Bound.Frontend_Latency,20.97,% Slots,,rs_events.empty_end,0.00,5.34,
60.463805373,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.11,% Slots,,,0.00,5.21,
60.463805373,S1-C2,Bad_Speculation.Branch_Mispredicts,11.49,% Slots,,br_misp_retired.all_branches,0.00,5.34,
60.463805373,S1-C2,Backend_Bound.Memory_Bound,11.10,% Slots,,,0.00,5.2,
60.463805373,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
60.463805373,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.10,% Core_Clocks,,,0.00,5.48,
60.463805373,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
60.463805373,S1-C3,Frontend_Bound,29.85,% Slots,,,0.00,5.48,
60.463805373,S1-C3,Bad_Speculation,14.66,% Slots,,,0.00,5.48,
60.463805373,S1-C3,Backend_Bound,22.72,% Slots,,,0.00,5.48,
60.463805373,S1-C3,Frontend_Bound.Frontend_Latency,23.87,% Slots,,rs_events.empty_end,0.00,5.34,<==
60.463805373,S1-C3,Bad_Speculation.Branch_Mispredicts,14.48,% Slots,,br_misp_retired.all_branches,0.00,5.34,
60.463805373,S1-C3,Backend_Bound.Memory_Bound,16.92,% Slots,,,0.00,5.21,
60.463805373,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.21,
60.463805373,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
60.463805373,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,
60.463805373,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
60.463805373,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
60.463805373,S1-C4,Frontend_Bound,33.13,% Slots,,,0.00,5.48,
60.463805373,S1-C4,Bad_Speculation,12.62,% Slots,,,0.00,5.48,
60.463805373,S1-C4,Backend_Bound,25.99,% Slots,,,0.00,5.48,
60.463805373,S1-C4,Frontend_Bound.Frontend_Latency,20.35,% Slots,,rs_events.empty_end,0.00,5.35,<==
60.463805373,S1-C4,Bad_Speculation.Branch_Mispredicts,12.46,% Slots,,br_misp_retired.all_branches,0.00,5.34,
60.463805373,S1-C4,Backend_Bound.Memory_Bound,16.66,% Slots,,,0.00,5.21,
60.463805373,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.44,% Clocks,,,0.00,5.21,
60.463805373,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
60.463805373,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
60.463805373,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
60.463805373,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
60.463805373,S1-C5,Frontend_Bound,27.08,% Slots,,,0.00,5.48,<==
60.463805373,S1-C5,Bad_Speculation,18.55,% Slots,,,0.00,5.48,
60.463805373,S1-C5,Backend_Bound,22.95,% Slots,,,0.00,5.48,
60.463805373,S1-C5,Frontend_Bound.Frontend_Latency,15.70,% Slots,,rs_events.empty_end,0.00,5.35,
60.463805373,S1-C5,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.22,
60.463805373,S1-C5,Bad_Speculation.Branch_Mispredicts,18.35,% Slots,,br_misp_retired.all_branches,0.00,5.33,
60.463805373,S1-C5,Backend_Bound.Memory_Bound,13.28,% Slots,,,0.00,5.21,
60.463805373,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
60.463805373,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.50,% Core_Clocks,,,0.00,5.21,
60.463805373,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
60.463805373,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
60.463805373,S1-C5-T0,MUX,5.20,%,,,0.00,100.0,
60.463805373,S1-C6,Frontend_Bound,29.06,% Slots,,,0.00,5.48,<==
60.463805373,S1-C6,Bad_Speculation,15.52,% Slots,,,0.00,5.48,
60.463805373,S1-C6,Backend_Bound,23.93,% Slots,,,0.00,5.48,
60.463805373,S1-C6,Frontend_Bound.Frontend_Latency,16.18,% Slots,,rs_events.empty_end,0.00,5.35,
60.463805373,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.14,% Slots,,,0.00,5.21,
60.463805373,S1-C6,Bad_Speculation.Branch_Mispredicts,15.36,% Slots,,br_misp_retired.all_branches,0.00,5.21,
60.463805373,S1-C6,Backend_Bound.Memory_Bound,11.29,% Slots,,,0.00,5.21,
60.463805373,S1-C6,Backend_Bound.Core_Bound,12.64,% Slots,,,0.00,5.21,
60.463805373,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.2,
60.463805373,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
60.463805373,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.53,% Core_Clocks,,,0.00,5.2,
60.463805373,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
60.463805373,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.2,
60.463805373,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
60.463805373,S1-C7,Frontend_Bound,32.24,% Slots,,,0.00,5.48,
60.463805373,S1-C7,Bad_Speculation,12.34,% Slots,,,0.00,5.48,
60.463805373,S1-C7,Backend_Bound,23.95,% Slots,,,0.00,5.48,
60.463805373,S1-C7,Frontend_Bound.Frontend_Latency,18.82,% Slots,,rs_events.empty_end,0.00,5.35,
60.463805373,S1-C7,Bad_Speculation.Branch_Mispredicts,12.19,% Slots,,br_misp_retired.all_branches,0.00,5.21,
60.463805373,S1-C7,Backend_Bound.Memory_Bound,11.68,% Slots,,,0.00,5.21,
60.463805373,S1-C7,Backend_Bound.Core_Bound,12.27,% Slots,,,0.00,5.21,
60.463805373,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.21,
60.463805373,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,<==
60.463805373,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.41,
60.463805373,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
60.463805373,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
60.463805373,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
60.463805373,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
60.463805373,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
60.463805373,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
60.463805373,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
60.463805373,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
60.463805373,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
60.463805373,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
60.463805373,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
60.463805373,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
60.463805373,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
60.463805373,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
60.463805373,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
60.463805373,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
60.463805373,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
60.463805373,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
61.986881539,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.85,% Slots,,,0.00,5.26,
61.986881539,S0-C0,Backend_Bound,11.74,% Slots,,,0.00,5.27,<==
61.986881539,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,47.06,% Core_Clocks,,,0.00,5.27,
61.986881539,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
61.986881539,S0-C1,Backend_Bound,30.74,% Slots,,,0.00,5.27,<==
61.986881539,S0-C1,Backend_Bound.Memory_Bound,17.34,% Slots,,,0.00,5.23,
61.986881539,S0-C1,Backend_Bound.Core_Bound,13.40,% Slots,,,0.00,5.23,
61.986881539,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.70,% Clocks,,,0.00,5.25,
61.986881539,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
61.986881539,S0-C2,Frontend_Bound,23.85,% Slots,,,0.00,5.26,
61.986881539,S0-C2,Backend_Bound,24.96,% Slots,,,0.00,5.26,
61.986881539,S0-C2,Frontend_Bound.Frontend_Latency,15.31,% Slots,,rs_events.empty_end,0.00,5.26,
61.986881539,S0-C2,Frontend_Bound.Frontend_Bandwidth,12.40,% Slots,,,0.00,5.26,
61.986881539,S0-C2,Backend_Bound.Memory_Bound,17.11,% Slots,,,0.00,5.24,<==
61.986881539,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
61.986881539,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,34.06,% Core_Clocks,,,0.00,5.27,
61.986881539,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
61.986881539,S0-C3,Backend_Bound,12.19,% Slots,,,0.00,5.27,<==
61.986881539,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
61.986881539,S0-C4,Frontend_Bound,22.78,% Slots,,,0.00,5.25,
61.986881539,S0-C4,Bad_Speculation,10.89,% Slots,,,0.00,5.25,
61.986881539,S0-C4,Backend_Bound,38.38,% Slots,,,0.00,5.25,<==
61.986881539,S0-C4,Retiring,23.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
61.986881539,S0-C4,Frontend_Bound.Frontend_Latency,21.56,% Slots,,rs_events.empty_end,0.00,5.25,
61.986881539,S0-C4,Bad_Speculation.Branch_Mispredicts,10.41,% Slots,,br_misp_retired.all_branches,0.00,5.25,
61.986881539,S0-C4,Retiring.Microcode_Sequencer,3.21,% Slots,,idq.ms_uops,0.00,5.26,
61.986881539,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.26,
61.986881539,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
61.986881539,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.75,% Clocks,,idq.ms_switches,0.00,5.26,
61.986881539,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
61.986881539,S0-C5,Backend_Bound,20.54,% Slots,,,0.00,5.26,
61.986881539,S0-C5,Backend_Bound.Core_Bound,14.24,% Slots,,,0.00,5.26,
61.986881539,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.86,% Clocks,,,0.00,5.25,<==
61.986881539,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
61.986881539,S0-C6,Frontend_Bound,24.13,% Slots,,,0.00,5.26,
61.986881539,S0-C6,Backend_Bound,38.92,% Slots,,,0.00,5.26,<==
61.986881539,S0-C6,Retiring,30.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
61.986881539,S0-C6,Frontend_Bound.Frontend_Latency,25.59,% Slots,,rs_events.empty_end,0.00,5.25,
61.986881539,S0-C6,Frontend_Bound.Frontend_Bandwidth,21.20,% Slots,,,0.00,5.26,
61.986881539,S0-C6,Retiring.Microcode_Sequencer,2.77,% Slots,,idq.ms_uops,0.00,5.26,
61.986881539,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
61.986881539,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.29,% Clocks,,idq.ms_switches,0.00,5.27,
61.986881539,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.95,% Core_Clocks,,,0.00,5.27,
61.986881539,S0-C6-T0,MUX,5.22,%,,,0.00,100.0,
61.986881539,S0-C7,Bad_Speculation,11.18,% Slots,,,0.00,5.25,
61.986881539,S0-C7,Bad_Speculation.Branch_Mispredicts,11.07,% Slots,,br_misp_retired.all_branches,0.00,5.25,
61.986881539,S0-C7,Backend_Bound,41.76,% Slots,,,0.00,5.25,
61.986881539,S0-C7,Backend_Bound.Memory_Bound,25.96,% Slots,,,0.00,5.23,
61.986881539,S0-C7,Backend_Bound.Core_Bound,15.80,% Slots,,,0.00,5.23,
61.986881539,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
61.986881539,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
61.986881539,S1-C0,Frontend_Bound,22.56,% Slots,,,0.00,5.26,
61.986881539,S1-C0,Bad_Speculation,10.92,% Slots,,,0.00,5.26,
61.986881539,S1-C0,Backend_Bound,25.62,% Slots,,,0.00,5.26,
61.986881539,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.59,% Slots,,,0.00,5.26,
61.986881539,S1-C0,Bad_Speculation.Branch_Mispredicts,10.83,% Slots,,br_misp_retired.all_branches,0.00,5.26,
61.986881539,S1-C0,Backend_Bound.Memory_Bound,18.05,% Slots,,,0.00,5.22,<==
61.986881539,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.48,% Core_Clocks,,,0.00,5.27,
61.986881539,S1-C0-T0,MUX,5.22,%,,,0.00,100.0,
61.986881539,S1-C1,Frontend_Bound,22.21,% Slots,,,0.00,5.26,
61.986881539,S1-C1,Bad_Speculation,13.13,% Slots,,,0.00,5.26,
61.986881539,S1-C1,Backend_Bound,34.17,% Slots,,,0.00,5.26,<==
61.986881539,S1-C1,Frontend_Bound.Frontend_Latency,18.28,% Slots,,rs_events.empty_end,0.00,5.25,
61.986881539,S1-C1,Bad_Speculation.Branch_Mispredicts,12.92,% Slots,,br_misp_retired.all_branches,0.00,5.26,
61.986881539,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
61.986881539,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
61.986881539,S1-C2,Frontend_Bound,31.66,% Slots,,,0.00,5.26,
61.986881539,S1-C2,Backend_Bound,25.09,% Slots,,,0.00,5.26,
61.986881539,S1-C2,Retiring,39.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
61.986881539,S1-C2,Frontend_Bound.Frontend_Latency,19.37,% Slots,,rs_events.empty_end,0.00,5.26,
61.986881539,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.18,% Slots,,,0.00,5.26,
61.986881539,S1-C2,Backend_Bound.Memory_Bound,11.95,% Slots,,,0.00,5.23,
61.986881539,S1-C2,Backend_Bound.Core_Bound,13.14,% Slots,,,0.00,5.23,
61.986881539,S1-C2,Retiring.Microcode_Sequencer,2.36,% Slots,,idq.ms_uops,0.00,5.26,<==
61.986881539,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
61.986881539,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.29,% Clocks,,idq.ms_switches,0.00,5.26,
61.986881539,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
61.986881539,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.82,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
61.986881539,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.14,% Clocks,,,0.00,5.25,
61.986881539,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
61.986881539,S1-C3,Frontend_Bound,26.14,% Slots,,,0.00,5.27,
61.986881539,S1-C3,Backend_Bound,38.38,% Slots,,,0.00,5.27,
61.986881539,S1-C3,Retiring,25.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.27,
61.986881539,S1-C3,Frontend_Bound.Frontend_Latency,20.23,% Slots,,rs_events.empty_end,0.00,5.25,
61.986881539,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.73,% Slots,,,0.00,5.26,
61.986881539,S1-C3,Backend_Bound.Memory_Bound,25.71,% Slots,,,0.00,5.22,<==
61.986881539,S1-C3,Backend_Bound.Core_Bound,12.67,% Slots,,,0.00,5.22,
61.986881539,S1-C3,Retiring.Microcode_Sequencer,2.65,% Slots,,idq.ms_uops,0.00,5.27,
61.986881539,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
61.986881539,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.36,% Clocks,,idq.ms_switches,0.00,5.26,
61.986881539,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.18,% Core_Clocks,,,0.00,5.26,
61.986881539,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.47,% Core_Clocks,,,0.00,5.28,
61.986881539,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.32,% Clocks,,,0.00,5.25,
61.986881539,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
61.986881539,S1-C4,Backend_Bound,12.75,% Slots,,,0.00,5.27,<==
61.986881539,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
61.986881539,S1-C5,Backend_Bound,24.48,% Slots,,,0.00,5.26,
61.986881539,S1-C5,Backend_Bound.Core_Bound,15.15,% Slots,,,0.00,5.23,
61.986881539,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.66,% Clocks,,,0.00,5.25,<==
61.986881539,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
61.986881539,S1-C6,Frontend_Bound,25.42,% Slots,,,0.00,5.27,
61.986881539,S1-C6,Backend_Bound,35.51,% Slots,,,0.00,5.27,
61.986881539,S1-C6,Frontend_Bound.Frontend_Latency,21.87,% Slots,,rs_events.empty_end,0.00,5.25,
61.986881539,S1-C6,Backend_Bound.Memory_Bound,27.49,% Slots,,,0.00,5.23,<==
61.986881539,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.26,
61.986881539,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
61.986881539,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
61.986881539,S1-C7,Backend_Bound,16.74,% Slots,,,0.00,5.26,
61.986881539,S1-C7,Backend_Bound.Core_Bound,10.76,% Slots,,,0.00,5.23,
61.986881539,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.06,% Clocks,,,0.00,5.25,<==
61.986881539,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
61.986881539,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
61.986881539,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
61.986881539,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
61.986881539,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
61.986881539,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
61.986881539,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
61.986881539,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
61.986881539,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
61.986881539,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
61.986881539,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
61.986881539,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
61.986881539,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
61.986881539,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
61.986881539,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
61.986881539,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
61.986881539,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
63.508675835,S0-C0,Backend_Bound,14.03,% Slots,,,0.00,5.24,<==
63.508675835,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
63.508675835,S0-C1,Backend_Bound,14.63,% Slots,,,0.00,5.25,
63.508675835,S0-C1,Backend_Bound.Core_Bound,10.48,% Slots,,,0.00,5.25,
63.508675835,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.82,% Clocks,,,0.00,5.25,<==
63.508675835,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
63.508675835,S0-C2,Backend_Bound,24.45,% Slots,,,0.00,5.25,<==
63.508675835,S0-C2,Backend_Bound.Memory_Bound,10.20,% Slots,,,0.00,5.25,
63.508675835,S0-C2,Backend_Bound.Core_Bound,14.25,% Slots,,,0.00,5.25,
63.508675835,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.56,% Clocks,,,0.00,5.25,
63.508675835,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
63.508675835,S0-C3,Backend_Bound,11.84,% Slots,,,0.00,5.25,<==
63.508675835,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
63.508675835,S0-C4,Frontend_Bound,23.51,% Slots,,,0.00,5.24,<==
63.508675835,S0-C4,Backend_Bound,22.50,% Slots,,,0.00,5.24,
63.508675835,S0-C4,Backend_Bound.Memory_Bound,31.32,% Slots,,,0.00,5.24,
63.508675835,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
63.508675835,S0-C5,Frontend_Bound,26.36,% Slots,,,0.00,5.25,
63.508675835,S0-C5,Bad_Speculation,20.06,% Slots,,,0.00,5.25,
63.508675835,S0-C5,Backend_Bound,25.28,% Slots,,,0.00,5.25,
63.508675835,S0-C5,Retiring,26.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
63.508675835,S0-C5,Frontend_Bound.Frontend_Latency,15.64,% Slots,,rs_events.empty_end,0.00,5.25,
63.508675835,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.38,% Slots,,,0.00,5.24,
63.508675835,S0-C5,Bad_Speculation.Branch_Mispredicts,19.75,% Slots,,br_misp_retired.all_branches,0.00,5.25,
63.508675835,S0-C5,Backend_Bound.Memory_Bound,45.40,% Slots,,,0.00,5.25,
63.508675835,S0-C5,Retiring.Microcode_Sequencer,8.47,% Slots,,idq.ms_uops,0.00,5.25,<==
63.508675835,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
63.508675835,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.05,% Clocks,,idq.ms_switches,0.00,5.25,
63.508675835,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
63.508675835,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
63.508675835,S0-C6,Frontend_Bound,35.77,% Slots,,,0.00,5.24,
63.508675835,S0-C6,Backend_Bound,33.28,% Slots,,,0.00,5.24,
63.508675835,S0-C6,Retiring,26.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
63.508675835,S0-C6,Frontend_Bound.Frontend_Latency,26.86,% Slots,,rs_events.empty_end,0.00,5.24,
63.508675835,S0-C6,Backend_Bound.Core_Bound,48.05,% Slots,,,0.00,5.24,
63.508675835,S0-C6,Retiring.Microcode_Sequencer,8.84,% Slots,,idq.ms_uops,0.00,5.24,
63.508675835,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
63.508675835,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.02,% Clocks,,idq.ms_switches,0.00,5.26,<==
63.508675835,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
63.508675835,S0-C7,Frontend_Bound,25.26,% Slots,,,0.00,5.26,
63.508675835,S0-C7,Bad_Speculation,14.80,% Slots,,,0.00,5.26,
63.508675835,S0-C7,Backend_Bound,30.95,% Slots,,,0.00,5.26,<==
63.508675835,S0-C7,Retiring,25.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
63.508675835,S0-C7,Bad_Speculation.Branch_Mispredicts,14.36,% Slots,,br_misp_retired.all_branches,0.00,5.25,
63.508675835,S0-C7,Backend_Bound.Memory_Bound,16.11,% Slots,,,0.00,5.25,
63.508675835,S0-C7,Backend_Bound.Core_Bound,14.84,% Slots,,,0.00,5.25,
63.508675835,S0-C7,Retiring.Microcode_Sequencer,6.38,% Slots,,idq.ms_uops,0.00,5.25,
63.508675835,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.53,% Clocks,,idq.ms_switches,0.00,5.25,
63.508675835,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
63.508675835,S1-C0,Backend_Bound,11.72,% Slots,,,0.00,5.25,<==
63.508675835,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
63.508675835,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
63.508675835,S1-C2,Frontend_Bound,30.70,% Slots,,,0.00,5.25,
63.508675835,S1-C2,Backend_Bound,20.99,% Slots,,,0.00,5.25,
63.508675835,S1-C2,Retiring,38.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
63.508675835,S1-C2,Frontend_Bound.Frontend_Latency,19.86,% Slots,,rs_events.empty_end,0.00,5.25,
63.508675835,S1-C2,Backend_Bound.Core_Bound,11.91,% Slots,,,0.00,5.25,
63.508675835,S1-C2,Retiring.Microcode_Sequencer,3.26,% Slots,,idq.ms_uops,0.00,5.25,<==
63.508675835,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.24,
63.508675835,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
63.508675835,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.38,% Clocks,,idq.ms_switches,0.00,5.24,
63.508675835,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
63.508675835,S1-C3,Bad_Speculation,19.06,% Slots,,,0.00,5.25,
63.508675835,S1-C3,Bad_Speculation.Branch_Mispredicts,18.45,% Slots,,br_misp_retired.all_branches,0.00,5.25,
63.508675835,S1-C3,Backend_Bound,24.07,% Slots,,,0.00,5.25,
63.508675835,S1-C3,Retiring,27.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
63.508675835,S1-C3,Backend_Bound.Memory_Bound,11.47,% Slots,,,0.00,5.25,
63.508675835,S1-C3,Backend_Bound.Core_Bound,12.60,% Slots,,,0.00,5.25,
63.508675835,S1-C3,Retiring.Microcode_Sequencer,7.47,% Slots,,idq.ms_uops,0.00,5.24,<==
63.508675835,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.97,% Clocks,,idq.ms_switches,0.00,5.24,
63.508675835,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
63.508675835,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,103.60,% Clocks,,,0.00,5.26,
63.508675835,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
63.508675835,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
63.508675835,S1-C5,Frontend_Bound,30.68,% Slots,,,0.00,5.25,
63.508675835,S1-C5,Backend_Bound,31.79,% Slots,,,0.00,5.25,
63.508675835,S1-C5,Retiring,32.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
63.508675835,S1-C5,Frontend_Bound.Frontend_Latency,20.86,% Slots,,rs_events.empty_end,0.00,5.25,
63.508675835,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.55,% Slots,,,0.00,5.24,
63.508675835,S1-C5,Backend_Bound.Memory_Bound,20.54,% Slots,,,0.00,5.24,
63.508675835,S1-C5,Backend_Bound.Core_Bound,11.25,% Slots,,,0.00,5.24,
63.508675835,S1-C5,Retiring.Microcode_Sequencer,5.49,% Slots,,idq.ms_uops,0.00,5.24,<==
63.508675835,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
63.508675835,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.64,% Clocks,,idq.ms_switches,0.00,5.25,
63.508675835,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.98,% Core_Clocks,,,0.00,5.25,
63.508675835,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.58,% Core_Clocks,,,0.00,5.25,
63.508675835,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
63.508675835,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.11,% Clocks,,,0.00,5.26,
63.508675835,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
63.508675835,S1-C6,Frontend_Bound,28.20,% Slots,,,0.00,5.25,
63.508675835,S1-C6,Bad_Speculation,10.77,% Slots,,,0.00,5.25,
63.508675835,S1-C6,Backend_Bound,37.85,% Slots,,,0.00,5.25,
63.508675835,S1-C6,Retiring,26.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
63.508675835,S1-C6,Bad_Speculation.Branch_Mispredicts,10.29,% Slots,,br_misp_retired.all_branches,0.00,5.25,
63.508675835,S1-C6,Backend_Bound.Memory_Bound,14.03,% Slots,,,0.00,5.25,
63.508675835,S1-C6,Backend_Bound.Core_Bound,23.82,% Slots,,,0.00,5.25,
63.508675835,S1-C6,Retiring.Microcode_Sequencer,8.01,% Slots,,idq.ms_uops,0.00,5.24,
63.508675835,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.67,% Clocks,,idq.ms_switches,0.00,5.25,
63.508675835,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
63.508675835,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.20,% Clocks,,,0.00,5.25,<==
63.508675835,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
63.508675835,S1-C7,Frontend_Bound,31.29,% Slots,,,0.00,5.25,
63.508675835,S1-C7,Bad_Speculation,10.41,% Slots,,,0.00,5.25,
63.508675835,S1-C7,Backend_Bound,35.79,% Slots,,,0.00,5.25,
63.508675835,S1-C7,Retiring,27.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
63.508675835,S1-C7,Bad_Speculation.Branch_Mispredicts,10.17,% Slots,,br_misp_retired.all_branches,0.00,5.24,
63.508675835,S1-C7,Backend_Bound.Memory_Bound,27.72,% Slots,,,0.00,5.24,
63.508675835,S1-C7,Retiring.Microcode_Sequencer,8.63,% Slots,,idq.ms_uops,0.00,5.25,
63.508675835,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.87,% Clocks,,idq.ms_switches,0.00,5.25,
63.508675835,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,<==
63.508675835,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
63.508675835,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
63.508675835,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
63.508675835,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
63.508675835,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
63.508675835,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
63.508675835,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
63.508675835,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
63.508675835,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
63.508675835,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
63.508675835,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
63.508675835,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
63.508675835,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
63.508675835,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
63.508675835,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
63.508675835,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
63.508675835,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
64.980896733,S0-C0,Frontend_Bound,30.43,% Slots,,,0.00,5.16,<==
64.980896733,S0-C0,Bad_Speculation,15.55,% Slots,,,0.00,5.16,
64.980896733,S0-C0,Backend_Bound,15.44,% Slots,,,0.00,5.16,
64.980896733,S0-C0,Frontend_Bound.Frontend_Latency,19.59,% Slots,,rs_events.empty_end,0.00,5.16,
64.980896733,S0-C0,Frontend_Bound.Frontend_Bandwidth,21.85,% Slots,,,0.00,5.16,
64.980896733,S0-C0,Bad_Speculation.Branch_Mispredicts,15.37,% Slots,,br_misp_retired.all_branches,0.00,5.16,
64.980896733,S0-C0,Backend_Bound.Memory_Bound,22.93,% Slots,,,0.00,5.16,
64.980896733,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.35,
64.980896733,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
64.980896733,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.10,% Core_Clocks,,,0.00,5.16,
64.980896733,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
64.980896733,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
64.980896733,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
64.980896733,S0-C1,Frontend_Bound,35.82,% Slots,,,0.00,5.16,
64.980896733,S0-C1,Bad_Speculation,13.21,% Slots,,,0.00,5.16,
64.980896733,S0-C1,Backend_Bound,21.90,% Slots,,,0.00,5.16,
64.980896733,S0-C1,Frontend_Bound.Frontend_Latency,35.07,% Slots,,rs_events.empty_end,0.00,5.16,
64.980896733,S0-C1,Bad_Speculation.Branch_Mispredicts,13.00,% Slots,,br_misp_retired.all_branches,0.00,5.16,
64.980896733,S0-C1,Backend_Bound.Memory_Bound,20.86,% Slots,,,0.00,5.16,
64.980896733,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.69,% Clocks,,,0.00,5.35,
64.980896733,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
64.980896733,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
64.980896733,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
64.980896733,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
64.980896733,S0-C2,Frontend_Bound,39.59,% Slots,,,0.00,5.16,<==
64.980896733,S0-C2,Bad_Speculation,14.58,% Slots,,,0.00,5.16,
64.980896733,S0-C2,Backend_Bound,14.44,% Slots,,,0.00,5.16,
64.980896733,S0-C2,Frontend_Bound.Frontend_Latency,25.38,% Slots,,rs_events.empty_end,0.00,5.16,
64.980896733,S0-C2,Frontend_Bound.Frontend_Bandwidth,21.42,% Slots,,,0.00,5.16,
64.980896733,S0-C2,Bad_Speculation.Branch_Mispredicts,14.40,% Slots,,br_misp_retired.all_branches,0.00,5.16,
64.980896733,S0-C2,Backend_Bound.Memory_Bound,14.30,% Slots,,,0.00,5.16,
64.980896733,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.51,% Clocks,,,0.00,5.34,
64.980896733,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
64.980896733,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.69,% Core_Clocks,,,0.00,5.16,
64.980896733,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.09,% Core_Clocks,,,0.00,5.43,
64.980896733,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
64.980896733,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
64.980896733,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
64.980896733,S0-C3,Frontend_Bound,30.78,% Slots,,,0.00,5.16,
64.980896733,S0-C3,Bad_Speculation,17.38,% Slots,,,0.00,5.16,
64.980896733,S0-C3,Backend_Bound,15.44,% Slots,,,0.00,5.16,
64.980896733,S0-C3,Frontend_Bound.Frontend_Latency,18.73,% Slots,,rs_events.empty_end,0.00,5.16,
64.980896733,S0-C3,Bad_Speculation.Branch_Mispredicts,17.20,% Slots,,br_misp_retired.all_branches,0.00,5.16,
64.980896733,S0-C3,Backend_Bound.Memory_Bound,11.98,% Slots,,,0.00,5.16,
64.980896733,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.95,% Clocks,,,0.00,5.35,
64.980896733,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
64.980896733,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
64.980896733,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
64.980896733,S0-C4,Frontend_Bound,35.73,% Slots,,,0.00,5.16,
64.980896733,S0-C4,Bad_Speculation,16.26,% Slots,,,0.00,5.16,
64.980896733,S0-C4,Backend_Bound,17.52,% Slots,,,0.00,5.16,
64.980896733,S0-C4,Frontend_Bound.Frontend_Latency,21.47,% Slots,,rs_events.empty_end,0.00,5.16,
64.980896733,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.52,% Slots,,,0.00,5.16,
64.980896733,S0-C4,Bad_Speculation.Branch_Mispredicts,16.05,% Slots,,br_misp_retired.all_branches,0.00,5.15,
64.980896733,S0-C4,Backend_Bound.Core_Bound,10.63,% Slots,,,0.00,5.16,
64.980896733,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.35,
64.980896733,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
64.980896733,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.99,% Core_Clocks,,,0.00,5.16,
64.980896733,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
64.980896733,S0-C5,Frontend_Bound,36.04,% Slots,,,0.00,5.15,
64.980896733,S0-C5,Bad_Speculation,19.58,% Slots,,,0.00,5.15,
64.980896733,S0-C5,Backend_Bound,15.57,% Slots,,,0.00,5.15,
64.980896733,S0-C5,Frontend_Bound.Frontend_Latency,26.25,% Slots,,rs_events.empty_end,0.00,5.15,
64.980896733,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.68,% Slots,,,0.00,5.15,
64.980896733,S0-C5,Bad_Speculation.Branch_Mispredicts,19.29,% Slots,,br_misp_retired.all_branches,0.00,5.15,
64.980896733,S0-C5,Backend_Bound.Memory_Bound,10.75,% Slots,,,0.00,5.15,
64.980896733,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
64.980896733,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.07,% Core_Clocks,,,0.00,5.17,
64.980896733,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
64.980896733,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
64.980896733,S0-C5-T0,MUX,5.15,%,,,0.00,100.0,
64.980896733,S0-C6,Frontend_Bound,35.49,% Slots,,,0.00,5.16,
64.980896733,S0-C6,Bad_Speculation,13.81,% Slots,,,0.00,5.16,
64.980896733,S0-C6,Backend_Bound,21.94,% Slots,,,0.00,5.16,
64.980896733,S0-C6,Frontend_Bound.Frontend_Latency,27.08,% Slots,,rs_events.empty_end,0.00,5.16,
64.980896733,S0-C6,Bad_Speculation.Branch_Mispredicts,13.61,% Slots,,br_misp_retired.all_branches,0.00,5.16,
64.980896733,S0-C6,Backend_Bound.Memory_Bound,16.63,% Slots,,,0.00,5.16,
64.980896733,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.82,% Clocks,,,0.00,5.35,
64.980896733,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
64.980896733,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
64.980896733,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
64.980896733,S0-C7,Frontend_Bound,32.05,% Slots,,,0.00,5.16,<==
64.980896733,S0-C7,Bad_Speculation,20.73,% Slots,,,0.00,5.16,
64.980896733,S0-C7,Backend_Bound,15.63,% Slots,,,0.00,5.16,
64.980896733,S0-C7,Frontend_Bound.Frontend_Latency,21.70,% Slots,,rs_events.empty_end,0.00,5.16,
64.980896733,S0-C7,Frontend_Bound.Frontend_Bandwidth,21.04,% Slots,,,0.00,5.16,
64.980896733,S0-C7,Bad_Speculation.Branch_Mispredicts,20.41,% Slots,,br_misp_retired.all_branches,0.00,5.16,
64.980896733,S0-C7,Backend_Bound.Memory_Bound,12.04,% Slots,,,0.00,5.16,
64.980896733,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.35,
64.980896733,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
64.980896733,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.30,% Core_Clocks,,,0.00,5.17,
64.980896733,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.13,% Core_Clocks,,,0.00,5.43,
64.980896733,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
64.980896733,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
64.980896733,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
64.980896733,S1-C0,Frontend_Bound,35.76,% Slots,,,0.00,5.16,
64.980896733,S1-C0,Bad_Speculation,16.72,% Slots,,,0.00,5.16,
64.980896733,S1-C0,Backend_Bound,20.28,% Slots,,,0.00,5.16,
64.980896733,S1-C0,Frontend_Bound.Frontend_Latency,23.67,% Slots,,rs_events.empty_end,0.00,5.16,
64.980896733,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.44,% Slots,,,0.00,5.16,
64.980896733,S1-C0,Bad_Speculation.Branch_Mispredicts,16.51,% Slots,,br_misp_retired.all_branches,0.00,5.16,
64.980896733,S1-C0,Backend_Bound.Memory_Bound,11.11,% Slots,,,0.00,5.16,
64.980896733,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
64.980896733,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.06,% Core_Clocks,,,0.00,5.17,
64.980896733,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
64.980896733,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
64.980896733,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.99,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
64.980896733,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
64.980896733,S1-C1,Frontend_Bound,34.40,% Slots,,,0.00,5.16,
64.980896733,S1-C1,Bad_Speculation,20.68,% Slots,,,0.00,5.16,
64.980896733,S1-C1,Backend_Bound,15.29,% Slots,,,0.00,5.16,
64.980896733,S1-C1,Frontend_Bound.Frontend_Latency,19.19,% Slots,,rs_events.empty_end,0.00,5.16,
64.980896733,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.32,% Slots,,,0.00,5.16,
64.980896733,S1-C1,Bad_Speculation.Branch_Mispredicts,20.36,% Slots,,br_misp_retired.all_branches,0.00,5.16,
64.980896733,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.71,% Clocks,,,0.00,5.35,
64.980896733,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
64.980896733,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.45,% Core_Clocks,,,0.00,5.17,
64.980896733,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.34,% Core_Clocks,,,0.00,5.44,
64.980896733,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
64.980896733,S1-C2,Frontend_Bound,35.65,% Slots,,,0.00,5.16,
64.980896733,S1-C2,Bad_Speculation,10.86,% Slots,,,0.00,5.16,
64.980896733,S1-C2,Backend_Bound,14.71,% Slots,,,0.00,5.16,
64.980896733,S1-C2,Frontend_Bound.Frontend_Latency,21.24,% Slots,,rs_events.empty_end,0.00,5.16,
64.980896733,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.48,% Slots,,,0.00,5.16,
64.980896733,S1-C2,Bad_Speculation.Branch_Mispredicts,10.66,% Slots,,br_misp_retired.all_branches,0.00,5.16,
64.980896733,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.57,% Clocks,,,0.00,5.35,
64.980896733,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
64.980896733,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
64.980896733,S1-C3,Frontend_Bound,35.99,% Slots,,,0.00,5.16,
64.980896733,S1-C3,Bad_Speculation,13.64,% Slots,,,0.00,5.16,
64.980896733,S1-C3,Backend_Bound,20.80,% Slots,,,0.00,5.16,
64.980896733,S1-C3,Frontend_Bound.Frontend_Latency,25.54,% Slots,,rs_events.empty_end,0.00,5.16,
64.980896733,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.99,% Slots,,,0.00,5.16,
64.980896733,S1-C3,Bad_Speculation.Branch_Mispredicts,13.46,% Slots,,br_misp_retired.all_branches,0.00,5.16,
64.980896733,S1-C3,Backend_Bound.Memory_Bound,13.64,% Slots,,,0.00,5.16,
64.980896733,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.70,% Clocks,,,0.00,5.35,
64.980896733,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
64.980896733,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.72,% Core_Clocks,,,0.00,5.17,
64.980896733,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
64.980896733,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
64.980896733,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
64.980896733,S1-C4,Frontend_Bound,38.39,% Slots,,,0.00,5.16,
64.980896733,S1-C4,Bad_Speculation,14.29,% Slots,,,0.00,5.16,
64.980896733,S1-C4,Backend_Bound,18.24,% Slots,,,0.00,5.16,
64.980896733,S1-C4,Frontend_Bound.Frontend_Latency,28.79,% Slots,,rs_events.empty_end,0.00,5.16,
64.980896733,S1-C4,Bad_Speculation.Branch_Mispredicts,14.04,% Slots,,br_misp_retired.all_branches,0.00,5.16,
64.980896733,S1-C4,Backend_Bound.Memory_Bound,11.64,% Slots,,,0.00,5.16,
64.980896733,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.92,% Clocks,,,0.00,5.35,
64.980896733,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
64.980896733,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
64.980896733,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
64.980896733,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
64.980896733,S1-C5,Frontend_Bound,36.00,% Slots,,,0.00,5.16,
64.980896733,S1-C5,Bad_Speculation,16.30,% Slots,,,0.00,5.16,
64.980896733,S1-C5,Backend_Bound,18.15,% Slots,,,0.00,5.16,
64.980896733,S1-C5,Frontend_Bound.Frontend_Latency,23.44,% Slots,,rs_events.empty_end,0.00,5.16,
64.980896733,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.33,% Slots,,,0.00,5.16,
64.980896733,S1-C5,Bad_Speculation.Branch_Mispredicts,16.04,% Slots,,br_misp_retired.all_branches,0.00,5.16,
64.980896733,S1-C5,Backend_Bound.Memory_Bound,10.45,% Slots,,,0.00,5.16,
64.980896733,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,<==
64.980896733,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.32,
64.980896733,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
64.980896733,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
64.980896733,S1-C6,Frontend_Bound,29.28,% Slots,,,0.00,5.16,
64.980896733,S1-C6,Bad_Speculation,16.81,% Slots,,,0.00,5.16,
64.980896733,S1-C6,Backend_Bound,17.15,% Slots,,,0.00,5.16,
64.980896733,S1-C6,Frontend_Bound.Frontend_Latency,23.53,% Slots,,rs_events.empty_end,0.00,5.16,
64.980896733,S1-C6,Bad_Speculation.Branch_Mispredicts,16.66,% Slots,,br_misp_retired.all_branches,0.00,5.16,
64.980896733,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
64.980896733,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
64.980896733,S1-C7,Frontend_Bound,35.26,% Slots,,,0.00,5.16,
64.980896733,S1-C7,Bad_Speculation,15.28,% Slots,,,0.00,5.16,
64.980896733,S1-C7,Backend_Bound,18.98,% Slots,,,0.00,5.16,
64.980896733,S1-C7,Frontend_Bound.Frontend_Latency,23.98,% Slots,,rs_events.empty_end,0.00,5.16,
64.980896733,S1-C7,Frontend_Bound.Frontend_Bandwidth,10.83,% Slots,,,0.00,5.16,
64.980896733,S1-C7,Bad_Speculation.Branch_Mispredicts,15.10,% Slots,,br_misp_retired.all_branches,0.00,5.16,
64.980896733,S1-C7,Backend_Bound.Memory_Bound,14.15,% Slots,,,0.00,5.16,
64.980896733,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.34,
64.980896733,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
64.980896733,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.07,% Core_Clocks,,,0.00,5.17,
64.980896733,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.33,
64.980896733,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
64.980896733,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
64.980896733,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
64.980896733,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
64.980896733,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
64.980896733,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
64.980896733,S0-C4-T1,MUX,5.15,%,,,0.00,100.0,
64.980896733,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
64.980896733,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
64.980896733,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
64.980896733,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
64.980896733,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
64.980896733,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
64.980896733,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
64.980896733,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
64.980896733,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
64.980896733,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
64.980896733,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
66.488419058,S0-C0,Frontend_Bound,27.74,% Slots,,,0.00,5.31,
66.488419058,S0-C0,Bad_Speculation,17.21,% Slots,,,0.00,5.31,
66.488419058,S0-C0,Backend_Bound,24.81,% Slots,,,0.00,5.31,
66.488419058,S0-C0,Frontend_Bound.Frontend_Latency,24.51,% Slots,,rs_events.empty_end,0.00,5.31,
66.488419058,S0-C0,Bad_Speculation.Branch_Mispredicts,17.01,% Slots,,br_misp_retired.all_branches,0.00,5.31,
66.488419058,S0-C0,Backend_Bound.Memory_Bound,13.02,% Slots,,,0.00,5.31,
66.488419058,S0-C0,Backend_Bound.Core_Bound,11.79,% Slots,,,0.00,5.31,
66.488419058,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
66.488419058,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
66.488419058,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
66.488419058,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
66.488419058,S0-C1,Frontend_Bound,29.91,% Slots,,,0.00,5.31,
66.488419058,S0-C1,Bad_Speculation,15.65,% Slots,,,0.00,5.31,
66.488419058,S0-C1,Backend_Bound,24.33,% Slots,,,0.00,5.31,
66.488419058,S0-C1,Retiring,31.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
66.488419058,S0-C1,Frontend_Bound.Frontend_Latency,20.07,% Slots,,rs_events.empty_end,0.00,5.31,
66.488419058,S0-C1,Bad_Speculation.Branch_Mispredicts,15.34,% Slots,,br_misp_retired.all_branches,0.00,5.31,
66.488419058,S0-C1,Backend_Bound.Memory_Bound,10.92,% Slots,,,0.00,5.31,
66.488419058,S0-C1,Backend_Bound.Core_Bound,13.41,% Slots,,,0.00,5.31,
66.488419058,S0-C1,Retiring.Microcode_Sequencer,1.86,% Slots,,idq.ms_uops,0.00,5.05,<==
66.488419058,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
66.488419058,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.39,% Clocks,,idq.ms_switches,0.00,5.11,
66.488419058,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
66.488419058,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
66.488419058,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.10,% Clocks,,,0.00,5.07,
66.488419058,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
66.488419058,S0-C2,Frontend_Bound,28.71,% Slots,,,0.00,5.31,
66.488419058,S0-C2,Bad_Speculation,13.08,% Slots,,,0.00,5.31,
66.488419058,S0-C2,Backend_Bound,30.24,% Slots,,,0.00,5.31,<==
66.488419058,S0-C2,Frontend_Bound.Frontend_Latency,22.07,% Slots,,rs_events.empty_end,0.00,5.31,
66.488419058,S0-C2,Bad_Speculation.Branch_Mispredicts,12.91,% Slots,,br_misp_retired.all_branches,0.00,5.31,
66.488419058,S0-C2,Backend_Bound.Memory_Bound,17.54,% Slots,,,0.00,5.31,
66.488419058,S0-C2,Backend_Bound.Core_Bound,12.70,% Slots,,,0.00,5.31,
66.488419058,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.11,
66.488419058,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
66.488419058,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
66.488419058,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
66.488419058,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.86,% Clocks,,,0.00,5.07,
66.488419058,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
66.488419058,S0-C3,Frontend_Bound,31.53,% Slots,,,0.00,5.31,
66.488419058,S0-C3,Bad_Speculation,14.34,% Slots,,,0.00,5.31,
66.488419058,S0-C3,Backend_Bound,26.50,% Slots,,,0.00,5.31,
66.488419058,S0-C3,Frontend_Bound.Frontend_Latency,20.64,% Slots,,rs_events.empty_end,0.00,5.31,<==
66.488419058,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.97,% Slots,,,0.00,5.29,
66.488419058,S0-C3,Bad_Speculation.Branch_Mispredicts,14.12,% Slots,,br_misp_retired.all_branches,0.00,5.31,
66.488419058,S0-C3,Backend_Bound.Memory_Bound,13.52,% Slots,,,0.00,5.31,
66.488419058,S0-C3,Backend_Bound.Core_Bound,12.98,% Slots,,,0.00,5.31,
66.488419058,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.93,% Clocks,,,0.00,5.11,
66.488419058,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
66.488419058,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.75,% Core_Clocks,,,0.00,5.32,
66.488419058,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.50,% Core_Clocks,,,0.00,5.31,
66.488419058,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
66.488419058,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
66.488419058,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.34,% Clocks,,,0.00,5.08,
66.488419058,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
66.488419058,S0-C4,Frontend_Bound,29.09,% Slots,,,0.00,5.31,
66.488419058,S0-C4,Bad_Speculation,12.02,% Slots,,,0.00,5.31,
66.488419058,S0-C4,Backend_Bound,28.78,% Slots,,,0.00,5.31,
66.488419058,S0-C4,Frontend_Bound.Frontend_Latency,20.65,% Slots,,rs_events.empty_end,0.00,5.31,
66.488419058,S0-C4,Bad_Speculation.Branch_Mispredicts,11.78,% Slots,,br_misp_retired.all_branches,0.00,5.31,
66.488419058,S0-C4,Backend_Bound.Memory_Bound,14.27,% Slots,,,0.00,5.31,
66.488419058,S0-C4,Backend_Bound.Core_Bound,14.52,% Slots,,,0.00,5.31,
66.488419058,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.11,
66.488419058,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
66.488419058,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
66.488419058,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
66.488419058,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.34,% Clocks,,,0.00,5.07,
66.488419058,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
66.488419058,S0-C5,Frontend_Bound,23.29,% Slots,,,0.00,5.31,
66.488419058,S0-C5,Bad_Speculation,19.44,% Slots,,,0.00,5.31,
66.488419058,S0-C5,Backend_Bound,22.71,% Slots,,,0.00,5.31,
66.488419058,S0-C5,Frontend_Bound.Frontend_Latency,17.96,% Slots,,rs_events.empty_end,0.00,5.31,
66.488419058,S0-C5,Bad_Speculation.Branch_Mispredicts,19.27,% Slots,,br_misp_retired.all_branches,0.00,5.31,
66.488419058,S0-C5,Backend_Bound.Memory_Bound,14.24,% Slots,,,0.00,5.31,
66.488419058,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.11,
66.488419058,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
66.488419058,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
66.488419058,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
66.488419058,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
66.488419058,S0-C6,Frontend_Bound,30.58,% Slots,,,0.00,5.31,
66.488419058,S0-C6,Bad_Speculation,15.28,% Slots,,,0.00,5.31,
66.488419058,S0-C6,Backend_Bound,23.97,% Slots,,,0.00,5.31,
66.488419058,S0-C6,Frontend_Bound.Frontend_Latency,23.33,% Slots,,rs_events.empty_end,0.00,5.31,
66.488419058,S0-C6,Bad_Speculation.Branch_Mispredicts,15.07,% Slots,,br_misp_retired.all_branches,0.00,5.31,
66.488419058,S0-C6,Backend_Bound.Memory_Bound,10.99,% Slots,,,0.00,5.31,
66.488419058,S0-C6,Backend_Bound.Core_Bound,12.98,% Slots,,,0.00,5.31,
66.488419058,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
66.488419058,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
66.488419058,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
66.488419058,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
66.488419058,S0-C7,Frontend_Bound,25.65,% Slots,,,0.00,5.31,
66.488419058,S0-C7,Bad_Speculation,17.50,% Slots,,,0.00,5.31,
66.488419058,S0-C7,Backend_Bound,24.71,% Slots,,,0.00,5.31,
66.488419058,S0-C7,Frontend_Bound.Frontend_Latency,19.27,% Slots,,rs_events.empty_end,0.00,5.31,
66.488419058,S0-C7,Bad_Speculation.Branch_Mispredicts,17.30,% Slots,,br_misp_retired.all_branches,0.00,5.31,
66.488419058,S0-C7,Backend_Bound.Memory_Bound,10.70,% Slots,,,0.00,5.31,
66.488419058,S0-C7,Backend_Bound.Core_Bound,14.01,% Slots,,,0.00,5.31,
66.488419058,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
66.488419058,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
66.488419058,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
66.488419058,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.18,% Clocks,,,0.00,5.08,
66.488419058,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
66.488419058,S1-C0,Frontend_Bound,32.70,% Slots,,,0.00,5.31,
66.488419058,S1-C0,Bad_Speculation,15.87,% Slots,,,0.00,5.31,
66.488419058,S1-C0,Backend_Bound,19.11,% Slots,,,0.00,5.31,
66.488419058,S1-C0,Frontend_Bound.Frontend_Latency,21.64,% Slots,,rs_events.empty_end,0.00,5.31,
66.488419058,S1-C0,Bad_Speculation.Branch_Mispredicts,15.67,% Slots,,br_misp_retired.all_branches,0.00,5.31,
66.488419058,S1-C0,Backend_Bound.Memory_Bound,12.54,% Slots,,,0.00,5.31,
66.488419058,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.1,
66.488419058,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
66.488419058,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
66.488419058,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
66.488419058,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
66.488419058,S1-C1,Frontend_Bound,26.17,% Slots,,,0.00,5.31,
66.488419058,S1-C1,Bad_Speculation,20.88,% Slots,,,0.00,5.31,
66.488419058,S1-C1,Backend_Bound,22.04,% Slots,,,0.00,5.31,
66.488419058,S1-C1,Frontend_Bound.Frontend_Latency,16.73,% Slots,,rs_events.empty_end,0.00,5.31,
66.488419058,S1-C1,Bad_Speculation.Branch_Mispredicts,20.57,% Slots,,br_misp_retired.all_branches,0.00,5.31,
66.488419058,S1-C1,Backend_Bound.Memory_Bound,14.14,% Slots,,,0.00,5.31,
66.488419058,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
66.488419058,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
66.488419058,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.50,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
66.488419058,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
66.488419058,S1-C2,Frontend_Bound,33.43,% Slots,,,0.00,5.31,
66.488419058,S1-C2,Bad_Speculation,11.71,% Slots,,,0.00,5.31,
66.488419058,S1-C2,Backend_Bound,18.30,% Slots,,,0.00,5.31,
66.488419058,S1-C2,Frontend_Bound.Frontend_Latency,19.94,% Slots,,rs_events.empty_end,0.00,5.31,
66.488419058,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.65,% Slots,,,0.00,5.3,
66.488419058,S1-C2,Bad_Speculation.Branch_Mispredicts,11.52,% Slots,,br_misp_retired.all_branches,0.00,5.31,
66.488419058,S1-C2,Backend_Bound.Memory_Bound,10.57,% Slots,,,0.00,5.31,
66.488419058,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.1,
66.488419058,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
66.488419058,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.19,% Core_Clocks,,,0.00,5.31,
66.488419058,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.20,% Core_Clocks,,,0.00,5.32,
66.488419058,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
66.488419058,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
66.488419058,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
66.488419058,S1-C3,Frontend_Bound,33.03,% Slots,,,0.00,5.31,
66.488419058,S1-C3,Bad_Speculation,12.52,% Slots,,,0.00,5.31,
66.488419058,S1-C3,Backend_Bound,24.14,% Slots,,,0.00,5.31,
66.488419058,S1-C3,Frontend_Bound.Frontend_Latency,22.45,% Slots,,rs_events.empty_end,0.00,5.31,
66.488419058,S1-C3,Bad_Speculation.Branch_Mispredicts,12.38,% Slots,,br_misp_retired.all_branches,0.00,5.31,
66.488419058,S1-C3,Backend_Bound.Memory_Bound,15.04,% Slots,,,0.00,5.31,
66.488419058,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.78,% Clocks,,,0.00,5.1,
66.488419058,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
66.488419058,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
66.488419058,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
66.488419058,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
66.488419058,S1-C4,Frontend_Bound,29.05,% Slots,,,0.00,5.31,
66.488419058,S1-C4,Bad_Speculation,17.47,% Slots,,,0.00,5.31,
66.488419058,S1-C4,Backend_Bound,16.88,% Slots,,,0.00,5.31,
66.488419058,S1-C4,Retiring,31.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
66.488419058,S1-C4,Frontend_Bound.Frontend_Latency,18.57,% Slots,,rs_events.empty_end,0.00,5.31,
66.488419058,S1-C4,Frontend_Bound.Frontend_Bandwidth,10.07,% Slots,,,0.00,5.31,
66.488419058,S1-C4,Bad_Speculation.Branch_Mispredicts,17.31,% Slots,,br_misp_retired.all_branches,0.00,5.31,
66.488419058,S1-C4,Retiring.Microcode_Sequencer,1.57,% Slots,,idq.ms_uops,0.00,5.05,<==
66.488419058,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
66.488419058,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.15,% Clocks,,idq.ms_switches,0.00,5.1,
66.488419058,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
66.488419058,S1-C5,Frontend_Bound,28.22,% Slots,,,0.00,5.31,
66.488419058,S1-C5,Bad_Speculation,15.29,% Slots,,,0.00,5.31,
66.488419058,S1-C5,Backend_Bound,24.04,% Slots,,,0.00,5.31,
66.488419058,S1-C5,Frontend_Bound.Frontend_Latency,19.19,% Slots,,rs_events.empty_end,0.00,5.31,<==
66.488419058,S1-C5,Bad_Speculation.Branch_Mispredicts,15.07,% Slots,,br_misp_retired.all_branches,0.00,5.31,
66.488419058,S1-C5,Backend_Bound.Memory_Bound,18.05,% Slots,,,0.00,5.3,
66.488419058,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.11,
66.488419058,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
66.488419058,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
66.488419058,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
66.488419058,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
66.488419058,S1-C6,Frontend_Bound,30.06,% Slots,,,0.00,5.31,
66.488419058,S1-C6,Bad_Speculation,13.90,% Slots,,,0.00,5.31,
66.488419058,S1-C6,Backend_Bound,21.11,% Slots,,,0.00,5.31,
66.488419058,S1-C6,Frontend_Bound.Frontend_Latency,19.52,% Slots,,rs_events.empty_end,0.00,5.31,
66.488419058,S1-C6,Bad_Speculation.Branch_Mispredicts,13.76,% Slots,,br_misp_retired.all_branches,0.00,5.31,
66.488419058,S1-C6,Backend_Bound.Core_Bound,11.23,% Slots,,,0.00,5.31,
66.488419058,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.21,% Clocks,,,0.00,5.1,
66.488419058,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
66.488419058,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
66.488419058,S1-C7,Frontend_Bound,26.44,% Slots,,,0.00,5.31,
66.488419058,S1-C7,Bad_Speculation,16.35,% Slots,,,0.00,5.31,
66.488419058,S1-C7,Backend_Bound,25.81,% Slots,,,0.00,5.31,
66.488419058,S1-C7,Frontend_Bound.Frontend_Latency,15.33,% Slots,,rs_events.empty_end,0.00,5.31,
66.488419058,S1-C7,Bad_Speculation.Branch_Mispredicts,16.16,% Slots,,br_misp_retired.all_branches,0.00,5.31,
66.488419058,S1-C7,Backend_Bound.Memory_Bound,12.38,% Slots,,,0.00,5.3,
66.488419058,S1-C7,Backend_Bound.Core_Bound,13.43,% Slots,,,0.00,5.3,
66.488419058,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.16,% Clocks,,,0.00,5.11,
66.488419058,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
66.488419058,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
66.488419058,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
66.488419058,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.87,% Clocks,,,0.00,5.09,
66.488419058,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
66.488419058,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
66.488419058,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
66.488419058,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
66.488419058,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
66.488419058,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
66.488419058,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
66.488419058,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
66.488419058,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
66.488419058,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
66.488419058,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
66.488419058,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
66.488419058,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
66.488419058,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
66.488419058,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
66.488419058,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
66.488419058,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
67.935226496,S0-C0,Backend_Bound,13.42,% Slots,,,0.00,5.25,<==
67.935226496,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
67.935226496,S0-C1,Frontend_Bound,32.19,% Slots,,,0.00,5.24,
67.935226496,S0-C1,Bad_Speculation,14.12,% Slots,,,0.00,5.24,
67.935226496,S0-C1,Backend_Bound,25.60,% Slots,,,0.00,5.24,
67.935226496,S0-C1,Frontend_Bound.Frontend_Latency,27.65,% Slots,,rs_events.empty_end,0.00,5.24,
67.935226496,S0-C1,Bad_Speculation.Branch_Mispredicts,13.84,% Slots,,br_misp_retired.all_branches,0.00,5.24,
67.935226496,S0-C1,Backend_Bound.Memory_Bound,26.30,% Slots,,,0.00,5.24,
67.935226496,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.54,% Clocks,,,0.00,5.25,
67.935226496,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
67.935226496,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
67.935226496,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
67.935226496,S0-C2,Frontend_Bound,29.15,% Slots,,,0.00,5.25,
67.935226496,S0-C2,Bad_Speculation,14.09,% Slots,,,0.00,5.25,
67.935226496,S0-C2,Backend_Bound,29.43,% Slots,,,0.00,5.25,
67.935226496,S0-C2,Frontend_Bound.Frontend_Latency,16.94,% Slots,,rs_events.empty_end,0.00,5.25,
67.935226496,S0-C2,Bad_Speculation.Branch_Mispredicts,13.92,% Slots,,br_misp_retired.all_branches,0.00,5.25,
67.935226496,S0-C2,Backend_Bound.Core_Bound,20.19,% Slots,,,0.00,5.24,
67.935226496,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.90,% Clocks,,,0.00,5.25,
67.935226496,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
67.935226496,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.98,% Clocks,,,0.00,5.26,<==
67.935226496,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
67.935226496,S0-C3,Frontend_Bound,23.50,% Slots,,,0.00,5.25,<==
67.935226496,S0-C3,Bad_Speculation,12.08,% Slots,,,0.00,5.25,
67.935226496,S0-C3,Backend_Bound,21.12,% Slots,,,0.00,5.25,
67.935226496,S0-C3,Bad_Speculation.Branch_Mispredicts,11.90,% Slots,,br_misp_retired.all_branches,0.00,5.25,
67.935226496,S0-C3,Backend_Bound.Memory_Bound,12.59,% Slots,,,0.00,5.25,
67.935226496,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
67.935226496,S0-C4,Frontend_Bound,28.37,% Slots,,,0.00,5.26,
67.935226496,S0-C4,Bad_Speculation,13.30,% Slots,,,0.00,5.26,
67.935226496,S0-C4,Backend_Bound,21.43,% Slots,,,0.00,5.26,
67.935226496,S0-C4,Frontend_Bound.Frontend_Latency,25.42,% Slots,,rs_events.empty_end,0.00,5.24,
67.935226496,S0-C4,Bad_Speculation.Branch_Mispredicts,13.10,% Slots,,br_misp_retired.all_branches,0.00,5.25,
67.935226496,S0-C4,Backend_Bound.Core_Bound,12.29,% Slots,,,0.00,5.24,
67.935226496,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.25,
67.935226496,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
67.935226496,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
67.935226496,S0-C5,Frontend_Bound,35.50,% Slots,,,0.00,5.25,
67.935226496,S0-C5,Backend_Bound,28.07,% Slots,,,0.00,5.24,
67.935226496,S0-C5,Frontend_Bound.Frontend_Latency,23.90,% Slots,,rs_events.empty_end,0.00,5.25,
67.935226496,S0-C5,Backend_Bound.Memory_Bound,12.09,% Slots,,,0.00,5.24,
67.935226496,S0-C5,Backend_Bound.Core_Bound,15.98,% Slots,,,0.00,5.24,
67.935226496,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.73,% Clocks,,,0.00,5.25,
67.935226496,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
67.935226496,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
67.935226496,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
67.935226496,S0-C5-T0,MUX,5.24,%,,,0.00,100.0,
67.935226496,S0-C6,Frontend_Bound,30.02,% Slots,,,0.00,5.24,
67.935226496,S0-C6,Bad_Speculation,16.79,% Slots,,,0.00,5.24,
67.935226496,S0-C6,Backend_Bound,24.65,% Slots,,,0.00,5.24,
67.935226496,S0-C6,Frontend_Bound.Frontend_Latency,18.98,% Slots,,rs_events.empty_end,0.00,5.24,
67.935226496,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.08,% Slots,,,0.00,5.24,
67.935226496,S0-C6,Bad_Speculation.Branch_Mispredicts,16.47,% Slots,,br_misp_retired.all_branches,0.00,5.24,
67.935226496,S0-C6,Backend_Bound.Memory_Bound,13.45,% Slots,,,0.00,5.24,
67.935226496,S0-C6,Backend_Bound.Core_Bound,11.19,% Slots,,,0.00,5.24,
67.935226496,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.25,
67.935226496,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
67.935226496,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.19,% Core_Clocks,,,0.00,5.25,
67.935226496,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.01,% Core_Clocks,,,0.00,5.25,
67.935226496,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
67.935226496,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.69,% Clocks,,,0.00,5.26,
67.935226496,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
67.935226496,S0-C7,Backend_Bound,15.28,% Slots,,,0.00,5.25,
67.935226496,S0-C7,Backend_Bound.Core_Bound,10.15,% Slots,,,0.00,5.25,
67.935226496,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.89,% Clocks,,,0.00,5.26,<==
67.935226496,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
67.935226496,S1-C0,Frontend_Bound,20.09,% Slots,,,0.00,5.25,<==
67.935226496,S1-C0,Backend_Bound,16.08,% Slots,,,0.00,5.25,
67.935226496,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
67.935226496,S1-C1,Backend_Bound,15.65,% Slots,,,0.00,5.25,
67.935226496,S1-C1,Backend_Bound.Core_Bound,10.38,% Slots,,,0.00,5.25,
67.935226496,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.28,% Clocks,,,0.00,5.26,<==
67.935226496,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
67.935226496,S1-C2,Frontend_Bound,33.50,% Slots,,,0.00,5.25,<==
67.935226496,S1-C2,Backend_Bound,16.79,% Slots,,,0.00,5.25,
67.935226496,S1-C2,Frontend_Bound.Frontend_Latency,18.77,% Slots,,rs_events.empty_end,0.00,5.25,
67.935226496,S1-C2,Frontend_Bound.Frontend_Bandwidth,17.26,% Slots,,,0.00,5.25,
67.935226496,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
67.935226496,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
67.935226496,S1-C3,Frontend_Bound,26.65,% Slots,,,0.00,5.25,
67.935226496,S1-C3,Bad_Speculation,15.68,% Slots,,,0.00,5.25,
67.935226496,S1-C3,Backend_Bound,25.44,% Slots,,,0.00,5.25,
67.935226496,S1-C3,Frontend_Bound.Frontend_Latency,15.82,% Slots,,rs_events.empty_end,0.00,5.25,
67.935226496,S1-C3,Frontend_Bound.Frontend_Bandwidth,23.75,% Slots,,,0.00,5.25,<==
67.935226496,S1-C3,Bad_Speculation.Branch_Mispredicts,15.33,% Slots,,br_misp_retired.all_branches,0.00,5.25,
67.935226496,S1-C3,Backend_Bound.Memory_Bound,10.18,% Slots,,,0.00,5.25,
67.935226496,S1-C3,Backend_Bound.Core_Bound,15.26,% Slots,,,0.00,5.25,
67.935226496,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.32,% Clocks,,,0.00,5.25,
67.935226496,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
67.935226496,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.77,% Core_Clocks,,,0.00,5.24,
67.935226496,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.14,% Core_Clocks,,,0.00,5.24,
67.935226496,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
67.935226496,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
67.935226496,S1-C4,Frontend_Bound,31.93,% Slots,,,0.00,5.25,
67.935226496,S1-C4,Bad_Speculation,16.24,% Slots,,,0.00,5.25,
67.935226496,S1-C4,Backend_Bound,23.50,% Slots,,,0.00,5.25,
67.935226496,S1-C4,Frontend_Bound.Frontend_Latency,37.71,% Slots,,rs_events.empty_end,0.00,5.24,
67.935226496,S1-C4,Bad_Speculation.Branch_Mispredicts,15.99,% Slots,,br_misp_retired.all_branches,0.00,5.25,
67.935226496,S1-C4,Backend_Bound.Memory_Bound,13.44,% Slots,,,0.00,5.24,
67.935226496,S1-C4,Backend_Bound.Core_Bound,10.06,% Slots,,,0.00,5.24,
67.935226496,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.07,% Clocks,,,0.00,5.25,
67.935226496,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
67.935226496,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
67.935226496,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
67.935226496,S1-C5,Frontend_Bound,29.85,% Slots,,,0.00,5.24,
67.935226496,S1-C5,Bad_Speculation,13.10,% Slots,,,0.00,5.24,
67.935226496,S1-C5,Backend_Bound,22.06,% Slots,,,0.00,5.24,
67.935226496,S1-C5,Frontend_Bound.Frontend_Latency,23.58,% Slots,,rs_events.empty_end,0.00,5.24,
67.935226496,S1-C5,Bad_Speculation.Branch_Mispredicts,12.86,% Slots,,br_misp_retired.all_branches,0.00,5.24,
67.935226496,S1-C5,Backend_Bound.Memory_Bound,33.87,% Slots,,,0.00,5.24,
67.935226496,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.64,% Clocks,,,0.00,5.25,
67.935226496,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
67.935226496,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
67.935226496,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
67.935226496,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.89,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
67.935226496,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
67.935226496,S1-C6,Backend_Bound,11.12,% Slots,,,0.00,5.25,<==
67.935226496,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
67.935226496,S1-C7,Frontend_Bound,27.61,% Slots,,,0.00,5.24,
67.935226496,S1-C7,Bad_Speculation,14.49,% Slots,,,0.00,5.24,
67.935226496,S1-C7,Backend_Bound,30.27,% Slots,,,0.00,5.24,
67.935226496,S1-C7,Bad_Speculation.Branch_Mispredicts,14.05,% Slots,,br_misp_retired.all_branches,0.00,5.24,
67.935226496,S1-C7,Backend_Bound.Memory_Bound,18.63,% Slots,,,0.00,5.24,
67.935226496,S1-C7,Backend_Bound.Core_Bound,11.64,% Slots,,,0.00,5.24,
67.935226496,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
67.935226496,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
67.935226496,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
67.935226496,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
67.935226496,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
67.935226496,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
67.935226496,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
67.935226496,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
67.935226496,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
67.935226496,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
67.935226496,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
67.935226496,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
67.935226496,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
67.935226496,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
67.935226496,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
67.935226496,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
67.935226496,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
67.935226496,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
69.488093293,S0-C0,Backend_Bound,12.13,% Slots,,,0.00,5.17,<==
69.488093293,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
69.488093293,S0-C1,Backend_Bound,16.49,% Slots,,,0.00,5.17,
69.488093293,S0-C1,Backend_Bound.Core_Bound,10.70,% Slots,,,0.00,5.16,
69.488093293,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.05,% Clocks,,,0.00,5.15,<==
69.488093293,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
69.488093293,S0-C2,Frontend_Bound,20.99,% Slots,,,0.00,5.16,
69.488093293,S0-C2,Backend_Bound,42.77,% Slots,,,0.00,5.16,
69.488093293,S0-C2,Retiring,22.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
69.488093293,S0-C2,Frontend_Bound.Frontend_Bandwidth,26.84,% Slots,,,0.00,5.16,
69.488093293,S0-C2,Retiring.Microcode_Sequencer,6.80,% Slots,,idq.ms_uops,0.00,5.42,
69.488093293,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.94,% Clocks,,idq.ms_switches,0.00,5.42,
69.488093293,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,48.18,% Core_Clocks,,,0.00,5.16,
69.488093293,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.82,
69.488093293,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.21,
69.488093293,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
69.488093293,S0-C3,Frontend_Bound,24.44,% Slots,,,0.00,5.16,
69.488093293,S0-C3,Backend_Bound,38.61,% Slots,,,0.00,5.16,
69.488093293,S0-C3,Retiring,21.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
69.488093293,S0-C3,Frontend_Bound.Frontend_Bandwidth,47.27,% Slots,,,0.00,5.16,
69.488093293,S0-C3,Backend_Bound.Memory_Bound,32.24,% Slots,,,0.00,5.16,
69.488093293,S0-C3,Retiring.Microcode_Sequencer,7.18,% Slots,,idq.ms_uops,0.00,5.43,
69.488093293,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.03,% Clocks,,idq.ms_switches,0.00,5.42,
69.488093293,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.38,% Core_Clocks,,,0.00,5.16,
69.488093293,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,<==
69.488093293,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
69.488093293,S0-C4,Frontend_Bound.Frontend_Bandwidth,21.71,% Slots,,,0.00,5.16,
69.488093293,S0-C4,Backend_Bound.Memory_Bound,35.73,% Slots,,,0.00,5.16,
69.488093293,S0-C4,Backend_Bound.Core_Bound,12.25,% Slots,,,0.00,5.16,
69.488093293,S0-C4,Retiring.Microcode_Sequencer,5.44,% Slots,,idq.ms_uops,0.00,5.42,
69.488093293,S0-C4,Backend_Bound,47.98,% Slots,,,0.00,5.16,
69.488093293,S0-C4,Retiring,27.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
69.488093293,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.36,% Clocks,,idq.ms_switches,0.00,5.42,
69.488093293,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.29,% Core_Clocks,,,0.00,5.15,
69.488093293,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.00,% Core_Clocks,,,0.00,5.15,
69.488093293,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,<==
69.488093293,S0-C4-T0,MUX,5.15,%,,,0.00,100.0,
69.488093293,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.32,% Slots,,,0.00,5.15,
69.488093293,S0-C5,Backend_Bound.Core_Bound,66.66,% Slots,,,0.00,5.16,<==
69.488093293,S0-C5,Retiring.Microcode_Sequencer,7.85,% Slots,,idq.ms_uops,0.00,5.43,
69.488093293,S0-C5,Backend_Bound,47.30,% Slots,,,0.00,5.16,
69.488093293,S0-C5,Retiring,24.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
69.488093293,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.76,% Clocks,,idq.ms_switches,0.00,5.42,
69.488093293,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.02,% Core_Clocks,,,0.00,5.15,
69.488093293,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
69.488093293,S0-C6,Frontend_Bound.Frontend_Bandwidth,25.87,% Slots,,,0.00,5.16,
69.488093293,S0-C6,Backend_Bound.Core_Bound,64.99,% Slots,,,0.00,5.16,
69.488093293,S0-C6,Retiring.Microcode_Sequencer,6.82,% Slots,,idq.ms_uops,0.00,5.42,
69.488093293,S0-C6,Backend_Bound,49.23,% Slots,,,0.00,5.16,
69.488093293,S0-C6,Retiring,22.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
69.488093293,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.40,% Clocks,,idq.ms_switches,0.00,5.43,
69.488093293,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.08,% Core_Clocks,,,0.00,5.16,
69.488093293,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,92.55,% Clocks,,,0.00,5.15,<==
69.488093293,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
69.488093293,S0-C7,Backend_Bound,15.83,% Slots,,,0.00,5.17,
69.488093293,S0-C7,Backend_Bound.Core_Bound,12.03,% Slots,,,0.00,5.16,
69.488093293,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.50,% Clocks,,,0.00,5.15,<==
69.488093293,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
69.488093293,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.30,% Slots,,,0.00,5.16,
69.488093293,S1-C0,Backend_Bound.Memory_Bound,14.99,% Slots,,,0.00,5.16,
69.488093293,S1-C0,Backend_Bound.Core_Bound,14.97,% Slots,,,0.00,5.16,
69.488093293,S1-C0,Backend_Bound,29.96,% Slots,,,0.00,5.16,<==
69.488093293,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.36,% Core_Clocks,,,0.00,5.15,
69.488093293,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
69.488093293,S1-C1,Backend_Bound,14.98,% Slots,,,0.00,5.17,
69.488093293,S1-C1,Backend_Bound.Memory_Bound,24.98,% Slots,,,0.00,5.16,<==
69.488093293,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
69.488093293,S1-C2,Frontend_Bound,33.90,% Slots,,,0.00,5.17,
69.488093293,S1-C2,Backend_Bound,20.34,% Slots,,,0.00,5.17,
69.488093293,S1-C2,Retiring,39.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
69.488093293,S1-C2,Frontend_Bound.Frontend_Latency,24.88,% Slots,,rs_events.empty_end,0.00,5.16,
69.488093293,S1-C2,Frontend_Bound.Frontend_Bandwidth,21.90,% Slots,,,0.00,5.17,
69.488093293,S1-C2,Backend_Bound.Memory_Bound,14.76,% Slots,,,0.00,5.16,
69.488093293,S1-C2,Retiring.Microcode_Sequencer,2.26,% Slots,,idq.ms_uops,0.00,5.42,<==
69.488093293,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.56,% Clocks,,,0.00,5.42,
69.488093293,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
69.488093293,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.70,% Clocks,,idq.ms_switches,0.00,5.42,
69.488093293,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.85,% Core_Clocks,,,0.00,5.16,
69.488093293,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,
69.488093293,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
69.488093293,S1-C3,Backend_Bound,20.29,% Slots,,,0.00,5.16,
69.488093293,S1-C3,Backend_Bound.Core_Bound,14.87,% Slots,,,0.00,5.16,
69.488093293,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.91,% Clocks,,,0.00,5.15,<==
69.488093293,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
69.488093293,S1-C4,Frontend_Bound.Frontend_Bandwidth,26.32,% Slots,,,0.00,5.16,
69.488093293,S1-C4,Backend_Bound.Memory_Bound,77.57,% Slots,,,0.00,5.16,
69.488093293,S1-C4,Backend_Bound,56.05,% Slots,,,0.00,5.16,
69.488093293,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.82,% Core_Clocks,,,0.00,5.16,
69.488093293,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.83,<==
69.488093293,S1-C4-T0,MUX,5.14,%,,,0.00,100.0,
69.488093293,S1-C5,Frontend_Bound,20.93,% Slots,,,0.00,5.17,
69.488093293,S1-C5,Backend_Bound,40.57,% Slots,,,0.00,5.17,
69.488093293,S1-C5,Retiring,21.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
69.488093293,S1-C5,Frontend_Bound.Frontend_Latency,16.87,% Slots,,rs_events.empty_end,0.00,5.16,
69.488093293,S1-C5,Frontend_Bound.Frontend_Bandwidth,59.49,% Slots,,,0.00,5.16,
69.488093293,S1-C5,Backend_Bound.Core_Bound,55.43,% Slots,,,0.00,5.16,<==
69.488093293,S1-C5,Retiring.Microcode_Sequencer,6.38,% Slots,,idq.ms_uops,0.00,5.43,
69.488093293,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.42,
69.488093293,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.76,% Clocks,,idq.ms_switches,0.00,5.42,
69.488093293,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.13,% Core_Clocks,,,0.00,5.16,
69.488093293,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
69.488093293,S1-C6,Backend_Bound,15.54,% Slots,,,0.00,5.16,
69.488093293,S1-C6,Retiring,76.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
69.488093293,S1-C6,Backend_Bound.Core_Bound,11.69,% Slots,,,0.00,5.16,
69.488093293,S1-C6,Retiring.Base,75.41,% Slots,,inst_retired.prec_dist:pp,0.00,5.42,
69.488093293,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.43,% Clocks,,,0.00,5.15,
69.488093293,S1-C6-T0,Retiring.Base.Other,100.00,% Uops,,,0.00,5.14,<==
69.488093293,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
69.488093293,S1-C7,Frontend_Bound,20.56,% Slots,,,0.00,5.16,
69.488093293,S1-C7,Bad_Speculation,11.04,% Slots,,,0.00,5.16,
69.488093293,S1-C7,Backend_Bound,40.24,% Slots,,,0.00,5.16,<==
69.488093293,S1-C7,Frontend_Bound.Frontend_Bandwidth,38.82,% Slots,,,0.00,5.16,
69.488093293,S1-C7,Bad_Speculation.Branch_Mispredicts,10.96,% Slots,,br_misp_retired.all_branches,0.00,5.16,
69.488093293,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.24,% Core_Clocks,,,0.00,5.16,
69.488093293,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
69.488093293,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
69.488093293,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
69.488093293,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
69.488093293,S0-C3-T1,MUX,5.15,%,,,0.00,100.0,
69.488093293,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
69.488093293,S0-C5-T1,MUX,5.15,%,,,0.00,100.0,
69.488093293,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
69.488093293,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
69.488093293,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
69.488093293,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
69.488093293,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
69.488093293,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
69.488093293,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
69.488093293,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
69.488093293,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
69.488093293,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
70.894616684,S0-C0,Frontend_Bound,28.89,% Slots,,,0.00,5.38,
70.894616684,S0-C0,Bad_Speculation,17.24,% Slots,,,0.00,5.38,
70.894616684,S0-C0,Backend_Bound,24.05,% Slots,,,0.00,5.38,
70.894616684,S0-C0,Frontend_Bound.Frontend_Latency,17.17,% Slots,,rs_events.empty_end,0.00,5.38,
70.894616684,S0-C0,Bad_Speculation.Branch_Mispredicts,17.01,% Slots,,br_misp_retired.all_branches,0.00,5.38,
70.894616684,S0-C0,Backend_Bound.Memory_Bound,15.37,% Slots,,,0.00,5.1,
70.894616684,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.28,% Clocks,,,0.00,5.11,
70.894616684,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
70.894616684,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
70.894616684,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
70.894616684,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
70.894616684,S0-C1,Frontend_Bound,35.52,% Slots,,,0.00,5.38,
70.894616684,S0-C1,Bad_Speculation,15.51,% Slots,,,0.00,5.38,
70.894616684,S0-C1,Backend_Bound,17.62,% Slots,,,0.00,5.38,
70.894616684,S0-C1,Frontend_Bound.Frontend_Latency,29.43,% Slots,,rs_events.empty_end,0.00,5.38,
70.894616684,S0-C1,Bad_Speculation.Branch_Mispredicts,15.32,% Slots,,br_misp_retired.all_branches,0.00,5.38,
70.894616684,S0-C1,Backend_Bound.Memory_Bound,14.33,% Slots,,,0.00,5.09,
70.894616684,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.1,
70.894616684,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
70.894616684,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
70.894616684,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
70.894616684,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
70.894616684,S0-C2,Frontend_Bound,33.95,% Slots,,,0.00,5.38,
70.894616684,S0-C2,Bad_Speculation,14.72,% Slots,,,0.00,5.38,
70.894616684,S0-C2,Backend_Bound,22.88,% Slots,,,0.00,5.38,
70.894616684,S0-C2,Frontend_Bound.Frontend_Latency,19.55,% Slots,,rs_events.empty_end,0.00,5.38,
70.894616684,S0-C2,Bad_Speculation.Branch_Mispredicts,14.53,% Slots,,br_misp_retired.all_branches,0.00,5.38,
70.894616684,S0-C2,Backend_Bound.Memory_Bound,12.22,% Slots,,,0.00,5.1,
70.894616684,S0-C2,Backend_Bound.Core_Bound,10.65,% Slots,,,0.00,5.1,
70.894616684,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.84,% Clocks,,,0.00,5.1,
70.894616684,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
70.894616684,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
70.894616684,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
70.894616684,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
70.894616684,S0-C3,Frontend_Bound,37.98,% Slots,,,0.00,5.38,
70.894616684,S0-C3,Bad_Speculation,13.64,% Slots,,,0.00,5.38,
70.894616684,S0-C3,Backend_Bound,22.97,% Slots,,,0.00,5.38,
70.894616684,S0-C3,Frontend_Bound.Frontend_Latency,21.21,% Slots,,rs_events.empty_end,0.00,5.38,
70.894616684,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.93,% Slots,,,0.00,5.38,
70.894616684,S0-C3,Bad_Speculation.Branch_Mispredicts,13.49,% Slots,,br_misp_retired.all_branches,0.00,5.38,
70.894616684,S0-C3,Backend_Bound.Memory_Bound,13.41,% Slots,,,0.00,5.1,
70.894616684,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.76,% Clocks,,,0.00,5.1,
70.894616684,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
70.894616684,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.14,% Core_Clocks,,,0.00,5.38,
70.894616684,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.40,% Core_Clocks,,,0.00,5.39,
70.894616684,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
70.894616684,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
70.894616684,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
70.894616684,S0-C4,Frontend_Bound,27.30,% Slots,,,0.00,5.38,
70.894616684,S0-C4,Bad_Speculation,19.07,% Slots,,,0.00,5.38,
70.894616684,S0-C4,Backend_Bound,22.25,% Slots,,,0.00,5.38,
70.894616684,S0-C4,Frontend_Bound.Frontend_Latency,22.87,% Slots,,rs_events.empty_end,0.00,5.38,
70.894616684,S0-C4,Bad_Speculation.Branch_Mispredicts,18.86,% Slots,,br_misp_retired.all_branches,0.00,5.38,
70.894616684,S0-C4,Backend_Bound.Memory_Bound,40.21,% Slots,,,0.00,5.1,
70.894616684,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
70.894616684,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
70.894616684,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
70.894616684,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
70.894616684,S0-C5,Frontend_Bound,37.22,% Slots,,,0.00,5.39,
70.894616684,S0-C5,Bad_Speculation,17.45,% Slots,,,0.00,5.39,
70.894616684,S0-C5,Backend_Bound,19.90,% Slots,,,0.00,5.39,
70.894616684,S0-C5,Frontend_Bound.Frontend_Latency,18.61,% Slots,,rs_events.empty_end,0.00,5.38,
70.894616684,S0-C5,Bad_Speculation.Branch_Mispredicts,17.12,% Slots,,br_misp_retired.all_branches,0.00,5.38,
70.894616684,S0-C5,Backend_Bound.Memory_Bound,11.16,% Slots,,,0.00,5.1,
70.894616684,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.08,% Clocks,,,0.00,5.09,
70.894616684,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
70.894616684,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
70.894616684,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
70.894616684,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
70.894616684,S0-C6,Frontend_Bound,35.38,% Slots,,,0.00,5.38,
70.894616684,S0-C6,Bad_Speculation,14.82,% Slots,,,0.00,5.38,
70.894616684,S0-C6,Backend_Bound,17.89,% Slots,,,0.00,5.38,
70.894616684,S0-C6,Frontend_Bound.Frontend_Bandwidth,30.98,% Slots,,,0.00,5.38,<==
70.894616684,S0-C6,Bad_Speculation.Branch_Mispredicts,14.68,% Slots,,br_misp_retired.all_branches,0.00,5.38,
70.894616684,S0-C6,Backend_Bound.Memory_Bound,11.27,% Slots,,,0.00,5.1,
70.894616684,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.15,% Core_Clocks,,,0.00,5.39,
70.894616684,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.78,% Core_Clocks,,,0.00,5.38,
70.894616684,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
70.894616684,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
70.894616684,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
70.894616684,S0-C7,Frontend_Bound,38.46,% Slots,,,0.00,5.38,
70.894616684,S0-C7,Bad_Speculation,12.93,% Slots,,,0.00,5.38,
70.894616684,S0-C7,Backend_Bound,18.17,% Slots,,,0.00,5.38,
70.894616684,S0-C7,Frontend_Bound.Frontend_Latency,21.06,% Slots,,rs_events.empty_end,0.00,5.38,
70.894616684,S0-C7,Bad_Speculation.Branch_Mispredicts,12.73,% Slots,,br_misp_retired.all_branches,0.00,5.38,
70.894616684,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.72,% Clocks,,,0.00,5.1,
70.894616684,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
70.894616684,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
70.894616684,S1-C0,Frontend_Bound,35.87,% Slots,,,0.00,5.38,
70.894616684,S1-C0,Bad_Speculation,10.26,% Slots,,,0.00,5.38,
70.894616684,S1-C0,Backend_Bound,18.53,% Slots,,,0.00,5.38,
70.894616684,S1-C0,Frontend_Bound.Frontend_Latency,22.08,% Slots,,rs_events.empty_end,0.00,5.38,<==
70.894616684,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.58,% Slots,,,0.00,5.38,
70.894616684,S1-C0,Bad_Speculation.Branch_Mispredicts,10.02,% Slots,,br_misp_retired.all_branches,0.00,5.38,
70.894616684,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.1,
70.894616684,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
70.894616684,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,58.71,% Core_Clocks,,,0.00,5.39,
70.894616684,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.19,% Core_Clocks,,,0.00,5.4,
70.894616684,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
70.894616684,S1-C1,Frontend_Bound,26.52,% Slots,,,0.00,5.38,<==
70.894616684,S1-C1,Bad_Speculation,17.84,% Slots,,,0.00,5.38,
70.894616684,S1-C1,Backend_Bound,21.94,% Slots,,,0.00,5.38,
70.894616684,S1-C1,Frontend_Bound.Frontend_Latency,15.58,% Slots,,rs_events.empty_end,0.00,5.38,
70.894616684,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.12,% Slots,,,0.00,5.38,
70.894616684,S1-C1,Bad_Speculation.Branch_Mispredicts,17.62,% Slots,,br_misp_retired.all_branches,0.00,5.38,
70.894616684,S1-C1,Backend_Bound.Core_Bound,13.98,% Slots,,,0.00,5.1,
70.894616684,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.1,
70.894616684,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
70.894616684,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.29,% Core_Clocks,,,0.00,5.39,
70.894616684,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
70.894616684,S1-C2,Frontend_Bound,37.34,% Slots,,,0.00,5.38,
70.894616684,S1-C2,Bad_Speculation,12.69,% Slots,,,0.00,5.38,
70.894616684,S1-C2,Backend_Bound,23.58,% Slots,,,0.00,5.38,
70.894616684,S1-C2,Frontend_Bound.Frontend_Latency,25.79,% Slots,,rs_events.empty_end,0.00,5.38,
70.894616684,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.11,% Slots,,,0.00,5.38,
70.894616684,S1-C2,Bad_Speculation.Branch_Mispredicts,12.53,% Slots,,br_misp_retired.all_branches,0.00,5.38,
70.894616684,S1-C2,Backend_Bound.Memory_Bound,13.63,% Slots,,,0.00,5.1,
70.894616684,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.1,
70.894616684,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
70.894616684,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.25,% Core_Clocks,,,0.00,5.39,
70.894616684,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
70.894616684,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
70.894616684,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
70.894616684,S1-C3,Frontend_Bound,28.71,% Slots,,,0.00,5.38,<==
70.894616684,S1-C3,Bad_Speculation,13.69,% Slots,,,0.00,5.38,
70.894616684,S1-C3,Backend_Bound,24.97,% Slots,,,0.00,5.38,
70.894616684,S1-C3,Frontend_Bound.Frontend_Latency,19.87,% Slots,,rs_events.empty_end,0.00,5.38,
70.894616684,S1-C3,Frontend_Bound.Frontend_Bandwidth,21.19,% Slots,,,0.00,5.38,
70.894616684,S1-C3,Bad_Speculation.Branch_Mispredicts,13.51,% Slots,,br_misp_retired.all_branches,0.00,5.38,
70.894616684,S1-C3,Backend_Bound.Memory_Bound,12.36,% Slots,,,0.00,5.1,
70.894616684,S1-C3,Backend_Bound.Core_Bound,12.61,% Slots,,,0.00,5.1,
70.894616684,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
70.894616684,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.21,% Core_Clocks,,,0.00,5.39,
70.894616684,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.60,% Core_Clocks,,,0.00,5.39,
70.894616684,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
70.894616684,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
70.894616684,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
70.894616684,S1-C4,Frontend_Bound,32.46,% Slots,,,0.00,5.38,<==
70.894616684,S1-C4,Bad_Speculation,16.07,% Slots,,,0.00,5.38,
70.894616684,S1-C4,Backend_Bound,18.72,% Slots,,,0.00,5.38,
70.894616684,S1-C4,Frontend_Bound.Frontend_Latency,18.97,% Slots,,rs_events.empty_end,0.00,5.38,
70.894616684,S1-C4,Frontend_Bound.Frontend_Bandwidth,19.91,% Slots,,,0.00,5.38,
70.894616684,S1-C4,Bad_Speculation.Branch_Mispredicts,15.91,% Slots,,br_misp_retired.all_branches,0.00,5.38,
70.894616684,S1-C4,Backend_Bound.Memory_Bound,10.71,% Slots,,,0.00,5.1,
70.894616684,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.1,
70.894616684,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
70.894616684,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.00,% Core_Clocks,,,0.00,5.39,
70.894616684,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.13,% Core_Clocks,,,0.00,5.39,
70.894616684,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
70.894616684,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
70.894616684,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
70.894616684,S1-C5,Frontend_Bound,28.69,% Slots,,,0.00,5.38,
70.894616684,S1-C5,Bad_Speculation,17.51,% Slots,,,0.00,5.38,
70.894616684,S1-C5,Backend_Bound,21.86,% Slots,,,0.00,5.38,
70.894616684,S1-C5,Frontend_Bound.Frontend_Latency,20.70,% Slots,,rs_events.empty_end,0.00,5.38,
70.894616684,S1-C5,Bad_Speculation.Branch_Mispredicts,17.31,% Slots,,br_misp_retired.all_branches,0.00,5.38,
70.894616684,S1-C5,Backend_Bound.Core_Bound,13.51,% Slots,,,0.00,5.1,
70.894616684,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.1,
70.894616684,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
70.894616684,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.29,% Clocks,,,0.00,5.12,
70.894616684,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
70.894616684,S1-C6,Frontend_Bound,37.11,% Slots,,,0.00,5.38,
70.894616684,S1-C6,Bad_Speculation,14.31,% Slots,,,0.00,5.38,
70.894616684,S1-C6,Backend_Bound,16.83,% Slots,,,0.00,5.38,
70.894616684,S1-C6,Frontend_Bound.Frontend_Latency,21.08,% Slots,,rs_events.empty_end,0.00,5.38,
70.894616684,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.64,% Slots,,,0.00,5.38,
70.894616684,S1-C6,Bad_Speculation.Branch_Mispredicts,14.18,% Slots,,br_misp_retired.all_branches,0.00,5.1,
70.894616684,S1-C6,Backend_Bound.Memory_Bound,15.80,% Slots,,,0.00,5.1,
70.894616684,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.46,% Clocks,,,0.00,5.1,
70.894616684,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
70.894616684,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
70.894616684,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
70.894616684,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
70.894616684,S1-C7,Frontend_Bound,32.99,% Slots,,,0.00,5.39,<==
70.894616684,S1-C7,Bad_Speculation,16.55,% Slots,,,0.00,5.39,
70.894616684,S1-C7,Backend_Bound,21.46,% Slots,,,0.00,5.39,
70.894616684,S1-C7,Frontend_Bound.Frontend_Latency,17.82,% Slots,,rs_events.empty_end,0.00,5.38,
70.894616684,S1-C7,Frontend_Bound.Frontend_Bandwidth,20.01,% Slots,,,0.00,5.38,
70.894616684,S1-C7,Bad_Speculation.Branch_Mispredicts,16.28,% Slots,,br_misp_retired.all_branches,0.00,5.1,
70.894616684,S1-C7,Backend_Bound.Memory_Bound,13.32,% Slots,,,0.00,5.1,
70.894616684,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.67,% Clocks,,,0.00,5.1,
70.894616684,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
70.894616684,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.78,% Core_Clocks,,,0.00,5.39,
70.894616684,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
70.894616684,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
70.894616684,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
70.894616684,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
70.894616684,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
70.894616684,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
70.894616684,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
70.894616684,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
70.894616684,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
70.894616684,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
70.894616684,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
70.894616684,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
70.894616684,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
70.894616684,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
70.894616684,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
70.894616684,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
70.894616684,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
70.894616684,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
70.894616684,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
72.440968152,S0-C0,Frontend_Bound,31.80,% Slots,,,0.00,5.18,
72.440968152,S0-C0,Bad_Speculation,13.45,% Slots,,,0.00,5.18,
72.440968152,S0-C0,Backend_Bound,23.36,% Slots,,,0.00,5.18,
72.440968152,S0-C0,Retiring,33.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
72.440968152,S0-C0,Frontend_Bound.Frontend_Latency,18.09,% Slots,,rs_events.empty_end,0.00,5.17,
72.440968152,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.50,% Slots,,,0.00,5.18,
72.440968152,S0-C0,Bad_Speculation.Branch_Mispredicts,13.25,% Slots,,br_misp_retired.all_branches,0.00,5.17,
72.440968152,S0-C0,Backend_Bound.Memory_Bound,11.63,% Slots,,,0.00,5.17,
72.440968152,S0-C0,Backend_Bound.Core_Bound,11.73,% Slots,,,0.00,5.17,
72.440968152,S0-C0,Retiring.Microcode_Sequencer,1.89,% Slots,,idq.ms_uops,0.00,5.43,<==
72.440968152,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.34,% Clocks,,,0.00,5.43,
72.440968152,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
72.440968152,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.45,% Clocks,,idq.ms_switches,0.00,5.43,
72.440968152,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.98,% Core_Clocks,,,0.00,5.17,
72.440968152,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.40,% Core_Clocks,,,0.00,5.17,
72.440968152,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
72.440968152,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
72.440968152,S0-C0-T0,MUX,5.17,%,,,0.00,100.0,
72.440968152,S0-C1,Frontend_Bound,28.06,% Slots,,,0.00,5.17,
72.440968152,S0-C1,Bad_Speculation,13.13,% Slots,,,0.00,5.17,
72.440968152,S0-C1,Backend_Bound,29.75,% Slots,,,0.00,5.17,
72.440968152,S0-C1,Retiring,31.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
72.440968152,S0-C1,Frontend_Bound.Frontend_Latency,21.49,% Slots,,rs_events.empty_end,0.00,5.17,
72.440968152,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.45,% Slots,,,0.00,5.17,
72.440968152,S0-C1,Bad_Speculation.Branch_Mispredicts,12.93,% Slots,,br_misp_retired.all_branches,0.00,5.17,
72.440968152,S0-C1,Backend_Bound.Memory_Bound,16.67,% Slots,,,0.00,5.17,
72.440968152,S0-C1,Backend_Bound.Core_Bound,13.09,% Slots,,,0.00,5.17,
72.440968152,S0-C1,Retiring.Microcode_Sequencer,1.52,% Slots,,idq.ms_uops,0.00,5.43,<==
72.440968152,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
72.440968152,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.44,% Clocks,,idq.ms_switches,0.00,5.43,
72.440968152,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
72.440968152,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
72.440968152,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.26,% Clocks,,,0.00,5.18,
72.440968152,S0-C1-T0,MUX,5.17,%,,,0.00,100.0,
72.440968152,S0-C2,Frontend_Bound,32.67,% Slots,,,0.00,5.18,
72.440968152,S0-C2,Bad_Speculation,16.15,% Slots,,,0.00,5.18,
72.440968152,S0-C2,Backend_Bound,19.12,% Slots,,,0.00,5.18,
72.440968152,S0-C2,Retiring,30.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
72.440968152,S0-C2,Frontend_Bound.Frontend_Latency,22.20,% Slots,,rs_events.empty_end,0.00,5.17,
72.440968152,S0-C2,Frontend_Bound.Frontend_Bandwidth,16.84,% Slots,,,0.00,5.17,
72.440968152,S0-C2,Bad_Speculation.Branch_Mispredicts,15.94,% Slots,,br_misp_retired.all_branches,0.00,5.18,
72.440968152,S0-C2,Backend_Bound.Memory_Bound,12.68,% Slots,,,0.00,5.17,
72.440968152,S0-C2,Retiring.Microcode_Sequencer,1.94,% Slots,,idq.ms_uops,0.00,5.43,
72.440968152,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.43,
72.440968152,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,<==
72.440968152,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.14,% Clocks,,idq.ms_switches,0.00,5.43,
72.440968152,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.78,% Core_Clocks,,,0.00,5.17,
72.440968152,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
72.440968152,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
72.440968152,S0-C2-T0,MUX,5.17,%,,,0.00,100.0,
72.440968152,S0-C3,Frontend_Bound,32.43,% Slots,,,0.00,5.17,<==
72.440968152,S0-C3,Bad_Speculation,14.29,% Slots,,,0.00,5.17,
72.440968152,S0-C3,Backend_Bound,23.98,% Slots,,,0.00,5.17,
72.440968152,S0-C3,Frontend_Bound.Frontend_Latency,18.35,% Slots,,rs_events.empty_end,0.00,5.17,
72.440968152,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.64,% Slots,,,0.00,5.17,
72.440968152,S0-C3,Bad_Speculation.Branch_Mispredicts,14.14,% Slots,,br_misp_retired.all_branches,0.00,5.17,
72.440968152,S0-C3,Backend_Bound.Memory_Bound,11.44,% Slots,,,0.00,5.17,
72.440968152,S0-C3,Backend_Bound.Core_Bound,12.54,% Slots,,,0.00,5.17,
72.440968152,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.43,
72.440968152,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
72.440968152,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.39,% Core_Clocks,,,0.00,5.17,
72.440968152,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.17,% Core_Clocks,,,0.00,5.17,
72.440968152,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
72.440968152,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
72.440968152,S0-C3-T0,MUX,5.17,%,,,0.00,100.0,
72.440968152,S0-C4,Frontend_Bound,28.56,% Slots,,,0.00,5.17,
72.440968152,S0-C4,Bad_Speculation,10.24,% Slots,,,0.00,5.17,
72.440968152,S0-C4,Backend_Bound,34.71,% Slots,,,0.00,5.17,
72.440968152,S0-C4,Retiring,36.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
72.440968152,S0-C4,Frontend_Bound.Frontend_Latency,17.78,% Slots,,rs_events.empty_end,0.00,5.17,
72.440968152,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.42,% Slots,,,0.00,5.17,
72.440968152,S0-C4,Bad_Speculation.Branch_Mispredicts,9.97,% Slots,,br_misp_retired.all_branches,0.00,5.17,
72.440968152,S0-C4,Backend_Bound.Memory_Bound,35.23,% Slots,,,0.00,5.17,
72.440968152,S0-C4,Retiring.Microcode_Sequencer,2.36,% Slots,,idq.ms_uops,0.00,5.43,<==
72.440968152,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.12,% Clocks,,,0.00,5.43,
72.440968152,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
72.440968152,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.50,% Clocks,,idq.ms_switches,0.00,5.43,
72.440968152,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.27,% Core_Clocks,,,0.00,5.17,
72.440968152,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.07,% Core_Clocks,,,0.00,5.17,
72.440968152,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
72.440968152,S0-C4-T0,MUX,5.17,%,,,0.00,100.0,
72.440968152,S0-C5,Frontend_Bound,31.57,% Slots,,,0.00,5.17,
72.440968152,S0-C5,Bad_Speculation,13.05,% Slots,,,0.00,5.17,
72.440968152,S0-C5,Backend_Bound,25.90,% Slots,,,0.00,5.17,
72.440968152,S0-C5,Retiring,32.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
72.440968152,S0-C5,Frontend_Bound.Frontend_Latency,23.23,% Slots,,rs_events.empty_end,0.00,5.17,
72.440968152,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.00,% Slots,,,0.00,5.17,
72.440968152,S0-C5,Bad_Speculation.Branch_Mispredicts,12.91,% Slots,,br_misp_retired.all_branches,0.00,5.17,
72.440968152,S0-C5,Backend_Bound.Memory_Bound,14.18,% Slots,,,0.00,5.17,
72.440968152,S0-C5,Backend_Bound.Core_Bound,11.73,% Slots,,,0.00,5.17,
72.440968152,S0-C5,Retiring.Microcode_Sequencer,1.70,% Slots,,idq.ms_uops,0.00,5.43,<==
72.440968152,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.99,% Clocks,,,0.00,5.43,
72.440968152,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
72.440968152,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.32,% Clocks,,idq.ms_switches,0.00,5.43,
72.440968152,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.35,% Core_Clocks,,,0.00,5.17,
72.440968152,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.98,% Core_Clocks,,,0.00,5.17,
72.440968152,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
72.440968152,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
72.440968152,S0-C5-T0,MUX,5.17,%,,,0.00,100.0,
72.440968152,S0-C6,Frontend_Bound,26.09,% Slots,,,0.00,5.18,
72.440968152,S0-C6,Bad_Speculation,15.64,% Slots,,,0.00,5.18,
72.440968152,S0-C6,Backend_Bound,27.62,% Slots,,,0.00,5.18,<==
72.440968152,S0-C6,Frontend_Bound.Frontend_Latency,18.44,% Slots,,rs_events.empty_end,0.00,5.17,
72.440968152,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.69,% Slots,,,0.00,5.17,
72.440968152,S0-C6,Bad_Speculation.Branch_Mispredicts,15.45,% Slots,,br_misp_retired.all_branches,0.00,5.17,
72.440968152,S0-C6,Backend_Bound.Memory_Bound,15.48,% Slots,,,0.00,5.17,
72.440968152,S0-C6,Backend_Bound.Core_Bound,12.14,% Slots,,,0.00,5.17,
72.440968152,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
72.440968152,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.42,% Core_Clocks,,,0.00,5.18,
72.440968152,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
72.440968152,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
72.440968152,S0-C6-T0,MUX,5.17,%,,,0.00,100.0,
72.440968152,S0-C7,Frontend_Bound,28.58,% Slots,,,0.00,5.18,
72.440968152,S0-C7,Bad_Speculation,14.57,% Slots,,,0.00,5.18,
72.440968152,S0-C7,Backend_Bound,27.47,% Slots,,,0.00,5.18,
72.440968152,S0-C7,Frontend_Bound.Frontend_Latency,20.77,% Slots,,rs_events.empty_end,0.00,5.17,
72.440968152,S0-C7,Bad_Speculation.Branch_Mispredicts,14.41,% Slots,,br_misp_retired.all_branches,0.00,5.17,
72.440968152,S0-C7,Backend_Bound.Memory_Bound,15.96,% Slots,,,0.00,5.17,
72.440968152,S0-C7,Backend_Bound.Core_Bound,11.52,% Slots,,,0.00,5.17,
72.440968152,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.25,% Clocks,,,0.00,5.44,
72.440968152,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,<==
72.440968152,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
72.440968152,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
72.440968152,S0-C7-T0,MUX,5.17,%,,,0.00,100.0,
72.440968152,S1-C0,Frontend_Bound,31.99,% Slots,,,0.00,5.17,
72.440968152,S1-C0,Bad_Speculation,14.23,% Slots,,,0.00,5.17,
72.440968152,S1-C0,Backend_Bound,17.92,% Slots,,,0.00,5.17,
72.440968152,S1-C0,Frontend_Bound.Frontend_Latency,19.70,% Slots,,rs_events.empty_end,0.00,5.17,
72.440968152,S1-C0,Bad_Speculation.Branch_Mispredicts,13.99,% Slots,,br_misp_retired.all_branches,0.00,5.17,
72.440968152,S1-C0,Backend_Bound.Memory_Bound,10.95,% Slots,,,0.00,5.17,
72.440968152,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,<==
72.440968152,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
72.440968152,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
72.440968152,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
72.440968152,S1-C1,Frontend_Bound,30.72,% Slots,,,0.00,5.17,<==
72.440968152,S1-C1,Bad_Speculation,14.35,% Slots,,,0.00,5.17,
72.440968152,S1-C1,Backend_Bound,23.21,% Slots,,,0.00,5.17,
72.440968152,S1-C1,Frontend_Bound.Frontend_Latency,19.87,% Slots,,rs_events.empty_end,0.00,5.17,
72.440968152,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.91,% Slots,,,0.00,5.17,
72.440968152,S1-C1,Bad_Speculation.Branch_Mispredicts,14.19,% Slots,,br_misp_retired.all_branches,0.00,5.17,
72.440968152,S1-C1,Backend_Bound.Memory_Bound,14.99,% Slots,,,0.00,5.17,
72.440968152,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.43,
72.440968152,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
72.440968152,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.85,% Core_Clocks,,,0.00,5.17,
72.440968152,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
72.440968152,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
72.440968152,S1-C1-T0,MUX,5.17,%,,,0.00,100.0,
72.440968152,S1-C2,Frontend_Bound,25.22,% Slots,,,0.00,5.18,
72.440968152,S1-C2,Bad_Speculation,13.34,% Slots,,,0.00,5.18,
72.440968152,S1-C2,Backend_Bound,28.35,% Slots,,,0.00,5.18,
72.440968152,S1-C2,Frontend_Bound.Frontend_Latency,19.24,% Slots,,rs_events.empty_end,0.00,5.17,
72.440968152,S1-C2,Bad_Speculation.Branch_Mispredicts,13.17,% Slots,,br_misp_retired.all_branches,0.00,5.17,
72.440968152,S1-C2,Backend_Bound.Memory_Bound,17.09,% Slots,,,0.00,5.17,
72.440968152,S1-C2,Backend_Bound.Core_Bound,11.26,% Slots,,,0.00,5.17,
72.440968152,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.35,% Clocks,,,0.00,5.43,
72.440968152,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
72.440968152,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,<==
72.440968152,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
72.440968152,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.09,% Clocks,,,0.00,5.18,
72.440968152,S1-C2-T0,MUX,5.17,%,,,0.00,100.0,
72.440968152,S1-C3,Frontend_Bound,30.63,% Slots,,,0.00,5.18,
72.440968152,S1-C3,Bad_Speculation,13.08,% Slots,,,0.00,5.18,
72.440968152,S1-C3,Backend_Bound,25.29,% Slots,,,0.00,5.18,
72.440968152,S1-C3,Frontend_Bound.Frontend_Latency,24.42,% Slots,,rs_events.empty_end,0.00,5.17,
72.440968152,S1-C3,Bad_Speculation.Branch_Mispredicts,12.91,% Slots,,br_misp_retired.all_branches,0.00,5.17,
72.440968152,S1-C3,Backend_Bound.Memory_Bound,17.12,% Slots,,,0.00,5.17,
72.440968152,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.84,% Clocks,,,0.00,5.43,
72.440968152,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,<==
72.440968152,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
72.440968152,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
72.440968152,S1-C3-T0,MUX,5.17,%,,,0.00,100.0,
72.440968152,S1-C4,Frontend_Bound,27.77,% Slots,,,0.00,5.18,<==
72.440968152,S1-C4,Bad_Speculation,15.51,% Slots,,,0.00,5.18,
72.440968152,S1-C4,Backend_Bound,24.65,% Slots,,,0.00,5.18,
72.440968152,S1-C4,Frontend_Bound.Frontend_Latency,15.24,% Slots,,rs_events.empty_end,0.00,5.17,
72.440968152,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.36,% Slots,,,0.00,5.18,
72.440968152,S1-C4,Bad_Speculation.Branch_Mispredicts,15.33,% Slots,,br_misp_retired.all_branches,0.00,5.17,
72.440968152,S1-C4,Backend_Bound.Memory_Bound,17.63,% Slots,,,0.00,5.17,
72.440968152,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.15,% Clocks,,,0.00,5.43,
72.440968152,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
72.440968152,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.49,% Core_Clocks,,,0.00,5.17,
72.440968152,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.88,% Core_Clocks,,,0.00,5.17,
72.440968152,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
72.440968152,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.17,
72.440968152,S1-C4-T0,MUX,5.17,%,,,0.00,100.0,
72.440968152,S1-C5,Frontend_Bound,25.50,% Slots,,,0.00,5.17,
72.440968152,S1-C5,Bad_Speculation,13.32,% Slots,,,0.00,5.17,
72.440968152,S1-C5,Backend_Bound,27.64,% Slots,,,0.00,5.17,
72.440968152,S1-C5,Retiring,35.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
72.440968152,S1-C5,Frontend_Bound.Frontend_Latency,16.83,% Slots,,rs_events.empty_end,0.00,5.17,
72.440968152,S1-C5,Bad_Speculation.Branch_Mispredicts,13.16,% Slots,,br_misp_retired.all_branches,0.00,5.17,
72.440968152,S1-C5,Backend_Bound.Memory_Bound,15.53,% Slots,,,0.00,5.17,
72.440968152,S1-C5,Backend_Bound.Core_Bound,12.11,% Slots,,,0.00,5.17,
72.440968152,S1-C5,Retiring.Microcode_Sequencer,1.79,% Slots,,idq.ms_uops,0.00,5.43,<==
72.440968152,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.60,% Clocks,,,0.00,5.43,
72.440968152,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
72.440968152,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.17,% Clocks,,idq.ms_switches,0.00,5.43,
72.440968152,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
72.440968152,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
72.440968152,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.22,% Clocks,,,0.00,5.18,
72.440968152,S1-C5-T0,MUX,5.17,%,,,0.00,100.0,
72.440968152,S1-C6,Frontend_Bound,22.86,% Slots,,,0.00,5.18,
72.440968152,S1-C6,Bad_Speculation,16.46,% Slots,,,0.00,5.18,
72.440968152,S1-C6,Backend_Bound,24.08,% Slots,,,0.00,5.18,
72.440968152,S1-C6,Retiring,33.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
72.440968152,S1-C6,Frontend_Bound.Frontend_Latency,18.34,% Slots,,rs_events.empty_end,0.00,5.17,
72.440968152,S1-C6,Bad_Speculation.Branch_Mispredicts,16.31,% Slots,,br_misp_retired.all_branches,0.00,5.17,
72.440968152,S1-C6,Backend_Bound.Memory_Bound,14.97,% Slots,,,0.00,5.17,
72.440968152,S1-C6,Retiring.Microcode_Sequencer,1.82,% Slots,,idq.ms_uops,0.00,5.43,<==
72.440968152,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.19,% Clocks,,,0.00,5.44,
72.440968152,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
72.440968152,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.30,% Clocks,,idq.ms_switches,0.00,5.44,
72.440968152,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.86,
72.440968152,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
72.440968152,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
72.440968152,S1-C7,Frontend_Bound,27.59,% Slots,,,0.00,5.18,<==
72.440968152,S1-C7,Bad_Speculation,14.90,% Slots,,,0.00,5.18,
72.440968152,S1-C7,Backend_Bound,25.40,% Slots,,,0.00,5.18,
72.440968152,S1-C7,Frontend_Bound.Frontend_Latency,20.61,% Slots,,rs_events.empty_end,0.00,5.17,
72.440968152,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.68,% Slots,,,0.00,5.18,
72.440968152,S1-C7,Bad_Speculation.Branch_Mispredicts,14.77,% Slots,,br_misp_retired.all_branches,0.00,5.17,
72.440968152,S1-C7,Backend_Bound.Memory_Bound,13.95,% Slots,,,0.00,5.17,
72.440968152,S1-C7,Backend_Bound.Core_Bound,11.46,% Slots,,,0.00,5.17,
72.440968152,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.43,
72.440968152,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.51,% Core_Clocks,,,0.00,5.18,
72.440968152,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.01,% Core_Clocks,,,0.00,5.17,
72.440968152,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.85,
72.440968152,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.18,
72.440968152,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.92,% Clocks,,,0.00,5.18,
72.440968152,S1-C7-T0,MUX,5.17,%,,,0.00,100.0,
72.440968152,S0-C0-T1,MUX,5.17,%,,,0.00,100.0,
72.440968152,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
72.440968152,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
72.440968152,S0-C3-T1,MUX,5.17,%,,,0.00,100.0,
72.440968152,S0-C4-T1,MUX,5.17,%,,,0.00,100.0,
72.440968152,S0-C5-T1,MUX,5.17,%,,,0.00,100.0,
72.440968152,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
72.440968152,S0-C7-T1,MUX,5.17,%,,,0.00,100.0,
72.440968152,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
72.440968152,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
72.440968152,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
72.440968152,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
72.440968152,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
72.440968152,S1-C5-T1,MUX,5.17,%,,,0.00,100.0,
72.440968152,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
72.440968152,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
73.973230062,S0-C0,Backend_Bound,24.06,% Slots,,,0.00,5.22,
73.973230062,S0-C0,Backend_Bound.Core_Bound,14.20,% Slots,,,0.00,5.22,
73.973230062,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.38,% Clocks,,,0.00,5.22,<==
73.973230062,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
73.973230062,S0-C1,Frontend_Bound,30.18,% Slots,,,0.00,5.22,
73.973230062,S0-C1,Bad_Speculation,10.81,% Slots,,,0.00,5.22,
73.973230062,S0-C1,Backend_Bound,32.06,% Slots,,,0.00,5.22,<==
73.973230062,S0-C1,Frontend_Bound.Frontend_Latency,20.78,% Slots,,rs_events.empty_end,0.00,5.22,
73.973230062,S0-C1,Bad_Speculation.Branch_Mispredicts,10.51,% Slots,,br_misp_retired.all_branches,0.00,5.22,
73.973230062,S0-C1,Backend_Bound.Memory_Bound,18.24,% Slots,,,0.00,5.22,
73.973230062,S0-C1,Backend_Bound.Core_Bound,13.82,% Slots,,,0.00,5.22,
73.973230062,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.56,% Clocks,,,0.00,5.22,
73.973230062,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
73.973230062,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.49,
73.973230062,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.52,% Clocks,,,0.00,5.22,
73.973230062,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
73.973230062,S0-C2,Frontend_Bound,32.03,% Slots,,,0.00,5.22,
73.973230062,S0-C2,Bad_Speculation,15.14,% Slots,,,0.00,5.22,
73.973230062,S0-C2,Backend_Bound,19.09,% Slots,,,0.00,5.22,
73.973230062,S0-C2,Frontend_Bound.Frontend_Latency,18.46,% Slots,,rs_events.empty_end,0.00,5.22,<==
73.973230062,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.97,% Slots,,,0.00,5.22,
73.973230062,S0-C2,Bad_Speculation.Branch_Mispredicts,14.89,% Slots,,br_misp_retired.all_branches,0.00,5.22,
73.973230062,S0-C2,Backend_Bound.Memory_Bound,12.44,% Slots,,,0.00,5.22,
73.973230062,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.22,
73.973230062,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
73.973230062,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.45,% Core_Clocks,,,0.00,5.22,
73.973230062,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.48,
73.973230062,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
73.973230062,S0-C3,Frontend_Bound,25.77,% Slots,,,0.00,5.22,<==
73.973230062,S0-C3,Backend_Bound,16.82,% Slots,,,0.00,5.22,
73.973230062,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
73.973230062,S0-C4,Backend_Bound,12.42,% Slots,,,0.00,5.22,<==
73.973230062,S0-C4-T0,MUX,5.22,%,,,0.00,100.0,
73.973230062,S0-C5,Frontend_Bound,34.33,% Slots,,,0.00,5.22,
73.973230062,S0-C5,Bad_Speculation,15.61,% Slots,,,0.00,5.22,
73.973230062,S0-C5,Backend_Bound,22.39,% Slots,,,0.00,5.22,
73.973230062,S0-C5,Frontend_Bound.Frontend_Latency,32.88,% Slots,,rs_events.empty_end,0.00,5.21,
73.973230062,S0-C5,Bad_Speculation.Branch_Mispredicts,15.41,% Slots,,br_misp_retired.all_branches,0.00,5.22,
73.973230062,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.39,% Clocks,,,0.00,5.22,
73.973230062,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
73.973230062,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
73.973230062,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
73.973230062,S0-C6,Frontend_Bound,32.07,% Slots,,,0.00,5.22,
73.973230062,S0-C6,Bad_Speculation,13.13,% Slots,,,0.00,5.22,
73.973230062,S0-C6,Backend_Bound,29.03,% Slots,,,0.00,5.22,
73.973230062,S0-C6,Retiring,32.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
73.973230062,S0-C6,Frontend_Bound.Frontend_Latency,21.23,% Slots,,rs_events.empty_end,0.00,5.22,
73.973230062,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.28,% Slots,,,0.00,5.22,
73.973230062,S0-C6,Bad_Speculation.Branch_Mispredicts,12.85,% Slots,,br_misp_retired.all_branches,0.00,5.22,
73.973230062,S0-C6,Backend_Bound.Memory_Bound,15.73,% Slots,,,0.00,5.22,
73.973230062,S0-C6,Backend_Bound.Core_Bound,13.30,% Slots,,,0.00,5.22,
73.973230062,S0-C6,Retiring.Microcode_Sequencer,3.44,% Slots,,idq.ms_uops,0.00,5.22,<==
73.973230062,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
73.973230062,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.69,% Clocks,,idq.ms_switches,0.00,5.21,
73.973230062,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.39,% Core_Clocks,,,0.00,5.22,
73.973230062,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
73.973230062,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
73.973230062,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.38,% Clocks,,,0.00,5.22,
73.973230062,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
73.973230062,S0-C7,Frontend_Bound,28.26,% Slots,,,0.00,5.22,
73.973230062,S0-C7,Bad_Speculation,11.17,% Slots,,,0.00,5.22,
73.973230062,S0-C7,Backend_Bound,26.33,% Slots,,,0.00,5.22,
73.973230062,S0-C7,Retiring,25.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
73.973230062,S0-C7,Frontend_Bound.Frontend_Latency,17.77,% Slots,,rs_events.empty_end,0.00,5.22,<==
73.973230062,S0-C7,Bad_Speculation.Branch_Mispredicts,10.99,% Slots,,br_misp_retired.all_branches,0.00,5.22,
73.973230062,S0-C7,Backend_Bound.Core_Bound,16.41,% Slots,,,0.00,5.22,
73.973230062,S0-C7,Retiring.Microcode_Sequencer,5.55,% Slots,,idq.ms_uops,0.00,5.22,
73.973230062,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.22,% Clocks,,,0.00,5.21,
73.973230062,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
73.973230062,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.48,% Clocks,,idq.ms_switches,0.00,5.21,
73.973230062,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.98,% Clocks,,,0.00,5.22,
73.973230062,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
73.973230062,S1-C0,Frontend_Bound,29.18,% Slots,,,0.00,5.22,
73.973230062,S1-C0,Bad_Speculation,16.41,% Slots,,,0.00,5.22,
73.973230062,S1-C0,Backend_Bound,21.57,% Slots,,,0.00,5.22,
73.973230062,S1-C0,Frontend_Bound.Frontend_Latency,17.82,% Slots,,rs_events.empty_end,0.00,5.22,
73.973230062,S1-C0,Bad_Speculation.Branch_Mispredicts,16.27,% Slots,,br_misp_retired.all_branches,0.00,5.22,
73.973230062,S1-C0,Backend_Bound.Memory_Bound,10.48,% Slots,,,0.00,5.22,
73.973230062,S1-C0,Backend_Bound.Core_Bound,11.09,% Slots,,,0.00,5.22,
73.973230062,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,<==
73.973230062,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.48,
73.973230062,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.25,% Clocks,,,0.00,5.21,
73.973230062,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
73.973230062,S1-C1,Backend_Bound,15.35,% Slots,,,0.00,5.22,<==
73.973230062,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
73.973230062,S1-C2,Frontend_Bound,20.16,% Slots,,,0.00,5.22,
73.973230062,S1-C2,Backend_Bound,16.61,% Slots,,,0.00,5.22,
73.973230062,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.38,% Slots,,,0.00,5.22,
73.973230062,S1-C2,Backend_Bound.Core_Bound,10.06,% Slots,,,0.00,5.22,
73.973230062,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.82,% Core_Clocks,,,0.00,5.22,<==
73.973230062,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.48,% Clocks,,,0.00,5.22,
73.973230062,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
73.973230062,S1-C3,Frontend_Bound,24.74,% Slots,,,0.00,5.22,
73.973230062,S1-C3,Backend_Bound,17.77,% Slots,,,0.00,5.22,
73.973230062,S1-C3,Frontend_Bound.Frontend_Latency,16.90,% Slots,,rs_events.empty_end,0.00,5.22,
73.973230062,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,<==
73.973230062,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
73.973230062,S1-C4,Backend_Bound,15.92,% Slots,,,0.00,5.22,<==
73.973230062,S1-C4-T0,MUX,5.22,%,,,0.00,100.0,
73.973230062,S1-C5,Frontend_Bound,31.17,% Slots,,,0.00,5.22,
73.973230062,S1-C5,Bad_Speculation,11.21,% Slots,,,0.00,5.22,
73.973230062,S1-C5,Backend_Bound,32.36,% Slots,,,0.00,5.22,
73.973230062,S1-C5,Frontend_Bound.Frontend_Latency,17.53,% Slots,,rs_events.empty_end,0.00,5.22,
73.973230062,S1-C5,Bad_Speculation.Branch_Mispredicts,11.10,% Slots,,br_misp_retired.all_branches,0.00,5.22,
73.973230062,S1-C5,Backend_Bound.Memory_Bound,18.83,% Slots,,,0.00,5.22,<==
73.973230062,S1-C5,Backend_Bound.Core_Bound,13.53,% Slots,,,0.00,5.22,
73.973230062,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.22,
73.973230062,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
73.973230062,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
73.973230062,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.48,
73.973230062,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
73.973230062,S1-C6,Backend_Bound,18.73,% Slots,,,0.00,5.22,<==
73.973230062,S1-C6-T0,MUX,5.22,%,,,0.00,100.0,
73.973230062,S1-C7,Bad_Speculation,10.35,% Slots,,,0.00,5.22,
73.973230062,S1-C7,Bad_Speculation.Branch_Mispredicts,10.26,% Slots,,br_misp_retired.all_branches,0.00,5.22,
73.973230062,S1-C7,Backend_Bound,19.73,% Slots,,,0.00,5.22,
73.973230062,S1-C7,Backend_Bound.Core_Bound,12.11,% Slots,,,0.00,5.22,
73.973230062,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.51,% Clocks,,,0.00,5.22,<==
73.973230062,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
73.973230062,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
73.973230062,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
73.973230062,S0-C2-T1,MUX,5.22,%,,,0.00,100.0,
73.973230062,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
73.973230062,S0-C4-T1,MUX,5.22,%,,,0.00,100.0,
73.973230062,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
73.973230062,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
73.973230062,S0-C7-T1,MUX,5.22,%,,,0.00,100.0,
73.973230062,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
73.973230062,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
73.973230062,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
73.973230062,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
73.973230062,S1-C4-T1,MUX,5.22,%,,,0.00,100.0,
73.973230062,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
73.973230062,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
73.973230062,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
75.52344129,S0-C0,Backend_Bound,27.13,% Slots,,,0.00,5.43,
75.52344129,S0-C0,Backend_Bound.Memory_Bound,17.43,% Slots,,,0.00,5.16,<==
75.52344129,S0-C0-T0,MUX,5.15,%,,,0.00,100.0,
75.52344129,S0-C1,Backend_Bound,56.33,% Slots,,,0.00,5.44,
75.52344129,S0-C1,Retiring,24.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
75.52344129,S0-C1,Backend_Bound.Memory_Bound,12.15,% Slots,,,0.00,5.17,
75.52344129,S0-C1,Backend_Bound.Core_Bound,44.18,% Slots,,,0.00,5.17,
75.52344129,S0-C1,Retiring.Microcode_Sequencer,8.20,% Slots,,idq.ms_uops,0.00,5.18,
75.52344129,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.30,% Clocks,,idq.ms_switches,0.00,5.17,
75.52344129,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.35,
75.52344129,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.71,% Clocks,,,0.00,5.16,<==
75.52344129,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
75.52344129,S0-C2,Frontend_Bound,29.87,% Slots,,,0.00,5.44,
75.52344129,S0-C2,Backend_Bound,42.94,% Slots,,,0.00,5.44,
75.52344129,S0-C2,Retiring,30.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
75.52344129,S0-C2,Frontend_Bound.Frontend_Latency,25.92,% Slots,,rs_events.empty_end,0.00,5.43,
75.52344129,S0-C2,Backend_Bound.Memory_Bound,11.47,% Slots,,,0.00,5.17,
75.52344129,S0-C2,Backend_Bound.Core_Bound,31.47,% Slots,,,0.00,5.17,<==
75.52344129,S0-C2,Retiring.Microcode_Sequencer,10.48,% Slots,,idq.ms_uops,0.00,5.18,
75.52344129,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.16,
75.52344129,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.38,% Clocks,,idq.ms_switches,0.00,5.17,
75.52344129,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
75.52344129,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
75.52344129,S0-C3,Backend_Bound,51.76,% Slots,,,0.00,5.44,
75.52344129,S0-C3,Backend_Bound.Memory_Bound,15.87,% Slots,,,0.00,5.17,
75.52344129,S0-C3,Backend_Bound.Core_Bound,35.89,% Slots,,,0.00,5.17,<==
75.52344129,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
75.52344129,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
75.52344129,S0-C4,Backend_Bound,15.34,% Slots,,,0.00,5.43,<==
75.52344129,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
75.52344129,S0-C5,Frontend_Bound,20.23,% Slots,,,0.00,5.44,
75.52344129,S0-C5,Backend_Bound,39.46,% Slots,,,0.00,5.44,
75.52344129,S0-C5,Retiring,30.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
75.52344129,S0-C5,Backend_Bound.Core_Bound,30.52,% Slots,,,0.00,5.17,<==
75.52344129,S0-C5,Retiring.Microcode_Sequencer,6.60,% Slots,,idq.ms_uops,0.00,5.17,
75.52344129,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.99,% Clocks,,idq.ms_switches,0.00,5.17,
75.52344129,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
75.52344129,S0-C6,Frontend_Bound,24.91,% Slots,,,0.00,5.44,
75.52344129,S0-C6,Backend_Bound,41.83,% Slots,,,0.00,5.44,
75.52344129,S0-C6,Retiring,27.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
75.52344129,S0-C6,Frontend_Bound.Frontend_Bandwidth,32.21,% Slots,,,0.00,5.17,
75.52344129,S0-C6,Backend_Bound.Core_Bound,33.36,% Slots,,,0.00,5.16,<==
75.52344129,S0-C6,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.17,
75.52344129,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.08,% Clocks,,idq.ms_switches,0.00,5.18,
75.52344129,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.99,% Core_Clocks,,,0.00,5.38,
75.52344129,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
75.52344129,S0-C7,Frontend_Bound,25.23,% Slots,,,0.00,5.44,
75.52344129,S0-C7,Backend_Bound,30.94,% Slots,,,0.00,5.44,
75.52344129,S0-C7,Retiring,35.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
75.52344129,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.48,% Slots,,,0.00,5.17,
75.52344129,S0-C7,Backend_Bound.Core_Bound,21.30,% Slots,,,0.00,5.17,
75.52344129,S0-C7,Retiring.Microcode_Sequencer,6.06,% Slots,,idq.ms_uops,0.00,5.17,<==
75.52344129,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.69,% Clocks,,idq.ms_switches,0.00,5.18,
75.52344129,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.38,% Core_Clocks,,,0.00,5.43,
75.52344129,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.53,% Core_Clocks,,,0.00,5.38,
75.52344129,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
75.52344129,S1-C0,Frontend_Bound,21.21,% Slots,,,0.00,5.43,<==
75.52344129,S1-C0,Backend_Bound,13.27,% Slots,,,0.00,5.43,
75.52344129,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
75.52344129,S1-C1,Backend_Bound,21.08,% Slots,,,0.00,5.43,
75.52344129,S1-C1,Backend_Bound.Core_Bound,14.79,% Slots,,,0.00,5.17,<==
75.52344129,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
75.52344129,S1-C2,Frontend_Bound,31.18,% Slots,,,0.00,5.43,
75.52344129,S1-C2,Backend_Bound,22.75,% Slots,,,0.00,5.43,
75.52344129,S1-C2,Frontend_Bound.Frontend_Bandwidth,24.97,% Slots,,,0.00,5.17,<==
75.52344129,S1-C2,Backend_Bound.Core_Bound,14.52,% Slots,,,0.00,5.18,
75.52344129,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
75.52344129,S1-C3,Backend_Bound,52.41,% Slots,,,0.00,5.44,<==
75.52344129,S1-C3,Backend_Bound.Memory_Bound,24.08,% Slots,,,0.00,5.17,
75.52344129,S1-C3,Backend_Bound.Core_Bound,28.34,% Slots,,,0.00,5.17,
75.52344129,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.34,
75.52344129,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
75.52344129,S1-C4,Backend_Bound,18.80,% Slots,,,0.00,5.43,
75.52344129,S1-C4,Backend_Bound.Core_Bound,10.79,% Slots,,,0.00,5.17,
75.52344129,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.27,% Clocks,,,0.00,5.16,<==
75.52344129,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
75.52344129,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
75.52344129,S1-C6,Backend_Bound,16.45,% Slots,,,0.00,5.43,
75.52344129,S1-C6,Backend_Bound.Core_Bound,11.27,% Slots,,,0.00,5.17,<==
75.52344129,S1-C6-T0,MUX,5.16,%,,,0.00,100.0,
75.52344129,S1-C7,Backend_Bound,14.06,% Slots,,,0.00,5.44,
75.52344129,S1-C7,Backend_Bound.Core_Bound,10.60,% Slots,,,0.00,5.18,
75.52344129,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.07,% Clocks,,,0.00,5.16,<==
75.52344129,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
75.52344129,S0-C0-T1,MUX,5.15,%,,,0.00,100.0,
75.52344129,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
75.52344129,S0-C2-T1,MUX,5.16,%,,,0.00,100.0,
75.52344129,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
75.52344129,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
75.52344129,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
75.52344129,S0-C6-T1,MUX,5.16,%,,,0.00,100.0,
75.52344129,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
75.52344129,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
75.52344129,S1-C1-T1,MUX,5.16,%,,,0.00,100.0,
75.52344129,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
75.52344129,S1-C3-T1,MUX,5.16,%,,,0.00,100.0,
75.52344129,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
75.52344129,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
75.52344129,S1-C6-T1,MUX,5.16,%,,,0.00,100.0,
75.52344129,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
77.002900279,S0-C0,Frontend_Bound,26.00,% Slots,,,0.00,5.13,<==
77.002900279,S0-C0,Bad_Speculation,16.49,% Slots,,,0.00,5.13,
77.002900279,S0-C0,Backend_Bound,25.81,% Slots,,,0.00,5.13,
77.002900279,S0-C0,Bad_Speculation.Branch_Mispredicts,16.21,% Slots,,br_misp_retired.all_branches,0.00,5.13,
77.002900279,S0-C0,Backend_Bound.Memory_Bound,15.82,% Slots,,,0.00,5.12,
77.002900279,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
77.002900279,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
77.002900279,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
77.002900279,S0-C1,Frontend_Bound,29.50,% Slots,,,0.00,5.12,
77.002900279,S0-C1,Bad_Speculation,16.90,% Slots,,,0.00,5.12,
77.002900279,S0-C1,Backend_Bound,25.96,% Slots,,,0.00,5.12,
77.002900279,S0-C1,Frontend_Bound.Frontend_Bandwidth,33.22,% Slots,,,0.00,5.12,<==
77.002900279,S0-C1,Bad_Speculation.Branch_Mispredicts,16.60,% Slots,,br_misp_retired.all_branches,0.00,5.12,
77.002900279,S0-C1,Backend_Bound.Memory_Bound,45.06,% Slots,,,0.00,5.12,
77.002900279,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.94,% Core_Clocks,,,0.00,5.12,
77.002900279,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.78,% Core_Clocks,,,0.00,5.12,
77.002900279,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
77.002900279,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
77.002900279,S0-C1-T0,MUX,5.12,%,,,0.00,100.0,
77.002900279,S0-C2,Frontend_Bound,33.25,% Slots,,,0.00,5.12,
77.002900279,S0-C2,Bad_Speculation,11.53,% Slots,,,0.00,5.12,
77.002900279,S0-C2,Backend_Bound,26.22,% Slots,,,0.00,5.12,
77.002900279,S0-C2,Frontend_Bound.Frontend_Bandwidth,19.87,% Slots,,,0.00,5.12,
77.002900279,S0-C2,Bad_Speculation.Branch_Mispredicts,11.20,% Slots,,br_misp_retired.all_branches,0.00,5.12,
77.002900279,S0-C2,Backend_Bound.Memory_Bound,13.90,% Slots,,,0.00,5.12,
77.002900279,S0-C2,Backend_Bound.Core_Bound,12.33,% Slots,,,0.00,5.12,
77.002900279,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.12,% Core_Clocks,,,0.00,5.13,<==
77.002900279,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
77.002900279,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
77.002900279,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.15,% Clocks,,,0.00,5.16,
77.002900279,S0-C2-T0,MUX,5.12,%,,,0.00,100.0,
77.002900279,S0-C3,Frontend_Bound,44.97,% Slots,,,0.00,5.12,
77.002900279,S0-C3,Bad_Speculation,11.60,% Slots,,,0.00,5.12,
77.002900279,S0-C3,Backend_Bound,21.09,% Slots,,,0.00,5.12,
77.002900279,S0-C3,Retiring,22.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
77.002900279,S0-C3,Frontend_Bound.Frontend_Latency,25.78,% Slots,,rs_events.empty_end,0.00,5.12,
77.002900279,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.76,% Slots,,,0.00,5.12,
77.002900279,S0-C3,Bad_Speculation.Branch_Mispredicts,11.32,% Slots,,br_misp_retired.all_branches,0.00,5.12,
77.002900279,S0-C3,Backend_Bound.Memory_Bound,13.32,% Slots,,,0.00,5.12,
77.002900279,S0-C3,Retiring.Microcode_Sequencer,3.94,% Slots,,idq.ms_uops,0.00,5.4,
77.002900279,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.39,
77.002900279,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
77.002900279,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.10,% Clocks,,idq.ms_switches,0.00,5.39,
77.002900279,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.35,% Core_Clocks,,,0.00,5.13,
77.002900279,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
77.002900279,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
77.002900279,S0-C3-T0,MUX,5.12,%,,,0.00,100.0,
77.002900279,S0-C4,Frontend_Bound,27.31,% Slots,,,0.00,5.12,
77.002900279,S0-C4,Bad_Speculation,14.88,% Slots,,,0.00,5.12,
77.002900279,S0-C4,Backend_Bound,26.64,% Slots,,,0.00,5.12,
77.002900279,S0-C4,Retiring,23.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
77.002900279,S0-C4,Frontend_Bound.Frontend_Latency,16.55,% Slots,,rs_events.empty_end,0.00,5.12,
77.002900279,S0-C4,Bad_Speculation.Branch_Mispredicts,14.74,% Slots,,br_misp_retired.all_branches,0.00,5.12,
77.002900279,S0-C4,Backend_Bound.Memory_Bound,18.94,% Slots,,,0.00,5.12,
77.002900279,S0-C4,Retiring.Microcode_Sequencer,3.65,% Slots,,idq.ms_uops,0.00,5.4,
77.002900279,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.13,% Clocks,,,0.00,5.39,
77.002900279,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
77.002900279,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.34,% Clocks,,idq.ms_switches,0.00,5.39,
77.002900279,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
77.002900279,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
77.002900279,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
77.002900279,S0-C5,Frontend_Bound,43.52,% Slots,,,0.00,5.12,
77.002900279,S0-C5,Bad_Speculation,11.91,% Slots,,,0.00,5.12,
77.002900279,S0-C5,Backend_Bound,21.27,% Slots,,,0.00,5.12,
77.002900279,S0-C5,Frontend_Bound.Frontend_Latency,28.40,% Slots,,rs_events.empty_end,0.00,5.12,
77.002900279,S0-C5,Frontend_Bound.Frontend_Bandwidth,20.06,% Slots,,,0.00,5.12,
77.002900279,S0-C5,Bad_Speculation.Branch_Mispredicts,11.73,% Slots,,br_misp_retired.all_branches,0.00,5.12,
77.002900279,S0-C5,Backend_Bound.Memory_Bound,13.85,% Slots,,,0.00,5.12,
77.002900279,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.86,% Clocks,,,0.00,5.39,
77.002900279,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
77.002900279,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.78,% Core_Clocks,,,0.00,5.13,
77.002900279,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.08,% Core_Clocks,,,0.00,5.13,
77.002900279,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,
77.002900279,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
77.002900279,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
77.002900279,S0-C6,Frontend_Bound,29.12,% Slots,,,0.00,5.12,
77.002900279,S0-C6,Bad_Speculation,16.36,% Slots,,,0.00,5.12,
77.002900279,S0-C6,Backend_Bound,21.11,% Slots,,,0.00,5.12,
77.002900279,S0-C6,Frontend_Bound.Frontend_Latency,15.30,% Slots,,rs_events.empty_end,0.00,5.12,
77.002900279,S0-C6,Frontend_Bound.Frontend_Bandwidth,59.26,% Slots,,,0.00,5.12,
77.002900279,S0-C6,Bad_Speculation.Branch_Mispredicts,16.21,% Slots,,br_misp_retired.all_branches,0.00,5.12,
77.002900279,S0-C6,Backend_Bound.Core_Bound,13.48,% Slots,,,0.00,5.12,
77.002900279,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.30,% Clocks,,,0.00,5.39,
77.002900279,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
77.002900279,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.96,% Core_Clocks,,,0.00,5.12,<==
77.002900279,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.34,% Core_Clocks,,,0.00,5.12,
77.002900279,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.97,% Clocks,,,0.00,5.16,
77.002900279,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
77.002900279,S0-C7,Frontend_Bound,28.47,% Slots,,,0.00,5.12,
77.002900279,S0-C7,Bad_Speculation,21.88,% Slots,,,0.00,5.12,
77.002900279,S0-C7,Backend_Bound,18.31,% Slots,,,0.00,5.12,
77.002900279,S0-C7,Retiring,34.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
77.002900279,S0-C7,Frontend_Bound.Frontend_Latency,18.18,% Slots,,rs_events.empty_end,0.00,5.12,
77.002900279,S0-C7,Frontend_Bound.Frontend_Bandwidth,25.59,% Slots,,,0.00,5.12,
77.002900279,S0-C7,Bad_Speculation.Branch_Mispredicts,21.47,% Slots,,br_misp_retired.all_branches,0.00,5.12,
77.002900279,S0-C7,Backend_Bound.Memory_Bound,33.14,% Slots,,,0.00,5.12,
77.002900279,S0-C7,Retiring.Microcode_Sequencer,2.00,% Slots,,idq.ms_uops,0.00,5.4,<==
77.002900279,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.55,% Clocks,,,0.00,5.39,
77.002900279,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
77.002900279,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.51,% Clocks,,idq.ms_switches,0.00,5.39,
77.002900279,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.19,% Core_Clocks,,,0.00,5.13,
77.002900279,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.65,% Core_Clocks,,,0.00,5.13,
77.002900279,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
77.002900279,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
77.002900279,S1-C0,Frontend_Bound,38.91,% Slots,,,0.00,5.12,
77.002900279,S1-C0,Bad_Speculation,10.13,% Slots,,,0.00,5.12,
77.002900279,S1-C0,Backend_Bound,14.99,% Slots,,,0.00,5.12,
77.002900279,S1-C0,Frontend_Bound.Frontend_Latency,25.74,% Slots,,rs_events.empty_end,0.00,5.12,<==
77.002900279,S1-C0,Bad_Speculation.Branch_Mispredicts,9.93,% Slots,,br_misp_retired.all_branches,0.00,5.12,
77.002900279,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.39,
77.002900279,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
77.002900279,S1-C0-T0,MUX,5.12,%,,,0.00,100.0,
77.002900279,S1-C1,Frontend_Bound,30.17,% Slots,,,0.00,5.12,
77.002900279,S1-C1,Bad_Speculation,21.85,% Slots,,,0.00,5.12,
77.002900279,S1-C1,Backend_Bound,18.15,% Slots,,,0.00,5.12,
77.002900279,S1-C1,Frontend_Bound.Frontend_Latency,20.83,% Slots,,rs_events.empty_end,0.00,5.12,<==
77.002900279,S1-C1,Bad_Speculation.Branch_Mispredicts,21.63,% Slots,,br_misp_retired.all_branches,0.00,5.12,
77.002900279,S1-C1,Backend_Bound.Memory_Bound,17.15,% Slots,,,0.00,5.12,
77.002900279,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.59,% Clocks,,,0.00,5.4,
77.002900279,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
77.002900279,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
77.002900279,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
77.002900279,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
77.002900279,S1-C1-T0,MUX,5.12,%,,,0.00,100.0,
77.002900279,S1-C2,Frontend_Bound,32.51,% Slots,,,0.00,5.13,
77.002900279,S1-C2,Bad_Speculation,17.22,% Slots,,,0.00,5.13,
77.002900279,S1-C2,Backend_Bound,22.17,% Slots,,,0.00,5.13,
77.002900279,S1-C2,Frontend_Bound.Frontend_Latency,27.60,% Slots,,rs_events.empty_end,0.00,5.13,
77.002900279,S1-C2,Bad_Speculation.Branch_Mispredicts,16.99,% Slots,,br_misp_retired.all_branches,0.00,5.13,
77.002900279,S1-C2,Backend_Bound.Core_Bound,13.40,% Slots,,,0.00,5.12,
77.002900279,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
77.002900279,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.46,% Clocks,,,0.00,5.15,
77.002900279,S1-C2-T0,MUX,5.12,%,,,0.00,100.0,
77.002900279,S1-C3,Frontend_Bound,33.76,% Slots,,,0.00,5.12,
77.002900279,S1-C3,Bad_Speculation,15.40,% Slots,,,0.00,5.12,
77.002900279,S1-C3,Backend_Bound,26.55,% Slots,,,0.00,5.12,
77.002900279,S1-C3,Frontend_Bound.Frontend_Latency,32.71,% Slots,,rs_events.empty_end,0.00,5.12,
77.002900279,S1-C3,Bad_Speculation.Branch_Mispredicts,15.18,% Slots,,br_misp_retired.all_branches,0.00,5.12,
77.002900279,S1-C3,Backend_Bound.Memory_Bound,28.57,% Slots,,,0.00,5.12,
77.002900279,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.39,
77.002900279,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
77.002900279,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
77.002900279,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.13,
77.002900279,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
77.002900279,S1-C4,Backend_Bound,48.49,% Slots,,,0.00,5.12,
77.002900279,S1-C4,Backend_Bound.Memory_Bound,40.37,% Slots,,,0.00,5.12,
77.002900279,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.8,<==
77.002900279,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.13,
77.002900279,S1-C4-T0,MUX,5.12,%,,,0.00,100.0,
77.002900279,S1-C5,Frontend_Bound,31.41,% Slots,,,0.00,5.12,
77.002900279,S1-C5,Bad_Speculation,15.14,% Slots,,,0.00,5.12,
77.002900279,S1-C5,Backend_Bound,23.96,% Slots,,,0.00,5.12,
77.002900279,S1-C5,Frontend_Bound.Frontend_Latency,33.48,% Slots,,rs_events.empty_end,0.00,5.12,
77.002900279,S1-C5,Frontend_Bound.Frontend_Bandwidth,19.56,% Slots,,,0.00,5.12,
77.002900279,S1-C5,Bad_Speculation.Branch_Mispredicts,14.97,% Slots,,br_misp_retired.all_branches,0.00,5.12,
77.002900279,S1-C5,Backend_Bound.Memory_Bound,49.92,% Slots,,,0.00,5.12,
77.002900279,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.98,% Clocks,,,0.00,5.39,
77.002900279,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
77.002900279,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
77.002900279,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,10.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
77.002900279,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
77.002900279,S1-C6,Frontend_Bound,37.95,% Slots,,,0.00,5.12,
77.002900279,S1-C6,Bad_Speculation,11.22,% Slots,,,0.00,5.12,
77.002900279,S1-C6,Backend_Bound,29.74,% Slots,,,0.00,5.12,
77.002900279,S1-C6,Frontend_Bound.Frontend_Latency,56.35,% Slots,,rs_events.empty_end,0.00,5.12,
77.002900279,S1-C6,Bad_Speculation.Branch_Mispredicts,11.01,% Slots,,br_misp_retired.all_branches,0.00,5.12,
77.002900279,S1-C6,Backend_Bound.Memory_Bound,20.90,% Slots,,,0.00,5.12,
77.002900279,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.13,% Clocks,,,0.00,5.4,
77.002900279,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
77.002900279,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
77.002900279,S1-C7,Frontend_Bound,38.42,% Slots,,,0.00,5.12,
77.002900279,S1-C7,Bad_Speculation,15.80,% Slots,,,0.00,5.12,
77.002900279,S1-C7,Backend_Bound,16.75,% Slots,,,0.00,5.12,
77.002900279,S1-C7,Frontend_Bound.Frontend_Latency,40.18,% Slots,,rs_events.empty_end,0.00,5.12,
77.002900279,S1-C7,Bad_Speculation.Branch_Mispredicts,15.67,% Slots,,br_misp_retired.all_branches,0.00,5.12,
77.002900279,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,<==
77.002900279,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
77.002900279,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
77.002900279,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
77.002900279,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
77.002900279,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
77.002900279,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
77.002900279,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
77.002900279,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
77.002900279,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
77.002900279,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
77.002900279,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
77.002900279,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
77.002900279,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
77.002900279,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
77.002900279,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
77.002900279,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
77.002900279,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
78.524869045,S0-C0,Bad_Speculation,12.96,% Slots,,,0.00,5.26,
78.524869045,S0-C0,Bad_Speculation.Branch_Mispredicts,12.81,% Slots,,br_misp_retired.all_branches,0.00,5.26,
78.524869045,S0-C0,Backend_Bound,38.85,% Slots,,,0.00,5.26,
78.524869045,S0-C0,Backend_Bound.Memory_Bound,22.36,% Slots,,,0.00,5.25,
78.524869045,S0-C0,Backend_Bound.Core_Bound,16.49,% Slots,,,0.00,5.25,
78.524869045,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
78.524869045,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
78.524869045,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.83,% Clocks,,,0.00,5.26,
78.524869045,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
78.524869045,S0-C1,Frontend_Bound,31.01,% Slots,,,0.00,5.26,
78.524869045,S0-C1,Bad_Speculation,14.50,% Slots,,,0.00,5.26,
78.524869045,S0-C1,Backend_Bound,24.58,% Slots,,,0.00,5.26,
78.524869045,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.39,% Slots,,,0.00,5.26,
78.524869045,S0-C1,Bad_Speculation.Branch_Mispredicts,14.37,% Slots,,br_misp_retired.all_branches,0.00,5.25,
78.524869045,S0-C1,Backend_Bound.Memory_Bound,23.72,% Slots,,,0.00,5.26,
78.524869045,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.44,% Core_Clocks,,,0.00,5.25,<==
78.524869045,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
78.524869045,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
78.524869045,S0-C2,Frontend_Bound,26.24,% Slots,,,0.00,5.26,
78.524869045,S0-C2,Bad_Speculation,12.72,% Slots,,,0.00,5.26,
78.524869045,S0-C2,Backend_Bound,24.10,% Slots,,,0.00,5.26,
78.524869045,S0-C2,Frontend_Bound.Frontend_Latency,21.36,% Slots,,rs_events.empty_end,0.00,5.25,
78.524869045,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.26,
78.524869045,S0-C2,Bad_Speculation.Branch_Mispredicts,12.58,% Slots,,br_misp_retired.all_branches,0.00,5.26,
78.524869045,S0-C2,Backend_Bound.Memory_Bound,18.84,% Slots,,,0.00,5.25,
78.524869045,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.03,% Clocks,,,0.00,5.25,
78.524869045,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
78.524869045,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.81,% Core_Clocks,,,0.00,5.25,
78.524869045,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.05,% Core_Clocks,,,0.00,5.25,
78.524869045,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
78.524869045,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
78.524869045,S0-C2-T0,MUX,5.25,%,,,0.00,100.0,
78.524869045,S0-C3,Frontend_Bound,23.93,% Slots,,,0.00,5.26,
78.524869045,S0-C3,Bad_Speculation,12.96,% Slots,,,0.00,5.26,
78.524869045,S0-C3,Backend_Bound,31.88,% Slots,,,0.00,5.26,
78.524869045,S0-C3,Frontend_Bound.Frontend_Latency,17.85,% Slots,,rs_events.empty_end,0.00,5.25,
78.524869045,S0-C3,Bad_Speculation.Branch_Mispredicts,12.83,% Slots,,br_misp_retired.all_branches,0.00,5.26,
78.524869045,S0-C3,Backend_Bound.Memory_Bound,30.07,% Slots,,,0.00,5.25,
78.524869045,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
78.524869045,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
78.524869045,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
78.524869045,S0-C3-T0,MUX,5.25,%,,,0.00,100.0,
78.524869045,S0-C4,Frontend_Bound,28.43,% Slots,,,0.00,5.25,
78.524869045,S0-C4,Bad_Speculation,13.60,% Slots,,,0.00,5.25,
78.524869045,S0-C4,Backend_Bound,24.80,% Slots,,,0.00,5.25,
78.524869045,S0-C4,Frontend_Bound.Frontend_Latency,19.05,% Slots,,rs_events.empty_end,0.00,5.25,
78.524869045,S0-C4,Bad_Speculation.Branch_Mispredicts,13.39,% Slots,,br_misp_retired.all_branches,0.00,5.25,
78.524869045,S0-C4,Backend_Bound.Memory_Bound,16.63,% Slots,,,0.00,5.25,
78.524869045,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.01,% Clocks,,,0.00,5.26,
78.524869045,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
78.524869045,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
78.524869045,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
78.524869045,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
78.524869045,S0-C5,Frontend_Bound,31.35,% Slots,,,0.00,5.26,
78.524869045,S0-C5,Bad_Speculation,12.34,% Slots,,,0.00,5.26,
78.524869045,S0-C5,Backend_Bound,21.52,% Slots,,,0.00,5.26,
78.524869045,S0-C5,Frontend_Bound.Frontend_Latency,21.00,% Slots,,rs_events.empty_end,0.00,5.25,
78.524869045,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.03,% Slots,,,0.00,5.26,
78.524869045,S0-C5,Bad_Speculation.Branch_Mispredicts,12.21,% Slots,,br_misp_retired.all_branches,0.00,5.26,
78.524869045,S0-C5,Backend_Bound.Memory_Bound,16.94,% Slots,,,0.00,5.25,
78.524869045,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.25,
78.524869045,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
78.524869045,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.81,% Core_Clocks,,,0.00,5.26,
78.524869045,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.20,% Core_Clocks,,,0.00,5.26,
78.524869045,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
78.524869045,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
78.524869045,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
78.524869045,S0-C6,Frontend_Bound,30.07,% Slots,,,0.00,5.26,
78.524869045,S0-C6,Bad_Speculation,14.52,% Slots,,,0.00,5.26,
78.524869045,S0-C6,Backend_Bound,26.67,% Slots,,,0.00,5.26,
78.524869045,S0-C6,Frontend_Bound.Frontend_Latency,17.22,% Slots,,rs_events.empty_end,0.00,5.26,
78.524869045,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.67,% Slots,,,0.00,5.26,
78.524869045,S0-C6,Bad_Speculation.Branch_Mispredicts,14.39,% Slots,,br_misp_retired.all_branches,0.00,5.26,
78.524869045,S0-C6,Backend_Bound.Memory_Bound,17.46,% Slots,,,0.00,5.26,
78.524869045,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.25,
78.524869045,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
78.524869045,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.39,% Core_Clocks,,,0.00,5.25,
78.524869045,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.96,% Core_Clocks,,,0.00,5.25,
78.524869045,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
78.524869045,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
78.524869045,S0-C6-T0,MUX,5.25,%,,,0.00,100.0,
78.524869045,S0-C7,Frontend_Bound,29.33,% Slots,,,0.00,5.26,<==
78.524869045,S0-C7,Bad_Speculation,17.84,% Slots,,,0.00,5.26,
78.524869045,S0-C7,Backend_Bound,21.62,% Slots,,,0.00,5.26,
78.524869045,S0-C7,Frontend_Bound.Frontend_Latency,17.89,% Slots,,rs_events.empty_end,0.00,5.25,
78.524869045,S0-C7,Frontend_Bound.Frontend_Bandwidth,15.36,% Slots,,,0.00,5.26,
78.524869045,S0-C7,Bad_Speculation.Branch_Mispredicts,17.66,% Slots,,br_misp_retired.all_branches,0.00,5.26,
78.524869045,S0-C7,Backend_Bound.Memory_Bound,15.38,% Slots,,,0.00,5.25,
78.524869045,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.55,% Clocks,,,0.00,5.25,
78.524869045,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
78.524869045,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.43,% Core_Clocks,,,0.00,5.26,
78.524869045,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
78.524869045,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
78.524869045,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
78.524869045,S1-C0,Frontend_Bound,37.73,% Slots,,,0.00,5.26,
78.524869045,S1-C0,Bad_Speculation,12.14,% Slots,,,0.00,5.26,
78.524869045,S1-C0,Backend_Bound,17.47,% Slots,,,0.00,5.26,
78.524869045,S1-C0,Frontend_Bound.Frontend_Latency,28.17,% Slots,,rs_events.empty_end,0.00,5.26,<==
78.524869045,S1-C0,Bad_Speculation.Branch_Mispredicts,11.97,% Slots,,br_misp_retired.all_branches,0.00,5.26,
78.524869045,S1-C0,Backend_Bound.Memory_Bound,13.87,% Slots,,,0.00,5.26,
78.524869045,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.44,% Clocks,,,0.00,5.25,
78.524869045,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
78.524869045,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
78.524869045,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
78.524869045,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
78.524869045,S1-C1,Frontend_Bound,21.26,% Slots,,,0.00,5.26,
78.524869045,S1-C1,Bad_Speculation,15.20,% Slots,,,0.00,5.26,
78.524869045,S1-C1,Backend_Bound,30.26,% Slots,,,0.00,5.26,
78.524869045,S1-C1,Frontend_Bound.Frontend_Latency,18.05,% Slots,,rs_events.empty_end,0.00,5.25,
78.524869045,S1-C1,Bad_Speculation.Branch_Mispredicts,15.04,% Slots,,br_misp_retired.all_branches,0.00,5.26,
78.524869045,S1-C1,Backend_Bound.Memory_Bound,47.09,% Slots,,,0.00,5.25,
78.524869045,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
78.524869045,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
78.524869045,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
78.524869045,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
78.524869045,S1-C2,Frontend_Bound,30.91,% Slots,,,0.00,5.26,
78.524869045,S1-C2,Bad_Speculation,14.33,% Slots,,,0.00,5.26,
78.524869045,S1-C2,Backend_Bound,24.97,% Slots,,,0.00,5.26,
78.524869045,S1-C2,Frontend_Bound.Frontend_Latency,18.66,% Slots,,rs_events.empty_end,0.00,5.26,
78.524869045,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.21,% Slots,,,0.00,5.26,
78.524869045,S1-C2,Bad_Speculation.Branch_Mispredicts,14.16,% Slots,,br_misp_retired.all_branches,0.00,5.26,
78.524869045,S1-C2,Backend_Bound.Memory_Bound,14.29,% Slots,,,0.00,5.26,
78.524869045,S1-C2,Backend_Bound.Core_Bound,10.67,% Slots,,,0.00,5.26,
78.524869045,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.26,
78.524869045,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
78.524869045,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.62,% Core_Clocks,,,0.00,5.25,
78.524869045,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.85,% Core_Clocks,,,0.00,5.27,
78.524869045,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
78.524869045,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
78.524869045,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
78.524869045,S1-C3,Frontend_Bound,26.47,% Slots,,,0.00,5.25,
78.524869045,S1-C3,Bad_Speculation,20.94,% Slots,,,0.00,5.25,
78.524869045,S1-C3,Backend_Bound,14.59,% Slots,,,0.00,5.25,
78.524869045,S1-C3,Frontend_Bound.Frontend_Latency,24.38,% Slots,,rs_events.empty_end,0.00,5.25,
78.524869045,S1-C3,Bad_Speculation.Branch_Mispredicts,20.72,% Slots,,br_misp_retired.all_branches,0.00,5.25,
78.524869045,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.25,
78.524869045,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
78.524869045,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
78.524869045,S1-C4,Frontend_Bound,23.55,% Slots,,,0.00,5.25,
78.524869045,S1-C4,Bad_Speculation,12.94,% Slots,,,0.00,5.25,
78.524869045,S1-C4,Backend_Bound,38.15,% Slots,,,0.00,5.25,
78.524869045,S1-C4,Frontend_Bound.Frontend_Latency,19.07,% Slots,,rs_events.empty_end,0.00,5.25,
78.524869045,S1-C4,Bad_Speculation.Branch_Mispredicts,12.66,% Slots,,br_misp_retired.all_branches,0.00,5.25,
78.524869045,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.50,% Clocks,,,0.00,5.26,
78.524869045,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
78.524869045,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
78.524869045,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
78.524869045,S1-C5,Bad_Speculation,18.40,% Slots,,,0.00,5.26,
78.524869045,S1-C5,Bad_Speculation.Branch_Mispredicts,18.23,% Slots,,br_misp_retired.all_branches,0.00,5.26,
78.524869045,S1-C5,Backend_Bound,29.51,% Slots,,,0.00,5.26,
78.524869045,S1-C5,Backend_Bound.Memory_Bound,22.40,% Slots,,,0.00,5.26,
78.524869045,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
78.524869045,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
78.524869045,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
78.524869045,S1-C6,Frontend_Bound,30.68,% Slots,,,0.00,5.25,
78.524869045,S1-C6,Bad_Speculation,13.06,% Slots,,,0.00,5.25,
78.524869045,S1-C6,Backend_Bound,17.61,% Slots,,,0.00,5.25,
78.524869045,S1-C6,Frontend_Bound.Frontend_Latency,20.01,% Slots,,rs_events.empty_end,0.00,5.25,
78.524869045,S1-C6,Bad_Speculation.Branch_Mispredicts,12.85,% Slots,,br_misp_retired.all_branches,0.00,5.25,
78.524869045,S1-C6,Backend_Bound.Memory_Bound,18.23,% Slots,,,0.00,5.25,
78.524869045,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.25,
78.524869045,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
78.524869045,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
78.524869045,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
78.524869045,S1-C6-T0,MUX,5.25,%,,,0.00,100.0,
78.524869045,S1-C7,Bad_Speculation,13.80,% Slots,,,0.00,5.25,
78.524869045,S1-C7,Bad_Speculation.Branch_Mispredicts,13.70,% Slots,,br_misp_retired.all_branches,0.00,5.25,
78.524869045,S1-C7,Backend_Bound,36.48,% Slots,,,0.00,5.25,
78.524869045,S1-C7,Backend_Bound.Memory_Bound,23.64,% Slots,,,0.00,5.25,
78.524869045,S1-C7,Backend_Bound.Core_Bound,12.83,% Slots,,,0.00,5.25,
78.524869045,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
78.524869045,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
78.524869045,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
78.524869045,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
78.524869045,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
78.524869045,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
78.524869045,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
78.524869045,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
78.524869045,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
78.524869045,S0-C6-T1,MUX,5.25,%,,,0.00,100.0,
78.524869045,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
78.524869045,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
78.524869045,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
78.524869045,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
78.524869045,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
78.524869045,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
78.524869045,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
78.524869045,S1-C6-T1,MUX,5.25,%,,,0.00,100.0,
78.524869045,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
80.083408019,S0-C0,Frontend_Bound.Frontend_Bandwidth,38.40,% Slots,,,0.00,5.14,
80.083408019,S0-C0,Bad_Speculation.Branch_Mispredicts,15.44,% Slots,,br_misp_retired.all_branches,0.00,5.4,
80.083408019,S0-C0,Backend_Bound.Memory_Bound,90.11,% Slots,,,0.00,5.24,
80.083408019,S0-C0,Retiring.Microcode_Sequencer,6.11,% Slots,,idq.ms_uops,0.00,5.15,
80.083408019,S0-C0,Bad_Speculation,15.60,% Slots,,,0.00,5.41,
80.083408019,S0-C0,Backend_Bound,29.63,% Slots,,,0.00,5.41,
80.083408019,S0-C0,Retiring,27.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
80.083408019,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.45,% Clocks,,idq.ms_switches,0.00,5.15,
80.083408019,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.65,% Core_Clocks,,,0.00,5.19,
80.083408019,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
80.083408019,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
80.083408019,S0-C1,Frontend_Bound,28.59,% Slots,,,0.00,5.41,
80.083408019,S0-C1,Backend_Bound,33.96,% Slots,,,0.00,5.41,
80.083408019,S0-C1,Retiring,27.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
80.083408019,S0-C1,Frontend_Bound.Frontend_Latency,23.85,% Slots,,rs_events.empty_end,0.00,5.38,
80.083408019,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.50,% Slots,,,0.00,5.15,
80.083408019,S0-C1,Backend_Bound.Memory_Bound,19.78,% Slots,,,0.00,5.23,
80.083408019,S0-C1,Backend_Bound.Core_Bound,14.18,% Slots,,,0.00,5.23,
80.083408019,S0-C1,Retiring.Microcode_Sequencer,3.69,% Slots,,idq.ms_uops,0.00,5.15,
80.083408019,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
80.083408019,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.05,% Clocks,,idq.ms_switches,0.00,5.15,
80.083408019,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.31,% Core_Clocks,,,0.00,5.41,
80.083408019,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.14,% Core_Clocks,,,0.00,5.19,
80.083408019,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
80.083408019,S0-C1-T0,MUX,5.13,%,,,0.00,100.0,
80.083408019,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.19,% Slots,,,0.00,5.15,
80.083408019,S0-C2,Bad_Speculation.Branch_Mispredicts,10.83,% Slots,,br_misp_retired.all_branches,0.00,5.41,
80.083408019,S0-C2,Backend_Bound.Memory_Bound,29.00,% Slots,,,0.00,5.23,
80.083408019,S0-C2,Bad_Speculation,10.98,% Slots,,,0.00,5.41,
80.083408019,S0-C2,Backend_Bound,31.70,% Slots,,,0.00,5.41,
80.083408019,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.15,% Core_Clocks,,,0.00,5.19,
80.083408019,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.4,<==
80.083408019,S0-C2-T0,MUX,5.13,%,,,0.00,100.0,
80.083408019,S0-C3,Frontend_Bound,21.89,% Slots,,,0.00,5.41,
80.083408019,S0-C3,Bad_Speculation,10.13,% Slots,,,0.00,5.41,
80.083408019,S0-C3,Backend_Bound,36.93,% Slots,,,0.00,5.41,
80.083408019,S0-C3,Retiring,31.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.16,
80.083408019,S0-C3,Frontend_Bound.Frontend_Latency,16.29,% Slots,,rs_events.empty_end,0.00,5.38,
80.083408019,S0-C3,Bad_Speculation.Branch_Mispredicts,10.00,% Slots,,br_misp_retired.all_branches,0.00,5.4,
80.083408019,S0-C3,Backend_Bound.Memory_Bound,23.82,% Slots,,,0.00,5.23,
80.083408019,S0-C3,Backend_Bound.Core_Bound,13.10,% Slots,,,0.00,5.23,
80.083408019,S0-C3,Retiring.Microcode_Sequencer,2.12,% Slots,,idq.ms_uops,0.00,5.16,
80.083408019,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.15,
80.083408019,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
80.083408019,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.69,% Clocks,,idq.ms_switches,0.00,5.15,
80.083408019,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
80.083408019,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
80.083408019,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.13,% Clocks,,,0.00,5.13,
80.083408019,S0-C3-T0,MUX,5.13,%,,,0.00,100.0,
80.083408019,S0-C4,Frontend_Bound,24.38,% Slots,,,0.00,5.41,
80.083408019,S0-C4,Backend_Bound,34.31,% Slots,,,0.00,5.41,
80.083408019,S0-C4,Retiring,29.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
80.083408019,S0-C4,Frontend_Bound.Frontend_Latency,24.08,% Slots,,rs_events.empty_end,0.00,5.37,
80.083408019,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.56,% Slots,,,0.00,5.15,
80.083408019,S0-C4,Backend_Bound.Core_Bound,48.72,% Slots,,,0.00,5.23,<==
80.083408019,S0-C4,Retiring.Microcode_Sequencer,3.12,% Slots,,idq.ms_uops,0.00,5.15,
80.083408019,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
80.083408019,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.38,% Clocks,,idq.ms_switches,0.00,5.15,
80.083408019,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.01,% Core_Clocks,,,0.00,5.19,
80.083408019,S0-C4-T0,MUX,5.13,%,,,0.00,100.0,
80.083408019,S0-C5,Frontend_Bound.Frontend_Bandwidth,24.06,% Slots,,,0.00,5.15,
80.083408019,S0-C5,Bad_Speculation.Branch_Mispredicts,14.53,% Slots,,br_misp_retired.all_branches,0.00,5.4,
80.083408019,S0-C5,Backend_Bound.Memory_Bound,11.46,% Slots,,,0.00,5.25,
80.083408019,S0-C5,Backend_Bound.Core_Bound,18.99,% Slots,,,0.00,5.25,<==
80.083408019,S0-C5,Bad_Speculation,14.72,% Slots,,,0.00,5.41,
80.083408019,S0-C5,Backend_Bound,30.45,% Slots,,,0.00,5.41,
80.083408019,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.09,% Core_Clocks,,,0.00,5.2,
80.083408019,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
80.083408019,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
80.083408019,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
80.083408019,S0-C6,Backend_Bound,19.23,% Slots,,,0.00,5.4,
80.083408019,S0-C6,Backend_Bound.Core_Bound,13.44,% Slots,,,0.00,5.25,
80.083408019,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.53,% Clocks,,,0.00,5.13,<==
80.083408019,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
80.083408019,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.16,% Slots,,,0.00,5.15,
80.083408019,S0-C7,Bad_Speculation.Branch_Mispredicts,14.63,% Slots,,br_misp_retired.all_branches,0.00,5.41,
80.083408019,S0-C7,Backend_Bound.Memory_Bound,46.14,% Slots,,,0.00,5.25,
80.083408019,S0-C7,Bad_Speculation,15.06,% Slots,,,0.00,5.41,
80.083408019,S0-C7,Backend_Bound,38.67,% Slots,,,0.00,5.41,
80.083408019,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.86,% Core_Clocks,,,0.00,5.2,
80.083408019,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
80.083408019,S0-C7-T0,MUX,5.13,%,,,0.00,100.0,
80.083408019,S1-C0,Frontend_Bound,34.90,% Slots,,,0.00,5.41,
80.083408019,S1-C0,Bad_Speculation,11.09,% Slots,,,0.00,5.41,
80.083408019,S1-C0,Backend_Bound,14.02,% Slots,,,0.00,5.41,
80.083408019,S1-C0,Frontend_Bound.Frontend_Latency,19.47,% Slots,,rs_events.empty_end,0.00,5.41,<==
80.083408019,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.15,
80.083408019,S1-C0,Bad_Speculation.Branch_Mispredicts,10.67,% Slots,,br_misp_retired.all_branches,0.00,5.4,
80.083408019,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.45,% Clocks,,,0.00,5.15,
80.083408019,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
80.083408019,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.07,% Core_Clocks,,,0.00,5.41,
80.083408019,S1-C0-T0,MUX,5.13,%,,,0.00,100.0,
80.083408019,S1-C1,Frontend_Bound,24.51,% Slots,,,0.00,5.41,
80.083408019,S1-C1,Bad_Speculation,13.43,% Slots,,,0.00,5.41,
80.083408019,S1-C1,Backend_Bound,21.49,% Slots,,,0.00,5.41,
80.083408019,S1-C1,Frontend_Bound.Frontend_Latency,18.00,% Slots,,rs_events.empty_end,0.00,5.41,
80.083408019,S1-C1,Bad_Speculation.Branch_Mispredicts,13.21,% Slots,,br_misp_retired.all_branches,0.00,5.4,
80.083408019,S1-C1,Backend_Bound.Core_Bound,15.80,% Slots,,,0.00,5.25,
80.083408019,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.15,
80.083408019,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
80.083408019,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
80.083408019,S1-C2,Frontend_Bound,26.92,% Slots,,,0.00,5.41,
80.083408019,S1-C2,Bad_Speculation,11.17,% Slots,,,0.00,5.41,
80.083408019,S1-C2,Backend_Bound,35.71,% Slots,,,0.00,5.41,<==
80.083408019,S1-C2,Frontend_Bound.Frontend_Latency,15.57,% Slots,,rs_events.empty_end,0.00,5.41,
80.083408019,S1-C2,Frontend_Bound.Frontend_Bandwidth,22.89,% Slots,,,0.00,5.15,
80.083408019,S1-C2,Bad_Speculation.Branch_Mispredicts,10.73,% Slots,,br_misp_retired.all_branches,0.00,5.41,
80.083408019,S1-C2,Backend_Bound.Memory_Bound,20.15,% Slots,,,0.00,5.25,
80.083408019,S1-C2,Backend_Bound.Core_Bound,15.57,% Slots,,,0.00,5.25,
80.083408019,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.81,% Clocks,,,0.00,5.15,
80.083408019,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
80.083408019,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.91,% Core_Clocks,,,0.00,5.41,
80.083408019,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.66,% Core_Clocks,,,0.00,5.2,
80.083408019,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
80.083408019,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
80.083408019,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.23,% Slots,,,0.00,5.15,
80.083408019,S1-C4,Backend_Bound.Memory_Bound,11.16,% Slots,,,0.00,5.24,
80.083408019,S1-C4,Backend_Bound.Core_Bound,34.79,% Slots,,,0.00,5.24,
80.083408019,S1-C4,Backend_Bound,45.96,% Slots,,,0.00,5.41,
80.083408019,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.23,% Core_Clocks,,,0.00,5.41,
80.083408019,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.98,% Core_Clocks,,,0.00,5.2,
80.083408019,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
80.083408019,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.31,% Clocks,,,0.00,5.13,<==
80.083408019,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
80.083408019,S1-C5,Frontend_Bound,22.09,% Slots,,,0.00,5.41,
80.083408019,S1-C5,Bad_Speculation,16.36,% Slots,,,0.00,5.41,
80.083408019,S1-C5,Backend_Bound,33.52,% Slots,,,0.00,5.41,
80.083408019,S1-C5,Frontend_Bound.Frontend_Bandwidth,25.43,% Slots,,,0.00,5.14,
80.083408019,S1-C5,Bad_Speculation.Branch_Mispredicts,16.17,% Slots,,br_misp_retired.all_branches,0.00,5.4,
80.083408019,S1-C5,Backend_Bound.Memory_Bound,10.22,% Slots,,,0.00,5.24,
80.083408019,S1-C5,Backend_Bound.Core_Bound,23.30,% Slots,,,0.00,5.24,<==
80.083408019,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.03,% Core_Clocks,,,0.00,5.21,
80.083408019,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
80.083408019,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
80.083408019,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.92,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.41,
80.083408019,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
80.083408019,S1-C6,Bad_Speculation,11.18,% Slots,,,0.00,5.41,
80.083408019,S1-C6,Bad_Speculation.Branch_Mispredicts,10.94,% Slots,,br_misp_retired.all_branches,0.00,5.14,
80.083408019,S1-C6,Backend_Bound,48.68,% Slots,,,0.00,5.41,
80.083408019,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,<==
80.083408019,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.41,
80.083408019,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
80.083408019,S1-C7,Bad_Speculation,10.11,% Slots,,,0.00,5.41,
80.083408019,S1-C7,Bad_Speculation.Branch_Mispredicts,9.91,% Slots,,br_misp_retired.all_branches,0.00,5.15,
80.083408019,S1-C7,Backend_Bound,47.18,% Slots,,,0.00,5.41,
80.083408019,S1-C7,Backend_Bound.Core_Bound,38.31,% Slots,,,0.00,5.24,<==
80.083408019,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
80.083408019,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
80.083408019,S0-C1-T1,MUX,5.13,%,,,0.00,100.0,
80.083408019,S0-C2-T1,MUX,5.13,%,,,0.00,100.0,
80.083408019,S0-C3-T1,MUX,5.13,%,,,0.00,100.0,
80.083408019,S0-C4-T1,MUX,5.13,%,,,0.00,100.0,
80.083408019,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
80.083408019,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
80.083408019,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
80.083408019,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
80.083408019,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
80.083408019,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
80.083408019,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
80.083408019,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
80.083408019,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
80.083408019,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
80.083408019,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
81.595616652,S0-C0,Frontend_Bound,27.64,% Slots,,,0.00,5.1,
81.595616652,S0-C0,Bad_Speculation,12.65,% Slots,,,0.00,5.1,
81.595616652,S0-C0,Backend_Bound,26.03,% Slots,,,0.00,5.1,
81.595616652,S0-C0,Frontend_Bound.Frontend_Latency,21.20,% Slots,,rs_events.empty_end,0.00,5.05,<==
81.595616652,S0-C0,Bad_Speculation.Branch_Mispredicts,12.44,% Slots,,br_misp_retired.all_branches,0.00,5.1,
81.595616652,S0-C0,Backend_Bound.Core_Bound,16.08,% Slots,,,0.00,5.05,
81.595616652,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.07,% Clocks,,,0.00,5.26,
81.595616652,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
81.595616652,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
81.595616652,S0-C1,Frontend_Bound,37.69,% Slots,,,0.00,5.1,
81.595616652,S0-C1,Bad_Speculation,16.83,% Slots,,,0.00,5.1,
81.595616652,S0-C1,Backend_Bound,21.06,% Slots,,,0.00,5.1,
81.595616652,S0-C1,Retiring,35.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
81.595616652,S0-C1,Frontend_Bound.Frontend_Latency,16.62,% Slots,,rs_events.empty_end,0.00,5.06,
81.595616652,S0-C1,Frontend_Bound.Frontend_Bandwidth,23.95,% Slots,,,0.00,5.15,
81.595616652,S0-C1,Bad_Speculation.Branch_Mispredicts,16.53,% Slots,,br_misp_retired.all_branches,0.00,5.1,
81.595616652,S0-C1,Backend_Bound.Core_Bound,14.30,% Slots,,,0.00,5.05,
81.595616652,S0-C1,Retiring.Microcode_Sequencer,2.07,% Slots,,idq.ms_uops,0.00,5.28,
81.595616652,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
81.595616652,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.99,% Clocks,,idq.ms_switches,0.00,5.27,
81.595616652,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,45.55,% Core_Clocks,,,0.00,5.27,<==
81.595616652,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.89,% Core_Clocks,,,0.00,5.12,
81.595616652,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.07,% Clocks,,,0.00,5.09,
81.595616652,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
81.595616652,S0-C2,Frontend_Bound,41.43,% Slots,,,0.00,5.1,<==
81.595616652,S0-C2,Bad_Speculation,12.87,% Slots,,,0.00,5.1,
81.595616652,S0-C2,Backend_Bound,25.62,% Slots,,,0.00,5.1,
81.595616652,S0-C2,Retiring,13.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
81.595616652,S0-C2,Bad_Speculation.Branch_Mispredicts,12.70,% Slots,,br_misp_retired.all_branches,0.00,5.1,
81.595616652,S0-C2,Backend_Bound.Core_Bound,18.81,% Slots,,,0.00,5.05,
81.595616652,S0-C2,Retiring.Microcode_Sequencer,7.79,% Slots,,idq.ms_uops,0.00,5.29,
81.595616652,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.16,% Clocks,,idq.ms_switches,0.00,5.26,
81.595616652,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
81.595616652,S0-C3,Frontend_Bound,32.93,% Slots,,,0.00,5.1,<==
81.595616652,S0-C3,Bad_Speculation,15.41,% Slots,,,0.00,5.1,
81.595616652,S0-C3,Backend_Bound,22.57,% Slots,,,0.00,5.1,
81.595616652,S0-C3,Retiring,26.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
81.595616652,S0-C3,Frontend_Bound.Frontend_Latency,19.21,% Slots,,rs_events.empty_end,0.00,5.06,
81.595616652,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.27,% Slots,,,0.00,5.15,
81.595616652,S0-C3,Bad_Speculation.Branch_Mispredicts,14.99,% Slots,,br_misp_retired.all_branches,0.00,5.1,
81.595616652,S0-C3,Backend_Bound.Memory_Bound,11.57,% Slots,,,0.00,5.05,
81.595616652,S0-C3,Backend_Bound.Core_Bound,11.00,% Slots,,,0.00,5.05,
81.595616652,S0-C3,Retiring.Microcode_Sequencer,8.74,% Slots,,idq.ms_uops,0.00,5.28,
81.595616652,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
81.595616652,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.85,% Clocks,,idq.ms_switches,0.00,5.27,
81.595616652,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.70,% Core_Clocks,,,0.00,5.27,
81.595616652,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.94,% Core_Clocks,,,0.00,5.11,
81.595616652,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
81.595616652,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
81.595616652,S0-C4,Frontend_Bound,40.58,% Slots,,,0.00,5.1,<==
81.595616652,S0-C4,Bad_Speculation,12.07,% Slots,,,0.00,5.1,
81.595616652,S0-C4,Backend_Bound,23.35,% Slots,,,0.00,5.1,
81.595616652,S0-C4,Retiring,28.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
81.595616652,S0-C4,Frontend_Bound.Frontend_Latency,22.81,% Slots,,rs_events.empty_end,0.00,5.06,
81.595616652,S0-C4,Frontend_Bound.Frontend_Bandwidth,22.02,% Slots,,,0.00,5.16,
81.595616652,S0-C4,Bad_Speculation.Branch_Mispredicts,11.88,% Slots,,br_misp_retired.all_branches,0.00,5.1,
81.595616652,S0-C4,Backend_Bound.Core_Bound,16.53,% Slots,,,0.00,5.05,
81.595616652,S0-C4,Retiring.Microcode_Sequencer,3.94,% Slots,,idq.ms_uops,0.00,5.29,
81.595616652,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.60,% Clocks,,idq.ms_switches,0.00,5.28,
81.595616652,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.70,% Core_Clocks,,,0.00,5.28,
81.595616652,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.87,% Clocks,,,0.00,5.09,
81.595616652,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
81.595616652,S0-C5,Frontend_Bound,34.98,% Slots,,,0.00,5.1,
81.595616652,S0-C5,Bad_Speculation,12.32,% Slots,,,0.00,5.1,
81.595616652,S0-C5,Backend_Bound,27.72,% Slots,,,0.00,5.1,
81.595616652,S0-C5,Frontend_Bound.Frontend_Bandwidth,44.21,% Slots,,,0.00,5.16,
81.595616652,S0-C5,Bad_Speculation.Branch_Mispredicts,11.75,% Slots,,br_misp_retired.all_branches,0.00,5.1,
81.595616652,S0-C5,Backend_Bound.Core_Bound,18.50,% Slots,,,0.00,5.05,
81.595616652,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.11,% Core_Clocks,,,0.00,5.28,<==
81.595616652,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
81.595616652,S0-C6,Backend_Bound,17.78,% Slots,,,0.00,5.11,
81.595616652,S0-C6,Backend_Bound.Core_Bound,10.10,% Slots,,,0.00,5.08,
81.595616652,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.89,% Clocks,,,0.00,5.03,<==
81.595616652,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
81.595616652,S0-C7,Frontend_Bound,38.98,% Slots,,,0.00,5.11,
81.595616652,S0-C7,Bad_Speculation,13.79,% Slots,,,0.00,5.11,
81.595616652,S0-C7,Backend_Bound,26.17,% Slots,,,0.00,5.11,
81.595616652,S0-C7,Retiring,29.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
81.595616652,S0-C7,Frontend_Bound.Frontend_Latency,48.40,% Slots,,rs_events.empty_end,0.00,5.11,
81.595616652,S0-C7,Frontend_Bound.Frontend_Bandwidth,36.33,% Slots,,,0.00,5.17,
81.595616652,S0-C7,Bad_Speculation.Branch_Mispredicts,13.45,% Slots,,br_misp_retired.all_branches,0.00,5.11,
81.595616652,S0-C7,Backend_Bound.Core_Bound,17.58,% Slots,,,0.00,5.08,
81.595616652,S0-C7,Retiring.Microcode_Sequencer,1.66,% Slots,,idq.ms_uops,0.00,5.28,
81.595616652,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.95,% Clocks,,idq.ms_switches,0.00,5.27,<==
81.595616652,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.64,% Core_Clocks,,,0.00,5.27,
81.595616652,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
81.595616652,S1-C0,Frontend_Bound,38.35,% Slots,,,0.00,5.11,
81.595616652,S1-C0,Backend_Bound,14.49,% Slots,,,0.00,5.11,
81.595616652,S1-C0,Frontend_Bound.Frontend_Latency,24.34,% Slots,,rs_events.empty_end,0.00,5.11,<==
81.595616652,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.17,% Slots,,,0.00,5.17,
81.595616652,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,0.00,5.28,
81.595616652,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
81.595616652,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.40,% Core_Clocks,,,0.00,5.28,
81.595616652,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
81.595616652,S1-C1,Frontend_Bound,36.45,% Slots,,,0.00,5.11,<==
81.595616652,S1-C1,Bad_Speculation,33.08,% Slots,,,0.00,5.11,
81.595616652,S1-C1,Retiring,30.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
81.595616652,S1-C1,Frontend_Bound.Frontend_Latency,22.09,% Slots,,rs_events.empty_end,0.00,5.11,
81.595616652,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.92,% Slots,,,0.00,5.17,
81.595616652,S1-C1,Bad_Speculation.Branch_Mispredicts,32.68,% Slots,,br_misp_retired.all_branches,0.00,5.11,
81.595616652,S1-C1,Retiring.Microcode_Sequencer,4.25,% Slots,,idq.ms_uops,0.00,5.28,
81.595616652,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
81.595616652,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.05,% Clocks,,idq.ms_switches,0.00,5.27,
81.595616652,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.81,% Core_Clocks,,,0.00,5.28,
81.595616652,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
81.595616652,S1-C2,Frontend_Bound,37.06,% Slots,,,0.00,5.11,
81.595616652,S1-C2,Backend_Bound,24.13,% Slots,,,0.00,5.11,
81.595616652,S1-C2,Retiring,29.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
81.595616652,S1-C2,Frontend_Bound.Frontend_Latency,31.72,% Slots,,rs_events.empty_end,0.00,5.11,<==
81.595616652,S1-C2,Backend_Bound.Memory_Bound,15.77,% Slots,,,0.00,5.08,
81.595616652,S1-C2,Retiring.Microcode_Sequencer,2.78,% Slots,,idq.ms_uops,0.00,5.28,
81.595616652,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.34,% Clocks,,,0.00,5.27,
81.595616652,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
81.595616652,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.72,% Clocks,,idq.ms_switches,0.00,5.27,
81.595616652,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
81.595616652,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
81.595616652,S1-C3,Backend_Bound,13.25,% Slots,,,0.00,5.12,
81.595616652,S1-C3,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.12,
81.595616652,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.65,% Clocks,,,0.00,5.03,<==
81.595616652,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
81.595616652,S1-C4,Frontend_Bound,28.18,% Slots,,,0.00,5.12,
81.595616652,S1-C4,Backend_Bound,49.91,% Slots,,,0.00,5.12,
81.595616652,S1-C4,Retiring,29.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
81.595616652,S1-C4,Frontend_Bound.Frontend_Latency,43.42,% Slots,,rs_events.empty_end,0.00,5.12,
81.595616652,S1-C4,Backend_Bound.Memory_Bound,19.86,% Slots,,,0.00,5.08,
81.595616652,S1-C4,Backend_Bound.Core_Bound,30.05,% Slots,,,0.00,5.08,
81.595616652,S1-C4,Retiring.Microcode_Sequencer,2.15,% Slots,,idq.ms_uops,0.00,5.28,
81.595616652,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
81.595616652,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.72,% Clocks,,idq.ms_switches,0.00,5.27,
81.595616652,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
81.595616652,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,103.99,% Clocks,,,0.00,5.07,<==
81.595616652,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
81.595616652,S1-C5,Frontend_Bound,20.21,% Slots,,,0.00,5.12,
81.595616652,S1-C5,Bad_Speculation,16.55,% Slots,,,0.00,5.12,
81.595616652,S1-C5,Backend_Bound,30.96,% Slots,,,0.00,5.12,
81.595616652,S1-C5,Retiring,31.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
81.595616652,S1-C5,Frontend_Bound.Frontend_Latency,23.80,% Slots,,rs_events.empty_end,0.00,5.12,
81.595616652,S1-C5,Bad_Speculation.Branch_Mispredicts,16.34,% Slots,,br_misp_retired.all_branches,0.00,5.12,
81.595616652,S1-C5,Backend_Bound.Memory_Bound,25.39,% Slots,,,0.00,5.09,
81.595616652,S1-C5,Retiring.Microcode_Sequencer,1.89,% Slots,,idq.ms_uops,0.00,5.28,<==
81.595616652,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.66,% Clocks,,,0.00,5.28,
81.595616652,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.55,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.29,
81.595616652,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
81.595616652,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.24,% Clocks,,idq.ms_switches,0.00,5.28,
81.595616652,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
81.595616652,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
81.595616652,S1-C6,Frontend_Bound,37.24,% Slots,,,0.00,5.12,
81.595616652,S1-C6,Bad_Speculation,15.05,% Slots,,,0.00,5.12,
81.595616652,S1-C6,Backend_Bound,21.55,% Slots,,,0.00,5.12,
81.595616652,S1-C6,Retiring,16.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
81.595616652,S1-C6,Frontend_Bound.Frontend_Latency,63.86,% Slots,,rs_events.empty_end,0.00,5.12,
81.595616652,S1-C6,Bad_Speculation.Branch_Mispredicts,14.38,% Slots,,br_misp_retired.all_branches,0.00,5.12,
81.595616652,S1-C6,Backend_Bound.Memory_Bound,22.06,% Slots,,,0.00,5.09,
81.595616652,S1-C6,Retiring.Microcode_Sequencer,6.52,% Slots,,idq.ms_uops,0.00,5.29,
81.595616652,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
81.595616652,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.77,% Clocks,,idq.ms_switches,0.00,5.27,<==
81.595616652,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
81.595616652,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
81.595616652,S1-C7,Frontend_Bound,38.22,% Slots,,,0.00,5.13,
81.595616652,S1-C7,Bad_Speculation,13.10,% Slots,,,0.00,5.13,
81.595616652,S1-C7,Backend_Bound,28.24,% Slots,,,0.00,5.13,
81.595616652,S1-C7,Retiring,34.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
81.595616652,S1-C7,Frontend_Bound.Frontend_Latency,53.16,% Slots,,rs_events.empty_end,0.00,5.13,
81.595616652,S1-C7,Bad_Speculation.Branch_Mispredicts,12.77,% Slots,,br_misp_retired.all_branches,0.00,5.13,
81.595616652,S1-C7,Backend_Bound.Core_Bound,19.14,% Slots,,,0.00,5.09,
81.595616652,S1-C7,Retiring.Microcode_Sequencer,5.42,% Slots,,idq.ms_uops,0.00,5.28,
81.595616652,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.38,% Clocks,,,0.00,5.27,
81.595616652,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
81.595616652,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.46,% Clocks,,idq.ms_switches,0.00,5.27,<==
81.595616652,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.71,% Clocks,,,0.00,5.06,
81.595616652,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
81.595616652,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
81.595616652,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
81.595616652,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
81.595616652,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
81.595616652,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
81.595616652,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
81.595616652,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
81.595616652,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
81.595616652,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
81.595616652,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
81.595616652,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
81.595616652,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
81.595616652,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
81.595616652,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
81.595616652,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
81.595616652,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
83.103935647,S0-C0,Frontend_Bound,43.70,% Slots,,,0.00,5.14,
83.103935647,S0-C0,Backend_Bound,44.81,% Slots,,,0.00,5.04,
83.103935647,S0-C0,Retiring,19.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
83.103935647,S0-C0,Frontend_Bound.Frontend_Latency,37.65,% Slots,,rs_events.empty_end,0.00,5.17,
83.103935647,S0-C0,Backend_Bound.Memory_Bound,30.27,% Slots,,,0.00,5.04,<==
83.103935647,S0-C0,Backend_Bound.Core_Bound,14.54,% Slots,,,0.00,5.04,
83.103935647,S0-C0,Retiring.Microcode_Sequencer,11.75,% Slots,,idq.ms_uops,0.00,5.31,
83.103935647,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.32,
83.103935647,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
83.103935647,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.41,% Clocks,,idq.ms_switches,0.00,5.32,
83.103935647,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
83.103935647,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
83.103935647,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
83.103935647,S0-C1,Frontend_Bound,31.48,% Slots,,,0.00,5.14,
83.103935647,S0-C1,Backend_Bound,39.70,% Slots,,,0.00,5.04,
83.103935647,S0-C1,Backend_Bound.Memory_Bound,15.77,% Slots,,,0.00,5.04,
83.103935647,S0-C1,Backend_Bound.Core_Bound,23.93,% Slots,,,0.00,5.04,
83.103935647,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
83.103935647,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.81,% Clocks,,,0.00,5.3,<==
83.103935647,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
83.103935647,S0-C2,Frontend_Bound,44.24,% Slots,,,0.00,5.14,<==
83.103935647,S0-C2,Backend_Bound,38.10,% Slots,,,0.00,5.04,
83.103935647,S0-C2,Retiring,17.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
83.103935647,S0-C2,Frontend_Bound.Frontend_Latency,16.94,% Slots,,rs_events.empty_end,0.00,5.17,
83.103935647,S0-C2,Frontend_Bound.Frontend_Bandwidth,19.03,% Slots,,,0.00,5.14,
83.103935647,S0-C2,Backend_Bound.Memory_Bound,24.52,% Slots,,,0.00,5.04,
83.103935647,S0-C2,Backend_Bound.Core_Bound,13.58,% Slots,,,0.00,5.04,
83.103935647,S0-C2,Retiring.Microcode_Sequencer,14.21,% Slots,,idq.ms_uops,0.00,5.31,
83.103935647,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.69,% Clocks,,,0.00,5.32,
83.103935647,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
83.103935647,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.87,% Clocks,,idq.ms_switches,0.00,5.32,
83.103935647,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.24,% Core_Clocks,,,0.00,5.04,
83.103935647,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
83.103935647,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
83.103935647,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
83.103935647,S0-C3,Frontend_Bound,44.38,% Slots,,,0.00,5.14,
83.103935647,S0-C3,Backend_Bound,37.75,% Slots,,,0.00,5.04,
83.103935647,S0-C3,Retiring,17.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
83.103935647,S0-C3,Frontend_Bound.Frontend_Latency,55.01,% Slots,,rs_events.empty_end,0.00,5.17,<==
83.103935647,S0-C3,Retiring.Microcode_Sequencer,13.89,% Slots,,idq.ms_uops,0.00,5.3,
83.103935647,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.83,% Clocks,,,0.00,5.31,
83.103935647,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
83.103935647,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.82,% Clocks,,idq.ms_switches,0.00,5.31,
83.103935647,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
83.103935647,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
83.103935647,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.16,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
83.103935647,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
83.103935647,S0-C4,Frontend_Bound,38.16,% Slots,,,0.00,5.14,
83.103935647,S0-C4,Backend_Bound,51.39,% Slots,,,0.00,5.04,
83.103935647,S0-C4,Retiring,26.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
83.103935647,S0-C4,Frontend_Bound.Frontend_Latency,23.73,% Slots,,rs_events.empty_end,0.00,5.17,
83.103935647,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.29,% Slots,,,0.00,5.14,
83.103935647,S0-C4,Backend_Bound.Memory_Bound,31.28,% Slots,,,0.00,5.04,<==
83.103935647,S0-C4,Backend_Bound.Core_Bound,20.10,% Slots,,,0.00,5.04,
83.103935647,S0-C4,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.3,
83.103935647,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.58,% Clocks,,,0.00,5.32,
83.103935647,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
83.103935647,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.05,% Clocks,,idq.ms_switches,0.00,5.32,
83.103935647,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.40,% Core_Clocks,,,0.00,5.04,
83.103935647,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
83.103935647,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
83.103935647,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.68,% Clocks,,,0.00,5.3,
83.103935647,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
83.103935647,S0-C5,Frontend_Bound,23.32,% Slots,,,0.00,5.14,
83.103935647,S0-C5,Backend_Bound,67.52,% Slots,,,0.00,5.04,<==
83.103935647,S0-C5,Retiring,27.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
83.103935647,S0-C5,Frontend_Bound.Frontend_Latency,16.33,% Slots,,rs_events.empty_end,0.00,5.17,
83.103935647,S0-C5,Frontend_Bound.Frontend_Bandwidth,27.36,% Slots,,,0.00,5.14,
83.103935647,S0-C5,Retiring.Microcode_Sequencer,8.61,% Slots,,idq.ms_uops,0.00,5.31,
83.103935647,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
83.103935647,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.20,% Clocks,,idq.ms_switches,0.00,5.32,
83.103935647,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.29,% Core_Clocks,,,0.00,5.21,
83.103935647,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
83.103935647,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.79,% Slots,,,0.00,5.14,
83.103935647,S0-C6,Backend_Bound.Memory_Bound,27.73,% Slots,,,0.00,5.04,
83.103935647,S0-C6,Backend_Bound.Core_Bound,23.35,% Slots,,,0.00,5.04,
83.103935647,S0-C6,Retiring.Microcode_Sequencer,8.29,% Slots,,idq.ms_uops,0.00,5.3,
83.103935647,S0-C6,Backend_Bound,51.08,% Slots,,,0.00,5.04,<==
83.103935647,S0-C6,Retiring,18.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
83.103935647,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.84,% Clocks,,idq.ms_switches,0.00,5.32,
83.103935647,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.73,% Core_Clocks,,,0.00,5.31,
83.103935647,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
83.103935647,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
83.103935647,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
83.103935647,S0-C7,Frontend_Bound,39.98,% Slots,,,0.00,5.14,
83.103935647,S0-C7,Backend_Bound,39.23,% Slots,,,0.00,5.04,
83.103935647,S0-C7,Retiring,15.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
83.103935647,S0-C7,Frontend_Bound.Frontend_Latency,20.60,% Slots,,rs_events.empty_end,0.00,5.16,
83.103935647,S0-C7,Frontend_Bound.Frontend_Bandwidth,56.41,% Slots,,,0.00,5.14,
83.103935647,S0-C7,Backend_Bound.Memory_Bound,28.29,% Slots,,,0.00,5.04,
83.103935647,S0-C7,Backend_Bound.Core_Bound,10.93,% Slots,,,0.00,5.04,
83.103935647,S0-C7,Retiring.Microcode_Sequencer,11.87,% Slots,,idq.ms_uops,0.00,5.3,
83.103935647,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.32,
83.103935647,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.94,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
83.103935647,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.24,% Clocks,,idq.ms_switches,0.00,5.32,
83.103935647,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.23,% Core_Clocks,,,0.00,5.21,<==
83.103935647,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
83.103935647,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
83.103935647,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.08,% Clocks,,,0.00,5.3,
83.103935647,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
83.103935647,S1-C0,Frontend_Bound,38.62,% Slots,,,0.00,5.13,<==
83.103935647,S1-C0,Bad_Speculation,10.29,% Slots,,,0.00,5.04,
83.103935647,S1-C0,Backend_Bound,11.15,% Slots,,,0.00,5.04,
83.103935647,S1-C0,Frontend_Bound.Frontend_Latency,22.35,% Slots,,rs_events.empty_end,0.00,5.16,
83.103935647,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.24,% Slots,,,0.00,5.13,
83.103935647,S1-C0,Bad_Speculation.Branch_Mispredicts,9.92,% Slots,,br_misp_retired.all_branches,0.00,5.04,
83.103935647,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,0.00,5.32,
83.103935647,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
83.103935647,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.36,% Core_Clocks,,,0.00,5.21,
83.103935647,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
83.103935647,S1-C1,Frontend_Bound.Frontend_Bandwidth,19.74,% Slots,,,0.00,5.13,
83.103935647,S1-C1,Backend_Bound.Memory_Bound,31.27,% Slots,,,0.00,5.04,
83.103935647,S1-C1,Backend_Bound.Core_Bound,45.14,% Slots,,,0.00,5.04,<==
83.103935647,S1-C1,Retiring.Microcode_Sequencer,14.59,% Slots,,idq.ms_uops,0.00,5.31,
83.103935647,S1-C1,Backend_Bound,76.41,% Slots,,,0.00,5.04,
83.103935647,S1-C1,Retiring,18.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
83.103935647,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.21,% Clocks,,idq.ms_switches,0.00,5.32,
83.103935647,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.11,% Core_Clocks,,,0.00,5.21,
83.103935647,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
83.103935647,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
83.103935647,S1-C2,Frontend_Bound,29.71,% Slots,,,0.00,5.13,
83.103935647,S1-C2,Backend_Bound,46.05,% Slots,,,0.00,5.04,
83.103935647,S1-C2,Retiring,29.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
83.103935647,S1-C2,Frontend_Bound.Frontend_Latency,21.50,% Slots,,rs_events.empty_end,0.00,5.15,
83.103935647,S1-C2,Backend_Bound.Memory_Bound,30.08,% Slots,,,0.00,5.04,
83.103935647,S1-C2,Backend_Bound.Core_Bound,15.97,% Slots,,,0.00,5.04,
83.103935647,S1-C2,Retiring.Microcode_Sequencer,2.68,% Slots,,idq.ms_uops,0.00,5.31,
83.103935647,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.91,% Clocks,,,0.00,5.31,
83.103935647,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
83.103935647,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.16,% Clocks,,idq.ms_switches,0.00,5.31,
83.103935647,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
83.103935647,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
83.103935647,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
83.103935647,S1-C3,Frontend_Bound,31.86,% Slots,,,0.00,5.13,
83.103935647,S1-C3,Backend_Bound,49.15,% Slots,,,0.00,5.04,
83.103935647,S1-C3,Retiring,18.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
83.103935647,S1-C3,Frontend_Bound.Frontend_Latency,20.43,% Slots,,rs_events.empty_end,0.00,5.15,
83.103935647,S1-C3,Backend_Bound.Memory_Bound,13.78,% Slots,,,0.00,5.04,
83.103935647,S1-C3,Backend_Bound.Core_Bound,35.37,% Slots,,,0.00,5.04,<==
83.103935647,S1-C3,Retiring.Microcode_Sequencer,10.44,% Slots,,idq.ms_uops,0.00,5.31,
83.103935647,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,33.75,% Clocks,,idq.ms_switches,0.00,5.31,
83.103935647,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
83.103935647,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
83.103935647,S1-C4,Frontend_Bound,32.65,% Slots,,,0.00,5.12,
83.103935647,S1-C4,Backend_Bound,47.62,% Slots,,,0.00,5.04,
83.103935647,S1-C4,Retiring,16.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
83.103935647,S1-C4,Frontend_Bound.Frontend_Latency,27.31,% Slots,,rs_events.empty_end,0.00,5.15,
83.103935647,S1-C4,Backend_Bound.Memory_Bound,30.05,% Slots,,,0.00,5.04,
83.103935647,S1-C4,Backend_Bound.Core_Bound,17.57,% Slots,,,0.00,5.04,
83.103935647,S1-C4,Retiring.Microcode_Sequencer,12.96,% Slots,,idq.ms_uops,0.00,5.3,
83.103935647,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.32,
83.103935647,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
83.103935647,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.01,% Clocks,,idq.ms_switches,0.00,5.32,
83.103935647,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
83.103935647,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,<==
83.103935647,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
83.103935647,S1-C5,Frontend_Bound,34.90,% Slots,,,0.00,5.12,
83.103935647,S1-C5,Backend_Bound,45.20,% Slots,,,0.00,5.03,<==
83.103935647,S1-C5,Retiring,21.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
83.103935647,S1-C5,Frontend_Bound.Frontend_Latency,27.99,% Slots,,rs_events.empty_end,0.00,5.15,
83.103935647,S1-C5,Backend_Bound.Memory_Bound,23.13,% Slots,,,0.00,5.03,
83.103935647,S1-C5,Backend_Bound.Core_Bound,22.08,% Slots,,,0.00,5.03,
83.103935647,S1-C5,Retiring.Microcode_Sequencer,7.16,% Slots,,idq.ms_uops,0.00,5.31,
83.103935647,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
83.103935647,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.11,% Clocks,,idq.ms_switches,0.00,5.32,
83.103935647,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
83.103935647,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
83.103935647,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
83.103935647,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.38,% Clocks,,,0.00,5.3,
83.103935647,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
83.103935647,S1-C6,Frontend_Bound,34.74,% Slots,,,0.00,5.12,
83.103935647,S1-C6,Backend_Bound,44.84,% Slots,,,0.00,5.04,
83.103935647,S1-C6,Retiring,20.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
83.103935647,S1-C6,Frontend_Bound.Frontend_Latency,26.18,% Slots,,rs_events.empty_end,0.00,5.14,
83.103935647,S1-C6,Backend_Bound.Memory_Bound,19.41,% Slots,,,0.00,5.04,
83.103935647,S1-C6,Backend_Bound.Core_Bound,25.43,% Slots,,,0.00,5.04,<==
83.103935647,S1-C6,Retiring.Microcode_Sequencer,7.25,% Slots,,idq.ms_uops,0.00,5.31,
83.103935647,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.33,% Clocks,,,0.00,5.32,
83.103935647,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
83.103935647,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.55,% Clocks,,idq.ms_switches,0.00,5.32,
83.103935647,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
83.103935647,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
83.103935647,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
83.103935647,S1-C7,Frontend_Bound,33.05,% Slots,,,0.00,5.11,
83.103935647,S1-C7,Backend_Bound,47.44,% Slots,,,0.00,5.04,
83.103935647,S1-C7,Retiring,18.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
83.103935647,S1-C7,Frontend_Bound.Frontend_Latency,26.60,% Slots,,rs_events.empty_end,0.00,5.14,
83.103935647,S1-C7,Backend_Bound.Memory_Bound,29.62,% Slots,,,0.00,5.04,<==
83.103935647,S1-C7,Backend_Bound.Core_Bound,17.82,% Slots,,,0.00,5.04,
83.103935647,S1-C7,Retiring.Microcode_Sequencer,14.70,% Slots,,idq.ms_uops,0.00,5.31,
83.103935647,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.31,
83.103935647,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
83.103935647,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.20,% Clocks,,idq.ms_switches,0.00,5.31,
83.103935647,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
83.103935647,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
83.103935647,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.08,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
83.103935647,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.31,% Clocks,,,0.00,5.3,
83.103935647,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
83.103935647,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
83.103935647,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
83.103935647,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
83.103935647,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
83.103935647,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
83.103935647,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
83.103935647,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
83.103935647,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
83.103935647,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
83.103935647,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
83.103935647,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
83.103935647,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
83.103935647,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
83.103935647,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
83.103935647,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
83.103935647,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
84.6239524,S0-C0,Frontend_Bound,25.44,% Slots,,,0.00,5.26,
84.6239524,S0-C0,Bad_Speculation,16.01,% Slots,,,0.00,5.26,
84.6239524,S0-C0,Backend_Bound,25.17,% Slots,,,0.00,5.26,
84.6239524,S0-C0,Frontend_Bound.Frontend_Latency,16.08,% Slots,,rs_events.empty_end,0.00,5.26,
84.6239524,S0-C0,Bad_Speculation.Branch_Mispredicts,15.85,% Slots,,br_misp_retired.all_branches,0.00,5.25,
84.6239524,S0-C0,Backend_Bound.Memory_Bound,44.18,% Slots,,,0.00,5.26,
84.6239524,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.74,% Clocks,,,0.00,5.27,
84.6239524,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
84.6239524,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
84.6239524,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
84.6239524,S0-C0-T0,MUX,5.25,%,,,0.00,100.0,
84.6239524,S0-C1,Frontend_Bound,29.54,% Slots,,,0.00,5.26,
84.6239524,S0-C1,Bad_Speculation,17.91,% Slots,,,0.00,5.26,
84.6239524,S0-C1,Backend_Bound,27.93,% Slots,,,0.00,5.26,
84.6239524,S0-C1,Retiring,16.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
84.6239524,S0-C1,Frontend_Bound.Frontend_Bandwidth,34.25,% Slots,,,0.00,5.26,
84.6239524,S0-C1,Bad_Speculation.Branch_Mispredicts,16.92,% Slots,,br_misp_retired.all_branches,0.00,5.26,
84.6239524,S0-C1,Backend_Bound.Core_Bound,89.72,% Slots,,,0.00,5.26,
84.6239524,S0-C1,Retiring.Microcode_Sequencer,5.38,% Slots,,idq.ms_uops,0.00,5.26,
84.6239524,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.56,% Clocks,,idq.ms_switches,0.00,5.26,
84.6239524,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.36,% Core_Clocks,,,0.00,5.26,<==
84.6239524,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.96,% Core_Clocks,,,0.00,5.27,
84.6239524,S0-C1-T0,MUX,5.26,%,,,0.00,100.0,
84.6239524,S0-C2,Frontend_Bound,27.69,% Slots,,,0.00,5.26,
84.6239524,S0-C2,Bad_Speculation,15.28,% Slots,,,0.00,5.26,
84.6239524,S0-C2,Backend_Bound,23.37,% Slots,,,0.00,5.26,
84.6239524,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.58,% Slots,,,0.00,5.26,
84.6239524,S0-C2,Bad_Speculation.Branch_Mispredicts,15.09,% Slots,,br_misp_retired.all_branches,0.00,5.26,
84.6239524,S0-C2,Backend_Bound.Memory_Bound,17.93,% Slots,,,0.00,5.26,
84.6239524,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.90,% Core_Clocks,,,0.00,5.26,
84.6239524,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.21,% Core_Clocks,,,0.00,5.27,<==
84.6239524,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
84.6239524,S0-C2-T0,MUX,5.26,%,,,0.00,100.0,
84.6239524,S0-C3,Frontend_Bound,35.91,% Slots,,,0.00,5.26,
84.6239524,S0-C3,Bad_Speculation,18.64,% Slots,,,0.00,5.26,
84.6239524,S0-C3,Backend_Bound,21.37,% Slots,,,0.00,5.26,
84.6239524,S0-C3,Frontend_Bound.Frontend_Bandwidth,43.38,% Slots,,,0.00,5.26,<==
84.6239524,S0-C3,Bad_Speculation.Branch_Mispredicts,18.44,% Slots,,br_misp_retired.all_branches,0.00,5.26,
84.6239524,S0-C3,Backend_Bound.Memory_Bound,11.66,% Slots,,,0.00,5.26,
84.6239524,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.66,% Core_Clocks,,,0.00,5.26,
84.6239524,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.42,% Core_Clocks,,,0.00,5.26,
84.6239524,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
84.6239524,S0-C3-T0,MUX,5.26,%,,,0.00,100.0,
84.6239524,S0-C4,Frontend_Bound,28.34,% Slots,,,0.00,5.26,<==
84.6239524,S0-C4,Bad_Speculation,19.13,% Slots,,,0.00,5.26,
84.6239524,S0-C4,Backend_Bound,28.22,% Slots,,,0.00,5.26,
84.6239524,S0-C4,Bad_Speculation.Branch_Mispredicts,18.67,% Slots,,br_misp_retired.all_branches,0.00,5.26,
84.6239524,S0-C4,Backend_Bound.Memory_Bound,29.24,% Slots,,,0.00,5.26,
84.6239524,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
84.6239524,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
84.6239524,S0-C5,Frontend_Bound,26.28,% Slots,,,0.00,5.27,
84.6239524,S0-C5,Backend_Bound,43.66,% Slots,,,0.00,5.27,
84.6239524,S0-C5,Backend_Bound.Memory_Bound,18.00,% Slots,,,0.00,5.26,
84.6239524,S0-C5,Backend_Bound.Core_Bound,25.66,% Slots,,,0.00,5.26,
84.6239524,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
84.6239524,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
84.6239524,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.79,% Clocks,,,0.00,5.25,<==
84.6239524,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
84.6239524,S0-C6,Frontend_Bound,38.18,% Slots,,,0.00,5.26,
84.6239524,S0-C6,Backend_Bound,40.03,% Slots,,,0.00,5.26,
84.6239524,S0-C6,Backend_Bound.Memory_Bound,12.54,% Slots,,,0.00,5.26,
84.6239524,S0-C6,Backend_Bound.Core_Bound,27.49,% Slots,,,0.00,5.26,
84.6239524,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
84.6239524,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
84.6239524,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.37,% Clocks,,,0.00,5.26,<==
84.6239524,S0-C6-T0,MUX,5.26,%,,,0.00,100.0,
84.6239524,S0-C7,Frontend_Bound,27.22,% Slots,,,0.00,5.26,<==
84.6239524,S0-C7,Bad_Speculation,24.57,% Slots,,,0.00,5.26,
84.6239524,S0-C7,Backend_Bound,21.78,% Slots,,,0.00,5.26,
84.6239524,S0-C7,Retiring,25.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
84.6239524,S0-C7,Frontend_Bound.Frontend_Latency,17.31,% Slots,,rs_events.empty_end,0.00,5.26,
84.6239524,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.40,% Slots,,,0.00,5.26,
84.6239524,S0-C7,Bad_Speculation.Branch_Mispredicts,24.35,% Slots,,br_misp_retired.all_branches,0.00,5.26,
84.6239524,S0-C7,Backend_Bound.Core_Bound,13.89,% Slots,,,0.00,5.26,
84.6239524,S0-C7,Retiring.Microcode_Sequencer,3.48,% Slots,,idq.ms_uops,0.00,5.26,
84.6239524,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.47,% Clocks,,,0.00,5.26,
84.6239524,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
84.6239524,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.21,% Clocks,,idq.ms_switches,0.00,5.26,
84.6239524,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.54,% Core_Clocks,,,0.00,5.26,
84.6239524,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.30,% Core_Clocks,,,0.00,5.26,
84.6239524,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
84.6239524,S1-C0,Frontend_Bound,38.25,% Slots,,,0.00,5.25,<==
84.6239524,S1-C0,Backend_Bound,12.02,% Slots,,,0.00,5.25,
84.6239524,S1-C0,Frontend_Bound.Frontend_Latency,23.19,% Slots,,rs_events.empty_end,0.00,5.25,
84.6239524,S1-C0,Frontend_Bound.Frontend_Bandwidth,19.11,% Slots,,,0.00,5.25,
84.6239524,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.26,
84.6239524,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
84.6239524,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.73,% Core_Clocks,,,0.00,5.26,
84.6239524,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
84.6239524,S1-C1,Frontend_Bound,25.39,% Slots,,,0.00,5.26,<==
84.6239524,S1-C1,Bad_Speculation,20.16,% Slots,,,0.00,5.26,
84.6239524,S1-C1,Backend_Bound,22.76,% Slots,,,0.00,5.26,
84.6239524,S1-C1,Bad_Speculation.Branch_Mispredicts,19.89,% Slots,,br_misp_retired.all_branches,0.00,5.26,
84.6239524,S1-C1,Backend_Bound.Core_Bound,13.11,% Slots,,,0.00,5.26,
84.6239524,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
84.6239524,S1-C2,Frontend_Bound,36.02,% Slots,,,0.00,5.26,
84.6239524,S1-C2,Bad_Speculation,16.37,% Slots,,,0.00,5.26,
84.6239524,S1-C2,Backend_Bound,21.98,% Slots,,,0.00,5.26,
84.6239524,S1-C2,Retiring,18.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
84.6239524,S1-C2,Frontend_Bound.Frontend_Latency,26.72,% Slots,,rs_events.empty_end,0.00,5.26,
84.6239524,S1-C2,Bad_Speculation.Branch_Mispredicts,16.24,% Slots,,br_misp_retired.all_branches,0.00,5.26,
84.6239524,S1-C2,Backend_Bound.Memory_Bound,10.36,% Slots,,,0.00,5.26,
84.6239524,S1-C2,Backend_Bound.Core_Bound,11.62,% Slots,,,0.00,5.26,
84.6239524,S1-C2,Retiring.Microcode_Sequencer,4.04,% Slots,,idq.ms_uops,0.00,5.25,
84.6239524,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.27,
84.6239524,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
84.6239524,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.22,% Clocks,,idq.ms_switches,0.00,5.27,
84.6239524,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
84.6239524,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.54,% Clocks,,,0.00,5.26,
84.6239524,S1-C2-T0,MUX,5.25,%,,,0.00,100.0,
84.6239524,S1-C3,Frontend_Bound,41.55,% Slots,,,0.00,5.26,
84.6239524,S1-C3,Backend_Bound,32.92,% Slots,,,0.00,5.26,
84.6239524,S1-C3,Retiring,18.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
84.6239524,S1-C3,Frontend_Bound.Frontend_Latency,56.53,% Slots,,rs_events.empty_end,0.00,5.26,
84.6239524,S1-C3,Backend_Bound.Memory_Bound,12.48,% Slots,,,0.00,5.26,
84.6239524,S1-C3,Backend_Bound.Core_Bound,20.44,% Slots,,,0.00,5.26,
84.6239524,S1-C3,Retiring.Microcode_Sequencer,3.74,% Slots,,idq.ms_uops,0.00,5.25,
84.6239524,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.91,% Clocks,,,0.00,5.26,
84.6239524,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
84.6239524,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.40,% Clocks,,idq.ms_switches,0.00,5.26,
84.6239524,S1-C3-T0,MUX,5.25,%,,,0.00,100.0,
84.6239524,S1-C4,Frontend_Bound,30.95,% Slots,,,0.00,5.26,
84.6239524,S1-C4,Bad_Speculation,20.07,% Slots,,,0.00,5.26,
84.6239524,S1-C4,Backend_Bound,17.86,% Slots,,,0.00,5.26,
84.6239524,S1-C4,Frontend_Bound.Frontend_Bandwidth,31.20,% Slots,,,0.00,5.26,
84.6239524,S1-C4,Bad_Speculation.Branch_Mispredicts,19.89,% Slots,,br_misp_retired.all_branches,0.00,5.26,
84.6239524,S1-C4,Backend_Bound.Memory_Bound,11.89,% Slots,,,0.00,5.26,
84.6239524,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.93,% Core_Clocks,,,0.00,5.26,
84.6239524,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.22,% Core_Clocks,,,0.00,5.26,<==
84.6239524,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
84.6239524,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
84.6239524,S1-C4-T0,MUX,5.25,%,,,0.00,100.0,
84.6239524,S1-C5,Frontend_Bound,34.01,% Slots,,,0.00,5.26,
84.6239524,S1-C5,Bad_Speculation,14.35,% Slots,,,0.00,5.26,
84.6239524,S1-C5,Backend_Bound,23.68,% Slots,,,0.00,5.26,
84.6239524,S1-C5,Frontend_Bound.Frontend_Latency,30.81,% Slots,,rs_events.empty_end,0.00,5.26,
84.6239524,S1-C5,Bad_Speculation.Branch_Mispredicts,13.87,% Slots,,br_misp_retired.all_branches,0.00,5.26,
84.6239524,S1-C5,Backend_Bound.Core_Bound,34.38,% Slots,,,0.00,5.26,
84.6239524,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,<==
84.6239524,S1-C5-T0,MUX,5.25,%,,,0.00,100.0,
84.6239524,S1-C6,Frontend_Bound,27.86,% Slots,,,0.00,5.26,<==
84.6239524,S1-C6,Bad_Speculation,14.08,% Slots,,,0.00,5.26,
84.6239524,S1-C6,Backend_Bound,26.03,% Slots,,,0.00,5.26,
84.6239524,S1-C6,Bad_Speculation.Branch_Mispredicts,13.78,% Slots,,br_misp_retired.all_branches,0.00,5.26,
84.6239524,S1-C6,Backend_Bound.Memory_Bound,11.36,% Slots,,,0.00,5.26,
84.6239524,S1-C6,Backend_Bound.Core_Bound,14.67,% Slots,,,0.00,5.26,
84.6239524,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
84.6239524,S1-C6-T0,MUX,5.26,%,,,0.00,100.0,
84.6239524,S1-C7,Frontend_Bound,35.62,% Slots,,,0.00,5.26,
84.6239524,S1-C7,Bad_Speculation,18.56,% Slots,,,0.00,5.26,
84.6239524,S1-C7,Backend_Bound,19.88,% Slots,,,0.00,5.26,
84.6239524,S1-C7,Retiring,18.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
84.6239524,S1-C7,Frontend_Bound.Frontend_Bandwidth,21.52,% Slots,,,0.00,5.26,
84.6239524,S1-C7,Bad_Speculation.Branch_Mispredicts,18.34,% Slots,,br_misp_retired.all_branches,0.00,5.25,
84.6239524,S1-C7,Backend_Bound.Core_Bound,12.14,% Slots,,,0.00,5.26,
84.6239524,S1-C7,Retiring.Microcode_Sequencer,5.17,% Slots,,idq.ms_uops,0.00,5.25,
84.6239524,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.51,% Clocks,,idq.ms_switches,0.00,5.27,
84.6239524,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.39,% Core_Clocks,,,0.00,5.27,<==
84.6239524,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.21,% Clocks,,,0.00,5.26,
84.6239524,S1-C7-T0,MUX,5.25,%,,,0.00,100.0,
84.6239524,S0-C0-T1,MUX,5.25,%,,,0.00,100.0,
84.6239524,S0-C1-T1,MUX,5.26,%,,,0.00,100.0,
84.6239524,S0-C2-T1,MUX,5.26,%,,,0.00,100.0,
84.6239524,S0-C3-T1,MUX,5.26,%,,,0.00,100.0,
84.6239524,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
84.6239524,S0-C5-T1,MUX,5.26,%,,,0.00,100.0,
84.6239524,S0-C6-T1,MUX,5.26,%,,,0.00,100.0,
84.6239524,S0-C7-T1,MUX,5.25,%,,,0.00,100.0,
84.6239524,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
84.6239524,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
84.6239524,S1-C2-T1,MUX,5.25,%,,,0.00,100.0,
84.6239524,S1-C3-T1,MUX,5.25,%,,,0.00,100.0,
84.6239524,S1-C4-T1,MUX,5.25,%,,,0.00,100.0,
84.6239524,S1-C5-T1,MUX,5.25,%,,,0.00,100.0,
84.6239524,S1-C6-T1,MUX,5.26,%,,,0.00,100.0,
84.6239524,S1-C7-T1,MUX,5.25,%,,,0.00,100.0,
86.144114453,S0-C0,Frontend_Bound,34.99,% Slots,,,0.00,5.25,
86.144114453,S0-C0,Backend_Bound,41.05,% Slots,,,0.00,5.25,<==
86.144114453,S0-C0,Retiring,19.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
86.144114453,S0-C0,Frontend_Bound.Frontend_Latency,28.36,% Slots,,rs_events.empty_end,0.00,5.25,
86.144114453,S0-C0,Backend_Bound.Memory_Bound,18.90,% Slots,,,0.00,5.24,
86.144114453,S0-C0,Backend_Bound.Core_Bound,22.15,% Slots,,,0.00,5.24,
86.144114453,S0-C0,Retiring.Microcode_Sequencer,7.28,% Slots,,idq.ms_uops,0.00,5.25,
86.144114453,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.25,
86.144114453,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
86.144114453,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.80,% Clocks,,idq.ms_switches,0.00,5.25,
86.144114453,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
86.144114453,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
86.144114453,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
86.144114453,S0-C1,Frontend_Bound,34.29,% Slots,,,0.00,5.25,
86.144114453,S0-C1,Backend_Bound,16.45,% Slots,,,0.00,5.25,
86.144114453,S0-C1,Frontend_Bound.Frontend_Latency,23.20,% Slots,,rs_events.empty_end,0.00,5.25,<==
86.144114453,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.68,% Slots,,,0.00,5.25,
86.144114453,S0-C1,Backend_Bound.Memory_Bound,35.70,% Slots,,,0.00,5.25,
86.144114453,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.25,
86.144114453,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
86.144114453,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.20,% Core_Clocks,,,0.00,5.41,
86.144114453,S0-C1-T0,MUX,5.25,%,,,0.00,100.0,
86.144114453,S0-C2,Frontend_Bound,29.94,% Slots,,,0.00,5.25,
86.144114453,S0-C2,Backend_Bound,38.18,% Slots,,,0.00,5.25,
86.144114453,S0-C2,Retiring,17.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
86.144114453,S0-C2,Frontend_Bound.Frontend_Bandwidth,100.54,% Slots,,,0.00,5.25,
86.144114453,S0-C2,Backend_Bound.Memory_Bound,11.11,% Slots,,,0.00,5.25,
86.144114453,S0-C2,Backend_Bound.Core_Bound,27.07,% Slots,,,0.00,5.25,
86.144114453,S0-C2,Retiring.Microcode_Sequencer,13.74,% Slots,,idq.ms_uops,0.00,5.25,
86.144114453,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.70,% Clocks,,idq.ms_switches,0.00,5.24,
86.144114453,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.28,% Core_Clocks,,,0.00,5.41,
86.144114453,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
86.144114453,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
86.144114453,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.58,% Clocks,,,0.00,5.26,<==
86.144114453,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
86.144114453,S0-C3,Frontend_Bound,27.36,% Slots,,,0.00,5.25,
86.144114453,S0-C3,Backend_Bound,49.90,% Slots,,,0.00,5.25,
86.144114453,S0-C3,Retiring,16.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
86.144114453,S0-C3,Frontend_Bound.Frontend_Bandwidth,52.49,% Slots,,,0.00,5.25,
86.144114453,S0-C3,Backend_Bound.Memory_Bound,36.39,% Slots,,,0.00,5.25,
86.144114453,S0-C3,Backend_Bound.Core_Bound,13.52,% Slots,,,0.00,5.25,
86.144114453,S0-C3,Retiring.Microcode_Sequencer,12.64,% Slots,,idq.ms_uops,0.00,5.25,
86.144114453,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.65,% Clocks,,idq.ms_switches,0.00,5.25,
86.144114453,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.72,% Core_Clocks,,,0.00,5.41,
86.144114453,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
86.144114453,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
86.144114453,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
86.144114453,S0-C4,Frontend_Bound,39.37,% Slots,,,0.00,5.25,
86.144114453,S0-C4,Backend_Bound,38.64,% Slots,,,0.00,5.25,
86.144114453,S0-C4,Retiring,16.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
86.144114453,S0-C4,Frontend_Bound.Frontend_Latency,50.50,% Slots,,rs_events.empty_end,0.00,5.25,<==
86.144114453,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.75,% Slots,,,0.00,5.25,
86.144114453,S0-C4,Backend_Bound.Memory_Bound,26.99,% Slots,,,0.00,5.25,
86.144114453,S0-C4,Backend_Bound.Core_Bound,11.65,% Slots,,,0.00,5.25,
86.144114453,S0-C4,Retiring.Microcode_Sequencer,12.82,% Slots,,idq.ms_uops,0.00,5.25,
86.144114453,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.90,% Clocks,,,0.00,5.25,
86.144114453,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
86.144114453,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.69,% Clocks,,idq.ms_switches,0.00,5.25,
86.144114453,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.73,% Core_Clocks,,,0.00,5.41,
86.144114453,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
86.144114453,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
86.144114453,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.02,% Clocks,,,0.00,5.26,
86.144114453,S0-C4-T0,MUX,5.25,%,,,0.00,100.0,
86.144114453,S0-C5,Frontend_Bound,25.84,% Slots,,,0.00,5.25,
86.144114453,S0-C5,Backend_Bound,42.32,% Slots,,,0.00,5.25,
86.144114453,S0-C5,Retiring,27.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
86.144114453,S0-C5,Backend_Bound.Memory_Bound,13.27,% Slots,,,0.00,5.25,
86.144114453,S0-C5,Backend_Bound.Core_Bound,29.05,% Slots,,,0.00,5.25,<==
86.144114453,S0-C5,Retiring.Microcode_Sequencer,8.50,% Slots,,idq.ms_uops,0.00,5.25,
86.144114453,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.19,% Clocks,,idq.ms_switches,0.00,5.25,
86.144114453,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
86.144114453,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
86.144114453,S0-C5-T0,MUX,5.25,%,,,0.00,100.0,
86.144114453,S0-C6,Frontend_Bound,33.59,% Slots,,,0.00,5.25,
86.144114453,S0-C6,Backend_Bound,42.04,% Slots,,,0.00,5.25,
86.144114453,S0-C6,Retiring,17.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
86.144114453,S0-C6,Frontend_Bound.Frontend_Latency,50.37,% Slots,,rs_events.empty_end,0.00,5.25,
86.144114453,S0-C6,Backend_Bound.Memory_Bound,32.84,% Slots,,,0.00,5.25,
86.144114453,S0-C6,Retiring.Microcode_Sequencer,13.63,% Slots,,idq.ms_uops,0.00,5.25,
86.144114453,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.25,
86.144114453,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
86.144114453,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.51,% Clocks,,idq.ms_switches,0.00,5.25,
86.144114453,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
86.144114453,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
86.144114453,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
86.144114453,S0-C7,Frontend_Bound,33.77,% Slots,,,0.00,5.25,
86.144114453,S0-C7,Backend_Bound,42.24,% Slots,,,0.00,5.25,
86.144114453,S0-C7,Retiring,16.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
86.144114453,S0-C7,Frontend_Bound.Frontend_Latency,79.35,% Slots,,rs_events.empty_end,0.00,5.25,
86.144114453,S0-C7,Backend_Bound.Memory_Bound,47.88,% Slots,,,0.00,5.25,<==
86.144114453,S0-C7,Retiring.Microcode_Sequencer,13.05,% Slots,,idq.ms_uops,0.00,5.25,
86.144114453,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.99,% Clocks,,,0.00,5.25,
86.144114453,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
86.144114453,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.35,% Clocks,,idq.ms_switches,0.00,5.25,
86.144114453,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
86.144114453,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
86.144114453,S0-C7-T0,MUX,5.25,%,,,0.00,100.0,
86.144114453,S1-C0,Frontend_Bound,38.14,% Slots,,,0.00,5.25,<==
86.144114453,S1-C0,Backend_Bound,12.70,% Slots,,,0.00,5.25,
86.144114453,S1-C0,Frontend_Bound.Frontend_Latency,22.53,% Slots,,rs_events.empty_end,0.00,5.25,
86.144114453,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.79,% Slots,,,0.00,5.25,
86.144114453,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.37,% Clocks,,,0.00,5.25,
86.144114453,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
86.144114453,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.59,% Core_Clocks,,,0.00,5.26,
86.144114453,S1-C0-T0,MUX,5.25,%,,,0.00,100.0,
86.144114453,S1-C1,Frontend_Bound,33.27,% Slots,,,0.00,5.25,
86.144114453,S1-C1,Backend_Bound,41.78,% Slots,,,0.00,5.25,<==
86.144114453,S1-C1,Retiring,17.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
86.144114453,S1-C1,Frontend_Bound.Frontend_Latency,28.28,% Slots,,rs_events.empty_end,0.00,5.25,
86.144114453,S1-C1,Backend_Bound.Memory_Bound,23.34,% Slots,,,0.00,5.25,
86.144114453,S1-C1,Backend_Bound.Core_Bound,18.44,% Slots,,,0.00,5.25,
86.144114453,S1-C1,Retiring.Microcode_Sequencer,12.73,% Slots,,idq.ms_uops,0.00,5.25,
86.144114453,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.25,
86.144114453,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
86.144114453,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.55,% Clocks,,idq.ms_switches,0.00,5.25,
86.144114453,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
86.144114453,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
86.144114453,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.22,% Clocks,,,0.00,5.26,
86.144114453,S1-C1-T0,MUX,5.25,%,,,0.00,100.0,
86.144114453,S1-C2,Frontend_Bound,34.54,% Slots,,,0.00,5.25,
86.144114453,S1-C2,Backend_Bound,40.68,% Slots,,,0.00,5.25,
86.144114453,S1-C2,Retiring,18.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
86.144114453,S1-C2,Frontend_Bound.Frontend_Latency,28.46,% Slots,,rs_events.empty_end,0.00,5.25,
86.144114453,S1-C2,Backend_Bound.Memory_Bound,25.95,% Slots,,,0.00,5.25,
86.144114453,S1-C2,Backend_Bound.Core_Bound,14.73,% Slots,,,0.00,5.25,
86.144114453,S1-C2,Retiring.Microcode_Sequencer,15.26,% Slots,,idq.ms_uops,0.00,5.25,
86.144114453,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.25,
86.144114453,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
86.144114453,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.87,% Clocks,,idq.ms_switches,0.00,5.25,
86.144114453,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
86.144114453,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
86.144114453,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.74,% Clocks,,,0.00,5.26,
86.144114453,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
86.144114453,S1-C3,Frontend_Bound,33.68,% Slots,,,0.00,5.25,
86.144114453,S1-C3,Backend_Bound,41.17,% Slots,,,0.00,5.25,
86.144114453,S1-C3,Retiring,18.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
86.144114453,S1-C3,Frontend_Bound.Frontend_Latency,29.08,% Slots,,rs_events.empty_end,0.00,5.25,
86.144114453,S1-C3,Backend_Bound.Memory_Bound,25.92,% Slots,,,0.00,5.25,
86.144114453,S1-C3,Backend_Bound.Core_Bound,15.26,% Slots,,,0.00,5.25,
86.144114453,S1-C3,Retiring.Microcode_Sequencer,14.82,% Slots,,idq.ms_uops,0.00,5.25,
86.144114453,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.75,% Clocks,,,0.00,5.25,
86.144114453,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
86.144114453,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.75,% Clocks,,idq.ms_switches,0.00,5.25,
86.144114453,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
86.144114453,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
86.144114453,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.18,% Clocks,,,0.00,5.26,
86.144114453,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
86.144114453,S1-C4,Frontend_Bound,33.62,% Slots,,,0.00,5.25,
86.144114453,S1-C4,Backend_Bound,41.64,% Slots,,,0.00,5.25,
86.144114453,S1-C4,Retiring,18.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
86.144114453,S1-C4,Frontend_Bound.Frontend_Latency,31.34,% Slots,,rs_events.empty_end,0.00,5.25,
86.144114453,S1-C4,Backend_Bound.Memory_Bound,26.34,% Slots,,,0.00,5.25,
86.144114453,S1-C4,Backend_Bound.Core_Bound,15.30,% Slots,,,0.00,5.25,
86.144114453,S1-C4,Retiring.Microcode_Sequencer,14.82,% Slots,,idq.ms_uops,0.00,5.25,
86.144114453,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.25,
86.144114453,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
86.144114453,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.39,% Clocks,,idq.ms_switches,0.00,5.25,
86.144114453,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
86.144114453,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
86.144114453,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.90,% Clocks,,,0.00,5.26,
86.144114453,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
86.144114453,S1-C5,Frontend_Bound,36.09,% Slots,,,0.00,5.25,
86.144114453,S1-C5,Backend_Bound,39.67,% Slots,,,0.00,5.25,
86.144114453,S1-C5,Retiring,17.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
86.144114453,S1-C5,Frontend_Bound.Frontend_Latency,28.57,% Slots,,rs_events.empty_end,0.00,5.25,
86.144114453,S1-C5,Backend_Bound.Memory_Bound,23.57,% Slots,,,0.00,5.25,
86.144114453,S1-C5,Backend_Bound.Core_Bound,16.10,% Slots,,,0.00,5.25,
86.144114453,S1-C5,Retiring.Microcode_Sequencer,12.96,% Slots,,idq.ms_uops,0.00,5.25,
86.144114453,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.78,% Clocks,,,0.00,5.25,
86.144114453,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
86.144114453,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.75,% Clocks,,idq.ms_switches,0.00,5.25,
86.144114453,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
86.144114453,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
86.144114453,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.13,% Clocks,,,0.00,5.26,
86.144114453,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
86.144114453,S1-C6,Frontend_Bound,37.44,% Slots,,,0.00,5.25,
86.144114453,S1-C6,Backend_Bound,38.99,% Slots,,,0.00,5.25,
86.144114453,S1-C6,Retiring,18.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
86.144114453,S1-C6,Frontend_Bound.Frontend_Latency,23.79,% Slots,,rs_events.empty_end,0.00,5.25,
86.144114453,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.97,% Slots,,,0.00,5.24,
86.144114453,S1-C6,Backend_Bound.Memory_Bound,24.26,% Slots,,,0.00,5.25,
86.144114453,S1-C6,Backend_Bound.Core_Bound,14.73,% Slots,,,0.00,5.25,
86.144114453,S1-C6,Retiring.Microcode_Sequencer,14.84,% Slots,,idq.ms_uops,0.00,5.25,
86.144114453,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.25,
86.144114453,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
86.144114453,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.59,% Clocks,,idq.ms_switches,0.00,5.25,
86.144114453,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.48,% Core_Clocks,,,0.00,5.26,
86.144114453,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
86.144114453,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
86.144114453,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.40,% Clocks,,,0.00,5.26,
86.144114453,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
86.144114453,S1-C7,Frontend_Bound,34.84,% Slots,,,0.00,5.25,
86.144114453,S1-C7,Backend_Bound,40.38,% Slots,,,0.00,5.25,
86.144114453,S1-C7,Retiring,17.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
86.144114453,S1-C7,Frontend_Bound.Frontend_Latency,31.62,% Slots,,rs_events.empty_end,0.00,5.25,
86.144114453,S1-C7,Backend_Bound.Memory_Bound,24.11,% Slots,,,0.00,5.25,
86.144114453,S1-C7,Backend_Bound.Core_Bound,16.27,% Slots,,,0.00,5.25,
86.144114453,S1-C7,Retiring.Microcode_Sequencer,14.00,% Slots,,idq.ms_uops,0.00,5.25,
86.144114453,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.20,% Clocks,,,0.00,5.25,
86.144114453,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
86.144114453,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.63,% Clocks,,idq.ms_switches,0.00,5.25,
86.144114453,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
86.144114453,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.64,% Clocks,,,0.00,5.26,
86.144114453,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
86.144114453,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
86.144114453,S0-C1-T1,MUX,5.25,%,,,0.00,100.0,
86.144114453,S0-C2-T1,MUX,5.25,%,,,0.00,100.0,
86.144114453,S0-C3-T1,MUX,5.25,%,,,0.00,100.0,
86.144114453,S0-C4-T1,MUX,5.25,%,,,0.00,100.0,
86.144114453,S0-C5-T1,MUX,5.25,%,,,0.00,100.0,
86.144114453,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
86.144114453,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
86.144114453,S1-C0-T1,MUX,5.25,%,,,0.00,100.0,
86.144114453,S1-C1-T1,MUX,5.25,%,,,0.00,100.0,
86.144114453,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
86.144114453,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
86.144114453,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
86.144114453,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
86.144114453,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
86.144114453,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
87.636525757,S0-C0,Frontend_Bound,26.89,% Slots,,,0.00,5.36,
87.636525757,S0-C0,Backend_Bound,49.74,% Slots,,,0.00,5.36,
87.636525757,S0-C0,Retiring,18.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
87.636525757,S0-C0,Backend_Bound.Memory_Bound,32.60,% Slots,,,0.00,5.09,
87.636525757,S0-C0,Backend_Bound.Core_Bound,17.14,% Slots,,,0.00,5.09,
87.636525757,S0-C0,Retiring.Microcode_Sequencer,14.34,% Slots,,idq.ms_uops,0.00,5.37,
87.636525757,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.01,% Clocks,,idq.ms_switches,0.00,5.36,
87.636525757,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
87.636525757,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
87.636525757,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
87.636525757,S0-C1,Frontend_Bound,36.88,% Slots,,,0.00,5.36,
87.636525757,S0-C1,Backend_Bound,39.62,% Slots,,,0.00,5.36,
87.636525757,S0-C1,Retiring,17.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
87.636525757,S0-C1,Frontend_Bound.Frontend_Latency,29.97,% Slots,,rs_events.empty_end,0.00,5.36,
87.636525757,S0-C1,Backend_Bound.Memory_Bound,26.28,% Slots,,,0.00,5.1,
87.636525757,S0-C1,Backend_Bound.Core_Bound,13.34,% Slots,,,0.00,5.1,
87.636525757,S0-C1,Retiring.Microcode_Sequencer,13.29,% Slots,,idq.ms_uops,0.00,5.36,
87.636525757,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.02,% Clocks,,,0.00,5.36,
87.636525757,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
87.636525757,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.15,% Clocks,,idq.ms_switches,0.00,5.36,
87.636525757,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
87.636525757,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
87.636525757,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
87.636525757,S0-C2,Backend_Bound,76.17,% Slots,,,0.00,5.36,
87.636525757,S0-C2,Retiring,19.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
87.636525757,S0-C2,Backend_Bound.Memory_Bound,17.30,% Slots,,,0.00,5.09,
87.636525757,S0-C2,Backend_Bound.Core_Bound,58.88,% Slots,,,0.00,5.09,
87.636525757,S0-C2,Retiring.Microcode_Sequencer,10.27,% Slots,,idq.ms_uops,0.00,5.36,
87.636525757,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.24,% Clocks,,idq.ms_switches,0.00,5.36,
87.636525757,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
87.636525757,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
87.636525757,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.93,% Clocks,,,0.00,5.36,<==
87.636525757,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
87.636525757,S0-C3,Frontend_Bound,26.43,% Slots,,,0.00,5.36,
87.636525757,S0-C3,Backend_Bound,50.06,% Slots,,,0.00,5.36,
87.636525757,S0-C3,Retiring,17.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
87.636525757,S0-C3,Frontend_Bound.Frontend_Latency,18.74,% Slots,,rs_events.empty_end,0.00,5.36,
87.636525757,S0-C3,Backend_Bound.Memory_Bound,71.58,% Slots,,,0.00,5.09,
87.636525757,S0-C3,Retiring.Microcode_Sequencer,13.65,% Slots,,idq.ms_uops,0.00,5.37,
87.636525757,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.69,% Clocks,,,0.00,5.36,
87.636525757,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
87.636525757,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.10,% Clocks,,idq.ms_switches,0.00,5.36,
87.636525757,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
87.636525757,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
87.636525757,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
87.636525757,S0-C4,Frontend_Bound,36.86,% Slots,,,0.00,5.36,
87.636525757,S0-C4,Backend_Bound,39.29,% Slots,,,0.00,5.36,
87.636525757,S0-C4,Retiring,17.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
87.636525757,S0-C4,Frontend_Bound.Frontend_Latency,38.65,% Slots,,rs_events.empty_end,0.00,5.36,
87.636525757,S0-C4,Backend_Bound.Memory_Bound,30.76,% Slots,,,0.00,5.1,
87.636525757,S0-C4,Retiring.Microcode_Sequencer,13.17,% Slots,,idq.ms_uops,0.00,5.36,
87.636525757,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.06,% Clocks,,,0.00,5.36,
87.636525757,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
87.636525757,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.62,% Clocks,,idq.ms_switches,0.00,5.36,
87.636525757,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
87.636525757,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
87.636525757,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
87.636525757,S0-C5,Frontend_Bound,26.54,% Slots,,,0.00,5.36,
87.636525757,S0-C5,Backend_Bound,38.85,% Slots,,,0.00,5.36,
87.636525757,S0-C5,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
87.636525757,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.60,% Slots,,,0.00,5.36,
87.636525757,S0-C5,Backend_Bound.Memory_Bound,26.09,% Slots,,,0.00,5.09,
87.636525757,S0-C5,Backend_Bound.Core_Bound,12.76,% Slots,,,0.00,5.09,
87.636525757,S0-C5,Retiring.Microcode_Sequencer,13.67,% Slots,,idq.ms_uops,0.00,5.36,
87.636525757,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.55,% Clocks,,idq.ms_switches,0.00,5.36,
87.636525757,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,52.57,% Core_Clocks,,,0.00,5.1,
87.636525757,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
87.636525757,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
87.636525757,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.68,% Clocks,,,0.00,5.36,
87.636525757,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
87.636525757,S0-C6,Frontend_Bound,35.88,% Slots,,,0.00,5.36,
87.636525757,S0-C6,Backend_Bound,40.39,% Slots,,,0.00,5.36,<==
87.636525757,S0-C6,Retiring,18.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
87.636525757,S0-C6,Frontend_Bound.Frontend_Latency,25.52,% Slots,,rs_events.empty_end,0.00,5.36,
87.636525757,S0-C6,Backend_Bound.Memory_Bound,21.29,% Slots,,,0.00,5.09,
87.636525757,S0-C6,Backend_Bound.Core_Bound,19.10,% Slots,,,0.00,5.09,
87.636525757,S0-C6,Retiring.Microcode_Sequencer,14.47,% Slots,,idq.ms_uops,0.00,5.37,
87.636525757,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.36,
87.636525757,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
87.636525757,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.01,% Clocks,,idq.ms_switches,0.00,5.36,
87.636525757,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
87.636525757,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
87.636525757,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.42,% Clocks,,,0.00,5.36,
87.636525757,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
87.636525757,S0-C7,Frontend_Bound,34.26,% Slots,,,0.00,5.37,
87.636525757,S0-C7,Backend_Bound,41.91,% Slots,,,0.00,5.37,
87.636525757,S0-C7,Retiring,16.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
87.636525757,S0-C7,Frontend_Bound.Frontend_Latency,37.74,% Slots,,rs_events.empty_end,0.00,5.36,
87.636525757,S0-C7,Backend_Bound.Memory_Bound,27.93,% Slots,,,0.00,5.09,
87.636525757,S0-C7,Backend_Bound.Core_Bound,13.98,% Slots,,,0.00,5.09,
87.636525757,S0-C7,Retiring.Microcode_Sequencer,13.06,% Slots,,idq.ms_uops,0.00,5.37,
87.636525757,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.36,
87.636525757,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
87.636525757,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.30,% Clocks,,idq.ms_switches,0.00,5.36,
87.636525757,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,<==
87.636525757,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
87.636525757,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.75,% Clocks,,,0.00,5.36,
87.636525757,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
87.636525757,S1-C0,Frontend_Bound,36.03,% Slots,,,0.00,5.36,
87.636525757,S1-C0,Backend_Bound,13.31,% Slots,,,0.00,5.36,
87.636525757,S1-C0,Frontend_Bound.Frontend_Latency,21.10,% Slots,,rs_events.empty_end,0.00,5.36,<==
87.636525757,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.61,% Slots,,,0.00,5.36,
87.636525757,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.36,
87.636525757,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
87.636525757,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.37,% Core_Clocks,,,0.00,5.1,
87.636525757,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
87.636525757,S1-C1,Frontend_Bound,33.69,% Slots,,,0.00,5.36,
87.636525757,S1-C1,Backend_Bound,41.46,% Slots,,,0.00,5.36,
87.636525757,S1-C1,Retiring,19.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
87.636525757,S1-C1,Frontend_Bound.Frontend_Latency,30.44,% Slots,,rs_events.empty_end,0.00,5.36,
87.636525757,S1-C1,Backend_Bound.Memory_Bound,31.01,% Slots,,,0.00,5.09,
87.636525757,S1-C1,Backend_Bound.Core_Bound,10.45,% Slots,,,0.00,5.09,
87.636525757,S1-C1,Retiring.Microcode_Sequencer,15.82,% Slots,,idq.ms_uops,0.00,5.37,
87.636525757,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.36,
87.636525757,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
87.636525757,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.02,% Clocks,,idq.ms_switches,0.00,5.36,
87.636525757,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
87.636525757,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
87.636525757,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.01,% Clocks,,,0.00,5.36,
87.636525757,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
87.636525757,S1-C2,Frontend_Bound,33.52,% Slots,,,0.00,5.36,
87.636525757,S1-C2,Backend_Bound,42.04,% Slots,,,0.00,5.36,
87.636525757,S1-C2,Retiring,18.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
87.636525757,S1-C2,Frontend_Bound.Frontend_Latency,31.63,% Slots,,rs_events.empty_end,0.00,5.36,
87.636525757,S1-C2,Backend_Bound.Memory_Bound,27.12,% Slots,,,0.00,5.09,
87.636525757,S1-C2,Backend_Bound.Core_Bound,14.92,% Slots,,,0.00,5.09,
87.636525757,S1-C2,Retiring.Microcode_Sequencer,15.42,% Slots,,idq.ms_uops,0.00,5.37,
87.636525757,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.36,
87.636525757,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
87.636525757,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.86,% Clocks,,idq.ms_switches,0.00,5.36,
87.636525757,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
87.636525757,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
87.636525757,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.28,% Clocks,,,0.00,5.36,
87.636525757,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
87.636525757,S1-C3,Frontend_Bound,33.52,% Slots,,,0.00,5.36,
87.636525757,S1-C3,Backend_Bound,41.40,% Slots,,,0.00,5.36,
87.636525757,S1-C3,Retiring,19.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
87.636525757,S1-C3,Frontend_Bound.Frontend_Latency,40.40,% Slots,,rs_events.empty_end,0.00,5.36,
87.636525757,S1-C3,Backend_Bound.Memory_Bound,30.46,% Slots,,,0.00,5.09,
87.636525757,S1-C3,Backend_Bound.Core_Bound,10.94,% Slots,,,0.00,5.09,
87.636525757,S1-C3,Retiring.Microcode_Sequencer,15.80,% Slots,,idq.ms_uops,0.00,5.37,
87.636525757,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.36,
87.636525757,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
87.636525757,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.72,% Clocks,,idq.ms_switches,0.00,5.36,
87.636525757,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
87.636525757,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
87.636525757,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.02,% Clocks,,,0.00,5.36,
87.636525757,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
87.636525757,S1-C4,Frontend_Bound,38.51,% Slots,,,0.00,5.36,
87.636525757,S1-C4,Backend_Bound,39.28,% Slots,,,0.00,5.36,
87.636525757,S1-C4,Retiring,18.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
87.636525757,S1-C4,Frontend_Bound.Frontend_Latency,23.64,% Slots,,rs_events.empty_end,0.00,5.36,
87.636525757,S1-C4,Frontend_Bound.Frontend_Bandwidth,16.86,% Slots,,,0.00,5.36,
87.636525757,S1-C4,Backend_Bound.Memory_Bound,27.03,% Slots,,,0.00,5.09,
87.636525757,S1-C4,Backend_Bound.Core_Bound,12.24,% Slots,,,0.00,5.09,
87.636525757,S1-C4,Retiring.Microcode_Sequencer,14.88,% Slots,,idq.ms_uops,0.00,5.37,
87.636525757,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.36,
87.636525757,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
87.636525757,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.58,% Clocks,,idq.ms_switches,0.00,5.36,
87.636525757,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.26,% Core_Clocks,,,0.00,5.1,
87.636525757,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
87.636525757,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
87.636525757,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
87.636525757,S1-C5,Frontend_Bound,35.07,% Slots,,,0.00,5.36,
87.636525757,S1-C5,Backend_Bound,40.05,% Slots,,,0.00,5.36,
87.636525757,S1-C5,Retiring,19.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
87.636525757,S1-C5,Frontend_Bound.Frontend_Latency,30.94,% Slots,,rs_events.empty_end,0.00,5.36,
87.636525757,S1-C5,Backend_Bound.Memory_Bound,24.07,% Slots,,,0.00,5.09,
87.636525757,S1-C5,Backend_Bound.Core_Bound,15.98,% Slots,,,0.00,5.09,
87.636525757,S1-C5,Retiring.Microcode_Sequencer,15.78,% Slots,,idq.ms_uops,0.00,5.37,
87.636525757,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.36,
87.636525757,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
87.636525757,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.74,% Clocks,,idq.ms_switches,0.00,5.36,
87.636525757,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.45,<==
87.636525757,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.99,% Clocks,,,0.00,5.36,
87.636525757,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
87.636525757,S1-C6,Frontend_Bound,35.55,% Slots,,,0.00,5.36,
87.636525757,S1-C6,Backend_Bound,40.37,% Slots,,,0.00,5.36,
87.636525757,S1-C6,Retiring,18.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
87.636525757,S1-C6,Frontend_Bound.Frontend_Latency,29.01,% Slots,,rs_events.empty_end,0.00,5.36,
87.636525757,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.44,% Slots,,,0.00,5.36,
87.636525757,S1-C6,Backend_Bound.Memory_Bound,25.89,% Slots,,,0.00,5.09,
87.636525757,S1-C6,Backend_Bound.Core_Bound,14.48,% Slots,,,0.00,5.09,
87.636525757,S1-C6,Retiring.Microcode_Sequencer,14.97,% Slots,,idq.ms_uops,0.00,5.37,
87.636525757,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.36,
87.636525757,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
87.636525757,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.90,% Clocks,,idq.ms_switches,0.00,5.36,
87.636525757,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.23,% Core_Clocks,,,0.00,5.1,
87.636525757,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
87.636525757,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
87.636525757,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
87.636525757,S1-C7,Frontend_Bound,36.97,% Slots,,,0.00,5.36,
87.636525757,S1-C7,Backend_Bound,39.25,% Slots,,,0.00,5.36,
87.636525757,S1-C7,Retiring,18.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
87.636525757,S1-C7,Frontend_Bound.Frontend_Latency,33.60,% Slots,,rs_events.empty_end,0.00,5.36,
87.636525757,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.66,% Slots,,,0.00,5.36,
87.636525757,S1-C7,Backend_Bound.Memory_Bound,28.46,% Slots,,,0.00,5.09,
87.636525757,S1-C7,Backend_Bound.Core_Bound,10.79,% Slots,,,0.00,5.09,
87.636525757,S1-C7,Retiring.Microcode_Sequencer,14.66,% Slots,,idq.ms_uops,0.00,5.37,
87.636525757,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.36,
87.636525757,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
87.636525757,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.34,% Clocks,,idq.ms_switches,0.00,5.36,
87.636525757,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.63,% Core_Clocks,,,0.00,5.1,
87.636525757,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.46,<==
87.636525757,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
87.636525757,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
87.636525757,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
87.636525757,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
87.636525757,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
87.636525757,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
87.636525757,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
87.636525757,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
87.636525757,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
87.636525757,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
87.636525757,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
87.636525757,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
87.636525757,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
87.636525757,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
87.636525757,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
87.636525757,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
87.636525757,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
87.636525757,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
89.174180485,S0-C0,Backend_Bound,51.63,% Slots,,,0.00,5.2,
89.174180485,S0-C0,Backend_Bound.Memory_Bound,58.13,% Slots,,,0.00,5.19,
89.174180485,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,<==
89.174180485,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
89.174180485,S0-C1,Frontend_Bound,35.47,% Slots,,,0.00,5.2,
89.174180485,S0-C1,Backend_Bound,16.82,% Slots,,,0.00,5.2,
89.174180485,S0-C1,Frontend_Bound.Frontend_Latency,25.72,% Slots,,rs_events.empty_end,0.00,5.19,<==
89.174180485,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.67,% Slots,,,0.00,5.2,
89.174180485,S0-C1,Backend_Bound.Core_Bound,10.16,% Slots,,,0.00,5.19,
89.174180485,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.65,% Clocks,,,0.00,5.2,
89.174180485,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
89.174180485,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.24,% Core_Clocks,,,0.00,5.2,
89.174180485,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
89.174180485,S0-C2,Frontend_Bound,30.07,% Slots,,,0.00,5.2,
89.174180485,S0-C2,Backend_Bound,38.85,% Slots,,,0.00,5.2,
89.174180485,S0-C2,Retiring,14.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
89.174180485,S0-C2,Backend_Bound.Memory_Bound,12.08,% Slots,,,0.00,5.19,
89.174180485,S0-C2,Backend_Bound.Core_Bound,26.77,% Slots,,,0.00,5.19,<==
89.174180485,S0-C2,Retiring.Microcode_Sequencer,9.84,% Slots,,idq.ms_uops,0.00,5.19,
89.174180485,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.49,% Clocks,,idq.ms_switches,0.00,5.2,
89.174180485,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
89.174180485,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
89.174180485,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
89.174180485,S0-C3,Frontend_Bound,26.57,% Slots,,,0.00,5.2,
89.174180485,S0-C3,Backend_Bound,47.72,% Slots,,,0.00,5.2,
89.174180485,S0-C3,Retiring,12.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
89.174180485,S0-C3,Frontend_Bound.Frontend_Bandwidth,64.67,% Slots,,,0.00,5.19,
89.174180485,S0-C3,Backend_Bound.Memory_Bound,19.80,% Slots,,,0.00,5.2,
89.174180485,S0-C3,Backend_Bound.Core_Bound,27.92,% Slots,,,0.00,5.2,
89.174180485,S0-C3,Retiring.Microcode_Sequencer,7.28,% Slots,,idq.ms_uops,0.00,5.19,
89.174180485,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.20,% Clocks,,idq.ms_switches,0.00,5.2,
89.174180485,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.45,% Core_Clocks,,,0.00,5.2,
89.174180485,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,16.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
89.174180485,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
89.174180485,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,
89.174180485,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.54,% Clocks,,,0.00,5.2,<==
89.174180485,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
89.174180485,S0-C4,Frontend_Bound,34.65,% Slots,,,0.00,5.2,
89.174180485,S0-C4,Backend_Bound,42.42,% Slots,,,0.00,5.2,<==
89.174180485,S0-C4,Retiring,14.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
89.174180485,S0-C4,Frontend_Bound.Frontend_Latency,18.74,% Slots,,rs_events.empty_end,0.00,5.19,
89.174180485,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.07,% Slots,,,0.00,5.19,
89.174180485,S0-C4,Backend_Bound.Memory_Bound,21.36,% Slots,,,0.00,5.19,
89.174180485,S0-C4,Backend_Bound.Core_Bound,21.06,% Slots,,,0.00,5.19,
89.174180485,S0-C4,Retiring.Microcode_Sequencer,9.65,% Slots,,idq.ms_uops,0.00,5.19,
89.174180485,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.55,% Clocks,,,0.00,5.2,
89.174180485,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
89.174180485,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.95,% Clocks,,idq.ms_switches,0.00,5.2,
89.174180485,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.38,% Core_Clocks,,,0.00,5.19,
89.174180485,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
89.174180485,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
89.174180485,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
89.174180485,S0-C5,Frontend_Bound,27.19,% Slots,,,0.00,5.2,
89.174180485,S0-C5,Backend_Bound,50.26,% Slots,,,0.00,5.2,
89.174180485,S0-C5,Retiring,23.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
89.174180485,S0-C5,Frontend_Bound.Frontend_Latency,20.34,% Slots,,rs_events.empty_end,0.00,5.19,
89.174180485,S0-C5,Backend_Bound.Memory_Bound,46.88,% Slots,,,0.00,5.19,
89.174180485,S0-C5,Retiring.Microcode_Sequencer,7.42,% Slots,,idq.ms_uops,0.00,5.19,
89.174180485,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.2,
89.174180485,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
89.174180485,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.86,% Clocks,,idq.ms_switches,0.00,5.2,
89.174180485,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
89.174180485,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,23.22,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.47,<==
89.174180485,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
89.174180485,S0-C6,Frontend_Bound,21.37,% Slots,,,0.00,5.2,
89.174180485,S0-C6,Bad_Speculation,19.66,% Slots,,,0.00,5.2,
89.174180485,S0-C6,Backend_Bound,25.76,% Slots,,,0.00,5.2,
89.174180485,S0-C6,Retiring,16.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
89.174180485,S0-C6,Frontend_Bound.Frontend_Bandwidth,76.56,% Slots,,,0.00,5.2,
89.174180485,S0-C6,Bad_Speculation.Branch_Mispredicts,19.41,% Slots,,br_misp_retired.all_branches,0.00,5.2,
89.174180485,S0-C6,Backend_Bound.Core_Bound,16.84,% Slots,,,0.00,5.2,
89.174180485,S0-C6,Retiring.Microcode_Sequencer,8.06,% Slots,,idq.ms_uops,0.00,5.19,
89.174180485,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.87,% Clocks,,idq.ms_switches,0.00,5.2,
89.174180485,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.63,% Core_Clocks,,,0.00,5.2,
89.174180485,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.03,% Clocks,,,0.00,5.2,<==
89.174180485,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
89.174180485,S0-C7,Frontend_Bound,37.40,% Slots,,,0.00,5.2,
89.174180485,S0-C7,Backend_Bound,39.46,% Slots,,,0.00,5.2,
89.174180485,S0-C7,Retiring,16.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
89.174180485,S0-C7,Frontend_Bound.Frontend_Latency,32.91,% Slots,,rs_events.empty_end,0.00,5.2,
89.174180485,S0-C7,Backend_Bound.Memory_Bound,23.57,% Slots,,,0.00,5.2,
89.174180485,S0-C7,Backend_Bound.Core_Bound,15.89,% Slots,,,0.00,5.2,
89.174180485,S0-C7,Retiring.Microcode_Sequencer,12.52,% Slots,,idq.ms_uops,0.00,5.19,
89.174180485,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.20,% Clocks,,,0.00,5.2,
89.174180485,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
89.174180485,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.06,% Clocks,,idq.ms_switches,0.00,5.2,
89.174180485,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.66,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
89.174180485,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,17.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,<==
89.174180485,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,77.25,% Clocks,,,0.00,5.2,
89.174180485,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
89.174180485,S1-C0,Frontend_Bound,37.13,% Slots,,,0.00,5.19,<==
89.174180485,S1-C0,Backend_Bound,15.23,% Slots,,,0.00,5.19,
89.174180485,S1-C0,Frontend_Bound.Frontend_Latency,21.48,% Slots,,rs_events.empty_end,0.00,5.19,
89.174180485,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.93,% Slots,,,0.00,5.19,
89.174180485,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.2,
89.174180485,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
89.174180485,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.58,% Core_Clocks,,,0.00,5.2,
89.174180485,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
89.174180485,S1-C1,Frontend_Bound,30.55,% Slots,,,0.00,5.2,
89.174180485,S1-C1,Backend_Bound,42.29,% Slots,,,0.00,5.2,
89.174180485,S1-C1,Retiring,13.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
89.174180485,S1-C1,Frontend_Bound.Frontend_Latency,76.99,% Slots,,rs_events.empty_end,0.00,5.19,
89.174180485,S1-C1,Backend_Bound.Memory_Bound,69.71,% Slots,,,0.00,5.19,
89.174180485,S1-C1,Retiring.Microcode_Sequencer,5.43,% Slots,,idq.ms_uops,0.00,5.2,
89.174180485,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.2,
89.174180485,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
89.174180485,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.63,% Clocks,,idq.ms_switches,0.00,5.2,
89.174180485,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
89.174180485,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
89.174180485,S1-C2,Frontend_Bound,22.12,% Slots,,,0.00,5.19,
89.174180485,S1-C2,Backend_Bound,46.09,% Slots,,,0.00,5.19,
89.174180485,S1-C2,Retiring,19.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
89.174180485,S1-C2,Frontend_Bound.Frontend_Latency,20.49,% Slots,,rs_events.empty_end,0.00,5.19,
89.174180485,S1-C2,Frontend_Bound.Frontend_Bandwidth,37.02,% Slots,,,0.00,5.19,
89.174180485,S1-C2,Backend_Bound.Memory_Bound,45.15,% Slots,,,0.00,5.19,<==
89.174180485,S1-C2,Retiring.Microcode_Sequencer,7.18,% Slots,,idq.ms_uops,0.00,5.2,
89.174180485,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.2,
89.174180485,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
89.174180485,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.52,% Clocks,,idq.ms_switches,0.00,5.2,
89.174180485,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.60,% Core_Clocks,,,0.00,5.2,
89.174180485,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
89.174180485,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.46,
89.174180485,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
89.174180485,S1-C3,Frontend_Bound,35.38,% Slots,,,0.00,5.19,
89.174180485,S1-C3,Backend_Bound,40.37,% Slots,,,0.00,5.19,
89.174180485,S1-C3,Retiring,18.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
89.174180485,S1-C3,Frontend_Bound.Frontend_Latency,52.00,% Slots,,rs_events.empty_end,0.00,5.19,
89.174180485,S1-C3,Backend_Bound.Memory_Bound,24.83,% Slots,,,0.00,5.19,
89.174180485,S1-C3,Backend_Bound.Core_Bound,15.54,% Slots,,,0.00,5.19,
89.174180485,S1-C3,Retiring.Microcode_Sequencer,7.92,% Slots,,idq.ms_uops,0.00,5.2,
89.174180485,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.26,% Clocks,,,0.00,5.19,
89.174180485,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
89.174180485,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.05,% Clocks,,idq.ms_switches,0.00,5.19,
89.174180485,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
89.174180485,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
89.174180485,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
89.174180485,S1-C4,Frontend_Bound,33.56,% Slots,,,0.00,5.19,
89.174180485,S1-C4,Backend_Bound,42.05,% Slots,,,0.00,5.19,
89.174180485,S1-C4,Retiring,16.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
89.174180485,S1-C4,Frontend_Bound.Frontend_Latency,69.96,% Slots,,rs_events.empty_end,0.00,5.19,
89.174180485,S1-C4,Backend_Bound.Memory_Bound,32.14,% Slots,,,0.00,5.19,
89.174180485,S1-C4,Retiring.Microcode_Sequencer,13.20,% Slots,,idq.ms_uops,0.00,5.2,
89.174180485,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.2,
89.174180485,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
89.174180485,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.83,% Clocks,,idq.ms_switches,0.00,5.2,
89.174180485,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
89.174180485,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
89.174180485,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
89.174180485,S1-C5,Frontend_Bound,34.35,% Slots,,,0.00,5.2,
89.174180485,S1-C5,Backend_Bound,41.25,% Slots,,,0.00,5.2,
89.174180485,S1-C5,Retiring,26.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
89.174180485,S1-C5,Frontend_Bound.Frontend_Latency,39.25,% Slots,,rs_events.empty_end,0.00,5.2,
89.174180485,S1-C5,Backend_Bound.Memory_Bound,23.45,% Slots,,,0.00,5.2,
89.174180485,S1-C5,Backend_Bound.Core_Bound,17.81,% Slots,,,0.00,5.2,
89.174180485,S1-C5,Retiring.Microcode_Sequencer,2.27,% Slots,,idq.ms_uops,0.00,5.2,
89.174180485,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.61,% Clocks,,,0.00,5.2,
89.174180485,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
89.174180485,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.41,% Clocks,,idq.ms_switches,0.00,5.2,
89.174180485,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
89.174180485,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
89.174180485,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
89.174180485,S1-C6,Frontend_Bound,23.50,% Slots,,,0.00,5.2,
89.174180485,S1-C6,Backend_Bound,54.13,% Slots,,,0.00,5.2,<==
89.174180485,S1-C6,Retiring,17.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
89.174180485,S1-C6,Frontend_Bound.Frontend_Latency,22.66,% Slots,,rs_events.empty_end,0.00,5.2,
89.174180485,S1-C6,Backend_Bound.Memory_Bound,28.17,% Slots,,,0.00,5.2,
89.174180485,S1-C6,Backend_Bound.Core_Bound,25.97,% Slots,,,0.00,5.2,
89.174180485,S1-C6,Retiring.Microcode_Sequencer,11.18,% Slots,,idq.ms_uops,0.00,5.2,
89.174180485,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.40,% Clocks,,,0.00,5.2,
89.174180485,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
89.174180485,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.60,% Clocks,,idq.ms_switches,0.00,5.2,
89.174180485,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
89.174180485,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
89.174180485,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
89.174180485,S1-C7,Frontend_Bound,39.22,% Slots,,,0.00,5.2,
89.174180485,S1-C7,Backend_Bound,39.44,% Slots,,,0.00,5.2,
89.174180485,S1-C7,Retiring,17.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
89.174180485,S1-C7,Frontend_Bound.Frontend_Latency,34.97,% Slots,,rs_events.empty_end,0.00,5.19,
89.174180485,S1-C7,Backend_Bound.Memory_Bound,14.97,% Slots,,,0.00,5.19,
89.174180485,S1-C7,Backend_Bound.Core_Bound,24.47,% Slots,,,0.00,5.19,
89.174180485,S1-C7,Retiring.Microcode_Sequencer,12.86,% Slots,,idq.ms_uops,0.00,5.2,
89.174180485,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.2,
89.174180485,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
89.174180485,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.08,% Clocks,,idq.ms_switches,0.00,5.2,
89.174180485,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
89.174180485,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
89.174180485,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.38,% Clocks,,,0.00,5.2,<==
89.174180485,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
89.174180485,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
89.174180485,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
89.174180485,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
89.174180485,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
89.174180485,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
89.174180485,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
89.174180485,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
89.174180485,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
89.174180485,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
89.174180485,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
89.174180485,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
89.174180485,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
89.174180485,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
89.174180485,S1-C5-T1,MUX,5.20,%,,,0.00,100.0,
89.174180485,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
89.174180485,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
90.688397758,S0-C0,Frontend_Bound,37.08,% Slots,,,0.00,5.28,
90.688397758,S0-C0,Bad_Speculation,19.55,% Slots,,,0.00,5.28,
90.688397758,S0-C0,Backend_Bound,16.34,% Slots,,,0.00,5.28,
90.688397758,S0-C0,Frontend_Bound.Frontend_Latency,17.23,% Slots,,rs_events.empty_end,0.00,5.28,
90.688397758,S0-C0,Frontend_Bound.Frontend_Bandwidth,30.50,% Slots,,,0.00,5.28,
90.688397758,S0-C0,Bad_Speculation.Branch_Mispredicts,19.38,% Slots,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S0-C0,Backend_Bound.Memory_Bound,56.61,% Slots,,,0.00,5.28,
90.688397758,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.28,
90.688397758,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
90.688397758,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.66,% Core_Clocks,,,0.00,5.28,<==
90.688397758,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
90.688397758,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
90.688397758,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
90.688397758,S0-C1,Frontend_Bound,36.10,% Slots,,,0.00,5.29,
90.688397758,S0-C1,Bad_Speculation,12.18,% Slots,,,0.00,5.29,
90.688397758,S0-C1,Backend_Bound,20.41,% Slots,,,0.00,5.29,
90.688397758,S0-C1,Frontend_Bound.Frontend_Latency,28.13,% Slots,,rs_events.empty_end,0.00,5.29,
90.688397758,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.82,% Slots,,,0.00,5.29,
90.688397758,S0-C1,Bad_Speculation.Branch_Mispredicts,12.02,% Slots,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S0-C1,Backend_Bound.Memory_Bound,13.17,% Slots,,,0.00,5.28,
90.688397758,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.35,% Clocks,,,0.00,5.29,
90.688397758,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
90.688397758,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.62,% Core_Clocks,,,0.00,5.28,
90.688397758,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.49,% Core_Clocks,,,0.00,5.28,
90.688397758,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
90.688397758,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
90.688397758,S0-C2,Frontend_Bound,35.11,% Slots,,,0.00,5.28,
90.688397758,S0-C2,Bad_Speculation,17.86,% Slots,,,0.00,5.28,
90.688397758,S0-C2,Backend_Bound,24.96,% Slots,,,0.00,5.28,
90.688397758,S0-C2,Frontend_Bound.Frontend_Latency,36.01,% Slots,,rs_events.empty_end,0.00,5.28,
90.688397758,S0-C2,Bad_Speculation.Branch_Mispredicts,17.64,% Slots,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S0-C2,Backend_Bound.Core_Bound,37.94,% Slots,,,0.00,5.28,
90.688397758,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.29,
90.688397758,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
90.688397758,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,66.72,% Clocks,,,0.00,5.28,
90.688397758,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
90.688397758,S0-C3,Frontend_Bound,34.18,% Slots,,,0.00,5.29,
90.688397758,S0-C3,Bad_Speculation,18.08,% Slots,,,0.00,5.29,
90.688397758,S0-C3,Backend_Bound,14.74,% Slots,,,0.00,5.29,
90.688397758,S0-C3,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.29,
90.688397758,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.21,% Slots,,,0.00,5.29,
90.688397758,S0-C3,Bad_Speculation.Branch_Mispredicts,17.86,% Slots,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S0-C3,Backend_Bound.Core_Bound,10.65,% Slots,,,0.00,5.29,
90.688397758,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.95,% Clocks,,,0.00,5.29,
90.688397758,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
90.688397758,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.24,% Core_Clocks,,,0.00,5.28,
90.688397758,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
90.688397758,S0-C4,Frontend_Bound,36.27,% Slots,,,0.00,5.28,<==
90.688397758,S0-C4,Bad_Speculation,15.86,% Slots,,,0.00,5.28,
90.688397758,S0-C4,Backend_Bound,20.72,% Slots,,,0.00,5.28,
90.688397758,S0-C4,Frontend_Bound.Frontend_Latency,19.82,% Slots,,rs_events.empty_end,0.00,5.28,
90.688397758,S0-C4,Frontend_Bound.Frontend_Bandwidth,19.54,% Slots,,,0.00,5.28,
90.688397758,S0-C4,Bad_Speculation.Branch_Mispredicts,15.56,% Slots,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S0-C4,Backend_Bound.Memory_Bound,25.84,% Slots,,,0.00,5.28,
90.688397758,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.88,% Clocks,,,0.00,5.29,
90.688397758,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
90.688397758,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.41,% Core_Clocks,,,0.00,5.28,
90.688397758,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
90.688397758,S0-C5,Frontend_Bound,39.76,% Slots,,,0.00,5.28,
90.688397758,S0-C5,Bad_Speculation,16.94,% Slots,,,0.00,5.28,
90.688397758,S0-C5,Backend_Bound,18.17,% Slots,,,0.00,5.28,
90.688397758,S0-C5,Frontend_Bound.Frontend_Latency,28.07,% Slots,,rs_events.empty_end,0.00,5.28,
90.688397758,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.63,% Slots,,,0.00,5.28,
90.688397758,S0-C5,Bad_Speculation.Branch_Mispredicts,16.76,% Slots,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
90.688397758,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.87,% Core_Clocks,,,0.00,5.29,
90.688397758,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.95,% Core_Clocks,,,0.00,5.29,
90.688397758,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
90.688397758,S0-C6,Frontend_Bound,37.45,% Slots,,,0.00,5.28,
90.688397758,S0-C6,Bad_Speculation,17.79,% Slots,,,0.00,5.28,
90.688397758,S0-C6,Backend_Bound,14.94,% Slots,,,0.00,5.28,
90.688397758,S0-C6,Retiring,31.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
90.688397758,S0-C6,Frontend_Bound.Frontend_Latency,26.72,% Slots,,rs_events.empty_end,0.00,5.28,
90.688397758,S0-C6,Frontend_Bound.Frontend_Bandwidth,15.70,% Slots,,,0.00,5.28,
90.688397758,S0-C6,Bad_Speculation.Branch_Mispredicts,17.59,% Slots,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S0-C6,Retiring.Microcode_Sequencer,2.32,% Slots,,idq.ms_uops,0.00,5.28,
90.688397758,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,0.00,5.29,
90.688397758,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
90.688397758,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.08,% Clocks,,idq.ms_switches,0.00,5.29,
90.688397758,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.73,% Core_Clocks,,,0.00,5.29,
90.688397758,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
90.688397758,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
90.688397758,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
90.688397758,S0-C7,Frontend_Bound,25.31,% Slots,,,0.00,5.28,
90.688397758,S0-C7,Bad_Speculation,23.24,% Slots,,,0.00,5.28,
90.688397758,S0-C7,Backend_Bound,16.90,% Slots,,,0.00,5.28,
90.688397758,S0-C7,Frontend_Bound.Frontend_Bandwidth,27.16,% Slots,,,0.00,5.28,
90.688397758,S0-C7,Bad_Speculation.Branch_Mispredicts,22.97,% Slots,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S0-C7,Backend_Bound.Memory_Bound,75.21,% Slots,,,0.00,5.28,
90.688397758,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.55,% Core_Clocks,,,0.00,5.28,<==
90.688397758,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
90.688397758,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
90.688397758,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
90.688397758,S1-C0,Frontend_Bound,37.11,% Slots,,,0.00,5.28,<==
90.688397758,S1-C0,Bad_Speculation,12.17,% Slots,,,0.00,5.28,
90.688397758,S1-C0,Backend_Bound,14.11,% Slots,,,0.00,5.28,
90.688397758,S1-C0,Frontend_Bound.Frontend_Latency,20.19,% Slots,,rs_events.empty_end,0.00,5.28,
90.688397758,S1-C0,Frontend_Bound.Frontend_Bandwidth,18.76,% Slots,,,0.00,5.28,
90.688397758,S1-C0,Bad_Speculation.Branch_Mispredicts,11.85,% Slots,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.47,% Clocks,,,0.00,5.29,
90.688397758,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.54,% Core_Clocks,,,0.00,5.28,
90.688397758,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
90.688397758,S1-C1,Frontend_Bound,24.00,% Slots,,,0.00,5.28,<==
90.688397758,S1-C1,Bad_Speculation,23.01,% Slots,,,0.00,5.28,
90.688397758,S1-C1,Backend_Bound,17.58,% Slots,,,0.00,5.28,
90.688397758,S1-C1,Bad_Speculation.Branch_Mispredicts,22.58,% Slots,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S1-C1,Backend_Bound.Core_Bound,12.32,% Slots,,,0.00,5.28,
90.688397758,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.68,% Clocks,,,0.00,5.28,
90.688397758,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
90.688397758,S1-C2,Frontend_Bound,47.57,% Slots,,,0.00,5.28,
90.688397758,S1-C2,Bad_Speculation,12.00,% Slots,,,0.00,5.28,
90.688397758,S1-C2,Backend_Bound,22.30,% Slots,,,0.00,5.28,
90.688397758,S1-C2,Frontend_Bound.Frontend_Latency,16.04,% Slots,,rs_events.empty_end,0.00,5.28,
90.688397758,S1-C2,Frontend_Bound.Frontend_Bandwidth,71.44,% Slots,,,0.00,5.28,<==
90.688397758,S1-C2,Bad_Speculation.Branch_Mispredicts,11.89,% Slots,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S1-C2,Backend_Bound.Core_Bound,16.81,% Slots,,,0.00,5.28,
90.688397758,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.66,% Clocks,,,0.00,5.28,
90.688397758,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
90.688397758,S1-C3,Frontend_Bound,33.66,% Slots,,,0.00,5.28,
90.688397758,S1-C3,Bad_Speculation,19.03,% Slots,,,0.00,5.28,
90.688397758,S1-C3,Backend_Bound,19.35,% Slots,,,0.00,5.28,
90.688397758,S1-C3,Retiring,27.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
90.688397758,S1-C3,Frontend_Bound.Frontend_Latency,16.27,% Slots,,rs_events.empty_end,0.00,5.28,
90.688397758,S1-C3,Frontend_Bound.Frontend_Bandwidth,94.43,% Slots,,,0.00,5.28,
90.688397758,S1-C3,Bad_Speculation.Branch_Mispredicts,18.84,% Slots,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S1-C3,Backend_Bound.Core_Bound,31.69,% Slots,,,0.00,5.28,
90.688397758,S1-C3,Retiring.Microcode_Sequencer,2.29,% Slots,,idq.ms_uops,0.00,5.29,
90.688397758,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.36,% Clocks,,,0.00,5.28,
90.688397758,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.41,% Clocks,,idq.ms_switches,0.00,5.28,
90.688397758,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.83,% Core_Clocks,,,0.00,5.28,<==
90.688397758,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.49,% Core_Clocks,,,0.00,5.28,
90.688397758,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.95,% Clocks,,,0.00,5.28,
90.688397758,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
90.688397758,S1-C4,Frontend_Bound,42.85,% Slots,,,0.00,5.28,
90.688397758,S1-C4,Bad_Speculation,14.92,% Slots,,,0.00,5.28,
90.688397758,S1-C4,Backend_Bound,17.98,% Slots,,,0.00,5.28,
90.688397758,S1-C4,Frontend_Bound.Frontend_Latency,17.98,% Slots,,rs_events.empty_end,0.00,5.28,
90.688397758,S1-C4,Frontend_Bound.Frontend_Bandwidth,66.35,% Slots,,,0.00,5.28,
90.688397758,S1-C4,Bad_Speculation.Branch_Mispredicts,14.69,% Slots,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S1-C4,Backend_Bound.Core_Bound,11.29,% Slots,,,0.00,5.28,
90.688397758,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.75,% Core_Clocks,,,0.00,5.28,
90.688397758,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.29,% Core_Clocks,,,0.00,5.28,<==
90.688397758,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.09,% Clocks,,,0.00,5.28,
90.688397758,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
90.688397758,S1-C5,Frontend_Bound,35.12,% Slots,,,0.00,5.28,
90.688397758,S1-C5,Bad_Speculation,18.96,% Slots,,,0.00,5.28,
90.688397758,S1-C5,Backend_Bound,18.43,% Slots,,,0.00,5.28,
90.688397758,S1-C5,Retiring,17.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
90.688397758,S1-C5,Frontend_Bound.Frontend_Bandwidth,82.61,% Slots,,,0.00,5.28,
90.688397758,S1-C5,Bad_Speculation.Branch_Mispredicts,18.69,% Slots,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S1-C5,Backend_Bound.Core_Bound,35.00,% Slots,,,0.00,5.28,
90.688397758,S1-C5,Retiring.Microcode_Sequencer,12.70,% Slots,,idq.ms_uops,0.00,5.29,
90.688397758,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.41,% Clocks,,idq.ms_switches,0.00,5.28,
90.688397758,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.97,% Core_Clocks,,,0.00,5.28,<==
90.688397758,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.60,% Core_Clocks,,,0.00,5.28,
90.688397758,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
90.688397758,S1-C6,Frontend_Bound,25.85,% Slots,,,0.00,5.29,
90.688397758,S1-C6,Bad_Speculation,15.91,% Slots,,,0.00,5.29,
90.688397758,S1-C6,Backend_Bound,32.07,% Slots,,,0.00,5.29,
90.688397758,S1-C6,Frontend_Bound.Frontend_Latency,16.05,% Slots,,rs_events.empty_end,0.00,5.29,
90.688397758,S1-C6,Frontend_Bound.Frontend_Bandwidth,24.01,% Slots,,,0.00,5.29,
90.688397758,S1-C6,Bad_Speculation.Branch_Mispredicts,15.58,% Slots,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S1-C6,Backend_Bound.Memory_Bound,49.62,% Slots,,,0.00,5.29,
90.688397758,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
90.688397758,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.62,% Core_Clocks,,,0.00,5.28,
90.688397758,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.00,% Core_Clocks,,,0.00,5.29,
90.688397758,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.02,<==
90.688397758,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
90.688397758,S1-C7,Frontend_Bound,34.70,% Slots,,,0.00,5.29,
90.688397758,S1-C7,Bad_Speculation,11.05,% Slots,,,0.00,5.29,
90.688397758,S1-C7,Backend_Bound,26.19,% Slots,,,0.00,5.29,
90.688397758,S1-C7,Frontend_Bound.Frontend_Latency,26.30,% Slots,,rs_events.empty_end,0.00,5.29,
90.688397758,S1-C7,Bad_Speculation.Branch_Mispredicts,10.86,% Slots,,br_misp_retired.all_branches,0.00,5.29,
90.688397758,S1-C7,Backend_Bound.Memory_Bound,16.17,% Slots,,,0.00,5.29,
90.688397758,S1-C7,Backend_Bound.Core_Bound,10.01,% Slots,,,0.00,5.29,
90.688397758,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.62,% Clocks,,,0.00,5.29,
90.688397758,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
90.688397758,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
90.688397758,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
90.688397758,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
90.688397758,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
90.688397758,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
90.688397758,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
90.688397758,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
90.688397758,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
90.688397758,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
90.688397758,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
90.688397758,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
90.688397758,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
90.688397758,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
90.688397758,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
90.688397758,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
90.688397758,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
90.688397758,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
90.688397758,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
92.201942621,S0-C0,Frontend_Bound,26.77,% Slots,,,0.00,5.29,
92.201942621,S0-C0,Bad_Speculation,12.08,% Slots,,,0.00,5.29,
92.201942621,S0-C0,Backend_Bound,33.31,% Slots,,,0.00,5.29,
92.201942621,S0-C0,Frontend_Bound.Frontend_Latency,19.25,% Slots,,rs_events.empty_end,0.00,5.29,
92.201942621,S0-C0,Bad_Speculation.Branch_Mispredicts,11.79,% Slots,,br_misp_retired.all_branches,0.00,5.29,
92.201942621,S0-C0,Backend_Bound.Memory_Bound,13.60,% Slots,,,0.00,5.02,
92.201942621,S0-C0,Backend_Bound.Core_Bound,19.71,% Slots,,,0.00,5.02,
92.201942621,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
92.201942621,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
92.201942621,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.96,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
92.201942621,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.66,% Clocks,,,0.00,5.28,<==
92.201942621,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
92.201942621,S0-C1,Frontend_Bound,30.24,% Slots,,,0.00,5.29,
92.201942621,S0-C1,Bad_Speculation,12.78,% Slots,,,0.00,5.29,
92.201942621,S0-C1,Backend_Bound,25.08,% Slots,,,0.00,5.29,
92.201942621,S0-C1,Retiring,34.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
92.201942621,S0-C1,Frontend_Bound.Frontend_Latency,24.42,% Slots,,rs_events.empty_end,0.00,5.28,
92.201942621,S0-C1,Bad_Speculation.Branch_Mispredicts,12.54,% Slots,,br_misp_retired.all_branches,0.00,5.29,
92.201942621,S0-C1,Backend_Bound.Memory_Bound,13.06,% Slots,,,0.00,5.02,
92.201942621,S0-C1,Backend_Bound.Core_Bound,12.02,% Slots,,,0.00,5.02,
92.201942621,S0-C1,Retiring.Microcode_Sequencer,1.71,% Slots,,idq.ms_uops,0.00,5.29,<==
92.201942621,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.96,% Clocks,,,0.00,5.28,
92.201942621,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
92.201942621,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.57,% Clocks,,idq.ms_switches,0.00,5.28,
92.201942621,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
92.201942621,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
92.201942621,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.27,% Clocks,,,0.00,5.29,
92.201942621,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
92.201942621,S0-C2,Frontend_Bound,23.57,% Slots,,,0.00,5.29,
92.201942621,S0-C2,Bad_Speculation,14.67,% Slots,,,0.00,5.29,
92.201942621,S0-C2,Backend_Bound,28.07,% Slots,,,0.00,5.29,
92.201942621,S0-C2,Frontend_Bound.Frontend_Latency,22.49,% Slots,,rs_events.empty_end,0.00,5.28,
92.201942621,S0-C2,Frontend_Bound.Frontend_Bandwidth,31.63,% Slots,,,0.00,5.29,
92.201942621,S0-C2,Bad_Speculation.Branch_Mispredicts,14.30,% Slots,,br_misp_retired.all_branches,0.00,5.29,
92.201942621,S0-C2,Backend_Bound.Core_Bound,18.85,% Slots,,,0.00,5.02,<==
92.201942621,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.96,% Clocks,,,0.00,5.28,
92.201942621,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
92.201942621,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.79,% Core_Clocks,,,0.00,5.29,
92.201942621,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.59,% Core_Clocks,,,0.00,5.29,
92.201942621,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
92.201942621,S0-C3,Frontend_Bound,22.38,% Slots,,,0.00,5.29,
92.201942621,S0-C3,Bad_Speculation,15.21,% Slots,,,0.00,5.29,
92.201942621,S0-C3,Backend_Bound,19.14,% Slots,,,0.00,5.29,
92.201942621,S0-C3,Frontend_Bound.Frontend_Latency,34.31,% Slots,,rs_events.empty_end,0.00,5.28,
92.201942621,S0-C3,Bad_Speculation.Branch_Mispredicts,15.05,% Slots,,br_misp_retired.all_branches,0.00,5.29,
92.201942621,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
92.201942621,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
92.201942621,S0-C4,Frontend_Bound,28.55,% Slots,,,0.00,5.29,
92.201942621,S0-C4,Bad_Speculation,21.57,% Slots,,,0.00,5.29,
92.201942621,S0-C4,Backend_Bound,23.45,% Slots,,,0.00,5.29,
92.201942621,S0-C4,Retiring,35.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
92.201942621,S0-C4,Frontend_Bound.Frontend_Latency,24.83,% Slots,,rs_events.empty_end,0.00,5.28,
92.201942621,S0-C4,Bad_Speculation.Branch_Mispredicts,21.34,% Slots,,br_misp_retired.all_branches,0.00,5.29,
92.201942621,S0-C4,Backend_Bound.Core_Bound,13.63,% Slots,,,0.00,5.02,
92.201942621,S0-C4,Retiring.Microcode_Sequencer,3.44,% Slots,,idq.ms_uops,0.00,5.28,<==
92.201942621,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.06,% Clocks,,itlb_misses.walk_completed,0.00,5.29,
92.201942621,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
92.201942621,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.04,% Clocks,,idq.ms_switches,0.00,5.28,
92.201942621,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
92.201942621,S0-C5,Frontend_Bound,26.24,% Slots,,,0.00,5.29,
92.201942621,S0-C5,Bad_Speculation,12.42,% Slots,,,0.00,5.29,
92.201942621,S0-C5,Backend_Bound,31.78,% Slots,,,0.00,5.29,<==
92.201942621,S0-C5,Retiring,31.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
92.201942621,S0-C5,Frontend_Bound.Frontend_Latency,22.22,% Slots,,rs_events.empty_end,0.00,5.28,
92.201942621,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.01,% Slots,,,0.00,5.28,
92.201942621,S0-C5,Bad_Speculation.Branch_Mispredicts,12.13,% Slots,,br_misp_retired.all_branches,0.00,5.28,
92.201942621,S0-C5,Backend_Bound.Memory_Bound,14.99,% Slots,,,0.00,5.02,
92.201942621,S0-C5,Backend_Bound.Core_Bound,16.79,% Slots,,,0.00,5.02,
92.201942621,S0-C5,Retiring.Microcode_Sequencer,3.04,% Slots,,idq.ms_uops,0.00,5.29,
92.201942621,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
92.201942621,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.10,% Clocks,,idq.ms_switches,0.00,5.29,
92.201942621,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.36,% Core_Clocks,,,0.00,5.29,
92.201942621,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.91,% Core_Clocks,,,0.00,5.29,
92.201942621,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
92.201942621,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
92.201942621,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
92.201942621,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
92.201942621,S0-C6,Frontend_Bound,22.70,% Slots,,,0.00,5.29,
92.201942621,S0-C6,Bad_Speculation,19.14,% Slots,,,0.00,5.29,
92.201942621,S0-C6,Backend_Bound,23.22,% Slots,,,0.00,5.29,
92.201942621,S0-C6,Frontend_Bound.Frontend_Latency,19.43,% Slots,,rs_events.empty_end,0.00,5.28,
92.201942621,S0-C6,Frontend_Bound.Frontend_Bandwidth,55.64,% Slots,,,0.00,5.29,
92.201942621,S0-C6,Bad_Speculation.Branch_Mispredicts,18.86,% Slots,,br_misp_retired.all_branches,0.00,5.29,
92.201942621,S0-C6,Backend_Bound.Core_Bound,15.22,% Slots,,,0.00,5.02,
92.201942621,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.51,% Clocks,,,0.00,5.28,
92.201942621,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
92.201942621,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.17,% Core_Clocks,,,0.00,5.29,
92.201942621,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.54,% Core_Clocks,,,0.00,5.29,
92.201942621,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.81,% Clocks,,,0.00,5.28,<==
92.201942621,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
92.201942621,S0-C7,Frontend_Bound,20.07,% Slots,,,0.00,5.29,
92.201942621,S0-C7,Bad_Speculation,21.56,% Slots,,,0.00,5.29,
92.201942621,S0-C7,Backend_Bound,16.25,% Slots,,,0.00,5.29,
92.201942621,S0-C7,Frontend_Bound.Frontend_Bandwidth,54.27,% Slots,,,0.00,5.29,
92.201942621,S0-C7,Bad_Speculation.Branch_Mispredicts,21.38,% Slots,,br_misp_retired.all_branches,0.00,5.29,<==
92.201942621,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.88,% Core_Clocks,,,0.00,5.29,
92.201942621,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.96,% Core_Clocks,,,0.00,5.29,
92.201942621,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
92.201942621,S1-C0,Frontend_Bound,31.96,% Slots,,,0.00,5.29,
92.201942621,S1-C0,Bad_Speculation,13.89,% Slots,,,0.00,5.29,
92.201942621,S1-C0,Backend_Bound,15.16,% Slots,,,0.00,5.29,
92.201942621,S1-C0,Frontend_Bound.Frontend_Latency,17.71,% Slots,,rs_events.empty_end,0.00,5.28,<==
92.201942621,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.70,% Slots,,,0.00,5.29,
92.201942621,S1-C0,Bad_Speculation.Branch_Mispredicts,13.61,% Slots,,br_misp_retired.all_branches,0.00,5.29,
92.201942621,S1-C0,Backend_Bound.Memory_Bound,12.11,% Slots,,,0.00,5.02,
92.201942621,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.28,
92.201942621,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
92.201942621,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.19,% Core_Clocks,,,0.00,5.29,
92.201942621,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.22,% Core_Clocks,,,0.00,5.29,
92.201942621,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
92.201942621,S1-C1,Frontend_Bound,33.73,% Slots,,,0.00,5.28,
92.201942621,S1-C1,Bad_Speculation,22.22,% Slots,,,0.00,5.28,
92.201942621,S1-C1,Backend_Bound,19.76,% Slots,,,0.00,5.28,
92.201942621,S1-C1,Retiring,17.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
92.201942621,S1-C1,Frontend_Bound.Frontend_Latency,15.03,% Slots,,rs_events.empty_end,0.00,5.28,
92.201942621,S1-C1,Frontend_Bound.Frontend_Bandwidth,33.55,% Slots,,,0.00,5.28,
92.201942621,S1-C1,Bad_Speculation.Branch_Mispredicts,21.39,% Slots,,br_misp_retired.all_branches,0.00,5.28,
92.201942621,S1-C1,Backend_Bound.Core_Bound,22.54,% Slots,,,0.00,5.03,
92.201942621,S1-C1,Retiring.Microcode_Sequencer,13.38,% Slots,,idq.ms_uops,0.00,5.29,
92.201942621,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.10,% Clocks,,,0.00,5.28,
92.201942621,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
92.201942621,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.78,% Clocks,,idq.ms_switches,0.00,5.28,
92.201942621,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.61,% Core_Clocks,,,0.00,5.29,<==
92.201942621,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.76,% Core_Clocks,,,0.00,5.29,
92.201942621,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
92.201942621,S1-C2,Frontend_Bound,41.15,% Slots,,,0.00,5.29,<==
92.201942621,S1-C2,Backend_Bound,31.30,% Slots,,,0.00,5.29,
92.201942621,S1-C2,Retiring,18.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
92.201942621,S1-C2,Backend_Bound.Memory_Bound,15.97,% Slots,,,0.00,5.03,
92.201942621,S1-C2,Backend_Bound.Core_Bound,15.33,% Slots,,,0.00,5.03,
92.201942621,S1-C2,Retiring.Microcode_Sequencer,6.37,% Slots,,idq.ms_uops,0.00,5.29,
92.201942621,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.65,% Clocks,,idq.ms_switches,0.00,5.28,
92.201942621,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
92.201942621,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
92.201942621,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
92.201942621,S1-C3,Bad_Speculation,10.05,% Slots,,,0.00,5.29,
92.201942621,S1-C3,Bad_Speculation.Branch_Mispredicts,9.94,% Slots,,br_misp_retired.all_branches,0.00,5.28,
92.201942621,S1-C3,Backend_Bound,50.07,% Slots,,,0.00,5.29,<==
92.201942621,S1-C3,Backend_Bound.Memory_Bound,26.14,% Slots,,,0.00,5.02,
92.201942621,S1-C3,Backend_Bound.Core_Bound,23.94,% Slots,,,0.00,5.02,
92.201942621,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,15.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
92.201942621,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.65,% Clocks,,,0.00,5.29,
92.201942621,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
92.201942621,S1-C4,Frontend_Bound,35.93,% Slots,,,0.00,5.29,<==
92.201942621,S1-C4,Bad_Speculation,12.74,% Slots,,,0.00,5.29,
92.201942621,S1-C4,Backend_Bound,29.79,% Slots,,,0.00,5.29,
92.201942621,S1-C4,Bad_Speculation.Branch_Mispredicts,12.42,% Slots,,br_misp_retired.all_branches,0.00,5.28,
92.201942621,S1-C4,Backend_Bound.Core_Bound,23.65,% Slots,,,0.00,5.03,
92.201942621,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
92.201942621,S1-C5,Frontend_Bound,29.76,% Slots,,,0.00,5.29,
92.201942621,S1-C5,Bad_Speculation,12.17,% Slots,,,0.00,5.29,
92.201942621,S1-C5,Backend_Bound,31.19,% Slots,,,0.00,5.29,
92.201942621,S1-C5,Frontend_Bound.Frontend_Latency,20.92,% Slots,,rs_events.empty_end,0.00,5.29,
92.201942621,S1-C5,Bad_Speculation.Branch_Mispredicts,12.01,% Slots,,br_misp_retired.all_branches,0.00,5.28,
92.201942621,S1-C5,Backend_Bound.Memory_Bound,28.09,% Slots,,,0.00,5.03,
92.201942621,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.87,% Clocks,,,0.00,5.28,
92.201942621,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
92.201942621,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
92.201942621,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
92.201942621,S1-C6,Frontend_Bound,32.37,% Slots,,,0.00,5.28,
92.201942621,S1-C6,Bad_Speculation,24.38,% Slots,,,0.00,5.28,
92.201942621,S1-C6,Backend_Bound,17.84,% Slots,,,0.00,5.28,
92.201942621,S1-C6,Retiring,21.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
92.201942621,S1-C6,Frontend_Bound.Frontend_Bandwidth,64.13,% Slots,,,0.00,5.28,
92.201942621,S1-C6,Bad_Speculation.Branch_Mispredicts,23.23,% Slots,,br_misp_retired.all_branches,0.00,5.14,
92.201942621,S1-C6,Backend_Bound.Core_Bound,18.83,% Slots,,,0.00,5.02,
92.201942621,S1-C6,Retiring.Microcode_Sequencer,5.39,% Slots,,idq.ms_uops,0.00,5.29,
92.201942621,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.75,% Clocks,,idq.ms_switches,0.00,5.28,
92.201942621,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.82,% Core_Clocks,,,0.00,5.29,<==
92.201942621,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.02,% Core_Clocks,,,0.00,5.29,
92.201942621,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
92.201942621,S1-C7,Frontend_Bound,29.28,% Slots,,,0.00,5.29,
92.201942621,S1-C7,Bad_Speculation,18.06,% Slots,,,0.00,5.29,
92.201942621,S1-C7,Backend_Bound,27.13,% Slots,,,0.00,5.29,
92.201942621,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.24,% Slots,,,0.00,5.29,<==
92.201942621,S1-C7,Bad_Speculation.Branch_Mispredicts,17.88,% Slots,,br_misp_retired.all_branches,0.00,5.14,
92.201942621,S1-C7,Backend_Bound.Memory_Bound,29.00,% Slots,,,0.00,5.02,
92.201942621,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.58,% Core_Clocks,,,0.00,5.3,
92.201942621,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.96,% Core_Clocks,,,0.00,5.29,
92.201942621,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
92.201942621,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
92.201942621,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
92.201942621,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
92.201942621,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
92.201942621,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
92.201942621,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
92.201942621,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
92.201942621,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
92.201942621,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
92.201942621,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
92.201942621,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
92.201942621,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
92.201942621,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
92.201942621,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
92.201942621,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
92.201942621,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
92.201942621,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
93.741743511,S0-C0,Bad_Speculation,11.18,% Slots,,,0.00,5.19,
93.741743511,S0-C0,Bad_Speculation.Branch_Mispredicts,11.07,% Slots,,br_misp_retired.all_branches,0.00,5.19,
93.741743511,S0-C0,Backend_Bound,36.94,% Slots,,,0.00,5.19,
93.741743511,S0-C0,Backend_Bound.Memory_Bound,34.18,% Slots,,,0.00,5.19,<==
93.741743511,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,
93.741743511,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
93.741743511,S0-C0-T0,MUX,5.19,%,,,0.00,100.0,
93.741743511,S0-C1,Frontend_Bound,21.31,% Slots,,,0.00,5.2,
93.741743511,S0-C1,Bad_Speculation,10.83,% Slots,,,0.00,5.2,
93.741743511,S0-C1,Backend_Bound,29.59,% Slots,,,0.00,5.2,<==
93.741743511,S0-C1,Bad_Speculation.Branch_Mispredicts,10.56,% Slots,,br_misp_retired.all_branches,0.00,5.2,
93.741743511,S0-C1,Backend_Bound.Memory_Bound,14.20,% Slots,,,0.00,5.19,
93.741743511,S0-C1,Backend_Bound.Core_Bound,15.40,% Slots,,,0.00,5.19,
93.741743511,S0-C1-T0,MUX,5.19,%,,,0.00,100.0,
93.741743511,S0-C2,Frontend_Bound,29.21,% Slots,,,0.00,5.19,
93.741743511,S0-C2,Bad_Speculation,11.08,% Slots,,,0.00,5.19,
93.741743511,S0-C2,Backend_Bound,33.21,% Slots,,,0.00,5.19,
93.741743511,S0-C2,Frontend_Bound.Frontend_Latency,20.26,% Slots,,rs_events.empty_end,0.00,5.19,
93.741743511,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.15,% Slots,,,0.00,5.19,
93.741743511,S0-C2,Bad_Speculation.Branch_Mispredicts,10.96,% Slots,,br_misp_retired.all_branches,0.00,5.19,
93.741743511,S0-C2,Backend_Bound.Memory_Bound,26.85,% Slots,,,0.00,5.19,
93.741743511,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.19,
93.741743511,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
93.741743511,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.54,% Core_Clocks,,,0.00,5.2,
93.741743511,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.81,% Core_Clocks,,,0.00,5.2,
93.741743511,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.38,<==
93.741743511,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
93.741743511,S0-C2-T0,MUX,5.19,%,,,0.00,100.0,
93.741743511,S0-C3,Backend_Bound,49.72,% Slots,,,0.00,5.19,
93.741743511,S0-C3,Backend_Bound.Memory_Bound,51.13,% Slots,,,0.00,5.19,
93.741743511,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,<==
93.741743511,S0-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,7.82,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.39,
93.741743511,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
93.741743511,S0-C3-T0,MUX,5.19,%,,,0.00,100.0,
93.741743511,S0-C4,Frontend_Bound,29.71,% Slots,,,0.00,5.2,
93.741743511,S0-C4,Backend_Bound,38.22,% Slots,,,0.00,5.2,
93.741743511,S0-C4,Frontend_Bound.Frontend_Latency,16.99,% Slots,,rs_events.empty_end,0.00,5.19,
93.741743511,S0-C4,Backend_Bound.Core_Bound,53.59,% Slots,,,0.00,5.19,<==
93.741743511,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.22,% Clocks,,,0.00,5.2,
93.741743511,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
93.741743511,S0-C4-T0,MUX,5.19,%,,,0.00,100.0,
93.741743511,S0-C5,Frontend_Bound,24.57,% Slots,,,0.00,5.19,
93.741743511,S0-C5,Backend_Bound,40.54,% Slots,,,0.00,5.19,
93.741743511,S0-C5,Retiring,27.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
93.741743511,S0-C5,Frontend_Bound.Frontend_Latency,17.22,% Slots,,rs_events.empty_end,0.00,5.19,
93.741743511,S0-C5,Backend_Bound.Memory_Bound,17.46,% Slots,,,0.00,5.19,
93.741743511,S0-C5,Backend_Bound.Core_Bound,23.08,% Slots,,,0.00,5.19,<==
93.741743511,S0-C5,Retiring.Microcode_Sequencer,4.40,% Slots,,idq.ms_uops,0.00,5.19,
93.741743511,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.2,
93.741743511,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
93.741743511,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.73,% Clocks,,idq.ms_switches,0.00,5.2,
93.741743511,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
93.741743511,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
93.741743511,S0-C5-T0,MUX,5.19,%,,,0.00,100.0,
93.741743511,S0-C6,Frontend_Bound,33.32,% Slots,,,0.00,5.2,<==
93.741743511,S0-C6,Bad_Speculation,12.47,% Slots,,,0.00,5.2,
93.741743511,S0-C6,Backend_Bound,23.49,% Slots,,,0.00,5.2,
93.741743511,S0-C6,Frontend_Bound.Frontend_Latency,15.62,% Slots,,rs_events.empty_end,0.00,5.2,
93.741743511,S0-C6,Frontend_Bound.Frontend_Bandwidth,18.33,% Slots,,,0.00,5.19,
93.741743511,S0-C6,Bad_Speculation.Branch_Mispredicts,12.37,% Slots,,br_misp_retired.all_branches,0.00,5.2,
93.741743511,S0-C6,Backend_Bound.Memory_Bound,14.16,% Slots,,,0.00,5.2,
93.741743511,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.92,% Clocks,,,0.00,5.2,
93.741743511,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
93.741743511,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.81,% Core_Clocks,,,0.00,5.41,
93.741743511,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.38,% Core_Clocks,,,0.00,5.2,
93.741743511,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
93.741743511,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
93.741743511,S0-C6-T0,MUX,5.19,%,,,0.00,100.0,
93.741743511,S0-C7,Frontend_Bound,26.16,% Slots,,,0.00,5.19,
93.741743511,S0-C7,Bad_Speculation,12.79,% Slots,,,0.00,5.19,
93.741743511,S0-C7,Backend_Bound,33.15,% Slots,,,0.00,5.19,
93.741743511,S0-C7,Frontend_Bound.Frontend_Bandwidth,11.46,% Slots,,,0.00,5.19,
93.741743511,S0-C7,Bad_Speculation.Branch_Mispredicts,12.63,% Slots,,br_misp_retired.all_branches,0.00,5.19,
93.741743511,S0-C7,Backend_Bound.Memory_Bound,36.05,% Slots,,,0.00,5.19,<==
93.741743511,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.93,% Core_Clocks,,,0.00,5.41,
93.741743511,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.39,
93.741743511,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
93.741743511,S0-C7-T0,MUX,5.19,%,,,0.00,100.0,
93.741743511,S1-C0,Frontend_Bound,35.33,% Slots,,,0.00,5.19,<==
93.741743511,S1-C0,Bad_Speculation,13.87,% Slots,,,0.00,5.19,
93.741743511,S1-C0,Backend_Bound,15.73,% Slots,,,0.00,5.19,
93.741743511,S1-C0,Frontend_Bound.Frontend_Latency,22.97,% Slots,,rs_events.empty_end,0.00,5.19,
93.741743511,S1-C0,Frontend_Bound.Frontend_Bandwidth,20.48,% Slots,,,0.00,5.19,
93.741743511,S1-C0,Bad_Speculation.Branch_Mispredicts,13.61,% Slots,,br_misp_retired.all_branches,0.00,5.19,
93.741743511,S1-C0,Backend_Bound.Memory_Bound,16.22,% Slots,,,0.00,5.19,
93.741743511,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.19,
93.741743511,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
93.741743511,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.33,% Core_Clocks,,,0.00,5.4,
93.741743511,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.12,% Core_Clocks,,,0.00,5.19,
93.741743511,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
93.741743511,S1-C0-T0,MUX,5.19,%,,,0.00,100.0,
93.741743511,S1-C1,Frontend_Bound,26.10,% Slots,,,0.00,5.2,
93.741743511,S1-C1,Bad_Speculation,14.84,% Slots,,,0.00,5.2,
93.741743511,S1-C1,Backend_Bound,33.03,% Slots,,,0.00,5.2,
93.741743511,S1-C1,Bad_Speculation.Branch_Mispredicts,14.61,% Slots,,br_misp_retired.all_branches,0.00,5.2,
93.741743511,S1-C1,Backend_Bound.Memory_Bound,22.03,% Slots,,,0.00,5.19,
93.741743511,S1-C1,Backend_Bound.Core_Bound,11.01,% Slots,,,0.00,5.19,
93.741743511,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.4,<==
93.741743511,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,6.07,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.39,
93.741743511,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
93.741743511,S1-C1-T0,MUX,5.19,%,,,0.00,100.0,
93.741743511,S1-C2,Frontend_Bound,25.99,% Slots,,,0.00,5.19,
93.741743511,S1-C2,Bad_Speculation,14.82,% Slots,,,0.00,5.19,
93.741743511,S1-C2,Backend_Bound,28.86,% Slots,,,0.00,5.19,<==
93.741743511,S1-C2,Frontend_Bound.Frontend_Latency,17.80,% Slots,,rs_events.empty_end,0.00,5.19,
93.741743511,S1-C2,Bad_Speculation.Branch_Mispredicts,14.72,% Slots,,br_misp_retired.all_branches,0.00,5.19,
93.741743511,S1-C2,Backend_Bound.Memory_Bound,15.18,% Slots,,,0.00,5.19,
93.741743511,S1-C2,Backend_Bound.Core_Bound,13.68,% Slots,,,0.00,5.19,
93.741743511,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.19,
93.741743511,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
93.741743511,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.47,
93.741743511,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.72,% Clocks,,,0.00,5.2,
93.741743511,S1-C2-T0,MUX,5.19,%,,,0.00,100.0,
93.741743511,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.90,% Slots,,,0.00,5.19,
93.741743511,S1-C3,Bad_Speculation.Branch_Mispredicts,14.30,% Slots,,br_misp_retired.all_branches,0.00,5.19,
93.741743511,S1-C3,Backend_Bound.Memory_Bound,20.44,% Slots,,,0.00,5.19,
93.741743511,S1-C3,Backend_Bound.Core_Bound,15.98,% Slots,,,0.00,5.19,
93.741743511,S1-C3,Bad_Speculation,14.46,% Slots,,,0.00,5.19,
93.741743511,S1-C3,Backend_Bound,36.42,% Slots,,,0.00,5.19,<==
93.741743511,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.96,% Core_Clocks,,,0.00,5.19,
93.741743511,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
93.741743511,S1-C3-T0,MUX,5.19,%,,,0.00,100.0,
93.741743511,S1-C4,Frontend_Bound,31.65,% Slots,,,0.00,5.2,
93.741743511,S1-C4,Bad_Speculation,14.71,% Slots,,,0.00,5.2,
93.741743511,S1-C4,Backend_Bound,25.91,% Slots,,,0.00,5.2,
93.741743511,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.03,% Slots,,,0.00,5.19,
93.741743511,S1-C4,Bad_Speculation.Branch_Mispredicts,14.57,% Slots,,br_misp_retired.all_branches,0.00,5.2,
93.741743511,S1-C4,Backend_Bound.Memory_Bound,11.94,% Slots,,,0.00,5.19,
93.741743511,S1-C4,Backend_Bound.Core_Bound,13.97,% Slots,,,0.00,5.19,
93.741743511,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.57,% Core_Clocks,,,0.00,5.41,<==
93.741743511,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
93.741743511,S1-C4-T0,MUX,5.19,%,,,0.00,100.0,
93.741743511,S1-C5,Frontend_Bound,26.20,% Slots,,,0.00,5.19,
93.741743511,S1-C5,Bad_Speculation,15.47,% Slots,,,0.00,5.19,
93.741743511,S1-C5,Backend_Bound,26.65,% Slots,,,0.00,5.19,
93.741743511,S1-C5,Frontend_Bound.Frontend_Latency,16.46,% Slots,,rs_events.empty_end,0.00,5.19,
93.741743511,S1-C5,Frontend_Bound.Frontend_Bandwidth,14.34,% Slots,,,0.00,5.19,
93.741743511,S1-C5,Bad_Speculation.Branch_Mispredicts,15.33,% Slots,,br_misp_retired.all_branches,0.00,5.19,
93.741743511,S1-C5,Backend_Bound.Memory_Bound,30.42,% Slots,,,0.00,5.19,
93.741743511,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.27,% Clocks,,,0.00,5.19,
93.741743511,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
93.741743511,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.42,% Core_Clocks,,,0.00,5.41,
93.741743511,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.53,% Core_Clocks,,,0.00,5.2,
93.741743511,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,<==
93.741743511,S1-C5-T0,MUX,5.19,%,,,0.00,100.0,
93.741743511,S1-C6,Frontend_Bound,31.85,% Slots,,,0.00,5.19,<==
93.741743511,S1-C6,Bad_Speculation,21.59,% Slots,,,0.00,5.19,
93.741743511,S1-C6,Backend_Bound,17.40,% Slots,,,0.00,5.19,
93.741743511,S1-C6,Frontend_Bound.Frontend_Latency,16.33,% Slots,,rs_events.empty_end,0.00,5.19,
93.741743511,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.64,% Slots,,,0.00,5.19,
93.741743511,S1-C6,Bad_Speculation.Branch_Mispredicts,21.32,% Slots,,br_misp_retired.all_branches,0.00,5.19,
93.741743511,S1-C6,Backend_Bound.Memory_Bound,12.31,% Slots,,,0.00,5.19,
93.741743511,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.67,% Clocks,,,0.00,5.19,
93.741743511,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
93.741743511,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.44,% Core_Clocks,,,0.00,5.41,
93.741743511,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.55,% Core_Clocks,,,0.00,5.19,
93.741743511,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
93.741743511,S1-C6-T0,MUX,5.19,%,,,0.00,100.0,
93.741743511,S1-C7,Frontend_Bound,35.07,% Slots,,,0.00,5.19,
93.741743511,S1-C7,Bad_Speculation,17.89,% Slots,,,0.00,5.19,
93.741743511,S1-C7,Backend_Bound,21.03,% Slots,,,0.00,5.19,
93.741743511,S1-C7,Frontend_Bound.Frontend_Latency,22.16,% Slots,,rs_events.empty_end,0.00,5.19,
93.741743511,S1-C7,Bad_Speculation.Branch_Mispredicts,17.53,% Slots,,br_misp_retired.all_branches,0.00,5.19,
93.741743511,S1-C7,Backend_Bound.Memory_Bound,14.94,% Slots,,,0.00,5.19,
93.741743511,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.19,
93.741743511,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
93.741743511,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.46,
93.741743511,S1-C7-T0,MUX,5.19,%,,,0.00,100.0,
93.741743511,S0-C0-T1,MUX,5.19,%,,,0.00,100.0,
93.741743511,S0-C1-T1,MUX,5.19,%,,,0.00,100.0,
93.741743511,S0-C2-T1,MUX,5.19,%,,,0.00,100.0,
93.741743511,S0-C3-T1,MUX,5.19,%,,,0.00,100.0,
93.741743511,S0-C4-T1,MUX,5.19,%,,,0.00,100.0,
93.741743511,S0-C5-T1,MUX,5.19,%,,,0.00,100.0,
93.741743511,S0-C6-T1,MUX,5.19,%,,,0.00,100.0,
93.741743511,S0-C7-T1,MUX,5.19,%,,,0.00,100.0,
93.741743511,S1-C0-T1,MUX,5.19,%,,,0.00,100.0,
93.741743511,S1-C1-T1,MUX,5.19,%,,,0.00,100.0,
93.741743511,S1-C2-T1,MUX,5.19,%,,,0.00,100.0,
93.741743511,S1-C3-T1,MUX,5.19,%,,,0.00,100.0,
93.741743511,S1-C4-T1,MUX,5.19,%,,,0.00,100.0,
93.741743511,S1-C5-T1,MUX,5.19,%,,,0.00,100.0,
93.741743511,S1-C6-T1,MUX,5.19,%,,,0.00,100.0,
93.741743511,S1-C7-T1,MUX,5.19,%,,,0.00,100.0,
95.263781621,S0-C0,Backend_Bound,47.28,% Slots,,,0.00,5.28,
95.263781621,S0-C0,Backend_Bound.Memory_Bound,37.86,% Slots,,,0.00,5.27,<==
95.263781621,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
95.263781621,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,6.44,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.52,
95.263781621,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
95.263781621,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
95.263781621,S0-C1,Backend_Bound,50.95,% Slots,,,0.00,5.28,
95.263781621,S0-C1,Backend_Bound.Memory_Bound,21.92,% Slots,,,0.00,5.27,
95.263781621,S0-C1,Backend_Bound.Core_Bound,29.02,% Slots,,,0.00,5.27,
95.263781621,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
95.263781621,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
95.263781621,S0-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.33,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
95.263781621,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.32,% Clocks,,,0.00,5.26,<==
95.263781621,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
95.263781621,S0-C2,Frontend_Bound,21.64,% Slots,,,0.00,5.28,
95.263781621,S0-C2,Bad_Speculation,11.13,% Slots,,,0.00,5.28,
95.263781621,S0-C2,Backend_Bound,35.74,% Slots,,,0.00,5.28,<==
95.263781621,S0-C2,Bad_Speculation.Branch_Mispredicts,10.83,% Slots,,br_misp_retired.all_branches,0.00,5.05,
95.263781621,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
95.263781621,S0-C3,Frontend_Bound,26.01,% Slots,,,0.00,5.29,
95.263781621,S0-C3,Bad_Speculation,10.17,% Slots,,,0.00,5.29,
95.263781621,S0-C3,Backend_Bound,36.63,% Slots,,,0.00,5.29,
95.263781621,S0-C3,Frontend_Bound.Frontend_Bandwidth,22.21,% Slots,,,0.00,5.28,
95.263781621,S0-C3,Bad_Speculation.Branch_Mispredicts,9.83,% Slots,,br_misp_retired.all_branches,0.00,5.05,
95.263781621,S0-C3,Backend_Bound.Memory_Bound,11.70,% Slots,,,0.00,5.27,
95.263781621,S0-C3,Backend_Bound.Core_Bound,24.94,% Slots,,,0.00,5.27,<==
95.263781621,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.24,% Core_Clocks,,,0.00,5.27,
95.263781621,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.72,% Core_Clocks,,,0.00,5.25,
95.263781621,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
95.263781621,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
95.263781621,S0-C4,Frontend_Bound,26.06,% Slots,,,0.00,5.28,
95.263781621,S0-C4,Bad_Speculation,11.01,% Slots,,,0.00,5.28,
95.263781621,S0-C4,Backend_Bound,36.43,% Slots,,,0.00,5.28,
95.263781621,S0-C4,Bad_Speculation.Branch_Mispredicts,10.56,% Slots,,br_misp_retired.all_branches,0.00,5.05,
95.263781621,S0-C4,Backend_Bound.Memory_Bound,25.37,% Slots,,,0.00,5.27,<==
95.263781621,S0-C4,Backend_Bound.Core_Bound,11.06,% Slots,,,0.00,5.27,
95.263781621,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
95.263781621,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
95.263781621,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.19,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
95.263781621,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.77,% Clocks,,,0.00,5.25,
95.263781621,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
95.263781621,S0-C5,Frontend_Bound,21.47,% Slots,,,0.00,5.29,
95.263781621,S0-C5,Bad_Speculation,11.51,% Slots,,,0.00,5.29,
95.263781621,S0-C5,Backend_Bound,33.16,% Slots,,,0.00,5.29,
95.263781621,S0-C5,Retiring,30.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
95.263781621,S0-C5,Frontend_Bound.Frontend_Latency,17.97,% Slots,,rs_events.empty_end,0.00,5.27,
95.263781621,S0-C5,Bad_Speculation.Branch_Mispredicts,11.37,% Slots,,br_misp_retired.all_branches,0.00,5.05,
95.263781621,S0-C5,Backend_Bound.Core_Bound,89.70,% Slots,,,0.00,5.27,<==
95.263781621,S0-C5,Retiring.Microcode_Sequencer,3.53,% Slots,,idq.ms_uops,0.00,5.28,
95.263781621,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
95.263781621,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.95,% Clocks,,idq.ms_switches,0.00,5.28,
95.263781621,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
95.263781621,S0-C6,Frontend_Bound,20.85,% Slots,,,0.00,5.28,
95.263781621,S0-C6,Bad_Speculation,11.48,% Slots,,,0.00,5.28,
95.263781621,S0-C6,Backend_Bound,44.73,% Slots,,,0.00,5.28,
95.263781621,S0-C6,Retiring,29.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
95.263781621,S0-C6,Frontend_Bound.Frontend_Latency,30.61,% Slots,,rs_events.empty_end,0.00,5.27,
95.263781621,S0-C6,Bad_Speculation.Branch_Mispredicts,11.17,% Slots,,br_misp_retired.all_branches,0.00,5.05,
95.263781621,S0-C6,Backend_Bound.Core_Bound,66.37,% Slots,,,0.00,5.27,
95.263781621,S0-C6,Retiring.Microcode_Sequencer,2.64,% Slots,,idq.ms_uops,0.00,5.29,
95.263781621,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.97,% Clocks,,,0.00,5.28,
95.263781621,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.26,
95.263781621,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.46,% Clocks,,idq.ms_switches,0.00,5.28,
95.263781621,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.55,% Clocks,,,0.00,5.26,<==
95.263781621,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
95.263781621,S0-C7,Frontend_Bound,21.67,% Slots,,,0.00,5.28,
95.263781621,S0-C7,Backend_Bound,31.30,% Slots,,,0.00,5.28,
95.263781621,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,<==
95.263781621,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
95.263781621,S1-C0,Bad_Speculation,15.30,% Slots,,,0.00,5.28,
95.263781621,S1-C0,Bad_Speculation.Branch_Mispredicts,15.20,% Slots,,br_misp_retired.all_branches,0.00,5.05,
95.263781621,S1-C0,Backend_Bound,23.81,% Slots,,,0.00,5.28,<==
95.263781621,S1-C0,Backend_Bound.Memory_Bound,12.46,% Slots,,,0.00,5.27,
95.263781621,S1-C0,Backend_Bound.Core_Bound,11.35,% Slots,,,0.00,5.27,
95.263781621,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
95.263781621,S1-C1,Frontend_Bound,21.34,% Slots,,,0.00,5.28,
95.263781621,S1-C1,Backend_Bound,36.31,% Slots,,,0.00,5.28,<==
95.263781621,S1-C1,Backend_Bound.Memory_Bound,17.26,% Slots,,,0.00,5.16,
95.263781621,S1-C1,Backend_Bound.Core_Bound,19.05,% Slots,,,0.00,5.16,
95.263781621,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
95.263781621,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.48,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.52,
95.263781621,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
95.263781621,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.46,% Clocks,,,0.00,5.26,
95.263781621,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
95.263781621,S1-C2,Bad_Speculation,17.94,% Slots,,,0.00,5.28,
95.263781621,S1-C2,Bad_Speculation.Branch_Mispredicts,17.85,% Slots,,br_misp_retired.all_branches,0.00,5.05,
95.263781621,S1-C2,Backend_Bound,39.87,% Slots,,,0.00,5.28,<==
95.263781621,S1-C2,Backend_Bound.Memory_Bound,19.99,% Slots,,,0.00,5.16,
95.263781621,S1-C2,Backend_Bound.Core_Bound,19.88,% Slots,,,0.00,5.16,
95.263781621,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,6.52,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.53,
95.263781621,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
95.263781621,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.49,% Clocks,,,0.00,5.26,
95.263781621,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
95.263781621,S1-C3,Bad_Speculation,10.52,% Slots,,,0.00,5.28,
95.263781621,S1-C3,Bad_Speculation.Branch_Mispredicts,10.40,% Slots,,br_misp_retired.all_branches,0.00,5.06,
95.263781621,S1-C3,Backend_Bound,45.84,% Slots,,,0.00,5.28,
95.263781621,S1-C3,Backend_Bound.Memory_Bound,30.93,% Slots,,,0.00,5.16,
95.263781621,S1-C3,Backend_Bound.Core_Bound,14.91,% Slots,,,0.00,5.16,
95.263781621,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.53,
95.263781621,S1-C3-T0,Backend_Bound.Memory_Bound.L2_Bound,5.38,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.53,
95.263781621,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,15.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
95.263781621,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.53,% Clocks,,,0.00,5.26,
95.263781621,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
95.263781621,S1-C4,Bad_Speculation,14.04,% Slots,,,0.00,5.28,
95.263781621,S1-C4,Bad_Speculation.Branch_Mispredicts,13.90,% Slots,,br_misp_retired.all_branches,0.00,5.06,
95.263781621,S1-C4,Backend_Bound,29.18,% Slots,,,0.00,5.28,<==
95.263781621,S1-C4,Backend_Bound.Memory_Bound,12.80,% Slots,,,0.00,5.17,
95.263781621,S1-C4,Backend_Bound.Core_Bound,16.39,% Slots,,,0.00,5.17,
95.263781621,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.07,% Clocks,,,0.00,5.25,
95.263781621,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
95.263781621,S1-C5,Frontend_Bound,20.07,% Slots,,,0.00,5.28,
95.263781621,S1-C5,Bad_Speculation,11.56,% Slots,,,0.00,5.28,
95.263781621,S1-C5,Backend_Bound,30.84,% Slots,,,0.00,5.28,
95.263781621,S1-C5,Bad_Speculation.Branch_Mispredicts,11.33,% Slots,,br_misp_retired.all_branches,0.00,5.07,
95.263781621,S1-C5,Backend_Bound.Memory_Bound,10.34,% Slots,,,0.00,5.17,
95.263781621,S1-C5,Backend_Bound.Core_Bound,20.51,% Slots,,,0.00,5.17,
95.263781621,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
95.263781621,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.10,% Clocks,,,0.00,5.26,<==
95.263781621,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
95.263781621,S1-C6,Bad_Speculation,11.95,% Slots,,,0.00,5.28,
95.263781621,S1-C6,Bad_Speculation.Branch_Mispredicts,11.79,% Slots,,br_misp_retired.all_branches,0.00,5.07,
95.263781621,S1-C6,Backend_Bound,48.41,% Slots,,,0.00,5.28,<==
95.263781621,S1-C6,Backend_Bound.Memory_Bound,26.48,% Slots,,,0.00,5.17,
95.263781621,S1-C6,Backend_Bound.Core_Bound,21.93,% Slots,,,0.00,5.17,
95.263781621,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.90,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
95.263781621,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.10,% Clocks,,,0.00,5.26,
95.263781621,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
95.263781621,S1-C7,Frontend_Bound,21.87,% Slots,,,0.00,5.28,
95.263781621,S1-C7,Backend_Bound,24.94,% Slots,,,0.00,5.28,<==
95.263781621,S1-C7,Backend_Bound.Memory_Bound,11.97,% Slots,,,0.00,5.17,
95.263781621,S1-C7,Backend_Bound.Core_Bound,12.97,% Slots,,,0.00,5.17,
95.263781621,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
95.263781621,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.85,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.26,
95.263781621,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.30,% Clocks,,,0.00,5.25,
95.263781621,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
95.263781621,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
95.263781621,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
95.263781621,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
95.263781621,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
95.263781621,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
95.263781621,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
95.263781621,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
95.263781621,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
95.263781621,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
95.263781621,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
95.263781621,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
95.263781621,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
95.263781621,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
95.263781621,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
95.263781621,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
95.263781621,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
96.760053488,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.39,% Slots,,,0.00,5.32,
96.760053488,S0-C0,Bad_Speculation.Branch_Mispredicts,10.59,% Slots,,br_misp_retired.all_branches,0.00,5.21,
96.760053488,S0-C0,Backend_Bound.Core_Bound,81.97,% Slots,,,0.00,5.06,<==
96.760053488,S0-C0,Bad_Speculation,11.26,% Slots,,,0.00,5.32,
96.760053488,S0-C0,Backend_Bound,39.93,% Slots,,,0.00,5.32,
96.760053488,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.96,% Core_Clocks,,,0.00,5.33,
96.760053488,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.12,% Core_Clocks,,,0.00,5.34,
96.760053488,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
96.760053488,S0-C1,Frontend_Bound,28.93,% Slots,,,0.00,5.32,<==
96.760053488,S0-C1,Bad_Speculation,15.29,% Slots,,,0.00,5.32,
96.760053488,S0-C1,Backend_Bound,27.67,% Slots,,,0.00,5.32,
96.760053488,S0-C1,Bad_Speculation.Branch_Mispredicts,14.84,% Slots,,br_misp_retired.all_branches,0.00,5.21,
96.760053488,S0-C1,Backend_Bound.Core_Bound,42.10,% Slots,,,0.00,5.06,
96.760053488,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
96.760053488,S0-C2,Frontend_Bound,26.05,% Slots,,,0.00,5.32,
96.760053488,S0-C2,Backend_Bound,39.68,% Slots,,,0.00,5.32,<==
96.760053488,S0-C2,Frontend_Bound.Frontend_Latency,16.53,% Slots,,rs_events.empty_end,0.00,5.32,
96.760053488,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.32,
96.760053488,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
96.760053488,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
96.760053488,S0-C3,Frontend_Bound,33.59,% Slots,,,0.00,5.32,
96.760053488,S0-C3,Bad_Speculation,11.01,% Slots,,,0.00,5.32,
96.760053488,S0-C3,Backend_Bound,29.15,% Slots,,,0.00,5.32,
96.760053488,S0-C3,Frontend_Bound.Frontend_Latency,20.01,% Slots,,rs_events.empty_end,0.00,5.32,
96.760053488,S0-C3,Bad_Speculation.Branch_Mispredicts,10.84,% Slots,,br_misp_retired.all_branches,0.00,5.2,
96.760053488,S0-C3,Backend_Bound.Core_Bound,46.16,% Slots,,,0.00,5.06,
96.760053488,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.45,% Clocks,,,0.00,5.33,
96.760053488,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
96.760053488,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
96.760053488,S0-C4,Frontend_Bound,28.41,% Slots,,,0.00,5.32,
96.760053488,S0-C4,Backend_Bound,37.90,% Slots,,,0.00,5.32,
96.760053488,S0-C4,Frontend_Bound.Frontend_Latency,28.56,% Slots,,rs_events.empty_end,0.00,5.32,
96.760053488,S0-C4,Backend_Bound.Core_Bound,60.22,% Slots,,,0.00,5.06,<==
96.760053488,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.98,% Clocks,,,0.00,5.33,
96.760053488,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
96.760053488,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
96.760053488,S0-C5,Frontend_Bound,32.87,% Slots,,,0.00,5.32,
96.760053488,S0-C5,Backend_Bound,34.20,% Slots,,,0.00,5.32,<==
96.760053488,S0-C5,Frontend_Bound.Frontend_Latency,24.09,% Slots,,rs_events.empty_end,0.00,5.32,
96.760053488,S0-C5,Frontend_Bound.Frontend_Bandwidth,30.88,% Slots,,,0.00,5.32,
96.760053488,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.34,% Clocks,,,0.00,5.33,
96.760053488,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
96.760053488,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.15,% Core_Clocks,,,0.00,5.16,
96.760053488,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.72,% Core_Clocks,,,0.00,5.35,
96.760053488,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
96.760053488,S0-C6,Frontend_Bound,27.82,% Slots,,,0.00,5.32,
96.760053488,S0-C6,Bad_Speculation,11.48,% Slots,,,0.00,5.32,
96.760053488,S0-C6,Backend_Bound,29.94,% Slots,,,0.00,5.32,
96.760053488,S0-C6,Frontend_Bound.Frontend_Latency,17.98,% Slots,,rs_events.empty_end,0.00,5.32,
96.760053488,S0-C6,Frontend_Bound.Frontend_Bandwidth,27.06,% Slots,,,0.00,5.32,
96.760053488,S0-C6,Bad_Speculation.Branch_Mispredicts,11.21,% Slots,,br_misp_retired.all_branches,0.00,5.2,
96.760053488,S0-C6,Backend_Bound.Core_Bound,47.52,% Slots,,,0.00,5.06,<==
96.760053488,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.34,% Clocks,,,0.00,5.32,
96.760053488,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
96.760053488,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.20,% Core_Clocks,,,0.00,5.16,
96.760053488,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
96.760053488,S0-C7,Frontend_Bound,29.98,% Slots,,,0.00,5.32,
96.760053488,S0-C7,Bad_Speculation,13.13,% Slots,,,0.00,5.32,
96.760053488,S0-C7,Backend_Bound,27.04,% Slots,,,0.00,5.32,
96.760053488,S0-C7,Retiring,18.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
96.760053488,S0-C7,Frontend_Bound.Frontend_Latency,15.80,% Slots,,rs_events.empty_end,0.00,5.32,
96.760053488,S0-C7,Frontend_Bound.Frontend_Bandwidth,52.63,% Slots,,,0.00,5.32,
96.760053488,S0-C7,Bad_Speculation.Branch_Mispredicts,12.71,% Slots,,br_misp_retired.all_branches,0.00,5.2,
96.760053488,S0-C7,Backend_Bound.Core_Bound,42.01,% Slots,,,0.00,5.06,
96.760053488,S0-C7,Retiring.Microcode_Sequencer,5.94,% Slots,,idq.ms_uops,0.00,5.32,
96.760053488,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.14,% Clocks,,,0.00,5.33,
96.760053488,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
96.760053488,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.57,% Clocks,,idq.ms_switches,0.00,5.33,
96.760053488,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.85,% Core_Clocks,,,0.00,5.15,<==
96.760053488,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.60,% Clocks,,,0.00,5.34,
96.760053488,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
96.760053488,S1-C0,Frontend_Bound,35.01,% Slots,,,0.00,5.32,
96.760053488,S1-C0,Backend_Bound,16.63,% Slots,,,0.00,5.32,
96.760053488,S1-C0,Frontend_Bound.Frontend_Latency,23.64,% Slots,,rs_events.empty_end,0.00,5.32,<==
96.760053488,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.16,% Slots,,,0.00,5.32,
96.760053488,S1-C0,Backend_Bound.Memory_Bound,10.93,% Slots,,,0.00,5.06,
96.760053488,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.33,
96.760053488,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
96.760053488,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.29,% Core_Clocks,,,0.00,5.15,
96.760053488,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
96.760053488,S1-C1,Frontend_Bound,33.49,% Slots,,,0.00,5.32,
96.760053488,S1-C1,Backend_Bound,41.93,% Slots,,,0.00,5.32,
96.760053488,S1-C1,Retiring,18.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
96.760053488,S1-C1,Frontend_Bound.Frontend_Latency,80.19,% Slots,,rs_events.empty_end,0.00,5.32,
96.760053488,S1-C1,Backend_Bound.Memory_Bound,85.09,% Slots,,,0.00,5.06,<==
96.760053488,S1-C1,Retiring.Microcode_Sequencer,15.40,% Slots,,idq.ms_uops,0.00,5.32,
96.760053488,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.32,
96.760053488,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
96.760053488,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.97,% Clocks,,idq.ms_switches,0.00,5.32,
96.760053488,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
96.760053488,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
96.760053488,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
96.760053488,S1-C2,Frontend_Bound,22.80,% Slots,,,0.00,5.32,
96.760053488,S1-C2,Backend_Bound,42.61,% Slots,,,0.00,5.32,
96.760053488,S1-C2,Frontend_Bound.Frontend_Bandwidth,11.09,% Slots,,,0.00,5.32,
96.760053488,S1-C2,Backend_Bound.Memory_Bound,100.58,% Slots,,,0.00,5.06,
96.760053488,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.91,% Core_Clocks,,,0.00,5.15,
96.760053488,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.06,% Core_Clocks,,,0.00,5.34,
96.760053488,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
96.760053488,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
96.760053488,S1-C3,Frontend_Bound,21.67,% Slots,,,0.00,5.32,
96.760053488,S1-C3,Backend_Bound,51.90,% Slots,,,0.00,5.32,
96.760053488,S1-C3,Retiring,28.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
96.760053488,S1-C3,Frontend_Bound.Frontend_Latency,18.35,% Slots,,rs_events.empty_end,0.00,5.32,
96.760053488,S1-C3,Backend_Bound.Core_Bound,62.93,% Slots,,,0.00,5.06,
96.760053488,S1-C3,Retiring.Microcode_Sequencer,6.45,% Slots,,idq.ms_uops,0.00,5.32,
96.760053488,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.72,% Clocks,,,0.00,5.33,
96.760053488,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
96.760053488,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.35,% Clocks,,idq.ms_switches,0.00,5.33,
96.760053488,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.77,% Clocks,,,0.00,5.35,<==
96.760053488,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
96.760053488,S1-C4,Frontend_Bound,34.57,% Slots,,,0.00,5.32,
96.760053488,S1-C4,Backend_Bound,40.99,% Slots,,,0.00,5.32,<==
96.760053488,S1-C4,Retiring,17.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
96.760053488,S1-C4,Frontend_Bound.Frontend_Latency,32.80,% Slots,,rs_events.empty_end,0.00,5.32,
96.760053488,S1-C4,Backend_Bound.Memory_Bound,19.60,% Slots,,,0.00,5.06,
96.760053488,S1-C4,Backend_Bound.Core_Bound,21.38,% Slots,,,0.00,5.06,
96.760053488,S1-C4,Retiring.Microcode_Sequencer,11.06,% Slots,,idq.ms_uops,0.00,5.32,
96.760053488,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.67,% Clocks,,,0.00,5.33,
96.760053488,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
96.760053488,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.53,% Clocks,,idq.ms_switches,0.00,5.33,
96.760053488,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
96.760053488,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
96.760053488,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.33,% Clocks,,,0.00,5.35,
96.760053488,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
96.760053488,S1-C5,Frontend_Bound,36.08,% Slots,,,0.00,5.32,
96.760053488,S1-C5,Backend_Bound,40.48,% Slots,,,0.00,5.32,<==
96.760053488,S1-C5,Retiring,17.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
96.760053488,S1-C5,Frontend_Bound.Frontend_Latency,21.63,% Slots,,rs_events.empty_end,0.00,5.32,
96.760053488,S1-C5,Frontend_Bound.Frontend_Bandwidth,19.08,% Slots,,,0.00,5.32,
96.760053488,S1-C5,Backend_Bound.Memory_Bound,21.22,% Slots,,,0.00,5.06,
96.760053488,S1-C5,Backend_Bound.Core_Bound,19.26,% Slots,,,0.00,5.06,
96.760053488,S1-C5,Retiring.Microcode_Sequencer,6.56,% Slots,,idq.ms_uops,0.00,5.31,
96.760053488,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.33,
96.760053488,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
96.760053488,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.46,% Clocks,,idq.ms_switches,0.00,5.33,
96.760053488,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.35,% Core_Clocks,,,0.00,5.14,
96.760053488,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
96.760053488,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
96.760053488,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
96.760053488,S1-C6,Frontend_Bound,28.23,% Slots,,,0.00,5.32,
96.760053488,S1-C6,Bad_Speculation,13.18,% Slots,,,0.00,5.32,
96.760053488,S1-C6,Backend_Bound,27.12,% Slots,,,0.00,5.32,
96.760053488,S1-C6,Retiring,15.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
96.760053488,S1-C6,Frontend_Bound.Frontend_Latency,16.90,% Slots,,rs_events.empty_end,0.00,5.32,<==
96.760053488,S1-C6,Bad_Speculation.Branch_Mispredicts,12.23,% Slots,,br_misp_retired.all_branches,0.00,5.1,
96.760053488,S1-C6,Backend_Bound.Core_Bound,45.13,% Slots,,,0.00,5.06,
96.760053488,S1-C6,Retiring.Microcode_Sequencer,9.46,% Slots,,idq.ms_uops,0.00,5.31,
96.760053488,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.10,% Clocks,,,0.00,5.33,
96.760053488,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
96.760053488,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.31,% Clocks,,idq.ms_switches,0.00,5.33,
96.760053488,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
96.760053488,S1-C7,Frontend_Bound,32.01,% Slots,,,0.00,5.32,
96.760053488,S1-C7,Backend_Bound,36.01,% Slots,,,0.00,5.32,
96.760053488,S1-C7,Retiring,24.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
96.760053488,S1-C7,Frontend_Bound.Frontend_Latency,23.15,% Slots,,rs_events.empty_end,0.00,5.32,
96.760053488,S1-C7,Frontend_Bound.Frontend_Bandwidth,26.77,% Slots,,,0.00,5.32,
96.760053488,S1-C7,Backend_Bound.Memory_Bound,24.16,% Slots,,,0.00,5.05,
96.760053488,S1-C7,Backend_Bound.Core_Bound,11.86,% Slots,,,0.00,5.05,
96.760053488,S1-C7,Retiring.Microcode_Sequencer,1.99,% Slots,,idq.ms_uops,0.00,5.32,
96.760053488,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.11,% Clocks,,,0.00,5.33,
96.760053488,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
96.760053488,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.23,% Clocks,,idq.ms_switches,0.00,5.33,
96.760053488,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,<==
96.760053488,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
96.760053488,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.75,% Clocks,,,0.00,5.35,
96.760053488,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
96.760053488,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
96.760053488,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
96.760053488,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
96.760053488,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
96.760053488,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
96.760053488,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
96.760053488,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
96.760053488,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
96.760053488,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
96.760053488,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
96.760053488,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
96.760053488,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
96.760053488,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
96.760053488,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
96.760053488,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
96.760053488,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
98.275969881,S0-C0,Frontend_Bound,25.80,% Slots,,,0.00,5.28,
98.275969881,S0-C0,Bad_Speculation,16.96,% Slots,,,0.00,5.28,
98.275969881,S0-C0,Backend_Bound,23.55,% Slots,,,0.00,5.28,
98.275969881,S0-C0,Frontend_Bound.Frontend_Latency,16.89,% Slots,,rs_events.empty_end,0.00,5.28,
98.275969881,S0-C0,Bad_Speculation.Branch_Mispredicts,16.77,% Slots,,br_misp_retired.all_branches,0.00,5.28,
98.275969881,S0-C0,Backend_Bound.Memory_Bound,13.24,% Slots,,,0.00,5.28,
98.275969881,S0-C0,Backend_Bound.Core_Bound,10.31,% Slots,,,0.00,5.28,
98.275969881,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.27,% Clocks,,,0.00,5.29,
98.275969881,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
98.275969881,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
98.275969881,S0-C0-T0,MUX,5.27,%,,,0.00,100.0,
98.275969881,S0-C1,Frontend_Bound,21.59,% Slots,,,0.00,5.28,
98.275969881,S0-C1,Bad_Speculation,20.03,% Slots,,,0.00,5.28,
98.275969881,S0-C1,Backend_Bound,23.52,% Slots,,,0.00,5.28,
98.275969881,S0-C1,Bad_Speculation.Branch_Mispredicts,19.85,% Slots,,br_misp_retired.all_branches,0.00,5.28,
98.275969881,S0-C1,Backend_Bound.Core_Bound,13.78,% Slots,,,0.00,5.28,<==
98.275969881,S0-C1-T0,MUX,5.27,%,,,0.00,100.0,
98.275969881,S0-C2,Frontend_Bound,33.90,% Slots,,,0.00,5.28,
98.275969881,S0-C2,Bad_Speculation,14.41,% Slots,,,0.00,5.28,
98.275969881,S0-C2,Backend_Bound,19.75,% Slots,,,0.00,5.28,
98.275969881,S0-C2,Frontend_Bound.Frontend_Latency,16.29,% Slots,,rs_events.empty_end,0.00,5.28,
98.275969881,S0-C2,Frontend_Bound.Frontend_Bandwidth,26.98,% Slots,,,0.00,5.28,
98.275969881,S0-C2,Bad_Speculation.Branch_Mispredicts,14.19,% Slots,,br_misp_retired.all_branches,0.00,5.28,
98.275969881,S0-C2,Backend_Bound.Memory_Bound,10.58,% Slots,,,0.00,5.28,
98.275969881,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.81,% Clocks,,,0.00,5.29,
98.275969881,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
98.275969881,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.90,% Core_Clocks,,,0.00,5.28,<==
98.275969881,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
98.275969881,S0-C2-T0,MUX,5.27,%,,,0.00,100.0,
98.275969881,S0-C3,Frontend_Bound,32.32,% Slots,,,0.00,5.28,
98.275969881,S0-C3,Bad_Speculation,12.82,% Slots,,,0.00,5.28,
98.275969881,S0-C3,Backend_Bound,26.76,% Slots,,,0.00,5.28,
98.275969881,S0-C3,Frontend_Bound.Frontend_Latency,32.08,% Slots,,rs_events.empty_end,0.00,5.27,
98.275969881,S0-C3,Frontend_Bound.Frontend_Bandwidth,44.28,% Slots,,,0.00,5.28,
98.275969881,S0-C3,Bad_Speculation.Branch_Mispredicts,12.35,% Slots,,br_misp_retired.all_branches,0.00,5.28,
98.275969881,S0-C3,Backend_Bound.Memory_Bound,14.72,% Slots,,,0.00,5.27,
98.275969881,S0-C3,Backend_Bound.Core_Bound,12.04,% Slots,,,0.00,5.27,
98.275969881,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.53,% Clocks,,,0.00,5.28,
98.275969881,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
98.275969881,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.91,% Core_Clocks,,,0.00,5.28,<==
98.275969881,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.89,% Core_Clocks,,,0.00,5.28,
98.275969881,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
98.275969881,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.86,% Clocks,,,0.00,5.27,
98.275969881,S0-C3-T0,MUX,5.27,%,,,0.00,100.0,
98.275969881,S0-C4,Frontend_Bound,29.06,% Slots,,,0.00,5.27,
98.275969881,S0-C4,Bad_Speculation,19.49,% Slots,,,0.00,5.27,
98.275969881,S0-C4,Backend_Bound,23.63,% Slots,,,0.00,5.27,
98.275969881,S0-C4,Retiring,28.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
98.275969881,S0-C4,Frontend_Bound.Frontend_Latency,29.09,% Slots,,rs_events.empty_end,0.00,5.27,
98.275969881,S0-C4,Frontend_Bound.Frontend_Bandwidth,35.66,% Slots,,,0.00,5.27,<==
98.275969881,S0-C4,Bad_Speculation.Branch_Mispredicts,19.12,% Slots,,br_misp_retired.all_branches,0.00,5.27,
98.275969881,S0-C4,Backend_Bound.Memory_Bound,24.60,% Slots,,,0.00,5.27,
98.275969881,S0-C4,Retiring.Microcode_Sequencer,2.34,% Slots,,idq.ms_uops,0.00,5.28,
98.275969881,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.28,
98.275969881,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
98.275969881,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.33,% Clocks,,idq.ms_switches,0.00,5.28,
98.275969881,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.85,% Core_Clocks,,,0.00,5.28,
98.275969881,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.91,% Core_Clocks,,,0.00,5.28,
98.275969881,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
98.275969881,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.73,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
98.275969881,S0-C4-T0,MUX,5.27,%,,,0.00,100.0,
98.275969881,S0-C5,Frontend_Bound,26.15,% Slots,,,0.00,5.28,
98.275969881,S0-C5,Bad_Speculation,15.73,% Slots,,,0.00,5.28,
98.275969881,S0-C5,Backend_Bound,28.32,% Slots,,,0.00,5.28,
98.275969881,S0-C5,Frontend_Bound.Frontend_Latency,19.06,% Slots,,rs_events.empty_end,0.00,5.28,
98.275969881,S0-C5,Frontend_Bound.Frontend_Bandwidth,20.38,% Slots,,,0.00,5.28,
98.275969881,S0-C5,Bad_Speculation.Branch_Mispredicts,15.49,% Slots,,br_misp_retired.all_branches,0.00,5.28,
98.275969881,S0-C5,Backend_Bound.Memory_Bound,27.58,% Slots,,,0.00,5.28,<==
98.275969881,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.28,
98.275969881,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
98.275969881,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.89,% Core_Clocks,,,0.00,5.29,
98.275969881,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.58,% Core_Clocks,,,0.00,5.28,
98.275969881,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
98.275969881,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.14,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.28,
98.275969881,S0-C5-T0,MUX,5.27,%,,,0.00,100.0,
98.275969881,S0-C6,Frontend_Bound,27.59,% Slots,,,0.00,5.28,
98.275969881,S0-C6,Bad_Speculation,15.41,% Slots,,,0.00,5.28,
98.275969881,S0-C6,Backend_Bound,21.11,% Slots,,,0.00,5.28,
98.275969881,S0-C6,Frontend_Bound.Frontend_Latency,18.38,% Slots,,rs_events.empty_end,0.00,5.28,
98.275969881,S0-C6,Bad_Speculation.Branch_Mispredicts,15.23,% Slots,,br_misp_retired.all_branches,0.00,5.28,
98.275969881,S0-C6,Backend_Bound.Core_Bound,12.75,% Slots,,,0.00,5.28,
98.275969881,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.49,% Clocks,,,0.00,5.28,
98.275969881,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
98.275969881,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.60,% Clocks,,,0.00,5.27,
98.275969881,S0-C6-T0,MUX,5.27,%,,,0.00,100.0,
98.275969881,S0-C7,Frontend_Bound,27.59,% Slots,,,0.00,5.28,
98.275969881,S0-C7,Bad_Speculation,19.44,% Slots,,,0.00,5.28,
98.275969881,S0-C7,Backend_Bound,22.20,% Slots,,,0.00,5.28,
98.275969881,S0-C7,Frontend_Bound.Frontend_Latency,26.69,% Slots,,rs_events.empty_end,0.00,5.28,
98.275969881,S0-C7,Bad_Speculation.Branch_Mispredicts,19.22,% Slots,,br_misp_retired.all_branches,0.00,5.28,
98.275969881,S0-C7,Backend_Bound.Core_Bound,31.27,% Slots,,,0.00,5.28,
98.275969881,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.11,% Clocks,,,0.00,5.28,
98.275969881,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
98.275969881,S0-C7-T0,MUX,5.27,%,,,0.00,100.0,
98.275969881,S1-C0,Frontend_Bound,33.75,% Slots,,,0.00,5.28,
98.275969881,S1-C0,Backend_Bound,14.99,% Slots,,,0.00,5.28,
98.275969881,S1-C0,Frontend_Bound.Frontend_Latency,21.34,% Slots,,rs_events.empty_end,0.00,5.28,<==
98.275969881,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.15,% Slots,,,0.00,5.28,
98.275969881,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.28,
98.275969881,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
98.275969881,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.21,% Core_Clocks,,,0.00,5.28,
98.275969881,S1-C0-T0,MUX,5.27,%,,,0.00,100.0,
98.275969881,S1-C1,Frontend_Bound,21.66,% Slots,,,0.00,5.28,
98.275969881,S1-C1,Bad_Speculation,23.09,% Slots,,,0.00,5.28,
98.275969881,S1-C1,Backend_Bound,20.01,% Slots,,,0.00,5.28,
98.275969881,S1-C1,Bad_Speculation.Branch_Mispredicts,22.85,% Slots,,br_misp_retired.all_branches,0.00,5.28,<==
98.275969881,S1-C1,Backend_Bound.Core_Bound,13.62,% Slots,,,0.00,5.28,
98.275969881,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.68,% Clocks,,,0.00,5.28,
98.275969881,S1-C1-T0,MUX,5.27,%,,,0.00,100.0,
98.275969881,S1-C2,Frontend_Bound,25.57,% Slots,,,0.00,5.28,<==
98.275969881,S1-C2,Bad_Speculation,22.48,% Slots,,,0.00,5.28,
98.275969881,S1-C2,Backend_Bound,20.73,% Slots,,,0.00,5.28,
98.275969881,S1-C2,Bad_Speculation.Branch_Mispredicts,22.26,% Slots,,br_misp_retired.all_branches,0.00,5.28,
98.275969881,S1-C2,Backend_Bound.Core_Bound,58.13,% Slots,,,0.00,5.28,
98.275969881,S1-C2-T0,MUX,5.27,%,,,0.00,100.0,
98.275969881,S1-C3,Frontend_Bound,32.11,% Slots,,,0.00,5.28,
98.275969881,S1-C3,Bad_Speculation,18.81,% Slots,,,0.00,5.28,
98.275969881,S1-C3,Backend_Bound,17.22,% Slots,,,0.00,5.28,
98.275969881,S1-C3,Frontend_Bound.Frontend_Latency,18.00,% Slots,,rs_events.empty_end,0.00,5.28,
98.275969881,S1-C3,Frontend_Bound.Frontend_Bandwidth,30.89,% Slots,,,0.00,5.28,
98.275969881,S1-C3,Bad_Speculation.Branch_Mispredicts,18.62,% Slots,,br_misp_retired.all_branches,0.00,5.28,
98.275969881,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.33,% Clocks,,,0.00,5.28,
98.275969881,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
98.275969881,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.99,% Core_Clocks,,,0.00,5.28,<==
98.275969881,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.42,% Core_Clocks,,,0.00,5.28,
98.275969881,S1-C3-T0,MUX,5.27,%,,,0.00,100.0,
98.275969881,S1-C4,Frontend_Bound,35.34,% Slots,,,0.00,5.28,
98.275969881,S1-C4,Bad_Speculation,16.18,% Slots,,,0.00,5.28,
98.275969881,S1-C4,Backend_Bound,19.32,% Slots,,,0.00,5.28,
98.275969881,S1-C4,Frontend_Bound.Frontend_Latency,31.57,% Slots,,rs_events.empty_end,0.00,5.28,
98.275969881,S1-C4,Bad_Speculation.Branch_Mispredicts,16.01,% Slots,,br_misp_retired.all_branches,0.00,5.28,
98.275969881,S1-C4,Backend_Bound.Memory_Bound,10.23,% Slots,,,0.00,5.28,
98.275969881,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.06,% Clocks,,,0.00,5.28,
98.275969881,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
98.275969881,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
98.275969881,S1-C4-T0,MUX,5.27,%,,,0.00,100.0,
98.275969881,S1-C5,Frontend_Bound,27.59,% Slots,,,0.00,5.28,
98.275969881,S1-C5,Bad_Speculation,18.59,% Slots,,,0.00,5.28,
98.275969881,S1-C5,Backend_Bound,21.64,% Slots,,,0.00,5.28,
98.275969881,S1-C5,Frontend_Bound.Frontend_Bandwidth,20.22,% Slots,,,0.00,5.28,
98.275969881,S1-C5,Bad_Speculation.Branch_Mispredicts,18.40,% Slots,,br_misp_retired.all_branches,0.00,5.28,
98.275969881,S1-C5,Backend_Bound.Memory_Bound,12.98,% Slots,,,0.00,5.28,
98.275969881,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.50,% Core_Clocks,,,0.00,5.28,<==
98.275969881,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.46,% Core_Clocks,,,0.00,5.28,
98.275969881,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
98.275969881,S1-C5-T0,MUX,5.27,%,,,0.00,100.0,
98.275969881,S1-C6,Frontend_Bound,36.32,% Slots,,,0.00,5.28,
98.275969881,S1-C6,Bad_Speculation,19.07,% Slots,,,0.00,5.28,
98.275969881,S1-C6,Backend_Bound,17.49,% Slots,,,0.00,5.28,
98.275969881,S1-C6,Frontend_Bound.Frontend_Latency,25.52,% Slots,,rs_events.empty_end,0.00,5.28,
98.275969881,S1-C6,Bad_Speculation.Branch_Mispredicts,18.79,% Slots,,br_misp_retired.all_branches,0.00,5.21,
98.275969881,S1-C6,Backend_Bound.Memory_Bound,19.26,% Slots,,,0.00,5.28,
98.275969881,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.43,% Clocks,,,0.00,5.28,
98.275969881,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
98.275969881,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
98.275969881,S1-C6-T0,MUX,5.27,%,,,0.00,100.0,
98.275969881,S1-C7,Frontend_Bound,36.11,% Slots,,,0.00,5.29,
98.275969881,S1-C7,Bad_Speculation,14.11,% Slots,,,0.00,5.29,
98.275969881,S1-C7,Backend_Bound,22.35,% Slots,,,0.00,5.29,
98.275969881,S1-C7,Frontend_Bound.Frontend_Latency,24.13,% Slots,,rs_events.empty_end,0.00,5.28,
98.275969881,S1-C7,Frontend_Bound.Frontend_Bandwidth,14.55,% Slots,,,0.00,5.28,
98.275969881,S1-C7,Bad_Speculation.Branch_Mispredicts,13.95,% Slots,,br_misp_retired.all_branches,0.00,5.21,
98.275969881,S1-C7,Backend_Bound.Memory_Bound,12.93,% Slots,,,0.00,5.28,
98.275969881,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.47,% Clocks,,,0.00,5.28,
98.275969881,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
98.275969881,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.90,% Core_Clocks,,,0.00,5.28,
98.275969881,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.19,% Core_Clocks,,,0.00,5.28,
98.275969881,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
98.275969881,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
98.275969881,S1-C7-T0,MUX,5.27,%,,,0.00,100.0,
98.275969881,S0-C0-T1,MUX,5.27,%,,,0.00,100.0,
98.275969881,S0-C1-T1,MUX,5.27,%,,,0.00,100.0,
98.275969881,S0-C2-T1,MUX,5.27,%,,,0.00,100.0,
98.275969881,S0-C3-T1,MUX,5.27,%,,,0.00,100.0,
98.275969881,S0-C4-T1,MUX,5.27,%,,,0.00,100.0,
98.275969881,S0-C5-T1,MUX,5.27,%,,,0.00,100.0,
98.275969881,S0-C6-T1,MUX,5.27,%,,,0.00,100.0,
98.275969881,S0-C7-T1,MUX,5.27,%,,,0.00,100.0,
98.275969881,S1-C0-T1,MUX,5.27,%,,,0.00,100.0,
98.275969881,S1-C1-T1,MUX,5.27,%,,,0.00,100.0,
98.275969881,S1-C2-T1,MUX,5.27,%,,,0.00,100.0,
98.275969881,S1-C3-T1,MUX,5.27,%,,,0.00,100.0,
98.275969881,S1-C4-T1,MUX,5.27,%,,,0.00,100.0,
98.275969881,S1-C5-T1,MUX,5.27,%,,,0.00,100.0,
98.275969881,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
98.275969881,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
99.812215449,S0-C0,Frontend_Bound,32.20,% Slots,,,0.00,5.21,
99.812215449,S0-C0,Bad_Speculation,15.47,% Slots,,,0.00,5.21,
99.812215449,S0-C0,Backend_Bound,16.25,% Slots,,,0.00,5.21,
99.812215449,S0-C0,Retiring,36.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
99.812215449,S0-C0,Frontend_Bound.Frontend_Latency,16.66,% Slots,,rs_events.empty_end,0.00,5.21,
99.812215449,S0-C0,Frontend_Bound.Frontend_Bandwidth,19.39,% Slots,,,0.00,5.2,
99.812215449,S0-C0,Bad_Speculation.Branch_Mispredicts,15.17,% Slots,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S0-C0,Backend_Bound.Memory_Bound,10.19,% Slots,,,0.00,5.21,
99.812215449,S0-C0,Retiring.Microcode_Sequencer,2.75,% Slots,,idq.ms_uops,0.00,5.21,<==
99.812215449,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.21,
99.812215449,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.27,% Clocks,,idq.ms_switches,0.00,5.21,
99.812215449,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
99.812215449,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
99.812215449,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
99.812215449,S0-C1,Frontend_Bound,26.61,% Slots,,,0.00,5.21,
99.812215449,S0-C1,Backend_Bound,38.61,% Slots,,,0.00,5.21,
99.812215449,S0-C1,Retiring,29.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
99.812215449,S0-C1,Frontend_Bound.Frontend_Latency,26.29,% Slots,,rs_events.empty_end,0.00,5.21,
99.812215449,S0-C1,Backend_Bound.Memory_Bound,29.48,% Slots,,,0.00,5.21,
99.812215449,S0-C1,Retiring.Microcode_Sequencer,9.89,% Slots,,idq.ms_uops,0.00,5.21,
99.812215449,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.93,% Clocks,,idq.ms_switches,0.00,5.21,
99.812215449,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
99.812215449,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
99.812215449,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
99.812215449,S0-C2,Bad_Speculation,15.36,% Slots,,,0.00,5.21,
99.812215449,S0-C2,Bad_Speculation.Branch_Mispredicts,14.55,% Slots,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S0-C2,Backend_Bound,40.24,% Slots,,,0.00,5.21,
99.812215449,S0-C2,Retiring,21.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
99.812215449,S0-C2,Backend_Bound.Memory_Bound,24.80,% Slots,,,0.00,5.21,
99.812215449,S0-C2,Backend_Bound.Core_Bound,15.45,% Slots,,,0.00,5.21,
99.812215449,S0-C2,Retiring.Microcode_Sequencer,9.83,% Slots,,idq.ms_uops,0.00,5.21,
99.812215449,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.96,% Clocks,,idq.ms_switches,0.00,5.21,
99.812215449,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
99.812215449,S0-C2-T0,Backend_Bound.Memory_Bound.Store_Bound,28.97,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.48,<==
99.812215449,S0-C2-T0,MUX,5.20,%,,,0.00,100.0,
99.812215449,S0-C3,Frontend_Bound,25.67,% Slots,,,0.00,5.21,
99.812215449,S0-C3,Bad_Speculation,13.35,% Slots,,,0.00,5.21,
99.812215449,S0-C3,Backend_Bound,37.36,% Slots,,,0.00,5.21,<==
99.812215449,S0-C3,Retiring,26.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
99.812215449,S0-C3,Frontend_Bound.Frontend_Latency,24.58,% Slots,,rs_events.empty_end,0.00,5.21,
99.812215449,S0-C3,Bad_Speculation.Branch_Mispredicts,13.20,% Slots,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S0-C3,Backend_Bound.Memory_Bound,16.81,% Slots,,,0.00,5.21,
99.812215449,S0-C3,Backend_Bound.Core_Bound,20.54,% Slots,,,0.00,5.21,
99.812215449,S0-C3,Retiring.Microcode_Sequencer,6.85,% Slots,,idq.ms_uops,0.00,5.21,
99.812215449,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
99.812215449,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.76,% Clocks,,idq.ms_switches,0.00,5.2,
99.812215449,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
99.812215449,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
99.812215449,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.88,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
99.812215449,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.91,% Clocks,,,0.00,5.2,
99.812215449,S0-C3-T0,MUX,5.20,%,,,0.00,100.0,
99.812215449,S0-C4,Frontend_Bound,30.57,% Slots,,,0.00,5.21,
99.812215449,S0-C4,Bad_Speculation,12.13,% Slots,,,0.00,5.21,
99.812215449,S0-C4,Backend_Bound,34.43,% Slots,,,0.00,5.21,
99.812215449,S0-C4,Retiring,23.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
99.812215449,S0-C4,Frontend_Bound.Frontend_Latency,22.79,% Slots,,rs_events.empty_end,0.00,5.21,
99.812215449,S0-C4,Frontend_Bound.Frontend_Bandwidth,31.85,% Slots,,,0.00,5.21,
99.812215449,S0-C4,Bad_Speculation.Branch_Mispredicts,11.93,% Slots,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S0-C4,Backend_Bound.Core_Bound,55.98,% Slots,,,0.00,5.21,<==
99.812215449,S0-C4,Retiring.Microcode_Sequencer,8.81,% Slots,,idq.ms_uops,0.00,5.21,
99.812215449,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.60,% Clocks,,idq.ms_switches,0.00,5.21,
99.812215449,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.74,% Core_Clocks,,,0.00,5.2,
99.812215449,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.67,% Core_Clocks,,,0.00,5.21,
99.812215449,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
99.812215449,S0-C5,Frontend_Bound,30.83,% Slots,,,0.00,5.21,
99.812215449,S0-C5,Bad_Speculation,11.47,% Slots,,,0.00,5.21,
99.812215449,S0-C5,Backend_Bound,32.35,% Slots,,,0.00,5.21,<==
99.812215449,S0-C5,Retiring,28.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
99.812215449,S0-C5,Frontend_Bound.Frontend_Latency,23.97,% Slots,,rs_events.empty_end,0.00,5.21,
99.812215449,S0-C5,Frontend_Bound.Frontend_Bandwidth,20.28,% Slots,,,0.00,5.21,
99.812215449,S0-C5,Bad_Speculation.Branch_Mispredicts,11.07,% Slots,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S0-C5,Retiring.Microcode_Sequencer,7.40,% Slots,,idq.ms_uops,0.00,5.21,
99.812215449,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.71,% Clocks,,,0.00,5.21,
99.812215449,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.22,
99.812215449,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.59,% Clocks,,idq.ms_switches,0.00,5.21,
99.812215449,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.62,% Core_Clocks,,,0.00,5.21,
99.812215449,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.94,% Core_Clocks,,,0.00,5.21,
99.812215449,S0-C5-T0,MUX,5.20,%,,,0.00,100.0,
99.812215449,S0-C6,Frontend_Bound,28.20,% Slots,,,0.00,5.21,
99.812215449,S0-C6,Bad_Speculation,16.22,% Slots,,,0.00,5.21,
99.812215449,S0-C6,Backend_Bound,32.66,% Slots,,,0.00,5.21,
99.812215449,S0-C6,Retiring,31.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
99.812215449,S0-C6,Frontend_Bound.Frontend_Latency,21.81,% Slots,,rs_events.empty_end,0.00,5.21,
99.812215449,S0-C6,Frontend_Bound.Frontend_Bandwidth,10.25,% Slots,,,0.00,5.21,
99.812215449,S0-C6,Bad_Speculation.Branch_Mispredicts,15.35,% Slots,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S0-C6,Retiring.Microcode_Sequencer,11.46,% Slots,,idq.ms_uops,0.00,5.21,
99.812215449,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.22,% Clocks,,idq.ms_switches,0.00,5.21,
99.812215449,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.61,% Core_Clocks,,,0.00,5.21,
99.812215449,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.73,% Core_Clocks,,,0.00,5.21,
99.812215449,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
99.812215449,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
99.812215449,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
99.812215449,S0-C7,Frontend_Bound,26.18,% Slots,,,0.00,5.21,
99.812215449,S0-C7,Bad_Speculation,17.35,% Slots,,,0.00,5.21,
99.812215449,S0-C7,Backend_Bound,35.43,% Slots,,,0.00,5.21,
99.812215449,S0-C7,Retiring,21.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
99.812215449,S0-C7,Frontend_Bound.Frontend_Bandwidth,16.60,% Slots,,,0.00,5.21,
99.812215449,S0-C7,Bad_Speculation.Branch_Mispredicts,17.00,% Slots,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S0-C7,Backend_Bound.Memory_Bound,11.98,% Slots,,,0.00,5.21,
99.812215449,S0-C7,Backend_Bound.Core_Bound,23.45,% Slots,,,0.00,5.21,
99.812215449,S0-C7,Retiring.Microcode_Sequencer,8.10,% Slots,,idq.ms_uops,0.00,5.2,
99.812215449,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.75,% Clocks,,idq.ms_switches,0.00,5.21,
99.812215449,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.06,% Core_Clocks,,,0.00,5.21,
99.812215449,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.70,% Core_Clocks,,,0.00,5.21,
99.812215449,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
99.812215449,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
99.812215449,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.83,% Clocks,,,0.00,5.21,<==
99.812215449,S0-C7-T0,MUX,5.20,%,,,0.00,100.0,
99.812215449,S1-C0,Frontend_Bound,26.93,% Slots,,,0.00,5.21,<==
99.812215449,S1-C0,Bad_Speculation,14.48,% Slots,,,0.00,5.21,
99.812215449,S1-C0,Backend_Bound,25.17,% Slots,,,0.00,5.21,
99.812215449,S1-C0,Bad_Speculation.Branch_Mispredicts,14.17,% Slots,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S1-C0,Backend_Bound.Memory_Bound,10.18,% Slots,,,0.00,5.21,
99.812215449,S1-C0,Backend_Bound.Core_Bound,14.99,% Slots,,,0.00,5.21,
99.812215449,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
99.812215449,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.62,% Clocks,,,0.00,5.21,
99.812215449,S1-C0-T0,MUX,5.20,%,,,0.00,100.0,
99.812215449,S1-C1,Frontend_Bound.Frontend_Bandwidth,49.99,% Slots,,,0.00,5.21,
99.812215449,S1-C1,Bad_Speculation.Branch_Mispredicts,16.80,% Slots,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S1-C1,Backend_Bound.Memory_Bound,12.03,% Slots,,,0.00,5.21,
99.812215449,S1-C1,Backend_Bound.Core_Bound,25.43,% Slots,,,0.00,5.21,<==
99.812215449,S1-C1,Bad_Speculation,17.39,% Slots,,,0.00,5.21,
99.812215449,S1-C1,Backend_Bound,37.47,% Slots,,,0.00,5.21,
99.812215449,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.73,% Core_Clocks,,,0.00,5.21,
99.812215449,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,37.22,% Core_Clocks,,,0.00,5.21,
99.812215449,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
99.812215449,S1-C1-T0,MUX,5.20,%,,,0.00,100.0,
99.812215449,S1-C2,Frontend_Bound,42.51,% Slots,,,0.00,5.21,
99.812215449,S1-C2,Backend_Bound,25.92,% Slots,,,0.00,5.21,
99.812215449,S1-C2,Retiring,23.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
99.812215449,S1-C2,Frontend_Bound.Frontend_Latency,25.10,% Slots,,rs_events.empty_end,0.00,5.21,
99.812215449,S1-C2,Frontend_Bound.Frontend_Bandwidth,54.67,% Slots,,,0.00,5.21,
99.812215449,S1-C2,Backend_Bound.Memory_Bound,10.28,% Slots,,,0.00,5.21,
99.812215449,S1-C2,Backend_Bound.Core_Bound,15.64,% Slots,,,0.00,5.21,
99.812215449,S1-C2,Retiring.Microcode_Sequencer,5.33,% Slots,,idq.ms_uops,0.00,5.21,
99.812215449,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.08,% Clocks,,,0.00,5.21,
99.812215449,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.08,% Clocks,,idq.ms_switches,0.00,5.21,
99.812215449,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.00,% Core_Clocks,,,0.00,5.21,<==
99.812215449,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.42,% Core_Clocks,,,0.00,5.21,
99.812215449,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
99.812215449,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.29,% Clocks,,,0.00,5.2,
99.812215449,S1-C2-T0,MUX,5.20,%,,,0.00,100.0,
99.812215449,S1-C3,Frontend_Bound,38.22,% Slots,,,0.00,5.21,
99.812215449,S1-C3,Bad_Speculation,12.48,% Slots,,,0.00,5.21,
99.812215449,S1-C3,Backend_Bound,28.06,% Slots,,,0.00,5.21,
99.812215449,S1-C3,Retiring,21.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
99.812215449,S1-C3,Frontend_Bound.Frontend_Latency,33.66,% Slots,,rs_events.empty_end,0.00,5.21,<==
99.812215449,S1-C3,Frontend_Bound.Frontend_Bandwidth,25.78,% Slots,,,0.00,5.21,
99.812215449,S1-C3,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S1-C3,Backend_Bound.Core_Bound,20.98,% Slots,,,0.00,5.21,
99.812215449,S1-C3,Retiring.Microcode_Sequencer,8.69,% Slots,,idq.ms_uops,0.00,5.2,
99.812215449,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.78,% Clocks,,idq.ms_switches,0.00,5.21,
99.812215449,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.55,% Core_Clocks,,,0.00,5.21,
99.812215449,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.05,% Core_Clocks,,,0.00,5.21,
99.812215449,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.22,% Clocks,,,0.00,5.21,
99.812215449,S1-C3-T0,MUX,5.20,%,,,0.00,100.0,
99.812215449,S1-C4,Frontend_Bound,33.11,% Slots,,,0.00,5.21,<==
99.812215449,S1-C4,Bad_Speculation,12.14,% Slots,,,0.00,5.21,
99.812215449,S1-C4,Backend_Bound,22.32,% Slots,,,0.00,5.21,
99.812215449,S1-C4,Frontend_Bound.Frontend_Latency,24.96,% Slots,,rs_events.empty_end,0.00,5.21,
99.812215449,S1-C4,Frontend_Bound.Frontend_Bandwidth,24.40,% Slots,,,0.00,5.21,
99.812215449,S1-C4,Bad_Speculation.Branch_Mispredicts,11.95,% Slots,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S1-C4,Backend_Bound.Memory_Bound,14.41,% Slots,,,0.00,5.21,
99.812215449,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.35,% Clocks,,,0.00,5.21,
99.812215449,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.55,% Core_Clocks,,,0.00,5.21,
99.812215449,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.95,% Core_Clocks,,,0.00,5.21,
99.812215449,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
99.812215449,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
99.812215449,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
99.812215449,S1-C5,Frontend_Bound,21.87,% Slots,,,0.00,5.21,
99.812215449,S1-C5,Bad_Speculation,10.68,% Slots,,,0.00,5.21,
99.812215449,S1-C5,Backend_Bound,48.50,% Slots,,,0.00,5.21,
99.812215449,S1-C5,Retiring,21.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
99.812215449,S1-C5,Bad_Speculation.Branch_Mispredicts,9.67,% Slots,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S1-C5,Backend_Bound.Core_Bound,39.19,% Slots,,,0.00,5.21,<==
99.812215449,S1-C5,Retiring.Microcode_Sequencer,7.47,% Slots,,idq.ms_uops,0.00,5.21,
99.812215449,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.14,% Clocks,,idq.ms_switches,0.00,5.21,
99.812215449,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
99.812215449,S1-C6,Frontend_Bound,37.11,% Slots,,,0.00,5.21,
99.812215449,S1-C6,Bad_Speculation,10.54,% Slots,,,0.00,5.21,
99.812215449,S1-C6,Backend_Bound,34.42,% Slots,,,0.00,5.21,
99.812215449,S1-C6,Retiring,22.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
99.812215449,S1-C6,Frontend_Bound.Frontend_Latency,21.66,% Slots,,rs_events.empty_end,0.00,5.21,
99.812215449,S1-C6,Bad_Speculation.Branch_Mispredicts,10.37,% Slots,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S1-C6,Backend_Bound.Core_Bound,25.51,% Slots,,,0.00,5.21,
99.812215449,S1-C6,Retiring.Microcode_Sequencer,10.35,% Slots,,idq.ms_uops,0.00,5.2,
99.812215449,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.18,% Clocks,,idq.ms_switches,0.00,5.21,<==
99.812215449,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.54,% Clocks,,,0.00,5.21,
99.812215449,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
99.812215449,S1-C7,Frontend_Bound,36.92,% Slots,,,0.00,5.2,
99.812215449,S1-C7,Bad_Speculation,12.06,% Slots,,,0.00,5.2,
99.812215449,S1-C7,Backend_Bound,30.13,% Slots,,,0.00,5.2,
99.812215449,S1-C7,Retiring,27.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
99.812215449,S1-C7,Frontend_Bound.Frontend_Latency,21.14,% Slots,,rs_events.empty_end,0.00,5.2,<==
99.812215449,S1-C7,Bad_Speculation.Branch_Mispredicts,11.85,% Slots,,br_misp_retired.all_branches,0.00,5.2,
99.812215449,S1-C7,Backend_Bound.Memory_Bound,10.39,% Slots,,,0.00,5.2,
99.812215449,S1-C7,Backend_Bound.Core_Bound,19.74,% Slots,,,0.00,5.2,
99.812215449,S1-C7,Retiring.Microcode_Sequencer,3.18,% Slots,,idq.ms_uops,0.00,5.21,
99.812215449,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.21,
99.812215449,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.29,% Clocks,,idq.ms_switches,0.00,5.21,
99.812215449,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
99.812215449,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
99.812215449,S1-C7-T0,MUX,5.20,%,,,0.00,100.0,
99.812215449,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
99.812215449,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
99.812215449,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
99.812215449,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
99.812215449,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
99.812215449,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
99.812215449,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
99.812215449,S0-C7-T1,MUX,5.20,%,,,0.00,100.0,
99.812215449,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
99.812215449,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
99.812215449,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
99.812215449,S1-C3-T1,MUX,5.20,%,,,0.00,100.0,
99.812215449,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
99.812215449,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
99.812215449,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
99.812215449,S1-C7-T1,MUX,5.20,%,,,0.00,100.0,
101.299282967,S0-C0,Frontend_Bound,26.74,% Slots,,,0.00,5.38,
101.299282967,S0-C0,Bad_Speculation,13.81,% Slots,,,0.00,5.38,
101.299282967,S0-C0,Backend_Bound,31.77,% Slots,,,0.00,5.38,
101.299282967,S0-C0,Retiring,18.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
101.299282967,S0-C0,Frontend_Bound.Frontend_Latency,34.05,% Slots,,rs_events.empty_end,0.00,5.38,
101.299282967,S0-C0,Frontend_Bound.Frontend_Bandwidth,29.78,% Slots,,,0.00,5.38,
101.299282967,S0-C0,Bad_Speculation.Branch_Mispredicts,12.81,% Slots,,br_misp_retired.all_branches,0.00,5.38,
101.299282967,S0-C0,Backend_Bound.Core_Bound,38.86,% Slots,,,0.00,5.11,<==
101.299282967,S0-C0,Retiring.Microcode_Sequencer,12.15,% Slots,,idq.ms_uops,0.00,5.11,
101.299282967,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.40,% Clocks,,,0.00,5.11,
101.299282967,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
101.299282967,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.09,% Clocks,,idq.ms_switches,0.00,5.11,
101.299282967,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.55,% Core_Clocks,,,0.00,5.39,
101.299282967,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.16,% Core_Clocks,,,0.00,5.38,
101.299282967,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
101.299282967,S0-C1,Frontend_Bound,39.10,% Slots,,,0.00,5.38,
101.299282967,S0-C1,Backend_Bound,37.83,% Slots,,,0.00,5.38,
101.299282967,S0-C1,Retiring,18.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
101.299282967,S0-C1,Frontend_Bound.Frontend_Latency,29.86,% Slots,,rs_events.empty_end,0.00,5.38,<==
101.299282967,S0-C1,Backend_Bound.Memory_Bound,14.66,% Slots,,,0.00,5.11,
101.299282967,S0-C1,Backend_Bound.Core_Bound,23.17,% Slots,,,0.00,5.11,
101.299282967,S0-C1,Retiring.Microcode_Sequencer,12.96,% Slots,,idq.ms_uops,0.00,5.11,
101.299282967,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.11,
101.299282967,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
101.299282967,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.49,% Clocks,,idq.ms_switches,0.00,5.11,
101.299282967,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
101.299282967,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
101.299282967,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.17,% Clocks,,,0.00,5.24,
101.299282967,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
101.299282967,S0-C2,Frontend_Bound,34.78,% Slots,,,0.00,5.38,
101.299282967,S0-C2,Backend_Bound,35.22,% Slots,,,0.00,5.38,
101.299282967,S0-C2,Retiring,17.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
101.299282967,S0-C2,Frontend_Bound.Frontend_Latency,24.33,% Slots,,rs_events.empty_end,0.00,5.38,
101.299282967,S0-C2,Backend_Bound.Memory_Bound,26.60,% Slots,,,0.00,5.11,
101.299282967,S0-C2,Retiring.Microcode_Sequencer,13.97,% Slots,,idq.ms_uops,0.00,5.11,
101.299282967,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.72,% Clocks,,,0.00,5.11,
101.299282967,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
101.299282967,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.28,% Clocks,,idq.ms_switches,0.00,5.11,
101.299282967,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,<==
101.299282967,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
101.299282967,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
101.299282967,S0-C3,Frontend_Bound,32.59,% Slots,,,0.00,5.38,
101.299282967,S0-C3,Bad_Speculation,10.27,% Slots,,,0.00,5.38,
101.299282967,S0-C3,Backend_Bound,33.51,% Slots,,,0.00,5.38,
101.299282967,S0-C3,Retiring,17.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
101.299282967,S0-C3,Bad_Speculation.Branch_Mispredicts,8.80,% Slots,,br_misp_retired.all_branches,0.00,5.38,
101.299282967,S0-C3,Backend_Bound.Memory_Bound,10.35,% Slots,,,0.00,5.11,
101.299282967,S0-C3,Backend_Bound.Core_Bound,23.16,% Slots,,,0.00,5.11,
101.299282967,S0-C3,Retiring.Microcode_Sequencer,12.94,% Slots,,idq.ms_uops,0.00,5.11,
101.299282967,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.86,% Clocks,,idq.ms_switches,0.00,5.11,
101.299282967,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
101.299282967,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
101.299282967,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,94.31,% Clocks,,,0.00,5.24,<==
101.299282967,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
101.299282967,S0-C4,Frontend_Bound,34.99,% Slots,,,0.00,5.38,
101.299282967,S0-C4,Backend_Bound,41.06,% Slots,,,0.00,5.38,
101.299282967,S0-C4,Retiring,16.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
101.299282967,S0-C4,Frontend_Bound.Frontend_Latency,51.25,% Slots,,rs_events.empty_end,0.00,5.38,
101.299282967,S0-C4,Backend_Bound.Memory_Bound,32.82,% Slots,,,0.00,5.11,
101.299282967,S0-C4,Retiring.Microcode_Sequencer,12.14,% Slots,,idq.ms_uops,0.00,5.11,
101.299282967,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.37,% Clocks,,,0.00,5.11,
101.299282967,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
101.299282967,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.85,% Clocks,,idq.ms_switches,0.00,5.11,
101.299282967,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,<==
101.299282967,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
101.299282967,S0-C5,Frontend_Bound,34.90,% Slots,,,0.00,5.38,
101.299282967,S0-C5,Backend_Bound,42.14,% Slots,,,0.00,5.38,
101.299282967,S0-C5,Retiring,16.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
101.299282967,S0-C5,Frontend_Bound.Frontend_Latency,45.26,% Slots,,rs_events.empty_end,0.00,5.38,
101.299282967,S0-C5,Backend_Bound.Memory_Bound,33.26,% Slots,,,0.00,5.11,
101.299282967,S0-C5,Retiring.Microcode_Sequencer,12.99,% Slots,,idq.ms_uops,0.00,5.11,
101.299282967,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,0.00,5.11,
101.299282967,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
101.299282967,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.41,% Clocks,,idq.ms_switches,0.00,5.11,
101.299282967,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,<==
101.299282967,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
101.299282967,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
101.299282967,S0-C6,Frontend_Bound,35.15,% Slots,,,0.00,5.38,
101.299282967,S0-C6,Backend_Bound,41.14,% Slots,,,0.00,5.38,
101.299282967,S0-C6,Retiring,16.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
101.299282967,S0-C6,Frontend_Bound.Frontend_Latency,47.00,% Slots,,rs_events.empty_end,0.00,5.37,
101.299282967,S0-C6,Backend_Bound.Memory_Bound,33.57,% Slots,,,0.00,5.11,<==
101.299282967,S0-C6,Retiring.Microcode_Sequencer,12.52,% Slots,,idq.ms_uops,0.00,5.11,
101.299282967,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.89,% Clocks,,,0.00,5.11,
101.299282967,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
101.299282967,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.52,% Clocks,,idq.ms_switches,0.00,5.11,
101.299282967,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.23,
101.299282967,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
101.299282967,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
101.299282967,S0-C7,Frontend_Bound,31.72,% Slots,,,0.00,5.38,
101.299282967,S0-C7,Backend_Bound,41.57,% Slots,,,0.00,5.38,
101.299282967,S0-C7,Retiring,16.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
101.299282967,S0-C7,Frontend_Bound.Frontend_Latency,22.06,% Slots,,rs_events.empty_end,0.00,5.38,
101.299282967,S0-C7,Backend_Bound.Memory_Bound,28.04,% Slots,,,0.00,5.11,
101.299282967,S0-C7,Backend_Bound.Core_Bound,13.53,% Slots,,,0.00,5.11,
101.299282967,S0-C7,Retiring.Microcode_Sequencer,12.72,% Slots,,idq.ms_uops,0.00,5.11,
101.299282967,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.60,% Clocks,,,0.00,5.11,
101.299282967,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
101.299282967,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.92,% Clocks,,idq.ms_switches,0.00,5.11,
101.299282967,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,<==
101.299282967,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
101.299282967,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.60,% Clocks,,,0.00,5.25,
101.299282967,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
101.299282967,S1-C0,Frontend_Bound,36.26,% Slots,,,0.00,5.38,
101.299282967,S1-C0,Backend_Bound,33.11,% Slots,,,0.00,5.38,
101.299282967,S1-C0,Retiring,15.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
101.299282967,S1-C0,Frontend_Bound.Frontend_Latency,27.06,% Slots,,rs_events.empty_end,0.00,5.38,
101.299282967,S1-C0,Frontend_Bound.Frontend_Bandwidth,95.33,% Slots,,,0.00,5.38,
101.299282967,S1-C0,Backend_Bound.Memory_Bound,27.09,% Slots,,,0.00,5.11,
101.299282967,S1-C0,Retiring.Microcode_Sequencer,8.97,% Slots,,idq.ms_uops,0.00,5.11,
101.299282967,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.23,% Clocks,,,0.00,5.11,
101.299282967,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
101.299282967,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.26,% Clocks,,idq.ms_switches,0.00,5.11,
101.299282967,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.30,% Core_Clocks,,,0.00,5.38,<==
101.299282967,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.46,% Core_Clocks,,,0.00,5.38,
101.299282967,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
101.299282967,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
101.299282967,S1-C1,Frontend_Bound,33.23,% Slots,,,0.00,5.38,<==
101.299282967,S1-C1,Backend_Bound,14.03,% Slots,,,0.00,5.38,
101.299282967,S1-C1,Frontend_Bound.Frontend_Latency,17.43,% Slots,,rs_events.empty_end,0.00,5.38,
101.299282967,S1-C1,Frontend_Bound.Frontend_Bandwidth,19.19,% Slots,,,0.00,5.38,
101.299282967,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.11,
101.299282967,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
101.299282967,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.55,% Core_Clocks,,,0.00,5.38,
101.299282967,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
101.299282967,S1-C2,Frontend_Bound,31.24,% Slots,,,0.00,5.38,
101.299282967,S1-C2,Backend_Bound,32.84,% Slots,,,0.00,5.38,<==
101.299282967,S1-C2,Frontend_Bound.Frontend_Latency,19.39,% Slots,,rs_events.empty_end,0.00,5.38,
101.299282967,S1-C2,Frontend_Bound.Frontend_Bandwidth,33.91,% Slots,,,0.00,5.38,
101.299282967,S1-C2,Backend_Bound.Memory_Bound,15.98,% Slots,,,0.00,5.11,
101.299282967,S1-C2,Backend_Bound.Core_Bound,16.86,% Slots,,,0.00,5.11,
101.299282967,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
101.299282967,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.56,% Core_Clocks,,,0.00,5.39,
101.299282967,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.96,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
101.299282967,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
101.299282967,S1-C3,Frontend_Bound,29.54,% Slots,,,0.00,5.38,
101.299282967,S1-C3,Backend_Bound,40.57,% Slots,,,0.00,5.38,<==
101.299282967,S1-C3,Retiring,24.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.12,
101.299282967,S1-C3,Frontend_Bound.Frontend_Latency,20.40,% Slots,,rs_events.empty_end,0.00,5.38,
101.299282967,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.72,% Slots,,,0.00,5.38,
101.299282967,S1-C3,Backend_Bound.Memory_Bound,18.06,% Slots,,,0.00,5.11,
101.299282967,S1-C3,Backend_Bound.Core_Bound,22.51,% Slots,,,0.00,5.11,
101.299282967,S1-C3,Retiring.Microcode_Sequencer,4.70,% Slots,,idq.ms_uops,0.00,5.12,
101.299282967,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.95,% Clocks,,,0.00,5.11,
101.299282967,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
101.299282967,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.10,% Clocks,,idq.ms_switches,0.00,5.11,
101.299282967,S1-C3-T0,MUX,5.11,%,,,0.00,100.0,
101.299282967,S1-C4,Frontend_Bound,36.53,% Slots,,,0.00,5.38,
101.299282967,S1-C4,Backend_Bound,39.52,% Slots,,,0.00,5.38,
101.299282967,S1-C4,Retiring,20.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
101.299282967,S1-C4,Frontend_Bound.Frontend_Latency,24.79,% Slots,,rs_events.empty_end,0.00,5.38,
101.299282967,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.50,% Slots,,,0.00,5.38,
101.299282967,S1-C4,Backend_Bound.Memory_Bound,23.92,% Slots,,,0.00,5.12,
101.299282967,S1-C4,Backend_Bound.Core_Bound,15.60,% Slots,,,0.00,5.12,
101.299282967,S1-C4,Retiring.Microcode_Sequencer,8.97,% Slots,,idq.ms_uops,0.00,5.11,
101.299282967,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.11,
101.299282967,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
101.299282967,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.06,% Clocks,,idq.ms_switches,0.00,5.11,
101.299282967,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.31,% Core_Clocks,,,0.00,5.39,
101.299282967,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,<==
101.299282967,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
101.299282967,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
101.299282967,S1-C5,Frontend_Bound,33.16,% Slots,,,0.00,5.38,
101.299282967,S1-C5,Backend_Bound,42.46,% Slots,,,0.00,5.38,
101.299282967,S1-C5,Retiring,17.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
101.299282967,S1-C5,Frontend_Bound.Frontend_Latency,35.20,% Slots,,rs_events.empty_end,0.00,5.38,
101.299282967,S1-C5,Backend_Bound.Memory_Bound,29.19,% Slots,,,0.00,5.11,
101.299282967,S1-C5,Backend_Bound.Core_Bound,13.27,% Slots,,,0.00,5.11,
101.299282967,S1-C5,Retiring.Microcode_Sequencer,13.35,% Slots,,idq.ms_uops,0.00,5.11,
101.299282967,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.11,
101.299282967,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
101.299282967,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.33,% Clocks,,idq.ms_switches,0.00,5.11,
101.299282967,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,<==
101.299282967,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
101.299282967,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
101.299282967,S1-C6,Frontend_Bound,34.04,% Slots,,,0.00,5.38,
101.299282967,S1-C6,Backend_Bound,41.53,% Slots,,,0.00,5.38,
101.299282967,S1-C6,Retiring,17.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
101.299282967,S1-C6,Frontend_Bound.Frontend_Latency,30.48,% Slots,,rs_events.empty_end,0.00,5.38,
101.299282967,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.07,% Slots,,,0.00,5.38,
101.299282967,S1-C6,Backend_Bound.Memory_Bound,30.63,% Slots,,,0.00,5.12,
101.299282967,S1-C6,Backend_Bound.Core_Bound,10.90,% Slots,,,0.00,5.12,
101.299282967,S1-C6,Retiring.Microcode_Sequencer,12.22,% Slots,,idq.ms_uops,0.00,5.11,
101.299282967,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.11,
101.299282967,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
101.299282967,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.66,% Clocks,,idq.ms_switches,0.00,5.11,
101.299282967,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.19,% Core_Clocks,,,0.00,5.39,
101.299282967,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,17.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,<==
101.299282967,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
101.299282967,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
101.299282967,S1-C7,Frontend_Bound,32.47,% Slots,,,0.00,5.38,
101.299282967,S1-C7,Backend_Bound,42.91,% Slots,,,0.00,5.38,
101.299282967,S1-C7,Retiring,17.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.11,
101.299282967,S1-C7,Frontend_Bound.Frontend_Latency,64.34,% Slots,,rs_events.empty_end,0.00,5.38,
101.299282967,S1-C7,Backend_Bound.Memory_Bound,56.78,% Slots,,,0.00,5.11,
101.299282967,S1-C7,Retiring.Microcode_Sequencer,9.22,% Slots,,idq.ms_uops,0.00,5.11,
101.299282967,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.95,% Clocks,,,0.00,5.11,
101.299282967,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
101.299282967,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.61,% Clocks,,idq.ms_switches,0.00,5.11,
101.299282967,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,<==
101.299282967,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.12,
101.299282967,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
101.299282967,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
101.299282967,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
101.299282967,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
101.299282967,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
101.299282967,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
101.299282967,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
101.299282967,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
101.299282967,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
101.299282967,S1-C0-T1,MUX,5.11,%,,,0.00,100.0,
101.299282967,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
101.299282967,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
101.299282967,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
101.299282967,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
101.299282967,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
101.299282967,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
101.299282967,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
102.803335379,S0-C0,Frontend_Bound,23.08,% Slots,,,0.00,5.31,
102.803335379,S0-C0,Bad_Speculation,14.16,% Slots,,,0.00,5.31,
102.803335379,S0-C0,Backend_Bound,28.78,% Slots,,,0.00,5.31,
102.803335379,S0-C0,Frontend_Bound.Frontend_Bandwidth,26.35,% Slots,,,0.00,5.06,
102.803335379,S0-C0,Bad_Speculation.Branch_Mispredicts,13.37,% Slots,,br_misp_retired.all_branches,0.00,5.31,
102.803335379,S0-C0,Backend_Bound.Core_Bound,39.00,% Slots,,,0.00,5.27,
102.803335379,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.99,% Core_Clocks,,,0.00,5.32,
102.803335379,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.02,% Core_Clocks,,,0.00,5.09,
102.803335379,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.80,% Clocks,,,0.00,5.04,<==
102.803335379,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
102.803335379,S0-C1,Frontend_Bound,35.03,% Slots,,,0.00,5.31,
102.803335379,S0-C1,Backend_Bound,39.78,% Slots,,,0.00,5.31,<==
102.803335379,S0-C1,Retiring,23.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
102.803335379,S0-C1,Frontend_Bound.Frontend_Latency,39.32,% Slots,,rs_events.empty_end,0.00,5.28,
102.803335379,S0-C1,Backend_Bound.Memory_Bound,20.16,% Slots,,,0.00,5.27,
102.803335379,S0-C1,Backend_Bound.Core_Bound,19.63,% Slots,,,0.00,5.27,
102.803335379,S0-C1,Retiring.Microcode_Sequencer,3.05,% Slots,,idq.ms_uops,0.00,5.31,
102.803335379,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.98,% Clocks,,,0.00,5.32,
102.803335379,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
102.803335379,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.43,% Clocks,,idq.ms_switches,0.00,5.32,
102.803335379,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
102.803335379,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
102.803335379,S0-C2,Frontend_Bound,35.97,% Slots,,,0.00,5.32,
102.803335379,S0-C2,Backend_Bound,39.96,% Slots,,,0.00,5.32,<==
102.803335379,S0-C2,Retiring,24.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
102.803335379,S0-C2,Frontend_Bound.Frontend_Latency,36.79,% Slots,,rs_events.empty_end,0.00,5.28,
102.803335379,S0-C2,Backend_Bound.Memory_Bound,21.58,% Slots,,,0.00,5.27,
102.803335379,S0-C2,Backend_Bound.Core_Bound,18.38,% Slots,,,0.00,5.27,
102.803335379,S0-C2,Retiring.Microcode_Sequencer,2.54,% Slots,,idq.ms_uops,0.00,5.31,
102.803335379,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.47,% Clocks,,,0.00,5.32,
102.803335379,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
102.803335379,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.18,% Clocks,,idq.ms_switches,0.00,5.32,
102.803335379,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
102.803335379,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
102.803335379,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
102.803335379,S0-C3,Frontend_Bound,36.68,% Slots,,,0.00,5.32,
102.803335379,S0-C3,Backend_Bound,39.82,% Slots,,,0.00,5.32,
102.803335379,S0-C3,Retiring,17.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
102.803335379,S0-C3,Frontend_Bound.Frontend_Latency,41.27,% Slots,,rs_events.empty_end,0.00,5.29,
102.803335379,S0-C3,Backend_Bound.Memory_Bound,23.78,% Slots,,,0.00,5.28,
102.803335379,S0-C3,Backend_Bound.Core_Bound,16.04,% Slots,,,0.00,5.28,
102.803335379,S0-C3,Retiring.Microcode_Sequencer,4.24,% Slots,,idq.ms_uops,0.00,5.31,
102.803335379,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.24,% Clocks,,,0.00,5.32,
102.803335379,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
102.803335379,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.82,% Clocks,,idq.ms_switches,0.00,5.32,
102.803335379,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
102.803335379,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
102.803335379,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
102.803335379,S0-C4,Frontend_Bound,38.59,% Slots,,,0.00,5.32,
102.803335379,S0-C4,Bad_Speculation,12.67,% Slots,,,0.00,5.32,
102.803335379,S0-C4,Backend_Bound,28.71,% Slots,,,0.00,5.32,
102.803335379,S0-C4,Frontend_Bound.Frontend_Latency,55.52,% Slots,,rs_events.empty_end,0.00,5.28,
102.803335379,S0-C4,Bad_Speculation.Branch_Mispredicts,11.83,% Slots,,br_misp_retired.all_branches,0.00,5.31,
102.803335379,S0-C4,Backend_Bound.Memory_Bound,32.09,% Slots,,,0.00,5.28,
102.803335379,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.94,% Clocks,,,0.00,5.32,
102.803335379,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
102.803335379,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
102.803335379,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.70,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
102.803335379,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.57,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
102.803335379,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
102.803335379,S0-C5,Frontend_Bound,40.38,% Slots,,,0.00,5.31,<==
102.803335379,S0-C5,Bad_Speculation,12.82,% Slots,,,0.00,5.31,
102.803335379,S0-C5,Backend_Bound,21.20,% Slots,,,0.00,5.31,
102.803335379,S0-C5,Frontend_Bound.Frontend_Latency,22.94,% Slots,,rs_events.empty_end,0.00,5.29,
102.803335379,S0-C5,Frontend_Bound.Frontend_Bandwidth,21.58,% Slots,,,0.00,5.05,
102.803335379,S0-C5,Bad_Speculation.Branch_Mispredicts,12.65,% Slots,,br_misp_retired.all_branches,0.00,5.31,
102.803335379,S0-C5,Backend_Bound.Memory_Bound,13.20,% Slots,,,0.00,5.28,
102.803335379,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.93,% Clocks,,,0.00,5.32,
102.803335379,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
102.803335379,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.86,% Core_Clocks,,,0.00,5.32,
102.803335379,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.16,% Core_Clocks,,,0.00,5.1,
102.803335379,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
102.803335379,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
102.803335379,S0-C6,Frontend_Bound,38.50,% Slots,,,0.00,5.32,
102.803335379,S0-C6,Backend_Bound,38.62,% Slots,,,0.00,5.32,
102.803335379,S0-C6,Retiring,15.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
102.803335379,S0-C6,Frontend_Bound.Frontend_Latency,36.37,% Slots,,rs_events.empty_end,0.00,5.31,
102.803335379,S0-C6,Backend_Bound.Memory_Bound,29.30,% Slots,,,0.00,5.31,
102.803335379,S0-C6,Retiring.Microcode_Sequencer,10.23,% Slots,,idq.ms_uops,0.00,5.32,
102.803335379,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.10,% Clocks,,,0.00,5.32,
102.803335379,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
102.803335379,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.04,% Clocks,,idq.ms_switches,0.00,5.32,
102.803335379,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
102.803335379,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
102.803335379,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
102.803335379,S0-C7,Frontend_Bound,36.29,% Slots,,,0.00,5.32,
102.803335379,S0-C7,Backend_Bound,40.99,% Slots,,,0.00,5.32,
102.803335379,S0-C7,Retiring,17.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
102.803335379,S0-C7,Frontend_Bound.Frontend_Latency,26.48,% Slots,,rs_events.empty_end,0.00,5.31,
102.803335379,S0-C7,Backend_Bound.Memory_Bound,23.79,% Slots,,,0.00,5.31,<==
102.803335379,S0-C7,Backend_Bound.Core_Bound,17.20,% Slots,,,0.00,5.31,
102.803335379,S0-C7,Retiring.Microcode_Sequencer,10.14,% Slots,,idq.ms_uops,0.00,5.31,
102.803335379,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.96,% Clocks,,,0.00,5.32,
102.803335379,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
102.803335379,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.56,% Clocks,,idq.ms_switches,0.00,5.32,
102.803335379,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
102.803335379,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
102.803335379,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
102.803335379,S1-C0,Frontend_Bound,21.65,% Slots,,,0.00,5.32,
102.803335379,S1-C0,Bad_Speculation,16.67,% Slots,,,0.00,5.32,
102.803335379,S1-C0,Backend_Bound,23.02,% Slots,,,0.00,5.32,
102.803335379,S1-C0,Retiring,16.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
102.803335379,S1-C0,Frontend_Bound.Frontend_Latency,34.70,% Slots,,rs_events.empty_end,0.00,5.31,
102.803335379,S1-C0,Bad_Speculation.Branch_Mispredicts,16.48,% Slots,,br_misp_retired.all_branches,0.00,5.32,
102.803335379,S1-C0,Backend_Bound.Core_Bound,16.79,% Slots,,,0.00,5.31,
102.803335379,S1-C0,Retiring.Microcode_Sequencer,4.87,% Slots,,idq.ms_uops,0.00,5.31,
102.803335379,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.31,
102.803335379,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
102.803335379,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.55,% Clocks,,idq.ms_switches,0.00,5.31,
102.803335379,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.99,% Clocks,,,0.00,5.04,<==
102.803335379,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
102.803335379,S1-C1,Frontend_Bound,33.00,% Slots,,,0.00,5.32,<==
102.803335379,S1-C1,Bad_Speculation,11.28,% Slots,,,0.00,5.32,
102.803335379,S1-C1,Backend_Bound,14.92,% Slots,,,0.00,5.32,
102.803335379,S1-C1,Frontend_Bound.Frontend_Latency,20.70,% Slots,,rs_events.empty_end,0.00,5.31,
102.803335379,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.75,% Slots,,,0.00,5.05,
102.803335379,S1-C1,Bad_Speculation.Branch_Mispredicts,10.89,% Slots,,br_misp_retired.all_branches,0.00,5.32,
102.803335379,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.46,% Clocks,,,0.00,5.31,
102.803335379,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
102.803335379,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.96,% Core_Clocks,,,0.00,5.32,
102.803335379,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
102.803335379,S1-C2,Frontend_Bound,42.55,% Slots,,,0.00,5.31,
102.803335379,S1-C2,Bad_Speculation,13.55,% Slots,,,0.00,5.31,
102.803335379,S1-C2,Backend_Bound,24.14,% Slots,,,0.00,5.31,
102.803335379,S1-C2,Frontend_Bound.Frontend_Latency,85.56,% Slots,,rs_events.empty_end,0.00,5.31,
102.803335379,S1-C2,Bad_Speculation.Branch_Mispredicts,13.28,% Slots,,br_misp_retired.all_branches,0.00,5.31,
102.803335379,S1-C2,Backend_Bound.Core_Bound,14.44,% Slots,,,0.00,5.31,
102.803335379,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.91,% Clocks,,,0.00,5.31,
102.803335379,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
102.803335379,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
102.803335379,S1-C3,Frontend_Bound,28.64,% Slots,,,0.00,5.32,<==
102.803335379,S1-C3,Bad_Speculation,14.00,% Slots,,,0.00,5.32,
102.803335379,S1-C3,Backend_Bound,24.51,% Slots,,,0.00,5.32,
102.803335379,S1-C3,Frontend_Bound.Frontend_Latency,31.66,% Slots,,rs_events.empty_end,0.00,5.31,
102.803335379,S1-C3,Frontend_Bound.Frontend_Bandwidth,32.85,% Slots,,,0.00,5.05,
102.803335379,S1-C3,Bad_Speculation.Branch_Mispredicts,13.75,% Slots,,br_misp_retired.all_branches,0.00,5.32,
102.803335379,S1-C3,Backend_Bound.Memory_Bound,22.96,% Slots,,,0.00,5.31,
102.803335379,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.92,% Clocks,,,0.00,5.31,
102.803335379,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
102.803335379,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.23,% Core_Clocks,,,0.00,5.32,
102.803335379,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.60,% Core_Clocks,,,0.00,5.11,
102.803335379,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
102.803335379,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
102.803335379,S1-C4,Frontend_Bound,44.90,% Slots,,,0.00,5.32,
102.803335379,S1-C4,Bad_Speculation,11.92,% Slots,,,0.00,5.32,
102.803335379,S1-C4,Backend_Bound,25.16,% Slots,,,0.00,5.32,
102.803335379,S1-C4,Bad_Speculation.Branch_Mispredicts,11.78,% Slots,,br_misp_retired.all_branches,0.00,5.31,
102.803335379,S1-C4,Backend_Bound.Memory_Bound,10.85,% Slots,,,0.00,5.31,
102.803335379,S1-C4,Backend_Bound.Core_Bound,14.31,% Slots,,,0.00,5.31,
102.803335379,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.67,% Clocks,,,0.00,5.31,
102.803335379,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,25.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
102.803335379,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
102.803335379,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
102.803335379,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.89,% Clocks,,,0.00,5.05,
102.803335379,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
102.803335379,S1-C5,Frontend_Bound,28.53,% Slots,,,0.00,5.32,
102.803335379,S1-C5,Bad_Speculation,24.55,% Slots,,,0.00,5.32,
102.803335379,S1-C5,Backend_Bound,16.87,% Slots,,,0.00,5.32,
102.803335379,S1-C5,Frontend_Bound.Frontend_Latency,32.76,% Slots,,rs_events.empty_end,0.00,5.31,
102.803335379,S1-C5,Bad_Speculation.Branch_Mispredicts,24.28,% Slots,,br_misp_retired.all_branches,0.00,5.32,
102.803335379,S1-C5,Backend_Bound.Memory_Bound,10.02,% Slots,,,0.00,5.31,
102.803335379,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.04,% Clocks,,,0.00,5.31,
102.803335379,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
102.803335379,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
102.803335379,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
102.803335379,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
102.803335379,S1-C6,Frontend_Bound,43.22,% Slots,,,0.00,5.31,
102.803335379,S1-C6,Backend_Bound,30.46,% Slots,,,0.00,5.31,
102.803335379,S1-C6,Backend_Bound.Memory_Bound,16.10,% Slots,,,0.00,5.31,
102.803335379,S1-C6,Backend_Bound.Core_Bound,14.36,% Slots,,,0.00,5.31,
102.803335379,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.90,% Clocks,,,0.00,5.31,
102.803335379,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
102.803335379,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
102.803335379,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
102.803335379,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
102.803335379,S1-C7,Frontend_Bound,43.30,% Slots,,,0.00,5.32,
102.803335379,S1-C7,Bad_Speculation,14.06,% Slots,,,0.00,5.32,
102.803335379,S1-C7,Backend_Bound,20.13,% Slots,,,0.00,5.32,
102.803335379,S1-C7,Frontend_Bound.Frontend_Latency,43.25,% Slots,,rs_events.empty_end,0.00,5.31,
102.803335379,S1-C7,Bad_Speculation.Branch_Mispredicts,13.91,% Slots,,br_misp_retired.all_branches,0.00,5.31,
102.803335379,S1-C7,Backend_Bound.Memory_Bound,16.38,% Slots,,,0.00,5.31,
102.803335379,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.94,% Clocks,,,0.00,5.32,
102.803335379,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
102.803335379,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
102.803335379,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.83,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
102.803335379,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
102.803335379,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
102.803335379,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
102.803335379,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
102.803335379,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
102.803335379,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
102.803335379,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
102.803335379,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
102.803335379,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
102.803335379,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
102.803335379,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
102.803335379,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
102.803335379,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
102.803335379,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
102.803335379,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
102.803335379,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
102.803335379,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
104.307722889,S0-C0,Frontend_Bound,33.19,% Slots,,,0.00,5.05,<==
104.307722889,S0-C0,Bad_Speculation,16.10,% Slots,,,0.00,5.05,
104.307722889,S0-C0,Backend_Bound,23.14,% Slots,,,0.00,5.05,
104.307722889,S0-C0,Frontend_Bound.Frontend_Latency,18.57,% Slots,,rs_events.empty_end,0.00,5.05,
104.307722889,S0-C0,Frontend_Bound.Frontend_Bandwidth,22.36,% Slots,,,0.00,5.05,
104.307722889,S0-C0,Bad_Speculation.Branch_Mispredicts,15.81,% Slots,,br_misp_retired.all_branches,0.00,5.05,
104.307722889,S0-C0,Backend_Bound.Memory_Bound,18.45,% Slots,,,0.00,5.05,
104.307722889,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.32,
104.307722889,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
104.307722889,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.36,% Core_Clocks,,,0.00,5.07,
104.307722889,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.42,% Core_Clocks,,,0.00,5.2,
104.307722889,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
104.307722889,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
104.307722889,S0-C1,Frontend_Bound,25.96,% Slots,,,0.00,5.05,
104.307722889,S0-C1,Bad_Speculation,13.90,% Slots,,,0.00,5.05,
104.307722889,S0-C1,Backend_Bound,23.70,% Slots,,,0.00,5.05,
104.307722889,S0-C1,Frontend_Bound.Frontend_Latency,19.88,% Slots,,rs_events.empty_end,0.00,5.05,<==
104.307722889,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.52,% Slots,,,0.00,5.05,
104.307722889,S0-C1,Bad_Speculation.Branch_Mispredicts,13.71,% Slots,,br_misp_retired.all_branches,0.00,5.05,
104.307722889,S0-C1,Backend_Bound.Memory_Bound,40.10,% Slots,,,0.00,5.05,
104.307722889,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.55,% Clocks,,,0.00,5.33,
104.307722889,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
104.307722889,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.73,% Core_Clocks,,,0.00,5.06,
104.307722889,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.14,% Core_Clocks,,,0.00,5.2,
104.307722889,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
104.307722889,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
104.307722889,S0-C2,Frontend_Bound,28.31,% Slots,,,0.00,5.05,<==
104.307722889,S0-C2,Bad_Speculation,19.87,% Slots,,,0.00,5.05,
104.307722889,S0-C2,Backend_Bound,20.85,% Slots,,,0.00,5.05,
104.307722889,S0-C2,Bad_Speculation.Branch_Mispredicts,19.64,% Slots,,br_misp_retired.all_branches,0.00,5.05,
104.307722889,S0-C2,Backend_Bound.Memory_Bound,12.48,% Slots,,,0.00,5.05,
104.307722889,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
104.307722889,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
104.307722889,S0-C3,Frontend_Bound,34.49,% Slots,,,0.00,5.05,
104.307722889,S0-C3,Bad_Speculation,21.89,% Slots,,,0.00,5.05,
104.307722889,S0-C3,Backend_Bound,17.04,% Slots,,,0.00,5.05,
104.307722889,S0-C3,Frontend_Bound.Frontend_Latency,16.71,% Slots,,rs_events.empty_end,0.00,5.05,
104.307722889,S0-C3,Bad_Speculation.Branch_Mispredicts,21.56,% Slots,,br_misp_retired.all_branches,0.00,5.05,
104.307722889,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
104.307722889,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
104.307722889,S0-C4,Frontend_Bound,42.24,% Slots,,,0.00,5.05,
104.307722889,S0-C4,Bad_Speculation,10.15,% Slots,,,0.00,5.05,
104.307722889,S0-C4,Backend_Bound,30.97,% Slots,,,0.00,5.05,
104.307722889,S0-C4,Frontend_Bound.Frontend_Latency,47.73,% Slots,,rs_events.empty_end,0.00,5.05,
104.307722889,S0-C4,Bad_Speculation.Branch_Mispredicts,10.01,% Slots,,br_misp_retired.all_branches,0.00,5.05,
104.307722889,S0-C4,Backend_Bound.Core_Bound,21.53,% Slots,,,0.00,5.05,
104.307722889,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.07,% Clocks,,,0.00,5.32,
104.307722889,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
104.307722889,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
104.307722889,S0-C5,Frontend_Bound,36.98,% Slots,,,0.00,5.05,
104.307722889,S0-C5,Bad_Speculation,12.63,% Slots,,,0.00,5.05,
104.307722889,S0-C5,Backend_Bound,21.78,% Slots,,,0.00,5.05,
104.307722889,S0-C5,Frontend_Bound.Frontend_Latency,26.81,% Slots,,rs_events.empty_end,0.00,5.05,
104.307722889,S0-C5,Bad_Speculation.Branch_Mispredicts,12.48,% Slots,,br_misp_retired.all_branches,0.00,5.05,
104.307722889,S0-C5,Backend_Bound.Memory_Bound,12.34,% Slots,,,0.00,5.05,
104.307722889,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.32,
104.307722889,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
104.307722889,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
104.307722889,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
104.307722889,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
104.307722889,S0-C6,Frontend_Bound,22.13,% Slots,,,0.00,5.05,
104.307722889,S0-C6,Bad_Speculation,19.97,% Slots,,,0.00,5.05,
104.307722889,S0-C6,Backend_Bound,18.16,% Slots,,,0.00,5.05,
104.307722889,S0-C6,Frontend_Bound.Frontend_Latency,19.57,% Slots,,rs_events.empty_end,0.00,5.05,
104.307722889,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.51,% Slots,,,0.00,5.05,
104.307722889,S0-C6,Bad_Speculation.Branch_Mispredicts,19.63,% Slots,,br_misp_retired.all_branches,0.00,5.05,
104.307722889,S0-C6,Backend_Bound.Memory_Bound,17.12,% Slots,,,0.00,5.05,
104.307722889,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
104.307722889,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.47,% Core_Clocks,,,0.00,5.32,
104.307722889,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.42,% Core_Clocks,,,0.00,5.19,
104.307722889,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
104.307722889,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
104.307722889,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
104.307722889,S0-C7,Frontend_Bound,25.73,% Slots,,,0.00,5.05,
104.307722889,S0-C7,Bad_Speculation,21.66,% Slots,,,0.00,5.05,
104.307722889,S0-C7,Backend_Bound,21.25,% Slots,,,0.00,5.05,
104.307722889,S0-C7,Frontend_Bound.Frontend_Latency,20.44,% Slots,,rs_events.empty_end,0.00,5.05,
104.307722889,S0-C7,Bad_Speculation.Branch_Mispredicts,21.49,% Slots,,br_misp_retired.all_branches,0.00,5.05,
104.307722889,S0-C7,Backend_Bound.Core_Bound,12.22,% Slots,,,0.00,5.05,
104.307722889,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.32,
104.307722889,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
104.307722889,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
104.307722889,S1-C0,Frontend_Bound,23.60,% Slots,,,0.00,5.05,
104.307722889,S1-C0,Bad_Speculation,11.57,% Slots,,,0.00,5.05,
104.307722889,S1-C0,Backend_Bound,28.83,% Slots,,,0.00,5.05,
104.307722889,S1-C0,Retiring,33.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
104.307722889,S1-C0,Frontend_Bound.Frontend_Latency,16.18,% Slots,,rs_events.empty_end,0.00,5.05,
104.307722889,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.44,% Slots,,,0.00,5.05,
104.307722889,S1-C0,Bad_Speculation.Branch_Mispredicts,11.44,% Slots,,br_misp_retired.all_branches,0.00,5.05,
104.307722889,S1-C0,Backend_Bound.Memory_Bound,11.05,% Slots,,,0.00,5.05,
104.307722889,S1-C0,Backend_Bound.Core_Bound,17.78,% Slots,,,0.00,5.05,
104.307722889,S1-C0,Retiring.Microcode_Sequencer,2.24,% Slots,,idq.ms_uops,0.00,5.32,<==
104.307722889,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
104.307722889,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.01,% Clocks,,idq.ms_switches,0.00,5.32,
104.307722889,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.28,% Core_Clocks,,,0.00,5.32,
104.307722889,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
104.307722889,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
104.307722889,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
104.307722889,S1-C1,Backend_Bound,48.56,% Slots,,,0.00,5.05,
104.307722889,S1-C1,Retiring,28.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
104.307722889,S1-C1,Backend_Bound.Memory_Bound,16.16,% Slots,,,0.00,5.05,
104.307722889,S1-C1,Backend_Bound.Core_Bound,32.39,% Slots,,,0.00,5.05,<==
104.307722889,S1-C1,Retiring.Microcode_Sequencer,9.64,% Slots,,idq.ms_uops,0.00,5.32,
104.307722889,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.49,% Clocks,,idq.ms_switches,0.00,5.32,
104.307722889,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
104.307722889,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
104.307722889,S1-C2,Frontend_Bound,24.90,% Slots,,,0.00,5.05,
104.307722889,S1-C2,Backend_Bound,43.53,% Slots,,,0.00,5.05,
104.307722889,S1-C2,Backend_Bound.Core_Bound,35.93,% Slots,,,0.00,5.05,<==
104.307722889,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
104.307722889,S1-C3,Frontend_Bound,30.11,% Slots,,,0.00,5.05,
104.307722889,S1-C3,Bad_Speculation,10.19,% Slots,,,0.00,5.05,
104.307722889,S1-C3,Backend_Bound,23.39,% Slots,,,0.00,5.05,
104.307722889,S1-C3,Retiring,37.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
104.307722889,S1-C3,Frontend_Bound.Frontend_Latency,20.10,% Slots,,rs_events.empty_end,0.00,5.05,
104.307722889,S1-C3,Bad_Speculation.Branch_Mispredicts,9.95,% Slots,,br_misp_retired.all_branches,0.00,5.05,
104.307722889,S1-C3,Backend_Bound.Memory_Bound,16.00,% Slots,,,0.00,5.05,
104.307722889,S1-C3,Retiring.Microcode_Sequencer,2.30,% Slots,,idq.ms_uops,0.00,5.32,<==
104.307722889,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.32,
104.307722889,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
104.307722889,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.30,% Clocks,,idq.ms_switches,0.00,5.32,
104.307722889,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
104.307722889,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
104.307722889,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
104.307722889,S1-C4,Frontend_Bound,20.72,% Slots,,,0.00,5.06,
104.307722889,S1-C4,Backend_Bound,47.30,% Slots,,,0.00,5.06,
104.307722889,S1-C4,Retiring,27.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
104.307722889,S1-C4,Frontend_Bound.Frontend_Latency,25.77,% Slots,,rs_events.empty_end,0.00,5.05,
104.307722889,S1-C4,Backend_Bound.Memory_Bound,10.18,% Slots,,,0.00,5.05,
104.307722889,S1-C4,Backend_Bound.Core_Bound,37.12,% Slots,,,0.00,5.05,<==
104.307722889,S1-C4,Retiring.Microcode_Sequencer,6.41,% Slots,,idq.ms_uops,0.00,5.32,
104.307722889,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.13,% Clocks,,idq.ms_switches,0.00,5.32,
104.307722889,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
104.307722889,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
104.307722889,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
104.307722889,S1-C5,Frontend_Bound,22.10,% Slots,,,0.00,5.05,
104.307722889,S1-C5,Bad_Speculation,12.36,% Slots,,,0.00,5.05,
104.307722889,S1-C5,Backend_Bound,26.55,% Slots,,,0.00,5.05,<==
104.307722889,S1-C5,Retiring,26.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
104.307722889,S1-C5,Frontend_Bound.Frontend_Latency,16.01,% Slots,,rs_events.empty_end,0.00,5.05,
104.307722889,S1-C5,Bad_Speculation.Branch_Mispredicts,12.25,% Slots,,br_misp_retired.all_branches,0.00,5.05,
104.307722889,S1-C5,Backend_Bound.Memory_Bound,11.22,% Slots,,,0.00,5.05,
104.307722889,S1-C5,Backend_Bound.Core_Bound,15.33,% Slots,,,0.00,5.05,
104.307722889,S1-C5,Retiring.Microcode_Sequencer,5.20,% Slots,,idq.ms_uops,0.00,5.32,
104.307722889,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
104.307722889,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.54,% Clocks,,idq.ms_switches,0.00,5.32,
104.307722889,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
104.307722889,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
104.307722889,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.72,% Clocks,,,0.00,5.32,
104.307722889,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
104.307722889,S1-C6,Bad_Speculation,12.59,% Slots,,,0.00,5.05,
104.307722889,S1-C6,Bad_Speculation.Branch_Mispredicts,12.46,% Slots,,br_misp_retired.all_branches,0.00,5.05,
104.307722889,S1-C6,Backend_Bound,38.12,% Slots,,,0.00,5.05,
104.307722889,S1-C6,Retiring,32.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
104.307722889,S1-C6,Backend_Bound.Memory_Bound,13.77,% Slots,,,0.00,5.05,
104.307722889,S1-C6,Backend_Bound.Core_Bound,24.36,% Slots,,,0.00,5.05,<==
104.307722889,S1-C6,Retiring.Microcode_Sequencer,5.20,% Slots,,idq.ms_uops,0.00,5.32,
104.307722889,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.51,% Clocks,,idq.ms_switches,0.00,5.32,
104.307722889,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
104.307722889,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
104.307722889,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
104.307722889,S1-C7,Frontend_Bound,21.84,% Slots,,,0.00,5.05,
104.307722889,S1-C7,Backend_Bound,45.32,% Slots,,,0.00,5.05,
104.307722889,S1-C7,Retiring,31.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
104.307722889,S1-C7,Frontend_Bound.Frontend_Latency,17.04,% Slots,,rs_events.empty_end,0.00,5.05,
104.307722889,S1-C7,Backend_Bound.Core_Bound,36.42,% Slots,,,0.00,5.05,<==
104.307722889,S1-C7,Retiring.Microcode_Sequencer,5.92,% Slots,,idq.ms_uops,0.00,5.32,
104.307722889,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.00,% Clocks,,idq.ms_switches,0.00,5.32,
104.307722889,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
104.307722889,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
104.307722889,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
104.307722889,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
104.307722889,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
104.307722889,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
104.307722889,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
104.307722889,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
104.307722889,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
104.307722889,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
104.307722889,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
104.307722889,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
104.307722889,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
104.307722889,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
104.307722889,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
104.307722889,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
104.307722889,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
105.678276723,S0-C0,Frontend_Bound,35.53,% Slots,,,0.00,5.24,
105.678276723,S0-C0,Bad_Speculation,13.12,% Slots,,,0.00,5.24,
105.678276723,S0-C0,Backend_Bound,23.29,% Slots,,,0.00,5.24,
105.678276723,S0-C0,Frontend_Bound.Frontend_Latency,23.24,% Slots,,rs_events.empty_end,0.00,5.24,
105.678276723,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.25,% Slots,,,0.00,5.24,
105.678276723,S0-C0,Bad_Speculation.Branch_Mispredicts,12.87,% Slots,,br_misp_retired.all_branches,0.00,5.23,
105.678276723,S0-C0,Backend_Bound.Memory_Bound,15.30,% Slots,,,0.00,5.24,
105.678276723,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.78,% Clocks,,,0.00,5.24,
105.678276723,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
105.678276723,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.48,% Core_Clocks,,,0.00,5.51,
105.678276723,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.82,% Core_Clocks,,,0.00,5.24,
105.678276723,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
105.678276723,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
105.678276723,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
105.678276723,S0-C1,Frontend_Bound,37.17,% Slots,,,0.00,5.24,
105.678276723,S0-C1,Bad_Speculation,10.70,% Slots,,,0.00,5.24,
105.678276723,S0-C1,Backend_Bound,19.89,% Slots,,,0.00,5.24,
105.678276723,S0-C1,Frontend_Bound.Frontend_Latency,19.42,% Slots,,rs_events.empty_end,0.00,5.24,
105.678276723,S0-C1,Bad_Speculation.Branch_Mispredicts,10.57,% Slots,,br_misp_retired.all_branches,0.00,5.24,
105.678276723,S0-C1,Backend_Bound.Memory_Bound,11.71,% Slots,,,0.00,5.24,
105.678276723,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.24,
105.678276723,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
105.678276723,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
105.678276723,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
105.678276723,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
105.678276723,S0-C2,Frontend_Bound,30.36,% Slots,,,0.00,5.25,
105.678276723,S0-C2,Bad_Speculation,18.86,% Slots,,,0.00,5.25,
105.678276723,S0-C2,Backend_Bound,18.45,% Slots,,,0.00,5.25,
105.678276723,S0-C2,Frontend_Bound.Frontend_Bandwidth,27.55,% Slots,,,0.00,5.25,
105.678276723,S0-C2,Bad_Speculation.Branch_Mispredicts,18.69,% Slots,,br_misp_retired.all_branches,0.00,5.24,
105.678276723,S0-C2,Backend_Bound.Core_Bound,21.70,% Slots,,,0.00,5.24,
105.678276723,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.82,% Core_Clocks,,,0.00,5.5,<==
105.678276723,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.61,% Clocks,,,0.00,5.25,
105.678276723,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
105.678276723,S0-C3,Frontend_Bound,39.42,% Slots,,,0.00,5.25,
105.678276723,S0-C3,Bad_Speculation,12.98,% Slots,,,0.00,5.25,
105.678276723,S0-C3,Backend_Bound,20.48,% Slots,,,0.00,5.25,
105.678276723,S0-C3,Retiring,15.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
105.678276723,S0-C3,Frontend_Bound.Frontend_Latency,23.81,% Slots,,rs_events.empty_end,0.00,5.24,
105.678276723,S0-C3,Frontend_Bound.Frontend_Bandwidth,33.65,% Slots,,,0.00,5.24,<==
105.678276723,S0-C3,Bad_Speculation.Branch_Mispredicts,12.78,% Slots,,br_misp_retired.all_branches,0.00,5.24,
105.678276723,S0-C3,Backend_Bound.Memory_Bound,17.67,% Slots,,,0.00,5.24,
105.678276723,S0-C3,Retiring.Microcode_Sequencer,4.80,% Slots,,idq.ms_uops,0.00,5.24,
105.678276723,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.49,% Clocks,,,0.00,5.25,
105.678276723,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
105.678276723,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.59,% Clocks,,idq.ms_switches,0.00,5.25,
105.678276723,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
105.678276723,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
105.678276723,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
105.678276723,S0-C4,Frontend_Bound,27.51,% Slots,,,0.00,5.25,
105.678276723,S0-C4,Bad_Speculation,12.51,% Slots,,,0.00,5.25,
105.678276723,S0-C4,Backend_Bound,23.81,% Slots,,,0.00,5.25,
105.678276723,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.47,% Slots,,,0.00,5.24,
105.678276723,S0-C4,Bad_Speculation.Branch_Mispredicts,12.26,% Slots,,br_misp_retired.all_branches,0.00,5.24,
105.678276723,S0-C4,Backend_Bound.Core_Bound,34.58,% Slots,,,0.00,5.24,
105.678276723,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.45,% Core_Clocks,,,0.00,5.5,
105.678276723,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.60,% Core_Clocks,,,0.00,5.24,<==
105.678276723,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
105.678276723,S0-C5,Frontend_Bound,28.71,% Slots,,,0.00,5.25,
105.678276723,S0-C5,Bad_Speculation,14.01,% Slots,,,0.00,5.25,
105.678276723,S0-C5,Backend_Bound,29.78,% Slots,,,0.00,5.25,<==
105.678276723,S0-C5,Frontend_Bound.Frontend_Bandwidth,22.30,% Slots,,,0.00,5.24,
105.678276723,S0-C5,Bad_Speculation.Branch_Mispredicts,13.58,% Slots,,br_misp_retired.all_branches,0.00,5.24,
105.678276723,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.80,% Core_Clocks,,,0.00,5.25,
105.678276723,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.26,% Core_Clocks,,,0.00,5.24,
105.678276723,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
105.678276723,S0-C6,Frontend_Bound,22.05,% Slots,,,0.00,5.25,
105.678276723,S0-C6,Bad_Speculation,20.13,% Slots,,,0.00,5.25,
105.678276723,S0-C6,Backend_Bound,28.22,% Slots,,,0.00,5.25,
105.678276723,S0-C6,Frontend_Bound.Frontend_Latency,15.87,% Slots,,rs_events.empty_end,0.00,5.24,
105.678276723,S0-C6,Bad_Speculation.Branch_Mispredicts,19.85,% Slots,,br_misp_retired.all_branches,0.00,5.24,
105.678276723,S0-C6,Backend_Bound.Core_Bound,33.45,% Slots,,,0.00,5.24,<==
105.678276723,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.24,
105.678276723,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
105.678276723,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
105.678276723,S0-C7,Frontend_Bound,36.91,% Slots,,,0.00,5.25,
105.678276723,S0-C7,Backend_Bound,22.77,% Slots,,,0.00,5.25,
105.678276723,S0-C7,Frontend_Bound.Frontend_Latency,27.28,% Slots,,rs_events.empty_end,0.00,5.24,
105.678276723,S0-C7,Backend_Bound.Memory_Bound,27.16,% Slots,,,0.00,5.24,
105.678276723,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.24,
105.678276723,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,<==
105.678276723,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
105.678276723,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
105.678276723,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
105.678276723,S1-C0,Frontend_Bound,20.20,% Slots,,,0.00,5.24,
105.678276723,S1-C0,Bad_Speculation,20.77,% Slots,,,0.00,5.24,
105.678276723,S1-C0,Backend_Bound,19.83,% Slots,,,0.00,5.24,
105.678276723,S1-C0,Retiring,23.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
105.678276723,S1-C0,Frontend_Bound.Frontend_Bandwidth,102.24,% Slots,,,0.00,5.24,
105.678276723,S1-C0,Bad_Speculation.Branch_Mispredicts,20.34,% Slots,,br_misp_retired.all_branches,0.00,5.24,
105.678276723,S1-C0,Backend_Bound.Core_Bound,12.14,% Slots,,,0.00,5.24,
105.678276723,S1-C0,Retiring.Microcode_Sequencer,7.42,% Slots,,idq.ms_uops,0.00,5.24,<==
105.678276723,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.34,% Clocks,,idq.ms_switches,0.00,5.25,
105.678276723,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.46,% Core_Clocks,,,0.00,5.25,
105.678276723,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,48.06,% Core_Clocks,,,0.00,5.25,
105.678276723,S1-C0-T0,MUX,5.24,%,,,0.00,100.0,
105.678276723,S1-C1,Backend_Bound,62.94,% Slots,,,0.00,5.24,
105.678276723,S1-C1,Retiring,19.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
105.678276723,S1-C1,Backend_Bound.Memory_Bound,14.42,% Slots,,,0.00,5.24,
105.678276723,S1-C1,Backend_Bound.Core_Bound,48.52,% Slots,,,0.00,5.24,<==
105.678276723,S1-C1,Retiring.Microcode_Sequencer,7.62,% Slots,,idq.ms_uops,0.00,5.24,
105.678276723,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.24,% Clocks,,idq.ms_switches,0.00,5.24,
105.678276723,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
105.678276723,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
105.678276723,S1-C2,Frontend_Bound,29.57,% Slots,,,0.00,5.24,
105.678276723,S1-C2,Backend_Bound,39.97,% Slots,,,0.00,5.24,
105.678276723,S1-C2,Retiring,28.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
105.678276723,S1-C2,Frontend_Bound.Frontend_Latency,17.72,% Slots,,rs_events.empty_end,0.00,5.24,
105.678276723,S1-C2,Frontend_Bound.Frontend_Bandwidth,31.49,% Slots,,,0.00,5.24,
105.678276723,S1-C2,Backend_Bound.Memory_Bound,10.56,% Slots,,,0.00,5.24,
105.678276723,S1-C2,Backend_Bound.Core_Bound,29.42,% Slots,,,0.00,5.24,<==
105.678276723,S1-C2,Retiring.Microcode_Sequencer,3.71,% Slots,,idq.ms_uops,0.00,5.24,
105.678276723,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.04,% Clocks,,,0.00,5.25,
105.678276723,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
105.678276723,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.41,% Clocks,,idq.ms_switches,0.00,5.25,
105.678276723,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.76,% Core_Clocks,,,0.00,5.25,
105.678276723,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.32,% Core_Clocks,,,0.00,5.24,
105.678276723,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
105.678276723,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
105.678276723,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
105.678276723,S1-C3,Frontend_Bound,35.14,% Slots,,,0.00,5.25,
105.678276723,S1-C3,Bad_Speculation,10.82,% Slots,,,0.00,5.25,
105.678276723,S1-C3,Backend_Bound,16.42,% Slots,,,0.00,5.25,
105.678276723,S1-C3,Retiring,38.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
105.678276723,S1-C3,Frontend_Bound.Frontend_Latency,19.73,% Slots,,rs_events.empty_end,0.00,5.24,
105.678276723,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.24,
105.678276723,S1-C3,Bad_Speculation.Branch_Mispredicts,10.36,% Slots,,br_misp_retired.all_branches,0.00,5.25,
105.678276723,S1-C3,Backend_Bound.Memory_Bound,10.73,% Slots,,,0.00,5.24,
105.678276723,S1-C3,Retiring.Microcode_Sequencer,2.35,% Slots,,idq.ms_uops,0.00,5.24,<==
105.678276723,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.53,% Clocks,,,0.00,5.25,
105.678276723,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
105.678276723,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.84,% Clocks,,idq.ms_switches,0.00,5.25,
105.678276723,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
105.678276723,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
105.678276723,S1-C4,Frontend_Bound,34.59,% Slots,,,0.00,5.24,
105.678276723,S1-C4,Backend_Bound,42.60,% Slots,,,0.00,5.24,
105.678276723,S1-C4,Retiring,22.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
105.678276723,S1-C4,Backend_Bound.Memory_Bound,16.23,% Slots,,,0.00,5.24,
105.678276723,S1-C4,Backend_Bound.Core_Bound,26.37,% Slots,,,0.00,5.24,<==
105.678276723,S1-C4,Retiring.Microcode_Sequencer,2.96,% Slots,,idq.ms_uops,0.00,5.24,
105.678276723,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.24,
105.678276723,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
105.678276723,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.08,% Clocks,,idq.ms_switches,0.00,5.24,
105.678276723,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
105.678276723,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.24,
105.678276723,S1-C4-T0,MUX,5.24,%,,,0.00,100.0,
105.678276723,S1-C5,Frontend_Bound,31.39,% Slots,,,0.00,5.24,
105.678276723,S1-C5,Bad_Speculation,10.81,% Slots,,,0.00,5.24,
105.678276723,S1-C5,Backend_Bound,31.81,% Slots,,,0.00,5.24,
105.678276723,S1-C5,Retiring,27.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
105.678276723,S1-C5,Frontend_Bound.Frontend_Latency,35.46,% Slots,,rs_events.empty_end,0.00,5.24,
105.678276723,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.13,% Slots,,,0.00,5.24,
105.678276723,S1-C5,Bad_Speculation.Branch_Mispredicts,10.46,% Slots,,br_misp_retired.all_branches,0.00,5.24,
105.678276723,S1-C5,Backend_Bound.Memory_Bound,11.44,% Slots,,,0.00,5.24,
105.678276723,S1-C5,Backend_Bound.Core_Bound,20.37,% Slots,,,0.00,5.24,<==
105.678276723,S1-C5,Retiring.Microcode_Sequencer,4.87,% Slots,,idq.ms_uops,0.00,5.24,
105.678276723,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
105.678276723,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.97,% Clocks,,idq.ms_switches,0.00,5.24,
105.678276723,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.04,% Core_Clocks,,,0.00,5.25,
105.678276723,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.68,% Core_Clocks,,,0.00,5.24,
105.678276723,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
105.678276723,S1-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.44,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.24,
105.678276723,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
105.678276723,S1-C6,Frontend_Bound,42.33,% Slots,,,0.00,5.24,
105.678276723,S1-C6,Backend_Bound,37.29,% Slots,,,0.00,5.24,
105.678276723,S1-C6,Retiring,27.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
105.678276723,S1-C6,Frontend_Bound.Frontend_Latency,94.85,% Slots,,rs_events.empty_end,0.00,5.24,
105.678276723,S1-C6,Backend_Bound.Memory_Bound,20.57,% Slots,,,0.00,5.24,
105.678276723,S1-C6,Backend_Bound.Core_Bound,16.72,% Slots,,,0.00,5.24,
105.678276723,S1-C6,Retiring.Microcode_Sequencer,8.89,% Slots,,idq.ms_uops,0.00,5.24,
105.678276723,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.01,% Clocks,,idq.ms_switches,0.00,5.24,<==
105.678276723,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
105.678276723,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
105.678276723,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
105.678276723,S1-C7,Frontend_Bound,45.36,% Slots,,,0.00,5.24,
105.678276723,S1-C7,Backend_Bound,35.05,% Slots,,,0.00,5.24,
105.678276723,S1-C7,Retiring,30.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.25,
105.678276723,S1-C7,Frontend_Bound.Frontend_Latency,56.65,% Slots,,rs_events.empty_end,0.00,5.24,
105.678276723,S1-C7,Backend_Bound.Memory_Bound,15.12,% Slots,,,0.00,5.24,
105.678276723,S1-C7,Backend_Bound.Core_Bound,19.93,% Slots,,,0.00,5.24,
105.678276723,S1-C7,Retiring.Microcode_Sequencer,6.16,% Slots,,idq.ms_uops,0.00,5.25,
105.678276723,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
105.678276723,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.61,% Clocks,,idq.ms_switches,0.00,5.24,<==
105.678276723,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.5,
105.678276723,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
105.678276723,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
105.678276723,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
105.678276723,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
105.678276723,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
105.678276723,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
105.678276723,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
105.678276723,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
105.678276723,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
105.678276723,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
105.678276723,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
105.678276723,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
105.678276723,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
105.678276723,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
105.678276723,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
105.678276723,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
105.678276723,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
107.180059505,S0-C0,Backend_Bound,64.15,% Slots,,,0.00,5.34,
107.180059505,S0-C0,Retiring,18.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
107.180059505,S0-C0,Backend_Bound.Memory_Bound,48.54,% Slots,,,0.00,5.14,
107.180059505,S0-C0,Backend_Bound.Core_Bound,15.62,% Slots,,,0.00,5.14,
107.180059505,S0-C0,Retiring.Microcode_Sequencer,14.88,% Slots,,idq.ms_uops,0.00,5.34,
107.180059505,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.79,% Clocks,,idq.ms_switches,0.00,5.34,
107.180059505,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,<==
107.180059505,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
107.180059505,S0-C1,Frontend_Bound,38.81,% Slots,,,0.00,5.34,
107.180059505,S0-C1,Backend_Bound,37.20,% Slots,,,0.00,5.34,
107.180059505,S0-C1,Retiring,18.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
107.180059505,S0-C1,Frontend_Bound.Frontend_Latency,51.79,% Slots,,rs_events.empty_end,0.00,5.33,
107.180059505,S0-C1,Frontend_Bound.Frontend_Bandwidth,63.44,% Slots,,,0.00,5.34,
107.180059505,S0-C1,Backend_Bound.Core_Bound,50.78,% Slots,,,0.00,5.15,
107.180059505,S0-C1,Retiring.Microcode_Sequencer,14.39,% Slots,,idq.ms_uops,0.00,5.34,
107.180059505,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.34,
107.180059505,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
107.180059505,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.13,% Clocks,,idq.ms_switches,0.00,5.34,
107.180059505,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.23,% Core_Clocks,,,0.00,5.06,<==
107.180059505,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.74,% Clocks,,,0.00,5.33,
107.180059505,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
107.180059505,S0-C2,Frontend_Bound,37.84,% Slots,,,0.00,5.35,
107.180059505,S0-C2,Backend_Bound,38.53,% Slots,,,0.00,5.35,
107.180059505,S0-C2,Retiring,18.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
107.180059505,S0-C2,Frontend_Bound.Frontend_Latency,38.43,% Slots,,rs_events.empty_end,0.00,5.33,
107.180059505,S0-C2,Backend_Bound.Memory_Bound,26.29,% Slots,,,0.00,5.15,
107.180059505,S0-C2,Backend_Bound.Core_Bound,12.24,% Slots,,,0.00,5.15,
107.180059505,S0-C2,Retiring.Microcode_Sequencer,14.81,% Slots,,idq.ms_uops,0.00,5.34,
107.180059505,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.34,
107.180059505,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
107.180059505,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.21,% Clocks,,idq.ms_switches,0.00,5.34,
107.180059505,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
107.180059505,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.33,% Clocks,,,0.00,5.33,
107.180059505,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
107.180059505,S0-C3,Frontend_Bound,37.20,% Slots,,,0.00,5.35,
107.180059505,S0-C3,Backend_Bound,38.88,% Slots,,,0.00,5.35,
107.180059505,S0-C3,Retiring,16.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
107.180059505,S0-C3,Frontend_Bound.Frontend_Latency,56.87,% Slots,,rs_events.empty_end,0.00,5.33,
107.180059505,S0-C3,Backend_Bound.Memory_Bound,37.27,% Slots,,,0.00,5.15,
107.180059505,S0-C3,Retiring.Microcode_Sequencer,11.92,% Slots,,idq.ms_uops,0.00,5.34,
107.180059505,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.34,
107.180059505,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
107.180059505,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.51,% Clocks,,idq.ms_switches,0.00,5.34,
107.180059505,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,<==
107.180059505,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
107.180059505,S0-C4,Frontend_Bound,38.83,% Slots,,,0.00,5.35,
107.180059505,S0-C4,Backend_Bound,32.70,% Slots,,,0.00,5.35,
107.180059505,S0-C4,Retiring,17.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
107.180059505,S0-C4,Frontend_Bound.Frontend_Latency,15.26,% Slots,,rs_events.empty_end,0.00,5.33,
107.180059505,S0-C4,Frontend_Bound.Frontend_Bandwidth,61.29,% Slots,,,0.00,5.35,
107.180059505,S0-C4,Backend_Bound.Memory_Bound,22.02,% Slots,,,0.00,5.16,
107.180059505,S0-C4,Backend_Bound.Core_Bound,10.68,% Slots,,,0.00,5.16,
107.180059505,S0-C4,Retiring.Microcode_Sequencer,13.06,% Slots,,idq.ms_uops,0.00,5.34,
107.180059505,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.60,% Clocks,,,0.00,5.33,
107.180059505,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
107.180059505,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.75,% Clocks,,idq.ms_switches,0.00,5.33,
107.180059505,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.11,% Core_Clocks,,,0.00,5.06,<==
107.180059505,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.94,% Core_Clocks,,,0.00,5.32,
107.180059505,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
107.180059505,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.64,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
107.180059505,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
107.180059505,S0-C5,Frontend_Bound,37.92,% Slots,,,0.00,5.35,
107.180059505,S0-C5,Backend_Bound,39.81,% Slots,,,0.00,5.35,
107.180059505,S0-C5,Retiring,16.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
107.180059505,S0-C5,Frontend_Bound.Frontend_Latency,19.05,% Slots,,rs_events.empty_end,0.00,5.33,
107.180059505,S0-C5,Backend_Bound.Memory_Bound,23.85,% Slots,,,0.00,5.16,<==
107.180059505,S0-C5,Backend_Bound.Core_Bound,15.96,% Slots,,,0.00,5.16,
107.180059505,S0-C5,Retiring.Microcode_Sequencer,12.19,% Slots,,idq.ms_uops,0.00,5.35,
107.180059505,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.92,% Clocks,,,0.00,5.34,
107.180059505,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
107.180059505,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.81,% Clocks,,idq.ms_switches,0.00,5.34,
107.180059505,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
107.180059505,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.03,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
107.180059505,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
107.180059505,S0-C6,Frontend_Bound,38.27,% Slots,,,0.00,5.34,
107.180059505,S0-C6,Backend_Bound,38.77,% Slots,,,0.00,5.34,
107.180059505,S0-C6,Retiring,16.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
107.180059505,S0-C6,Frontend_Bound.Frontend_Latency,32.54,% Slots,,rs_events.empty_end,0.00,5.34,
107.180059505,S0-C6,Backend_Bound.Memory_Bound,24.30,% Slots,,,0.00,5.16,
107.180059505,S0-C6,Backend_Bound.Core_Bound,14.47,% Slots,,,0.00,5.16,
107.180059505,S0-C6,Retiring.Microcode_Sequencer,12.82,% Slots,,idq.ms_uops,0.00,5.35,
107.180059505,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.34,
107.180059505,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
107.180059505,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.11,% Clocks,,idq.ms_switches,0.00,5.34,
107.180059505,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,<==
107.180059505,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
107.180059505,S0-C7,Frontend_Bound,36.16,% Slots,,,0.00,5.34,
107.180059505,S0-C7,Backend_Bound,40.21,% Slots,,,0.00,5.34,
107.180059505,S0-C7,Retiring,16.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
107.180059505,S0-C7,Frontend_Bound.Frontend_Latency,38.90,% Slots,,rs_events.empty_end,0.00,5.34,
107.180059505,S0-C7,Backend_Bound.Memory_Bound,27.10,% Slots,,,0.00,5.16,
107.180059505,S0-C7,Backend_Bound.Core_Bound,13.11,% Slots,,,0.00,5.16,
107.180059505,S0-C7,Retiring.Microcode_Sequencer,12.07,% Slots,,idq.ms_uops,0.00,5.35,
107.180059505,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.08,% Clocks,,,0.00,5.33,
107.180059505,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
107.180059505,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.26,% Clocks,,idq.ms_switches,0.00,5.33,
107.180059505,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
107.180059505,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
107.180059505,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.78,% Clocks,,,0.00,5.32,
107.180059505,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
107.180059505,S1-C0,Frontend_Bound,40.29,% Slots,,,0.00,5.34,
107.180059505,S1-C0,Bad_Speculation,14.82,% Slots,,,0.00,5.34,
107.180059505,S1-C0,Backend_Bound,20.63,% Slots,,,0.00,5.34,
107.180059505,S1-C0,Retiring,18.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
107.180059505,S1-C0,Frontend_Bound.Frontend_Latency,17.55,% Slots,,rs_events.empty_end,0.00,5.34,<==
107.180059505,S1-C0,Bad_Speculation.Branch_Mispredicts,14.68,% Slots,,br_misp_retired.all_branches,0.00,5.08,
107.180059505,S1-C0,Retiring.Microcode_Sequencer,15.45,% Slots,,idq.ms_uops,0.00,5.34,
107.180059505,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.33,
107.180059505,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
107.180059505,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.36,% Clocks,,idq.ms_switches,0.00,5.33,
107.180059505,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
107.180059505,S1-C1,Frontend_Bound,27.36,% Slots,,,0.00,5.34,
107.180059505,S1-C1,Backend_Bound,48.00,% Slots,,,0.00,5.34,
107.180059505,S1-C1,Retiring,20.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
107.180059505,S1-C1,Frontend_Bound.Frontend_Latency,23.20,% Slots,,rs_events.empty_end,0.00,5.33,
107.180059505,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.48,% Slots,,,0.00,5.34,
107.180059505,S1-C1,Retiring.Microcode_Sequencer,8.79,% Slots,,idq.ms_uops,0.00,5.34,
107.180059505,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
107.180059505,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.92,% Clocks,,idq.ms_switches,0.00,5.33,
107.180059505,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.85,% Core_Clocks,,,0.00,5.06,
107.180059505,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,<==
107.180059505,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
107.180059505,S1-C2,Frontend_Bound,20.80,% Slots,,,0.00,5.34,
107.180059505,S1-C2,Backend_Bound,49.98,% Slots,,,0.00,5.34,
107.180059505,S1-C2,Retiring,18.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
107.180059505,S1-C2,Frontend_Bound.Frontend_Bandwidth,25.21,% Slots,,,0.00,5.34,
107.180059505,S1-C2,Backend_Bound.Core_Bound,102.40,% Slots,,,0.00,5.07,
107.180059505,S1-C2,Retiring.Microcode_Sequencer,13.93,% Slots,,idq.ms_uops,0.00,5.34,
107.180059505,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.38,% Clocks,,idq.ms_switches,0.00,5.33,
107.180059505,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.55,% Core_Clocks,,,0.00,5.06,
107.180059505,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.07,% Clocks,,,0.00,5.33,<==
107.180059505,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
107.180059505,S1-C3,Frontend_Bound,33.38,% Slots,,,0.00,5.34,
107.180059505,S1-C3,Backend_Bound,15.22,% Slots,,,0.00,5.34,
107.180059505,S1-C3,Retiring,43.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
107.180059505,S1-C3,Frontend_Bound.Frontend_Latency,17.84,% Slots,,rs_events.empty_end,0.00,5.34,
107.180059505,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.81,% Slots,,,0.00,5.34,
107.180059505,S1-C3,Retiring.Microcode_Sequencer,2.10,% Slots,,idq.ms_uops,0.00,5.34,<==
107.180059505,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.01,% Clocks,,,0.00,5.33,
107.180059505,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
107.180059505,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.68,% Clocks,,idq.ms_switches,0.00,5.33,
107.180059505,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
107.180059505,S1-C4,Frontend_Bound,37.92,% Slots,,,0.00,5.34,
107.180059505,S1-C4,Backend_Bound,38.07,% Slots,,,0.00,5.34,
107.180059505,S1-C4,Retiring,30.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
107.180059505,S1-C4,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.33,
107.180059505,S1-C4,Frontend_Bound.Frontend_Bandwidth,35.32,% Slots,,,0.00,5.34,
107.180059505,S1-C4,Backend_Bound.Memory_Bound,13.72,% Slots,,,0.00,5.07,
107.180059505,S1-C4,Backend_Bound.Core_Bound,24.35,% Slots,,,0.00,5.07,<==
107.180059505,S1-C4,Retiring.Microcode_Sequencer,9.38,% Slots,,idq.ms_uops,0.00,5.34,
107.180059505,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.86,% Clocks,,,0.00,5.33,
107.180059505,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
107.180059505,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.09,% Clocks,,idq.ms_switches,0.00,5.33,
107.180059505,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.62,% Core_Clocks,,,0.00,5.06,
107.180059505,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
107.180059505,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
107.180059505,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
107.180059505,S1-C5,Frontend_Bound,37.72,% Slots,,,0.00,5.34,
107.180059505,S1-C5,Backend_Bound,38.39,% Slots,,,0.00,5.34,
107.180059505,S1-C5,Retiring,19.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
107.180059505,S1-C5,Frontend_Bound.Frontend_Latency,21.80,% Slots,,rs_events.empty_end,0.00,5.33,
107.180059505,S1-C5,Frontend_Bound.Frontend_Bandwidth,19.55,% Slots,,,0.00,5.34,
107.180059505,S1-C5,Backend_Bound.Memory_Bound,14.94,% Slots,,,0.00,5.07,
107.180059505,S1-C5,Backend_Bound.Core_Bound,23.45,% Slots,,,0.00,5.07,
107.180059505,S1-C5,Retiring.Microcode_Sequencer,15.83,% Slots,,idq.ms_uops,0.00,5.34,
107.180059505,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.34,
107.180059505,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
107.180059505,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.23,% Clocks,,idq.ms_switches,0.00,5.34,
107.180059505,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.86,% Core_Clocks,,,0.00,5.06,
107.180059505,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
107.180059505,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
107.180059505,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.42,% Clocks,,,0.00,5.33,<==
107.180059505,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
107.180059505,S1-C6,Frontend_Bound,30.64,% Slots,,,0.00,5.34,
107.180059505,S1-C6,Backend_Bound,44.43,% Slots,,,0.00,5.34,<==
107.180059505,S1-C6,Retiring,18.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
107.180059505,S1-C6,Frontend_Bound.Frontend_Latency,21.63,% Slots,,rs_events.empty_end,0.00,5.33,
107.180059505,S1-C6,Backend_Bound.Memory_Bound,24.13,% Slots,,,0.00,5.07,
107.180059505,S1-C6,Backend_Bound.Core_Bound,20.29,% Slots,,,0.00,5.07,
107.180059505,S1-C6,Retiring.Microcode_Sequencer,14.20,% Slots,,idq.ms_uops,0.00,5.34,
107.180059505,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.34,
107.180059505,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
107.180059505,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.03,% Clocks,,idq.ms_switches,0.00,5.34,
107.180059505,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
107.180059505,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
107.180059505,S1-C7,Frontend_Bound,29.28,% Slots,,,0.00,5.34,
107.180059505,S1-C7,Backend_Bound,35.72,% Slots,,,0.00,5.34,
107.180059505,S1-C7,Frontend_Bound.Frontend_Latency,16.85,% Slots,,rs_events.empty_end,0.00,5.34,
107.180059505,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.14,% Slots,,,0.00,5.34,
107.180059505,S1-C7,Backend_Bound.Memory_Bound,13.89,% Slots,,,0.00,5.07,
107.180059505,S1-C7,Backend_Bound.Core_Bound,21.83,% Slots,,,0.00,5.07,<==
107.180059505,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.34,
107.180059505,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
107.180059505,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.63,% Core_Clocks,,,0.00,5.06,
107.180059505,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.69,% Core_Clocks,,,0.00,5.33,
107.180059505,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
107.180059505,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.46,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
107.180059505,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
107.180059505,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
107.180059505,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
107.180059505,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
107.180059505,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
107.180059505,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
107.180059505,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
107.180059505,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
107.180059505,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
107.180059505,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
107.180059505,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
107.180059505,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
107.180059505,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
107.180059505,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
107.180059505,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
107.180059505,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
107.180059505,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
