// Seed: 510965914
module module_0;
  assign id_1 = id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  uwire id_18 = id_8;
  assign id_9 = 1;
  assign id_5 = 1;
  id_19 :
  assert property (@* id_9.id_12)
    if (1);
    else if (id_18)
      @(1)
        cover (id_8)
          if (1) id_19 <= id_14 - 1;
          else;
    else id_16 <= 1;
  module_0 modCall_1 ();
  always $display;
  initial disable id_20;
  wire id_21;
  assign (strong1, strong0) id_15 = id_12;
  initial begin : LABEL_0
    id_20[1'b0] = id_3;
  end
  wire id_22;
endmodule
