// Seed: 1459995256
module module_0 (
    input  uwire id_0,
    output tri   id_1
);
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    output wand id_2,
    input tri1 id_3,
    input supply0 id_4,
    output tri id_5,
    input wand id_6,
    input wire id_7
    , id_10,
    input tri1 id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_0 #(
    parameter id_10 = 32'd27,
    parameter id_2  = 32'd98
) (
    input supply1 id_0,
    input supply0 id_1,
    input wand _id_2,
    input tri id_3,
    input tri id_4,
    output supply1 id_5,
    input supply0 id_6,
    input uwire id_7,
    output uwire id_8,
    input wand id_9,
    input supply0 module_2,
    input wire id_11
);
  wire [1 : id_10  ==  1] id_13;
  wire \id_14 ;
  wire id_15;
  assign id_8 = 1'b0;
  wire id_16;
  wire ["" : id_2  ==  -1] id_17;
  module_0 modCall_1 (
      id_6,
      id_8
  );
  assign modCall_1.id_0 = 0;
endmodule
