Y. Bonhomme , P. Girard , L. Guiller , C. Landrault , S. Pravossoudovitch , A. Virazel, Design of Routing-Constrained Low Power Scan Chains, Proceedings of the conference on Design, automation and test in Europe, p.10062, February 16-20, 2004
Y. Bonhomme , P. Girard , C. Landrault , S. Pravossoudovitch, Power Driven Chaining of Flip-Flops in Scan Architectures, Proceedings of the 2002 IEEE International Test Conference, p.796, October 07-10, 2002
Y. Bonhomme , P. Girard , L. Guiller , C. Landrault , S. Pravossoudovitch, A Gated Clock Scheme for Low Power Scan Testing of Logic ICs or Embedded Cores, Proceedings of the 10th Asian Test Symposium, p.253, November 19-21, 2001
Bonhomme, Y., Girard, P., Guiller, L., Landrault, C., and Pravossoudovitch, S.2003. Efficient scan chain design for power minimization during scan testing under routing constraint. InProceedings of the IEEE International Test Conference.488--493.
Bushnell, M. and Agrawal, V.2000. Essentials of Electronic Testing. Kluwer Academic Publishers.
Anshuman Chandra , Rohit Kapur, Bounded Adjacent Fill for Low Capture Power Scan Testing, Proceedings of the 26th IEEE VLSI Test Symposium, p.131-138, April 27-May 01, 2008[doi>10.1109/VTS.2008.47]
Xiaoding Chen , Michael S. Hsiao, Energy-Efficient Logic BIST Based on State Correlation Analysis, Proceedings of the 21st IEEE VLSI Test Symposium, p.267, April 27-May 01, 2003
V. Dabholkar , S. Chakravarty , I. Pomeranz , S. Reddy, Techniques for minimizing power dissipation in scan and combinational circuits during test application, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.12, p.1325-1333, November 2006[doi>10.1109/43.736572]
Patrick Girard, Survey of Low-Power Testing of VLSI Circuits, IEEE Design & Test, v.19 n.3, p.82-92, May 2002[doi>10.1109/MDT.2002.1003802]
Mokhtar Hirech , James Beausang , Xinli Gu, A new approach to scan chain reordering using physical design information, Proceedings of the 1998 IEEE International Test Conference, p.348, October 18-22, 1998
Tsung-Chu Huang , Kuen-Jong Lee, A token scan architecture for low power testing, Proceedings of the IEEE International Test Conference 2001, p.660-669, October 30-November 01, 2001
Jia Li , Qiang Xu , Yu Hu , Xiaowei Li, iFill: an impact-oriented X-filling method for shift- and capture-power reduction in at-speed scan-based testing, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403663]
Lin, S. P., Lee, C. L., Chen, J. E., Chen, J.-J., Luo, K.-L., and Wu, W.-C.2006. A multilayer data copy scheme for low cost test with controlled scan-in power for multiple scan chain designs. InProceedings of the IEEE International Test Conference.
Samy Makar, A layout-based approach for ordering scan chain flip-flops, Proceedings of the 1998 IEEE International Test Conference, p.341-347, October 18-22, 1998
Grzegorz Mrugalski , Janusz Rajski , Dariusz Czysz , Jerzy Tyszer, New test data decompressor for low power applications, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278617]
Remersaro, S., Lin, X., Zhang, Z., Reddy, S. M., Pomeranz, I., and Rajski, J.2006. Preferred fill: A scalable method to reduce capture power for scan based designs. InProceedings of the IEEE International Test Conference.
P. Rosinger , B. M. Al-Hashimi , N. Nicolici, Scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.7, p.1142-1153, November 2006[doi>10.1109/TCAD.2004.829797]
Ranganathan Sankaralingam , Nur A. Touba, Controlling Peak Power During Scan Testing, Proceedings of the 20th IEEE VLSI Test Symposium, p.153, April 28-May 02, 2002
Ranganathan Sankaralingam , Rama Rao Oruganti , Nur A. Touba, Static Compaction Techniques to Control Scan Vector Power Dissipation, Proceedings of the 18th IEEE VLSI Test Symposium, p.35, April 30-May 04, 2000
Ranganathan Sankaralingam , Nur A. Toubas , Bahram Pouya, Reducing Power Dissipation during Test Using Scan Chain Disable, Proceedings of the 19th IEEE VLSI Test Symposium, p.319, March 29-April 03, 2001
Jayashree Saxena , Kenneth M. Butler , Lee Whetsel., An analysis of power reduction techniques in scan testing, Proceedings of the IEEE International Test Conference 2001, p.670-677, October 30-November 01, 2001
Sinanoglu, O. and Orailoglu, A.2003. Modeling scan chain modifications for scan-in test power minimization. InProceedings of the IEEE International Test Conference.
Sinanoglu, O., Bayraktaroglu, I., and Orailoglu, A.1998. Scan power reduction through test data transition frequency analysis.IEEE Trans. Comput.-Aid. Des.,1325--1333.
Xiaoqing Wen , Yoshiyuki Yamashita , Seiji Kajihara , Laung-Terng Wang , Kewal K. Saluja , Kozo Kinoshita, On Low-Capture-Power Test Generation for Scan Testing, Proceedings of the 23rd IEEE Symposium on VLSI Test, p.265-270, May 01-05, 2005[doi>10.1109/VTS.2005.60]
Lee Whetsel, Adapting Scan Architectures for Low Power Operation, Proceedings of the 2000 IEEE International Test Conference, p.863, October 03-05, 2000
Zorian, Y.1993. A distributed bist control scheme for complex vlsi devices. InProceedings of the IEEE VLSI Test Symposium.4--9.
