
---------- Begin Simulation Statistics ----------
final_tick                               1616117627697                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 230539                       # Simulator instruction rate (inst/s)
host_mem_usage                                4390316                       # Number of bytes of host memory used
host_op_rate                                   461661                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7470.77                       # Real time elapsed on the host
host_tick_rate                              216325393                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1722306352                       # Number of instructions simulated
sim_ops                                    3448962279                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.616118                       # Number of seconds simulated
sim_ticks                                1616117627697                       # Number of ticks simulated
system.cpu.Branches                         368559031                       # Number of branches fetched
system.cpu.committedInsts                  1722306352                       # Number of instructions committed
system.cpu.committedOps                    3448962279                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                   534203058                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         17306                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                   394421889                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          4137                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                  2148925925                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           128                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                       3875581852                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               3875581851.997602                       # Number of busy cycles
system.cpu.num_cc_register_reads           1235987030                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           689749311                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    147393946                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               12058918                       # Number of float alu accesses
system.cpu.num_fp_insts                      12058918                       # number of float instructions
system.cpu.num_fp_register_reads             19608284                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            10242761                       # number of times the floating registers were written
system.cpu.num_func_calls                   201678776                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002398                       # Number of idle cycles
system.cpu.num_int_alu_accesses            3424358974                       # Number of integer alu accesses
system.cpu.num_int_insts                   3424358974                       # number of integer instructions
system.cpu.num_int_register_reads          7395299396                       # number of times the integer registers were read
system.cpu.num_int_register_writes         2664371810                       # number of times the integer registers were written
system.cpu.num_load_insts                   534129327                       # Number of load instructions
system.cpu.num_mem_refs                     928540871                       # number of memory refs
system.cpu.num_store_insts                  394411544                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass              10164666      0.29%      0.29% # Class of executed instruction
system.cpu.op_class::IntAlu                2501103518     72.52%     72.81% # Class of executed instruction
system.cpu.op_class::IntMult                   267645      0.01%     72.82% # Class of executed instruction
system.cpu.op_class::IntDiv                    640815      0.02%     72.84% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183553      0.01%     72.84% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     72.84% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     72.84% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     72.84% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     72.84% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     72.84% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     72.84% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     72.84% # Class of executed instruction
system.cpu.op_class::SimdAdd                   918564      0.03%     72.87% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     72.87% # Class of executed instruction
system.cpu.op_class::SimdAlu                  1657164      0.05%     72.92% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1386      0.00%     72.92% # Class of executed instruction
system.cpu.op_class::SimdCvt                  2742970      0.08%     73.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                 2742601      0.08%     73.08% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     73.08% # Class of executed instruction
system.cpu.op_class::MemRead                531226497     15.40%     88.48% # Class of executed instruction
system.cpu.op_class::MemWrite               394053021     11.43%     99.91% # Class of executed instruction
system.cpu.op_class::FloatMemRead             2902830      0.08%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             358523      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 3448963939                       # Class of executed instruction
system.cpu.toL2Bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_requests      1772205                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops         2321                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_requests      3545434                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.tot_snoops         2321                       # Total number of snoops made to the snoop filter.
system.cpu.toL3Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL3Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL3Bus.snoop_filter.hit_single_requests       948702                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL3Bus.snoop_filter.hit_single_snoops         1436                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL3Bus.snoop_filter.tot_requests      1901947                       # Total number of requests made to the snoop filter.
system.cpu.toL3Bus.snoop_filter.tot_snoops         1436                       # Total number of snoops made to the snoop filter.
system.cpu.workload.numSyscalls                 92668                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       925973                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1868843                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1616117627697                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             693850                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       654136                       # Transaction distribution
system.membus.trans_dist::CleanEvict           271837                       # Transaction distribution
system.membus.trans_dist::ReadExReq            249020                       # Transaction distribution
system.membus.trans_dist::ReadExResp           249020                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        693850                       # Transaction distribution
system.membus.pkt_count_system.cpu.l3cache.mem_side::system.mem_ctrls.port      2811713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l3cache.mem_side::total      2811713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2811713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l3cache.mem_side::system.mem_ctrls.port    102208384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l3cache.mem_side::total    102208384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               102208384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            942870                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  942870    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              942870                       # Request fanout histogram
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           417                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1616117627697                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          85696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       60257984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           60343680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        85696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         85696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.cpu.data     41864704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41864704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1339                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          941531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              942870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data         654136                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             654136                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             53026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          37285642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              37338668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        53026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            53026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         25904491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             25904491                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            53026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         63190133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             63243159                       # Total bandwidth to/from this memory (bytes/s)
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1616117627697                       # Cumulative time (in ticks) in various power states
system.cpu.l3cache.pwrStateResidencyTicks::UNDEFINED 1616117627697                       # Cumulative time (in ticks) in various power states
system.cpu.l3cache.demand_hits::.cpu.inst            2                       # number of demand (read+write) hits
system.cpu.l3cache.demand_hits::.cpu.data        10373                       # number of demand (read+write) hits
system.cpu.l3cache.demand_hits::total           10375                       # number of demand (read+write) hits
system.cpu.l3cache.overall_hits::.cpu.inst            2                       # number of overall hits
system.cpu.l3cache.overall_hits::.cpu.data        10373                       # number of overall hits
system.cpu.l3cache.overall_hits::total          10375                       # number of overall hits
system.cpu.l3cache.demand_misses::.cpu.inst         1339                       # number of demand (read+write) misses
system.cpu.l3cache.demand_misses::.cpu.data       941531                       # number of demand (read+write) misses
system.cpu.l3cache.demand_misses::total        942870                       # number of demand (read+write) misses
system.cpu.l3cache.overall_misses::.cpu.inst         1339                       # number of overall misses
system.cpu.l3cache.overall_misses::.cpu.data       941531                       # number of overall misses
system.cpu.l3cache.overall_misses::total       942870                       # number of overall misses
system.cpu.l3cache.demand_accesses::.cpu.inst         1341                       # number of demand (read+write) accesses
system.cpu.l3cache.demand_accesses::.cpu.data       951904                       # number of demand (read+write) accesses
system.cpu.l3cache.demand_accesses::total       953245                       # number of demand (read+write) accesses
system.cpu.l3cache.overall_accesses::.cpu.inst         1341                       # number of overall (read+write) accesses
system.cpu.l3cache.overall_accesses::.cpu.data       951904                       # number of overall (read+write) accesses
system.cpu.l3cache.overall_accesses::total       953245                       # number of overall (read+write) accesses
system.cpu.l3cache.demand_miss_rate::.cpu.inst     0.998509                       # miss rate for demand accesses
system.cpu.l3cache.demand_miss_rate::.cpu.data     0.989103                       # miss rate for demand accesses
system.cpu.l3cache.demand_miss_rate::total     0.989116                       # miss rate for demand accesses
system.cpu.l3cache.overall_miss_rate::.cpu.inst     0.998509                       # miss rate for overall accesses
system.cpu.l3cache.overall_miss_rate::.cpu.data     0.989103                       # miss rate for overall accesses
system.cpu.l3cache.overall_miss_rate::total     0.989116                       # miss rate for overall accesses
system.cpu.l3cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l3cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l3cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l3cache.writebacks::.writebacks       654136                       # number of writebacks
system.cpu.l3cache.writebacks::total           654136                       # number of writebacks
system.cpu.l3cache.replacements                926975                       # number of replacements
system.cpu.l3cache.WritebackDirty_hits::.cpu.data       677598                       # number of WritebackDirty hits
system.cpu.l3cache.WritebackDirty_hits::total       677598                       # number of WritebackDirty hits
system.cpu.l3cache.WritebackDirty_accesses::.cpu.data       677598                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l3cache.WritebackDirty_accesses::total       677598                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l3cache.ReadExReq_hits::.cpu.data          134                       # number of ReadExReq hits
system.cpu.l3cache.ReadExReq_hits::total          134                       # number of ReadExReq hits
system.cpu.l3cache.ReadExReq_misses::.cpu.data       249020                       # number of ReadExReq misses
system.cpu.l3cache.ReadExReq_misses::total       249020                       # number of ReadExReq misses
system.cpu.l3cache.ReadExReq_accesses::.cpu.data       249154                       # number of ReadExReq accesses(hits+misses)
system.cpu.l3cache.ReadExReq_accesses::total       249154                       # number of ReadExReq accesses(hits+misses)
system.cpu.l3cache.ReadExReq_miss_rate::.cpu.data     0.999462                       # miss rate for ReadExReq accesses
system.cpu.l3cache.ReadExReq_miss_rate::total     0.999462                       # miss rate for ReadExReq accesses
system.cpu.l3cache.ReadSharedReq_hits::.cpu.inst            2                       # number of ReadSharedReq hits
system.cpu.l3cache.ReadSharedReq_hits::.cpu.data        10239                       # number of ReadSharedReq hits
system.cpu.l3cache.ReadSharedReq_hits::total        10241                       # number of ReadSharedReq hits
system.cpu.l3cache.ReadSharedReq_misses::.cpu.inst         1339                       # number of ReadSharedReq misses
system.cpu.l3cache.ReadSharedReq_misses::.cpu.data       692511                       # number of ReadSharedReq misses
system.cpu.l3cache.ReadSharedReq_misses::total       693850                       # number of ReadSharedReq misses
system.cpu.l3cache.ReadSharedReq_accesses::.cpu.inst         1341                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l3cache.ReadSharedReq_accesses::.cpu.data       702750                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l3cache.ReadSharedReq_accesses::total       704091                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.998509                       # miss rate for ReadSharedReq accesses
system.cpu.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.985430                       # miss rate for ReadSharedReq accesses
system.cpu.l3cache.ReadSharedReq_miss_rate::total     0.985455                       # miss rate for ReadSharedReq accesses
system.cpu.l3cache.tags.pwrStateResidencyTicks::UNDEFINED 1616117627697                       # Cumulative time (in ticks) in various power states
system.cpu.l3cache.tags.tagsinuse        16187.735934                       # Cycle average of tags in use
system.cpu.l3cache.tags.total_refs            1901513                       # Total number of references to valid blocks.
system.cpu.l3cache.tags.sampled_refs           943359                       # Sample count of references to valid blocks.
system.cpu.l3cache.tags.avg_refs             2.015683                       # Average number of references to valid blocks.
system.cpu.l3cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu.l3cache.tags.occ_blocks::.cpu.inst    41.331888                       # Average occupied blocks per requestor
system.cpu.l3cache.tags.occ_blocks::.cpu.data 16146.404047                       # Average occupied blocks per requestor
system.cpu.l3cache.tags.occ_percent::.cpu.inst     0.002523                       # Average percentage of cache occupancy
system.cpu.l3cache.tags.occ_percent::.cpu.data     0.985498                       # Average percentage of cache occupancy
system.cpu.l3cache.tags.occ_percent::total     0.988021                       # Average percentage of cache occupancy
system.cpu.l3cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.cpu.l3cache.tags.age_task_id_blocks_1024::0          249                       # Occupied blocks per task id
system.cpu.l3cache.tags.age_task_id_blocks_1024::1         1328                       # Occupied blocks per task id
system.cpu.l3cache.tags.age_task_id_blocks_1024::2        14807                       # Occupied blocks per task id
system.cpu.l3cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l3cache.tags.tag_accesses         31374511                       # Number of tag accesses
system.cpu.l3cache.tags.data_accesses        31374511                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1616117627697                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2148924515                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2148924515                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2148924515                       # number of overall hits
system.cpu.icache.overall_hits::total      2148924515                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1410                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1410                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1410                       # number of overall misses
system.cpu.icache.overall_misses::total          1410                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2148925925                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2148925925                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2148925925                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2148925925                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          898                       # number of writebacks
system.cpu.icache.writebacks::total               898                       # number of writebacks
system.cpu.icache.replacements                    898                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2148924515                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2148924515                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1410                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1410                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2148925925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2148925925                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1616117627697                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.993272                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2148925925                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1410                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1524060.939716                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.993272                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       17191408810                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      17191408810                       # Number of data accesses
system.cpu.toL3Bus.pwrStateResidencyTicks::UNDEFINED 1616117627697                       # Cumulative time (in ticks) in various power states
system.cpu.toL3Bus.trans_dist::ReadResp        704091                       # Transaction distribution
system.cpu.toL3Bus.trans_dist::WritebackDirty       677598                       # Transaction distribution
system.cpu.toL3Bus.trans_dist::CleanEvict       271104                       # Transaction distribution
system.cpu.toL3Bus.trans_dist::ReadExReq       249154                       # Transaction distribution
system.cpu.toL3Bus.trans_dist::ReadExResp       249154                       # Transaction distribution
system.cpu.toL3Bus.trans_dist::ReadSharedReq       704091                       # Transaction distribution
system.cpu.toL3Bus.pkt_count_system.cpu.l2cache.mem_side::system.cpu.l3cache.cpu_side      2855192                       # Packet count per connected master and slave (bytes)
system.cpu.toL3Bus.pkt_size_system.cpu.l2cache.mem_side::system.cpu.l3cache.cpu_side    104373952                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL3Bus.snoops                      926975                       # Total snoops (count)
system.cpu.toL3Bus.snoopTraffic              41864704                       # Total snoop traffic (bytes)
system.cpu.toL3Bus.snoop_fanout::samples      1880220                       # Request fanout histogram
system.cpu.toL3Bus.snoop_fanout::mean        0.000764                       # Request fanout histogram
system.cpu.toL3Bus.snoop_fanout::stdev       0.027625                       # Request fanout histogram
system.cpu.toL3Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL3Bus.snoop_fanout::0            1878784     99.92%     99.92% # Request fanout histogram
system.cpu.toL3Bus.snoop_fanout::1               1436      0.08%    100.00% # Request fanout histogram
system.cpu.toL3Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL3Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL3Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.toL3Bus.snoop_fanout::total        1880220                       # Request fanout histogram
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1616117627697                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6672                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1616117627697                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1616117627697                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1616117627697                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1616117627697                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1616117627697                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1616117627697                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    926850720                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        926850720                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    926851468                       # number of overall hits
system.cpu.dcache.overall_hits::total       926851468                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1771737                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1771737                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1771819                       # number of overall misses
system.cpu.dcache.overall_misses::total       1771819                       # number of overall misses
system.cpu.dcache.demand_accesses::.cpu.data    928622457                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    928622457                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    928623287                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    928623287                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001908                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001908                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001908                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001908                       # miss rate for overall accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1261404                       # number of writebacks
system.cpu.dcache.writebacks::total           1261404                       # number of writebacks
system.cpu.dcache.replacements                1771307                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    532691092                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       532691092                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1511136                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1511136                       # number of ReadReq misses
system.cpu.dcache.ReadReq_accesses::.cpu.data    534202228                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    534202228                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002829                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_hits::.cpu.data    394159628                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      394159628                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       260601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       260601                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.cpu.data    394420229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    394420229                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000661                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000661                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_hits::.cpu.data          748                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           748                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           82                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           82                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          830                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          830                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.098795                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.098795                       # miss rate for SoftPFReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1616117627697                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.990933                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           928623287                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1771819                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            524.107308                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle               834                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.990933                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        7430758115                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       7430758115                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 1616117627697                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.demand_hits::.cpu.inst           69                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data       819915                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total          819984                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           69                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data       819915                       # number of overall hits
system.cpu.l2cache.overall_hits::total         819984                       # number of overall hits
system.cpu.l2cache.demand_misses::.cpu.inst         1341                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data       951904                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total        953245                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst         1341                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data       951904                       # number of overall misses
system.cpu.l2cache.overall_misses::total       953245                       # number of overall misses
system.cpu.l2cache.demand_accesses::.cpu.inst         1410                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data      1771819                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      1773229                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst         1410                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data      1771819                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      1773229                       # number of overall (read+write) accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.951064                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.537247                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.537576                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.951064                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.537247                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.537576                       # miss rate for overall accesses
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks       677598                       # number of writebacks
system.cpu.l2cache.writebacks::total           677598                       # number of writebacks
system.cpu.l2cache.replacements                949817                       # number of replacements
system.cpu.l2cache.WritebackDirty_hits::.cpu.data      1261404                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      1261404                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_accesses::.cpu.data      1261404                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      1261404                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.cpu.inst          897                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total          897                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_accesses::.cpu.inst          897                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total          897                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.ReadExReq_hits::.cpu.data        11447                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total        11447                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data       249154                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       249154                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_accesses::.cpu.data       260601                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       260601                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data     0.956075                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.956075                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_hits::.cpu.inst           69                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total           69                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_misses::.cpu.inst         1341                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total         1341                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_accesses::.cpu.inst         1410                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total         1410                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_miss_rate::.cpu.inst     0.951064                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.951064                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data       808468                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total       808468                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data       702750                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total       702750                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data      1511218                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      1511218                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.465022                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.465022                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 1616117627697                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         4095.095150                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            3545317                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs           953913                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             3.716604                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst     5.290604                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data  4089.804546                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.001292                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.998487                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.999779                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          316                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1         1326                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         2453                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         57680841                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        57680841                       # Number of data accesses
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 1616117627697                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.trans_dist::ReadResp       1512628                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty      1261404                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean          898                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict       509903                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq       260601                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp       260601                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq         1410                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq      1511218                       # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         3718                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      5314945                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total           5318663                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       147712                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    194126272                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total          194273984                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops                      951253                       # Total snoops (count)
system.cpu.toL2Bus.snoopTraffic              43366272                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples      2724482                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        0.000852                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.029181                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0            2722160     99.91%     99.91% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1               2322      0.09%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total        2724482                       # Request fanout histogram

---------- End Simulation Statistics   ----------
