
MS_LW_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000510  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000698  08000698  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000698  08000698  00010698  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800069c  0800069c  0001069c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  080006a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  7 .bss          00000020  2000000c  2000000c  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2000002c  2000002c  0002000c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000028b7  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000962  00000000  00000000  000228f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000310  00000000  00000000  00023258  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000002a8  00000000  00000000  00023568  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00001301  00000000  00000000  00023810  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000012ef  00000000  00000000  00024b11  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00025e00  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000a54  00000000  00000000  00025e7c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000680 	.word	0x08000680

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08000680 	.word	0x08000680

080001c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b082      	sub	sp, #8
 80001cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001ce:	f000 f8bf 	bl	8000350 <HAL_Init>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
GPIO_Init();
 80001d2:	f000 f831 	bl	8000238 <GPIO_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int seconds = 0;
 80001d6:	2300      	movs	r3, #0
 80001d8:	603b      	str	r3, [r7, #0]
  int count = 0;
 80001da:	2300      	movs	r3, #0
 80001dc:	607b      	str	r3, [r7, #4]

		  seconds++;
*/
/////////////////////////////////////////////////////////////////
	     // Lab 2.3
	  if(GPIOA-> IDR & 0x00000001){
 80001de:	4b14      	ldr	r3, [pc, #80]	; (8000230 <main+0x68>)
 80001e0:	691b      	ldr	r3, [r3, #16]
 80001e2:	f003 0301 	and.w	r3, r3, #1
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d009      	beq.n	80001fe <main+0x36>
		  while(GPIOA-> IDR & 0x00000001);
 80001ea:	bf00      	nop
 80001ec:	4b10      	ldr	r3, [pc, #64]	; (8000230 <main+0x68>)
 80001ee:	691b      	ldr	r3, [r3, #16]
 80001f0:	f003 0301 	and.w	r3, r3, #1
 80001f4:	2b00      	cmp	r3, #0
 80001f6:	d1f9      	bne.n	80001ec <main+0x24>
	  		  count++;
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	3301      	adds	r3, #1
 80001fc:	607b      	str	r3, [r7, #4]
	  }
	  if (count % 2 == 0) {
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	f003 0301 	and.w	r3, r3, #1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d104      	bne.n	8000212 <main+0x4a>
		  GPIOD-> ODR &= 0x00000000;
 8000208:	4b0a      	ldr	r3, [pc, #40]	; (8000234 <main+0x6c>)
 800020a:	695b      	ldr	r3, [r3, #20]
 800020c:	4b09      	ldr	r3, [pc, #36]	; (8000234 <main+0x6c>)
 800020e:	2200      	movs	r2, #0
 8000210:	615a      	str	r2, [r3, #20]
	  }
	  if (count % 2 == 1) {
 8000212:	687b      	ldr	r3, [r7, #4]
 8000214:	2b00      	cmp	r3, #0
 8000216:	f003 0301 	and.w	r3, r3, #1
 800021a:	bfb8      	it	lt
 800021c:	425b      	neglt	r3, r3
 800021e:	2b01      	cmp	r3, #1
 8000220:	d1dd      	bne.n	80001de <main+0x16>
		  GPIOD-> ODR |= 0x00002000;
 8000222:	4a04      	ldr	r2, [pc, #16]	; (8000234 <main+0x6c>)
 8000224:	4b03      	ldr	r3, [pc, #12]	; (8000234 <main+0x6c>)
 8000226:	695b      	ldr	r3, [r3, #20]
 8000228:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800022c:	6153      	str	r3, [r2, #20]
	  if(GPIOA-> IDR & 0x00000001){
 800022e:	e7d6      	b.n	80001de <main+0x16>
 8000230:	40020000 	.word	0x40020000
 8000234:	40020c00 	.word	0x40020c00

08000238 <GPIO_Init>:
    Error_Handler();
  }
}

/* USER CODE BEGIN 4 */
void GPIO_Init(void) {
 8000238:	b480      	push	{r7}
 800023a:	af00      	add	r7, sp, #0
	//	enable the clock of PortA and PortD
		RCC->AHB1ENR = 0x00000009;          //peripheral clock enable register
 800023c:	4b0d      	ldr	r3, [pc, #52]	; (8000274 <GPIO_Init+0x3c>)
 800023e:	2209      	movs	r2, #9
 8000240:	631a      	str	r2, [r3, #48]	; 0x30

		GPIOD-> MODER = 0x55000000;			//12,13,14,15 pins digital output
 8000242:	4b0d      	ldr	r3, [pc, #52]	; (8000278 <GPIO_Init+0x40>)
 8000244:	f04f 42aa 	mov.w	r2, #1426063360	; 0x55000000
 8000248:	601a      	str	r2, [r3, #0]
		GPIOD-> OTYPER = 0x00000000;		//12,13,14,15 pins Push pull
 800024a:	4b0b      	ldr	r3, [pc, #44]	; (8000278 <GPIO_Init+0x40>)
 800024c:	2200      	movs	r2, #0
 800024e:	605a      	str	r2, [r3, #4]
		GPIOD-> OSPEEDR = 0xFF000000;		//12,13,14,15 pins 100MHz
 8000250:	4b09      	ldr	r3, [pc, #36]	; (8000278 <GPIO_Init+0x40>)
 8000252:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8000256:	609a      	str	r2, [r3, #8]
		GPIOD-> PUPDR = 0x00000000;			//12,13,14,15 pins no pull
 8000258:	4b07      	ldr	r3, [pc, #28]	; (8000278 <GPIO_Init+0x40>)
 800025a:	2200      	movs	r2, #0
 800025c:	60da      	str	r2, [r3, #12]

		GPIOD->ODR = 0x00000000;            // port output date register -- set bits 12-15 register to 0
 800025e:	4b06      	ldr	r3, [pc, #24]	; (8000278 <GPIO_Init+0x40>)
 8000260:	2200      	movs	r2, #0
 8000262:	615a      	str	r2, [r3, #20]
		GPIOA->IDR = 0x00000001;            // – port input data register
 8000264:	4b05      	ldr	r3, [pc, #20]	; (800027c <GPIO_Init+0x44>)
 8000266:	2201      	movs	r2, #1
 8000268:	611a      	str	r2, [r3, #16]
}
 800026a:	bf00      	nop
 800026c:	46bd      	mov	sp, r7
 800026e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000272:	4770      	bx	lr
 8000274:	40023800 	.word	0x40023800
 8000278:	40020c00 	.word	0x40020c00
 800027c:	40020000 	.word	0x40020000

08000280 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b082      	sub	sp, #8
 8000284:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000286:	2300      	movs	r3, #0
 8000288:	607b      	str	r3, [r7, #4]
 800028a:	4a10      	ldr	r2, [pc, #64]	; (80002cc <HAL_MspInit+0x4c>)
 800028c:	4b0f      	ldr	r3, [pc, #60]	; (80002cc <HAL_MspInit+0x4c>)
 800028e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000290:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000294:	6453      	str	r3, [r2, #68]	; 0x44
 8000296:	4b0d      	ldr	r3, [pc, #52]	; (80002cc <HAL_MspInit+0x4c>)
 8000298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800029a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800029e:	607b      	str	r3, [r7, #4]
 80002a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80002a2:	2300      	movs	r3, #0
 80002a4:	603b      	str	r3, [r7, #0]
 80002a6:	4a09      	ldr	r2, [pc, #36]	; (80002cc <HAL_MspInit+0x4c>)
 80002a8:	4b08      	ldr	r3, [pc, #32]	; (80002cc <HAL_MspInit+0x4c>)
 80002aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80002b0:	6413      	str	r3, [r2, #64]	; 0x40
 80002b2:	4b06      	ldr	r3, [pc, #24]	; (80002cc <HAL_MspInit+0x4c>)
 80002b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002ba:	603b      	str	r3, [r7, #0]
 80002bc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80002be:	2007      	movs	r0, #7
 80002c0:	f000 f95c 	bl	800057c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002c4:	bf00      	nop
 80002c6:	3708      	adds	r7, #8
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bd80      	pop	{r7, pc}
 80002cc:	40023800 	.word	0x40023800

080002d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002d0:	b480      	push	{r7}
 80002d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80002d4:	e7fe      	b.n	80002d4 <NMI_Handler+0x4>

080002d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002d6:	b480      	push	{r7}
 80002d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002da:	e7fe      	b.n	80002da <HardFault_Handler+0x4>

080002dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002dc:	b480      	push	{r7}
 80002de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80002e0:	e7fe      	b.n	80002e0 <MemManage_Handler+0x4>

080002e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002e2:	b480      	push	{r7}
 80002e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80002e6:	e7fe      	b.n	80002e6 <BusFault_Handler+0x4>

080002e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002e8:	b480      	push	{r7}
 80002ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80002ec:	e7fe      	b.n	80002ec <UsageFault_Handler+0x4>

080002ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80002ee:	b480      	push	{r7}
 80002f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80002f2:	bf00      	nop
 80002f4:	46bd      	mov	sp, r7
 80002f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fa:	4770      	bx	lr

080002fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80002fc:	b480      	push	{r7}
 80002fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000300:	bf00      	nop
 8000302:	46bd      	mov	sp, r7
 8000304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000308:	4770      	bx	lr

0800030a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800030a:	b480      	push	{r7}
 800030c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800030e:	bf00      	nop
 8000310:	46bd      	mov	sp, r7
 8000312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000316:	4770      	bx	lr

08000318 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000318:	b580      	push	{r7, lr}
 800031a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800031c:	f000 f86a 	bl	80003f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000320:	bf00      	nop
 8000322:	bd80      	pop	{r7, pc}

08000324 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000324:	b480      	push	{r7}
 8000326:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000328:	4a08      	ldr	r2, [pc, #32]	; (800034c <SystemInit+0x28>)
 800032a:	4b08      	ldr	r3, [pc, #32]	; (800034c <SystemInit+0x28>)
 800032c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000330:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000334:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000338:	4b04      	ldr	r3, [pc, #16]	; (800034c <SystemInit+0x28>)
 800033a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800033e:	609a      	str	r2, [r3, #8]
#endif
}
 8000340:	bf00      	nop
 8000342:	46bd      	mov	sp, r7
 8000344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000348:	4770      	bx	lr
 800034a:	bf00      	nop
 800034c:	e000ed00 	.word	0xe000ed00

08000350 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000354:	4a0e      	ldr	r2, [pc, #56]	; (8000390 <HAL_Init+0x40>)
 8000356:	4b0e      	ldr	r3, [pc, #56]	; (8000390 <HAL_Init+0x40>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800035e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000360:	4a0b      	ldr	r2, [pc, #44]	; (8000390 <HAL_Init+0x40>)
 8000362:	4b0b      	ldr	r3, [pc, #44]	; (8000390 <HAL_Init+0x40>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800036a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800036c:	4a08      	ldr	r2, [pc, #32]	; (8000390 <HAL_Init+0x40>)
 800036e:	4b08      	ldr	r3, [pc, #32]	; (8000390 <HAL_Init+0x40>)
 8000370:	681b      	ldr	r3, [r3, #0]
 8000372:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000376:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000378:	2003      	movs	r0, #3
 800037a:	f000 f8ff 	bl	800057c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800037e:	2000      	movs	r0, #0
 8000380:	f000 f808 	bl	8000394 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000384:	f7ff ff7c 	bl	8000280 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000388:	2300      	movs	r3, #0
}
 800038a:	4618      	mov	r0, r3
 800038c:	bd80      	pop	{r7, pc}
 800038e:	bf00      	nop
 8000390:	40023c00 	.word	0x40023c00

08000394 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000394:	b580      	push	{r7, lr}
 8000396:	b082      	sub	sp, #8
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800039c:	4b12      	ldr	r3, [pc, #72]	; (80003e8 <HAL_InitTick+0x54>)
 800039e:	681a      	ldr	r2, [r3, #0]
 80003a0:	4b12      	ldr	r3, [pc, #72]	; (80003ec <HAL_InitTick+0x58>)
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	4619      	mov	r1, r3
 80003a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80003aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80003ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80003b2:	4618      	mov	r0, r3
 80003b4:	f000 f909 	bl	80005ca <HAL_SYSTICK_Config>
 80003b8:	4603      	mov	r3, r0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d001      	beq.n	80003c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80003be:	2301      	movs	r3, #1
 80003c0:	e00e      	b.n	80003e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	2b0f      	cmp	r3, #15
 80003c6:	d80a      	bhi.n	80003de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80003c8:	2200      	movs	r2, #0
 80003ca:	6879      	ldr	r1, [r7, #4]
 80003cc:	f04f 30ff 	mov.w	r0, #4294967295
 80003d0:	f000 f8df 	bl	8000592 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80003d4:	4a06      	ldr	r2, [pc, #24]	; (80003f0 <HAL_InitTick+0x5c>)
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80003da:	2300      	movs	r3, #0
 80003dc:	e000      	b.n	80003e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80003de:	2301      	movs	r3, #1
}
 80003e0:	4618      	mov	r0, r3
 80003e2:	3708      	adds	r7, #8
 80003e4:	46bd      	mov	sp, r7
 80003e6:	bd80      	pop	{r7, pc}
 80003e8:	20000000 	.word	0x20000000
 80003ec:	20000008 	.word	0x20000008
 80003f0:	20000004 	.word	0x20000004

080003f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80003f4:	b480      	push	{r7}
 80003f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80003f8:	4b06      	ldr	r3, [pc, #24]	; (8000414 <HAL_IncTick+0x20>)
 80003fa:	781b      	ldrb	r3, [r3, #0]
 80003fc:	461a      	mov	r2, r3
 80003fe:	4b06      	ldr	r3, [pc, #24]	; (8000418 <HAL_IncTick+0x24>)
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	4413      	add	r3, r2
 8000404:	4a04      	ldr	r2, [pc, #16]	; (8000418 <HAL_IncTick+0x24>)
 8000406:	6013      	str	r3, [r2, #0]
}
 8000408:	bf00      	nop
 800040a:	46bd      	mov	sp, r7
 800040c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000410:	4770      	bx	lr
 8000412:	bf00      	nop
 8000414:	20000008 	.word	0x20000008
 8000418:	20000028 	.word	0x20000028

0800041c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800041c:	b480      	push	{r7}
 800041e:	b085      	sub	sp, #20
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	f003 0307 	and.w	r3, r3, #7
 800042a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800042c:	4b0c      	ldr	r3, [pc, #48]	; (8000460 <__NVIC_SetPriorityGrouping+0x44>)
 800042e:	68db      	ldr	r3, [r3, #12]
 8000430:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000432:	68ba      	ldr	r2, [r7, #8]
 8000434:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000438:	4013      	ands	r3, r2
 800043a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800043c:	68fb      	ldr	r3, [r7, #12]
 800043e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000440:	68bb      	ldr	r3, [r7, #8]
 8000442:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000444:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000448:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800044c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800044e:	4a04      	ldr	r2, [pc, #16]	; (8000460 <__NVIC_SetPriorityGrouping+0x44>)
 8000450:	68bb      	ldr	r3, [r7, #8]
 8000452:	60d3      	str	r3, [r2, #12]
}
 8000454:	bf00      	nop
 8000456:	3714      	adds	r7, #20
 8000458:	46bd      	mov	sp, r7
 800045a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800045e:	4770      	bx	lr
 8000460:	e000ed00 	.word	0xe000ed00

08000464 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000468:	4b04      	ldr	r3, [pc, #16]	; (800047c <__NVIC_GetPriorityGrouping+0x18>)
 800046a:	68db      	ldr	r3, [r3, #12]
 800046c:	0a1b      	lsrs	r3, r3, #8
 800046e:	f003 0307 	and.w	r3, r3, #7
}
 8000472:	4618      	mov	r0, r3
 8000474:	46bd      	mov	sp, r7
 8000476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800047a:	4770      	bx	lr
 800047c:	e000ed00 	.word	0xe000ed00

08000480 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000480:	b480      	push	{r7}
 8000482:	b083      	sub	sp, #12
 8000484:	af00      	add	r7, sp, #0
 8000486:	4603      	mov	r3, r0
 8000488:	6039      	str	r1, [r7, #0]
 800048a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800048c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000490:	2b00      	cmp	r3, #0
 8000492:	db0a      	blt.n	80004aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000494:	490d      	ldr	r1, [pc, #52]	; (80004cc <__NVIC_SetPriority+0x4c>)
 8000496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800049a:	683a      	ldr	r2, [r7, #0]
 800049c:	b2d2      	uxtb	r2, r2
 800049e:	0112      	lsls	r2, r2, #4
 80004a0:	b2d2      	uxtb	r2, r2
 80004a2:	440b      	add	r3, r1
 80004a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80004a8:	e00a      	b.n	80004c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80004aa:	4909      	ldr	r1, [pc, #36]	; (80004d0 <__NVIC_SetPriority+0x50>)
 80004ac:	79fb      	ldrb	r3, [r7, #7]
 80004ae:	f003 030f 	and.w	r3, r3, #15
 80004b2:	3b04      	subs	r3, #4
 80004b4:	683a      	ldr	r2, [r7, #0]
 80004b6:	b2d2      	uxtb	r2, r2
 80004b8:	0112      	lsls	r2, r2, #4
 80004ba:	b2d2      	uxtb	r2, r2
 80004bc:	440b      	add	r3, r1
 80004be:	761a      	strb	r2, [r3, #24]
}
 80004c0:	bf00      	nop
 80004c2:	370c      	adds	r7, #12
 80004c4:	46bd      	mov	sp, r7
 80004c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ca:	4770      	bx	lr
 80004cc:	e000e100 	.word	0xe000e100
 80004d0:	e000ed00 	.word	0xe000ed00

080004d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80004d4:	b480      	push	{r7}
 80004d6:	b089      	sub	sp, #36	; 0x24
 80004d8:	af00      	add	r7, sp, #0
 80004da:	60f8      	str	r0, [r7, #12]
 80004dc:	60b9      	str	r1, [r7, #8]
 80004de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80004e0:	68fb      	ldr	r3, [r7, #12]
 80004e2:	f003 0307 	and.w	r3, r3, #7
 80004e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80004e8:	69fb      	ldr	r3, [r7, #28]
 80004ea:	f1c3 0307 	rsb	r3, r3, #7
 80004ee:	2b04      	cmp	r3, #4
 80004f0:	bf28      	it	cs
 80004f2:	2304      	movcs	r3, #4
 80004f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80004f6:	69fb      	ldr	r3, [r7, #28]
 80004f8:	3304      	adds	r3, #4
 80004fa:	2b06      	cmp	r3, #6
 80004fc:	d902      	bls.n	8000504 <NVIC_EncodePriority+0x30>
 80004fe:	69fb      	ldr	r3, [r7, #28]
 8000500:	3b03      	subs	r3, #3
 8000502:	e000      	b.n	8000506 <NVIC_EncodePriority+0x32>
 8000504:	2300      	movs	r3, #0
 8000506:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000508:	2201      	movs	r2, #1
 800050a:	69bb      	ldr	r3, [r7, #24]
 800050c:	fa02 f303 	lsl.w	r3, r2, r3
 8000510:	1e5a      	subs	r2, r3, #1
 8000512:	68bb      	ldr	r3, [r7, #8]
 8000514:	401a      	ands	r2, r3
 8000516:	697b      	ldr	r3, [r7, #20]
 8000518:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800051a:	2101      	movs	r1, #1
 800051c:	697b      	ldr	r3, [r7, #20]
 800051e:	fa01 f303 	lsl.w	r3, r1, r3
 8000522:	1e59      	subs	r1, r3, #1
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000528:	4313      	orrs	r3, r2
         );
}
 800052a:	4618      	mov	r0, r3
 800052c:	3724      	adds	r7, #36	; 0x24
 800052e:	46bd      	mov	sp, r7
 8000530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000534:	4770      	bx	lr
	...

08000538 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	3b01      	subs	r3, #1
 8000544:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000548:	d301      	bcc.n	800054e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800054a:	2301      	movs	r3, #1
 800054c:	e00f      	b.n	800056e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800054e:	4a0a      	ldr	r2, [pc, #40]	; (8000578 <SysTick_Config+0x40>)
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	3b01      	subs	r3, #1
 8000554:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000556:	210f      	movs	r1, #15
 8000558:	f04f 30ff 	mov.w	r0, #4294967295
 800055c:	f7ff ff90 	bl	8000480 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000560:	4b05      	ldr	r3, [pc, #20]	; (8000578 <SysTick_Config+0x40>)
 8000562:	2200      	movs	r2, #0
 8000564:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000566:	4b04      	ldr	r3, [pc, #16]	; (8000578 <SysTick_Config+0x40>)
 8000568:	2207      	movs	r2, #7
 800056a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800056c:	2300      	movs	r3, #0
}
 800056e:	4618      	mov	r0, r3
 8000570:	3708      	adds	r7, #8
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	e000e010 	.word	0xe000e010

0800057c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b082      	sub	sp, #8
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000584:	6878      	ldr	r0, [r7, #4]
 8000586:	f7ff ff49 	bl	800041c <__NVIC_SetPriorityGrouping>
}
 800058a:	bf00      	nop
 800058c:	3708      	adds	r7, #8
 800058e:	46bd      	mov	sp, r7
 8000590:	bd80      	pop	{r7, pc}

08000592 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000592:	b580      	push	{r7, lr}
 8000594:	b086      	sub	sp, #24
 8000596:	af00      	add	r7, sp, #0
 8000598:	4603      	mov	r3, r0
 800059a:	60b9      	str	r1, [r7, #8]
 800059c:	607a      	str	r2, [r7, #4]
 800059e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80005a0:	2300      	movs	r3, #0
 80005a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80005a4:	f7ff ff5e 	bl	8000464 <__NVIC_GetPriorityGrouping>
 80005a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80005aa:	687a      	ldr	r2, [r7, #4]
 80005ac:	68b9      	ldr	r1, [r7, #8]
 80005ae:	6978      	ldr	r0, [r7, #20]
 80005b0:	f7ff ff90 	bl	80004d4 <NVIC_EncodePriority>
 80005b4:	4602      	mov	r2, r0
 80005b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80005ba:	4611      	mov	r1, r2
 80005bc:	4618      	mov	r0, r3
 80005be:	f7ff ff5f 	bl	8000480 <__NVIC_SetPriority>
}
 80005c2:	bf00      	nop
 80005c4:	3718      	adds	r7, #24
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bd80      	pop	{r7, pc}

080005ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80005ca:	b580      	push	{r7, lr}
 80005cc:	b082      	sub	sp, #8
 80005ce:	af00      	add	r7, sp, #0
 80005d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80005d2:	6878      	ldr	r0, [r7, #4]
 80005d4:	f7ff ffb0 	bl	8000538 <SysTick_Config>
 80005d8:	4603      	mov	r3, r0
}
 80005da:	4618      	mov	r0, r3
 80005dc:	3708      	adds	r7, #8
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
	...

080005e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80005e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800061c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80005e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80005ea:	e003      	b.n	80005f4 <LoopCopyDataInit>

080005ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80005ec:	4b0c      	ldr	r3, [pc, #48]	; (8000620 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80005ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80005f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80005f2:	3104      	adds	r1, #4

080005f4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80005f4:	480b      	ldr	r0, [pc, #44]	; (8000624 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80005f6:	4b0c      	ldr	r3, [pc, #48]	; (8000628 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80005f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80005fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80005fc:	d3f6      	bcc.n	80005ec <CopyDataInit>
  ldr  r2, =_sbss
 80005fe:	4a0b      	ldr	r2, [pc, #44]	; (800062c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000600:	e002      	b.n	8000608 <LoopFillZerobss>

08000602 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000602:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000604:	f842 3b04 	str.w	r3, [r2], #4

08000608 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000608:	4b09      	ldr	r3, [pc, #36]	; (8000630 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800060a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800060c:	d3f9      	bcc.n	8000602 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800060e:	f7ff fe89 	bl	8000324 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000612:	f000 f811 	bl	8000638 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000616:	f7ff fdd7 	bl	80001c8 <main>
  bx  lr    
 800061a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800061c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000620:	080006a0 	.word	0x080006a0
  ldr  r0, =_sdata
 8000624:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000628:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 800062c:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8000630:	2000002c 	.word	0x2000002c

08000634 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000634:	e7fe      	b.n	8000634 <ADC_IRQHandler>
	...

08000638 <__libc_init_array>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	4e0d      	ldr	r6, [pc, #52]	; (8000670 <__libc_init_array+0x38>)
 800063c:	4c0d      	ldr	r4, [pc, #52]	; (8000674 <__libc_init_array+0x3c>)
 800063e:	1ba4      	subs	r4, r4, r6
 8000640:	10a4      	asrs	r4, r4, #2
 8000642:	2500      	movs	r5, #0
 8000644:	42a5      	cmp	r5, r4
 8000646:	d109      	bne.n	800065c <__libc_init_array+0x24>
 8000648:	4e0b      	ldr	r6, [pc, #44]	; (8000678 <__libc_init_array+0x40>)
 800064a:	4c0c      	ldr	r4, [pc, #48]	; (800067c <__libc_init_array+0x44>)
 800064c:	f000 f818 	bl	8000680 <_init>
 8000650:	1ba4      	subs	r4, r4, r6
 8000652:	10a4      	asrs	r4, r4, #2
 8000654:	2500      	movs	r5, #0
 8000656:	42a5      	cmp	r5, r4
 8000658:	d105      	bne.n	8000666 <__libc_init_array+0x2e>
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000660:	4798      	blx	r3
 8000662:	3501      	adds	r5, #1
 8000664:	e7ee      	b.n	8000644 <__libc_init_array+0xc>
 8000666:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800066a:	4798      	blx	r3
 800066c:	3501      	adds	r5, #1
 800066e:	e7f2      	b.n	8000656 <__libc_init_array+0x1e>
 8000670:	08000698 	.word	0x08000698
 8000674:	08000698 	.word	0x08000698
 8000678:	08000698 	.word	0x08000698
 800067c:	0800069c 	.word	0x0800069c

08000680 <_init>:
 8000680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000682:	bf00      	nop
 8000684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000686:	bc08      	pop	{r3}
 8000688:	469e      	mov	lr, r3
 800068a:	4770      	bx	lr

0800068c <_fini>:
 800068c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800068e:	bf00      	nop
 8000690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000692:	bc08      	pop	{r3}
 8000694:	469e      	mov	lr, r3
 8000696:	4770      	bx	lr
