Model Technology ModelSim DE vlog 10.7c Compiler 2018.08 Aug 17 2018
Start time: 18:12:12 on Oct 22,2024
vlog "+define+RANDSEED=3" -work __work alu.v alu_control.v br_control.v carry_1b.v carry_4b.v cla_16b.v cla_4b.v clkrst.v control.v decode.v dff.v execute.v extension.v fetch.v fullAdder_1b.v left_shift_rot.v memory.v memory2c.v nand2.v nor2.v not1.v overflow.v proc.v proc_hier.v proc_hier_bench.v regFile.v regFile_bypass.v regFile_bypass_hier.v register.v right_shift_rot_log.v shifter.v wb.v xor2.v 
-- Compiling module alu
-- Compiling module alu_control
-- Compiling module br_control
-- Compiling module carry_1b
-- Compiling module carry_4b
-- Compiling module cla_16b
-- Compiling module cla_4b
-- Compiling module clkrst
-- Compiling module control
-- Compiling module decode
-- Compiling module dff
-- Compiling module execute
-- Compiling module extension
-- Compiling module fetch
-- Compiling module fullAdder_1b
-- Compiling module left_shift_rot
-- Compiling module memory
-- Compiling module memory2c
-- Compiling module nand2
-- Compiling module nor2
-- Compiling module not1
-- Compiling module overflow
-- Compiling module proc
-- Compiling module proc_hier
-- Compiling module proc_hier_bench
-- Compiling module regFile
-- Compiling module regFile_bypass
-- Compiling module regFile_bypass_hier
-- Compiling module register
-- Compiling module right_shift_rot_log
-- Compiling module shifter
-- Compiling module wb
-- Compiling module xor2

Top level modules:
	proc_hier_bench
	regFile_bypass_hier
End time: 18:12:12 on Oct 22,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:13 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:13 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_addi.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:14 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:14 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_andn.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:15 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:15 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_andni.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:16 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:16 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_beqz.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:17 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 29900 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:17 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_bgez.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:18 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 20500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:18 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_bltz.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:20 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 28300 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:20 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_bnez.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:21 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 22500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:21 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_btr.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:22 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 5100 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:24 on Oct 22,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_jal.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:24 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 1900 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:25 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_jalr.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:26 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 11500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:26 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_j.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:27 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 1900 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:28 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_jr.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:28 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 11500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:29 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_lbi.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:29 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:30 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_ld.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:30 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 5100 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:30 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_rol.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:32 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:32 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_roli.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:33 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:33 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_ror.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:34 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:34 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_rori.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:35 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:35 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_sco.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:37 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:37 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_seq.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:38 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:38 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_slbi.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:40 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:40 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_sle.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:41 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:41 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_sll.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:43 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:43 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_slli.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:44 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:45 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_slt.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:46 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:46 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_srl.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:47 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:48 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_srli.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:49 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:49 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_st.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:51 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 5100 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:51 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_stu.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:53 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 5100 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:53 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_sub.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:54 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:54 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_subi.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:55 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:56 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_xor.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:57 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:57 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_1_xori.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:12:59 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:12:59 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_add.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:00 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:00 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_addi.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:01 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:01 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_andn.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:03 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:03 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_andni.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:04 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:04 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_beqz.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:05 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 28300 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:05 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_bgez.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:06 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 21900 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:07 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_bltz.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:10 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 23300 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:10 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_bnez.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:12 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 22500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:12 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_btr.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:14 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 5100 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:14 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_jal.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:15 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 1900 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:15 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_jalr.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:16 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 11500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:16 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_j.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:17 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 1900 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:17 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_jr.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:18 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 11500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:18 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_lbi.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:19 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:19 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_ld.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:21 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 5100 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:21 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_rol.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:22 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:23 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_roli.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:24 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:24 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_ror.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:25 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:25 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_rori.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:26 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:26 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_sco.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:27 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:28 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_seq.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:29 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:29 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_slbi.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:30 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:31 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_sle.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:32 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:32 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_sll.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:33 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:33 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_slli.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:35 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:35 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_slt.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:36 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:36 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_srl.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:37 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:37 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_srli.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:39 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:40 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_st.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:40 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 5100 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:40 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_stu.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:43 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 5100 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:43 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_sub.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:44 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:44 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_subi.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:46 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:46 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_xor.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:47 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:47 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_2_xori.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:50 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:50 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_add.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:51 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:51 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_addi.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:52 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:53 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_andn.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:53 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:54 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_andni.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:56 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:56 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_beqz.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:57 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 30300 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:57 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_bgez.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:13:59 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 18700 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:13:59 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_bltz.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:00 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 16100 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:00 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_bnez.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:01 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 19500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:02 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_btr.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:02 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 5100 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:02 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_jal.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:03 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 1900 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:04 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_jalr.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:05 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 11500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:05 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_j.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:07 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 1900 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:08 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_jr.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:09 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 11500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:10 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_lbi.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:10 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:11 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_ld.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:11 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 5100 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:12 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_rol.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:13 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:13 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_roli.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:14 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:14 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_ror.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:16 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:17 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_rori.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:19 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:19 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_sco.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:22 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:22 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_seq.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:23 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:23 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_slbi.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:25 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:25 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_sle.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:27 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:27 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_sll.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:29 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:29 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_slli.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:30 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:30 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_slt.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:32 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:33 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_srl.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:33 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:34 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_srli.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:35 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:35 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_st.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:36 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 5100 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:36 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_stu.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:37 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 5100 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:37 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_sub.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:38 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:38 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_subi.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:40 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:40 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_xor.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:41 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:41 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_3_xori.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:43 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:44 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_4_add.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:44 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:45 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_4_addi.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:45 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:46 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_4_andn.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:46 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:47 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_4_andni.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:47 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:48 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_4_beqz.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:49 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 28500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:49 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_4_bgez.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:50 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 22900 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:50 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_4_bltz.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:52 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 26300 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:52 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_4_bnez.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:53 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 22700 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:53 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_4_btr.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:55 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 5100 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:55 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_4_jal.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:56 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 1900 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:57 on Oct 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_4_jalr.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:58 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 11500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:58 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_4_j.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:14:59 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 1900 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:14:59 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_4_jr.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:15:00 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 11500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:15:00 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_4_lbi.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:15:02 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:15:02 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_4_ld.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:15:04 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 5100 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 18:15:04 on Oct 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/rand_simple/t_4_rol.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
Reading pref.tcl

# 10.7c

# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 18:15:05 on Oct 22,2024
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.15.0-124-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.control
# Loading __work.br_control
# Loading __work.fetch
# Loading __work.register
# Loading __work.memory2c
# Loading __work.decode
# Loading __work.regFile_bypass
# Loading __work.regFile
# Loading __work.extension
# Loading __work.alu_control
# Loading __work.execute
# Loading __work.alu
# Loading __work.shifter
# Loading __work.left_shift_rot
# Loading __work.right_shift_rot_log
# Loading __work.cla_16b
# Loading __work.cla_4b
# Loading __work.fullAdder_1b
# Loading __work.xor2
# Loading __work.nand2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.carry_4b
# Loading __work.carry_1b
# Loading __work.overflow
# Loading __work.memory
# Loading __work.wb
# Loading __work.dff
# log -howmany -rec /* 
# 1836
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(97)
#    Time: 3500 ns  Iteration: 1  Instance: /proc_hier_bench
Full name to pass to Assemble.java: /u/s/i/sinclair/courses/cs552/spring2022/handouts/testprograms/public/inst_tests/add_0.asm
Created the following files
loadfile_0.img
loadfile_1.img
loadfile_2.img
loadfile_3.img
loadfile_all.img
loadfile.lst
