/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [11:0] _04_;
  wire celloutsig_0_0z;
  wire [41:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire [14:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_70z;
  reg [7:0] celloutsig_0_71z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [15:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [18:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_16z;
  wire [22:0] celloutsig_1_17z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[70] ? in_data[4] : in_data[53]);
  assign celloutsig_0_5z = !(_00_ ? in_data[84] : in_data[11]);
  assign celloutsig_1_7z = !(celloutsig_1_5z[2] ? celloutsig_1_2z : celloutsig_1_3z);
  assign celloutsig_1_8z = !(celloutsig_1_0z[3] ? celloutsig_1_7z : celloutsig_1_5z[0]);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_1_14z = ~((celloutsig_1_9z | celloutsig_1_4z) & (celloutsig_1_10z | celloutsig_1_12z[0]));
  assign celloutsig_0_9z = ~((in_data[81] | in_data[29]) & (celloutsig_0_5z | celloutsig_0_3z[10]));
  assign celloutsig_0_17z = ~((celloutsig_0_12z | celloutsig_0_11z[0]) & (celloutsig_0_7z | _03_));
  assign celloutsig_0_19z = ~((in_data[32] | celloutsig_0_9z) & (celloutsig_0_7z | celloutsig_0_9z));
  assign celloutsig_0_12z = celloutsig_0_0z | ~(celloutsig_0_10z[18]);
  assign celloutsig_1_6z = in_data[172] | celloutsig_1_1z;
  assign celloutsig_1_1z = in_data[122] ^ celloutsig_1_0z[1];
  assign celloutsig_1_2z = celloutsig_1_0z[3] ^ celloutsig_1_0z[1];
  reg [11:0] _18_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 12'h000;
    else _18_ <= { in_data[7:5], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign { _01_, _04_[10:6], _00_, _04_[4:2], _03_, _02_ } = _18_;
  assign celloutsig_0_70z = celloutsig_0_16z & celloutsig_0_21z[7:4];
  assign celloutsig_1_0z = in_data[129:126] & in_data[156:153];
  assign celloutsig_1_5z = { celloutsig_1_0z[0], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z } & { in_data[109], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_12z = { in_data[177:168], celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z } & in_data[180:165];
  assign celloutsig_1_15z = in_data[130:112] & { celloutsig_1_12z[11:4], celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_0_10z = { in_data[46:11], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z } & { in_data[84:48], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_16z = in_data[8:5] & celloutsig_0_10z[35:32];
  assign celloutsig_0_24z = { _01_, _04_[10:6], _00_, _04_[4], celloutsig_0_0z, celloutsig_0_6z } & { celloutsig_0_10z[9:2], celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } / { 1'h1, _04_[2], _03_, celloutsig_0_5z };
  assign celloutsig_0_20z = { celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_18z } / { 1'h1, celloutsig_0_10z[35:31], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_3z = { celloutsig_1_0z[2:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } < in_data[176:170];
  assign celloutsig_1_4z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z } < { celloutsig_1_0z[3], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_5z[3], celloutsig_1_1z, celloutsig_1_8z } < in_data[158:156];
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_6z } < { celloutsig_1_17z[5], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_14z = celloutsig_0_13z[2:0] < { celloutsig_0_10z[29], celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_1_16z = { celloutsig_1_12z[15:6], celloutsig_1_4z } * { celloutsig_1_15z[16:7], celloutsig_1_13z };
  assign celloutsig_0_7z = { _04_[7:6], _00_, _04_[4:3], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z } !== { in_data[47:40], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_13z = { celloutsig_1_11z[6:4], celloutsig_1_0z, celloutsig_1_9z } !== celloutsig_1_11z[7:0];
  assign celloutsig_0_3z = in_data[16:2] | { in_data[20:7], celloutsig_0_2z };
  assign celloutsig_0_6z = | { in_data[7:2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_2z = | { in_data[65:63], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_27z = ~^ { celloutsig_0_24z[8:4], celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_1_10z = ^ { celloutsig_1_0z[3:1], celloutsig_1_4z };
  assign celloutsig_0_18z = ^ in_data[28:7];
  assign celloutsig_0_11z = celloutsig_0_8z[3:1] << { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_21z = celloutsig_0_20z << in_data[93:86];
  assign celloutsig_1_11z = { in_data[146:138], celloutsig_1_6z } - { celloutsig_1_0z[3:1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_30z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_6z } ~^ celloutsig_0_3z[6:2];
  assign celloutsig_0_13z = celloutsig_0_3z[13:10] ~^ { celloutsig_0_11z[1:0], celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_1_17z = { celloutsig_1_12z[10:9], celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_9z } ^ { celloutsig_1_11z[7:4], celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_16z };
  assign celloutsig_1_18z = { celloutsig_1_17z[22:9], celloutsig_1_8z } ^ { celloutsig_1_15z[14:4], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_7z };
  always_latch
    if (clkin_data[64]) celloutsig_0_71z = 8'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_71z = { celloutsig_0_30z[2:1], celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_9z };
  assign { _04_[11], _04_[5], _04_[1:0] } = { _01_, _00_, _03_, _02_ };
  assign { out_data[142:128], out_data[96], out_data[35:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
