<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: Dspi_hal</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">Dspi_hal</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:fsl__dspi__hal_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="fsl__dspi__hal_8h.html">fsl_dspi_hal.h</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDspiDataFormatConfig.html">DspiDataFormatConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI data format settings configuration structure.  <a href="structDspiDataFormatConfig.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDspiSlaveConfig.html">DspiSlaveConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI hardware configuration settings for slave mode.  <a href="structDspiSlaveConfig.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDspiBaudRateDivisors.html">DspiBaudRateDivisors</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI baud rate divisors settings configuration structure.  <a href="structDspiBaudRateDivisors.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDspiCommandDataConfig.html">DspiCommandDataConfig</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI command and data configuration structure.  <a href="structDspiCommandDataConfig.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga22d7dd51eeb108e60311c4139d619e12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22d7dd51eeb108e60311c4139d619e12"></a>
typedef enum <a class="el" href="group__dspi__hal.html#ga06b41ab984bc03e6f1eb07988edcb3ea">_dspi_status</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga22d7dd51eeb108e60311c4139d619e12">dspi_status_t</a></td></tr>
<tr class="memdesc:ga22d7dd51eeb108e60311c4139d619e12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error codes for the DSPI driver. <br /></td></tr>
<tr class="separator:ga22d7dd51eeb108e60311c4139d619e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8a31428154823fb3a47109f79f62269"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8a31428154823fb3a47109f79f62269"></a>
typedef enum <a class="el" href="group__dspi__hal.html#ga22d5d3420ce510463f61e41cbe1d1410">_dspi_master_slave_mode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gab8a31428154823fb3a47109f79f62269">dspi_master_slave_mode_t</a></td></tr>
<tr class="memdesc:gab8a31428154823fb3a47109f79f62269"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master or slave configuration. <br /></td></tr>
<tr class="separator:gab8a31428154823fb3a47109f79f62269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959b683effa08cff187f755506526745"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga959b683effa08cff187f755506526745"></a>
typedef enum <a class="el" href="group__dspi__hal.html#ga8324f34ea4af085c11052288fc94983e">_dspi_clock_polarity</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga959b683effa08cff187f755506526745">dspi_clock_polarity_t</a></td></tr>
<tr class="memdesc:ga959b683effa08cff187f755506526745"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI clock polarity configuration for a given CTAR. <br /></td></tr>
<tr class="separator:ga959b683effa08cff187f755506526745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace26aa668a9601c9d79bdd5205f37b14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace26aa668a9601c9d79bdd5205f37b14"></a>
typedef enum <a class="el" href="group__dspi__hal.html#ga648d70d13ec12505a80c423841f53510">_dspi_clock_phase</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gace26aa668a9601c9d79bdd5205f37b14">dspi_clock_phase_t</a></td></tr>
<tr class="memdesc:gace26aa668a9601c9d79bdd5205f37b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI clock phase configuration for a given CTAR. <br /></td></tr>
<tr class="separator:gace26aa668a9601c9d79bdd5205f37b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga536388ab9d8d1b88f7d112a83b769366"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga536388ab9d8d1b88f7d112a83b769366"></a>
typedef enum <a class="el" href="group__dspi__hal.html#gaf1134e11fc318e82a6c15882fdab2760">_dspi_shift_direction</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga536388ab9d8d1b88f7d112a83b769366">dspi_shift_direction_t</a></td></tr>
<tr class="memdesc:ga536388ab9d8d1b88f7d112a83b769366"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI data shifter direction options for a given CTAR. <br /></td></tr>
<tr class="separator:ga536388ab9d8d1b88f7d112a83b769366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2c04fe9fd119bdcc613f4c35095721"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d2c04fe9fd119bdcc613f4c35095721"></a>
typedef enum <a class="el" href="group__dspi__hal.html#ga78060c4222b1affc8e41f937909ee999">_dspi_ctar_selection</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a></td></tr>
<tr class="memdesc:ga8d2c04fe9fd119bdcc613f4c35095721"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Clock and Transfer Attributes Register (CTAR) selection. <br /></td></tr>
<tr class="separator:ga8d2c04fe9fd119bdcc613f4c35095721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5abd30c155a0fa6cc651a6535e8aee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e5abd30c155a0fa6cc651a6535e8aee"></a>
typedef enum <a class="el" href="group__dspi__hal.html#ga1b2a1103a54ad51c35f2bdaa52ac7363">_dspi_pcs_polarity_config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga8e5abd30c155a0fa6cc651a6535e8aee">dspi_pcs_polarity_config_t</a></td></tr>
<tr class="memdesc:ga8e5abd30c155a0fa6cc651a6535e8aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Peripheral Chip Select (PCS) Polarity configuration. <br /></td></tr>
<tr class="separator:ga8e5abd30c155a0fa6cc651a6535e8aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5377cd155b68bf00351fff6e58230062"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5377cd155b68bf00351fff6e58230062"></a>
typedef enum <a class="el" href="group__dspi__hal.html#ga738d1c33c04047440e86e29fabbbba94">_dspi_which_pcs_config</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga5377cd155b68bf00351fff6e58230062">dspi_which_pcs_config_t</a></td></tr>
<tr class="memdesc:ga5377cd155b68bf00351fff6e58230062"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Peripheral Chip Select (PCS) configuration (which PCS to configure) <br /></td></tr>
<tr class="separator:ga5377cd155b68bf00351fff6e58230062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbea989c0426eb1d297b286589e453d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacbea989c0426eb1d297b286589e453d1"></a>
typedef enum <a class="el" href="group__dspi__hal.html#ga02a53597bff1469f0365b74ad7a20237">_dspi_master_sample_point</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gacbea989c0426eb1d297b286589e453d1">dspi_master_sample_point_t</a></td></tr>
<tr class="memdesc:gacbea989c0426eb1d297b286589e453d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Sample Point: Controls when the DSPI master samples SIN in Modified Transfer Format. This field is valid only when CPHA bit in CTAR register is 0. <br /></td></tr>
<tr class="separator:gacbea989c0426eb1d297b286589e453d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b51d4ff135ca4cb541d18e20b2c0995"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b51d4ff135ca4cb541d18e20b2c0995"></a>
typedef enum <a class="el" href="group__dspi__hal.html#gae3f607745b9b2fa245188acbe25877f0">_dspi_fifo</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga4b51d4ff135ca4cb541d18e20b2c0995">dspi_fifo_t</a></td></tr>
<tr class="memdesc:ga4b51d4ff135ca4cb541d18e20b2c0995"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI FIFO selects. <br /></td></tr>
<tr class="separator:ga4b51d4ff135ca4cb541d18e20b2c0995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a47ddde41f47a45d797d000b6f5e6f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a47ddde41f47a45d797d000b6f5e6f8"></a>
typedef enum <a class="el" href="group__dspi__hal.html#gabf58af9938cec54ac95d73644f41e5f4">_dspi_dma_or_int_mode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga8a47ddde41f47a45d797d000b6f5e6f8">dspi_dma_or_int_mode_t</a></td></tr>
<tr class="memdesc:ga8a47ddde41f47a45d797d000b6f5e6f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Tx FIFO Fill and Rx FIFO Drain DMA or Interrupt configuration. <br /></td></tr>
<tr class="separator:ga8a47ddde41f47a45d797d000b6f5e6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59af3ccb7f04892167dc3ddf75cf2696"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59af3ccb7f04892167dc3ddf75cf2696"></a>
typedef enum <a class="el" href="group__dspi__hal.html#ga4ceea9e434ef062f9d1a9f34520143a3">_dspi_status_and_interrupt_request</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga59af3ccb7f04892167dc3ddf75cf2696">dspi_status_and_interrupt_request_t</a></td></tr>
<tr class="memdesc:ga59af3ccb7f04892167dc3ddf75cf2696"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI status flags and interrupt request enable. <br /></td></tr>
<tr class="separator:ga59af3ccb7f04892167dc3ddf75cf2696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga637a55caf13059a9b15922c74b1031fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga637a55caf13059a9b15922c74b1031fe"></a>
typedef enum <a class="el" href="group__dspi__hal.html#ga7840b2a1d0cefe7f4168ab8384ee0e99">_dspi_fifo_counter_pointer</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga637a55caf13059a9b15922c74b1031fe">dspi_fifo_counter_pointer_t</a></td></tr>
<tr class="memdesc:ga637a55caf13059a9b15922c74b1031fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI FIFO counter or pointer defines based on bit positions. <br /></td></tr>
<tr class="separator:ga637a55caf13059a9b15922c74b1031fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf817b2c70ff1e28088181cd418f4528b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf817b2c70ff1e28088181cd418f4528b"></a>
typedef enum <a class="el" href="group__dspi__hal.html#ga86dbb9c380b74c6654a44a73e90573f9">_dspi_delay_type</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaf817b2c70ff1e28088181cd418f4528b">dspi_delay_type_t</a></td></tr>
<tr class="memdesc:gaf817b2c70ff1e28088181cd418f4528b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI delay type selection. <br /></td></tr>
<tr class="separator:gaf817b2c70ff1e28088181cd418f4528b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eeb6e5b9b331a951edcf24c269bdfcd"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structDspiDataFormatConfig.html">DspiDataFormatConfig</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga0eeb6e5b9b331a951edcf24c269bdfcd">dspi_data_format_config_t</a></td></tr>
<tr class="memdesc:ga0eeb6e5b9b331a951edcf24c269bdfcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI data format settings configuration structure.  <a href="#ga0eeb6e5b9b331a951edcf24c269bdfcd">More...</a><br /></td></tr>
<tr class="separator:ga0eeb6e5b9b331a951edcf24c269bdfcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42506023f30bef1b75fbda14adc91c3"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structDspiSlaveConfig.html">DspiSlaveConfig</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gad42506023f30bef1b75fbda14adc91c3">dspi_slave_config_t</a></td></tr>
<tr class="memdesc:gad42506023f30bef1b75fbda14adc91c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI hardware configuration settings for slave mode.  <a href="#gad42506023f30bef1b75fbda14adc91c3">More...</a><br /></td></tr>
<tr class="separator:gad42506023f30bef1b75fbda14adc91c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6426ca15a4ec2fd17077db5a401737e5"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structDspiBaudRateDivisors.html">DspiBaudRateDivisors</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga6426ca15a4ec2fd17077db5a401737e5">dspi_baud_rate_divisors_t</a></td></tr>
<tr class="memdesc:ga6426ca15a4ec2fd17077db5a401737e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI baud rate divisors settings configuration structure.  <a href="#ga6426ca15a4ec2fd17077db5a401737e5">More...</a><br /></td></tr>
<tr class="separator:ga6426ca15a4ec2fd17077db5a401737e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf494c415fa4baf4998efa41992e85ce"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="structDspiCommandDataConfig.html">DspiCommandDataConfig</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaaf494c415fa4baf4998efa41992e85ce">dspi_command_config_t</a></td></tr>
<tr class="memdesc:gaaf494c415fa4baf4998efa41992e85ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI command and data configuration structure.  <a href="#gaaf494c415fa4baf4998efa41992e85ce">More...</a><br /></td></tr>
<tr class="separator:gaaf494c415fa4baf4998efa41992e85ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga06b41ab984bc03e6f1eb07988edcb3ea"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga06b41ab984bc03e6f1eb07988edcb3ea">_dspi_status</a> { <br />
&#160;&#160;<b>kStatus_DSPI_Success</b> = 0, 
<a class="el" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaa9e7142dae4811be5426a39b6ddb40c31">kStatus_DSPI_SlaveTxUnderrun</a>, 
<a class="el" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaaba716de1ad68e6351cd2d26d0985b2e6">kStatus_DSPI_SlaveRxOverrun</a>, 
<a class="el" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaa2509eed6de02d7a5c463d3c7b8b68eef">kStatus_DSPI_Timeout</a>, 
<br />
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaad5ecc8346da4119b8609c6bcb4c57e40">kStatus_DSPI_Busy</a>, 
<a class="el" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaacec0b51b1aaabedb0343cdbb07754d01">kStatus_DSPI_NoTransferInProgress</a>, 
<a class="el" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaa41231c8e5ed53006eaa1a49ed5a5a904">kStatus_DSPI_InvalidBitCount</a>, 
<a class="el" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaa6c53f1865e5e78c67f06ff1238b27fdc">kStatus_DSPI_InvalidInstanceNumber</a>, 
<br />
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga06b41ab984bc03e6f1eb07988edcb3eaac1713712f0410e28da008d714734a6bd">kStatus_DSPI_OutOfRange</a>
<br />
 }<tr class="memdesc:ga06b41ab984bc03e6f1eb07988edcb3ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error codes for the DSPI driver.  <a href="group__dspi__hal.html#ga06b41ab984bc03e6f1eb07988edcb3ea">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga06b41ab984bc03e6f1eb07988edcb3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d5d3420ce510463f61e41cbe1d1410"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga22d5d3420ce510463f61e41cbe1d1410">_dspi_master_slave_mode</a> { <a class="el" href="group__dspi__hal.html#gga22d5d3420ce510463f61e41cbe1d1410abf70091c32d55b88b5cdf4993fd252b6">kDspiMaster</a> = 1, 
<a class="el" href="group__dspi__hal.html#gga22d5d3420ce510463f61e41cbe1d1410aff050dc09b18c67f40105d176c787e0a">kDspiSlave</a> = 0
 }<tr class="memdesc:ga22d5d3420ce510463f61e41cbe1d1410"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI master or slave configuration.  <a href="group__dspi__hal.html#ga22d5d3420ce510463f61e41cbe1d1410">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga22d5d3420ce510463f61e41cbe1d1410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8324f34ea4af085c11052288fc94983e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga8324f34ea4af085c11052288fc94983e">_dspi_clock_polarity</a> { <a class="el" href="group__dspi__hal.html#gga8324f34ea4af085c11052288fc94983eafffdb6de18c3b46c509c406ac7230586">kDspiClockPolarity_ActiveHigh</a> = 0, 
<a class="el" href="group__dspi__hal.html#gga8324f34ea4af085c11052288fc94983ea415b9652394fc6b7c50f5d5377426b13">kDspiClockPolarity_ActiveLow</a> = 1
 }<tr class="memdesc:ga8324f34ea4af085c11052288fc94983e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI clock polarity configuration for a given CTAR.  <a href="group__dspi__hal.html#ga8324f34ea4af085c11052288fc94983e">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga8324f34ea4af085c11052288fc94983e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648d70d13ec12505a80c423841f53510"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga648d70d13ec12505a80c423841f53510">_dspi_clock_phase</a> { <a class="el" href="group__dspi__hal.html#gga648d70d13ec12505a80c423841f53510ada723d5970a0b0a28d96a0e707cabd9c">kDspiClockPhase_FirstEdge</a> = 0, 
<a class="el" href="group__dspi__hal.html#gga648d70d13ec12505a80c423841f53510a4f1c4fe8e246d3a87f60c99d214d8921">kDspiClockPhase_SecondEdge</a> = 1
 }<tr class="memdesc:ga648d70d13ec12505a80c423841f53510"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI clock phase configuration for a given CTAR.  <a href="group__dspi__hal.html#ga648d70d13ec12505a80c423841f53510">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga648d70d13ec12505a80c423841f53510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1134e11fc318e82a6c15882fdab2760"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaf1134e11fc318e82a6c15882fdab2760">_dspi_shift_direction</a> { <a class="el" href="group__dspi__hal.html#ggaf1134e11fc318e82a6c15882fdab2760aed75ebb641f649ff0c4eb77d2624bcf2">kDspiMsbFirst</a> = 0, 
<a class="el" href="group__dspi__hal.html#ggaf1134e11fc318e82a6c15882fdab2760a582f124b275827ec23b5e4a1a70b25a7">kDspiLsbFirst</a> = 1
 }<tr class="memdesc:gaf1134e11fc318e82a6c15882fdab2760"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI data shifter direction options for a given CTAR.  <a href="group__dspi__hal.html#gaf1134e11fc318e82a6c15882fdab2760">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gaf1134e11fc318e82a6c15882fdab2760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78060c4222b1affc8e41f937909ee999"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga78060c4222b1affc8e41f937909ee999">_dspi_ctar_selection</a> { <a class="el" href="group__dspi__hal.html#gga78060c4222b1affc8e41f937909ee999a21d94da5d7c4e6134907fad358147b35">kDspiCtar0</a> = 0, 
<a class="el" href="group__dspi__hal.html#gga78060c4222b1affc8e41f937909ee999a46f7fb3102bd17be1feeec4ef83f9573">kDspiCtar1</a> = 1
 }<tr class="memdesc:ga78060c4222b1affc8e41f937909ee999"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Clock and Transfer Attributes Register (CTAR) selection.  <a href="group__dspi__hal.html#ga78060c4222b1affc8e41f937909ee999">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga78060c4222b1affc8e41f937909ee999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b2a1103a54ad51c35f2bdaa52ac7363"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga1b2a1103a54ad51c35f2bdaa52ac7363">_dspi_pcs_polarity_config</a> { <a class="el" href="group__dspi__hal.html#gga1b2a1103a54ad51c35f2bdaa52ac7363ac82558209fcd03cfcff410f43ccd13df">kDspiPcs_ActiveHigh</a> = 0, 
<a class="el" href="group__dspi__hal.html#gga1b2a1103a54ad51c35f2bdaa52ac7363af89a174f7da2c2d1dd94eaee5f451ac7">kDspiPcs_ActiveLow</a> = 1
 }<tr class="memdesc:ga1b2a1103a54ad51c35f2bdaa52ac7363"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Peripheral Chip Select (PCS) Polarity configuration.  <a href="group__dspi__hal.html#ga1b2a1103a54ad51c35f2bdaa52ac7363">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga1b2a1103a54ad51c35f2bdaa52ac7363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738d1c33c04047440e86e29fabbbba94"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga738d1c33c04047440e86e29fabbbba94">_dspi_which_pcs_config</a> { <br />
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94abf98b398d467bec5ce1332e7769b9c97">kDspiPcs0</a> = 1 &lt;&lt; 0, 
<a class="el" href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94aae6b37fc82d8d2b7425b85dd63172acf">kDspiPcs1</a> = 1 &lt;&lt; 1, 
<a class="el" href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94aa57c28d2307f3a08d2ca37fede94704b">kDspiPcs2</a> = 1 &lt;&lt; 2, 
<a class="el" href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94a009e764ff551a29673559bdf51e68b37">kDspiPcs3</a> = 1 &lt;&lt; 3, 
<br />
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94a68dbb918dfd1398b2b161142e99a2b76">kDspiPcs4</a> = 1 &lt;&lt; 4, 
<a class="el" href="group__dspi__hal.html#gga738d1c33c04047440e86e29fabbbba94a4fa2a14f449a06e76693a89b6861157c">kDspiPcs5</a> = 1 &lt;&lt; 5
<br />
 }<tr class="memdesc:ga738d1c33c04047440e86e29fabbbba94"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Peripheral Chip Select (PCS) configuration (which PCS to configure)  <a href="group__dspi__hal.html#ga738d1c33c04047440e86e29fabbbba94">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga738d1c33c04047440e86e29fabbbba94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a53597bff1469f0365b74ad7a20237"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga02a53597bff1469f0365b74ad7a20237">_dspi_master_sample_point</a> { <a class="el" href="group__dspi__hal.html#gga02a53597bff1469f0365b74ad7a20237a6031fe2cc4a3f05a525ed515736fe8fc">kDspiSckToSin_0Clock</a> = 0, 
<a class="el" href="group__dspi__hal.html#gga02a53597bff1469f0365b74ad7a20237a369e0c0de897725cc26ecbe774c52cea">kDspiSckToSin_1Clock</a> = 1, 
<a class="el" href="group__dspi__hal.html#gga02a53597bff1469f0365b74ad7a20237a22ba66b2d6cfc7ab9e75415894aa457d">kDspiSckToSin_2Clock</a> = 2
 }<tr class="memdesc:ga02a53597bff1469f0365b74ad7a20237"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Sample Point: Controls when the DSPI master samples SIN in Modified Transfer Format. This field is valid only when CPHA bit in CTAR register is 0.  <a href="group__dspi__hal.html#ga02a53597bff1469f0365b74ad7a20237">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga02a53597bff1469f0365b74ad7a20237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f607745b9b2fa245188acbe25877f0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gae3f607745b9b2fa245188acbe25877f0">_dspi_fifo</a> { <a class="el" href="group__dspi__hal.html#ggae3f607745b9b2fa245188acbe25877f0a1bc4ddf8090ce2f77222df8b019b77de">kDspiTxFifo</a> = 0, 
<a class="el" href="group__dspi__hal.html#ggae3f607745b9b2fa245188acbe25877f0a17a12e128e1f01f8024a4de10e7e09d5">kDspiRxFifo</a> = 1
 }<tr class="memdesc:gae3f607745b9b2fa245188acbe25877f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI FIFO selects.  <a href="group__dspi__hal.html#gae3f607745b9b2fa245188acbe25877f0">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gae3f607745b9b2fa245188acbe25877f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf58af9938cec54ac95d73644f41e5f4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gabf58af9938cec54ac95d73644f41e5f4">_dspi_dma_or_int_mode</a> { <a class="el" href="group__dspi__hal.html#ggabf58af9938cec54ac95d73644f41e5f4ae6f189b379c53dc2ddc1ac1b509dae9e">kDspiGenerateIntReq</a> = 0, 
<a class="el" href="group__dspi__hal.html#ggabf58af9938cec54ac95d73644f41e5f4a3bb79d3c56c6110432d38dddef054344">kDspiGenerateDmaReq</a> = 1
 }<tr class="memdesc:gabf58af9938cec54ac95d73644f41e5f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Tx FIFO Fill and Rx FIFO Drain DMA or Interrupt configuration.  <a href="group__dspi__hal.html#gabf58af9938cec54ac95d73644f41e5f4">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:gabf58af9938cec54ac95d73644f41e5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ceea9e434ef062f9d1a9f34520143a3"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga4ceea9e434ef062f9d1a9f34520143a3">_dspi_status_and_interrupt_request</a> { <br />
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3a1250abd2c9532ec9024d4e4589b15c4e">kDspiTxComplete</a> = BP_SPI_RSER_TCF_RE, 
<a class="el" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3a76ae26ce982dc760f34d43ef77aff4df">kDspiTxAndRxStatus</a> = BP_SPI_SR_TXRXS, 
<a class="el" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3ae26e3bb587466c7075af063a5a342b68">kDspiEndOfQueue</a> = BP_SPI_RSER_EOQF_RE, 
<a class="el" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3a9e1094f02be24573437b71f3c64a78cd">kDspiTxFifoUnderflow</a> = BP_SPI_RSER_TFUF_RE, 
<br />
&#160;&#160;<a class="el" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3ac47470dc6b1cd08d73107f4aedb1ffb0">kDspiTxFifoFillRequest</a> = BP_SPI_RSER_TFFF_RE, 
<a class="el" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3add17f34827e8e5921d4c121569534239">kDspiRxFifoOverflow</a> = BP_SPI_RSER_RFOF_RE, 
<a class="el" href="group__dspi__hal.html#gga4ceea9e434ef062f9d1a9f34520143a3a573f7989c51c8a6fe6a48dd6388b32d1">kDspiRxFifoDrainRequest</a> = BP_SPI_RSER_RFDF_RE
<br />
 }<tr class="memdesc:ga4ceea9e434ef062f9d1a9f34520143a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI status flags and interrupt request enable.  <a href="group__dspi__hal.html#ga4ceea9e434ef062f9d1a9f34520143a3">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga4ceea9e434ef062f9d1a9f34520143a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7840b2a1d0cefe7f4168ab8384ee0e99"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga7840b2a1d0cefe7f4168ab8384ee0e99">_dspi_fifo_counter_pointer</a> { <a class="el" href="group__dspi__hal.html#gga7840b2a1d0cefe7f4168ab8384ee0e99ac6931fb9e3b476e6fd89401b83ac3067">kDspiRxFifoPointer</a> = BP_SPI_SR_POPNXTPTR, 
<a class="el" href="group__dspi__hal.html#gga7840b2a1d0cefe7f4168ab8384ee0e99acf7633495ed23f4216d761ae1be426a3">kDspiRxFifoCounter</a> = BP_SPI_SR_RXCTR, 
<a class="el" href="group__dspi__hal.html#gga7840b2a1d0cefe7f4168ab8384ee0e99ae0c9617e48e3fb684e9358ada3925af3">kDspiTxFifoPointer</a> = BP_SPI_SR_TXNXTPTR, 
<a class="el" href="group__dspi__hal.html#gga7840b2a1d0cefe7f4168ab8384ee0e99a4f5aa8b944ed48d343f58caf405d4b2c">kDspiTxFifoCounter</a> = BP_SPI_SR_TXCTR
 }<tr class="memdesc:ga7840b2a1d0cefe7f4168ab8384ee0e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI FIFO counter or pointer defines based on bit positions.  <a href="group__dspi__hal.html#ga7840b2a1d0cefe7f4168ab8384ee0e99">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga7840b2a1d0cefe7f4168ab8384ee0e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86dbb9c380b74c6654a44a73e90573f9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga86dbb9c380b74c6654a44a73e90573f9">_dspi_delay_type</a> { <a class="el" href="group__dspi__hal.html#gga86dbb9c380b74c6654a44a73e90573f9a1b1297e9388df6c83b58ca3bbb3cb267">kDspiPcsToSck</a> = 1, 
<a class="el" href="group__dspi__hal.html#gga86dbb9c380b74c6654a44a73e90573f9ae7abf34372d1fd3044103519f52865c8">kDspiLastSckToPcs</a> = 2, 
<a class="el" href="group__dspi__hal.html#gga86dbb9c380b74c6654a44a73e90573f9a0993c646e3ceed8b6a36ae347592813f">kDspiAfterTransfer</a> = 3
 }<tr class="memdesc:ga86dbb9c380b74c6654a44a73e90573f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI delay type selection.  <a href="group__dspi__hal.html#ga86dbb9c380b74c6654a44a73e90573f9">More...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga86dbb9c380b74c6654a44a73e90573f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga6bd24631b7048622d7cfb8583755a506"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6bd24631b7048622d7cfb8583755a506"></a>
const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>spi_base_addr</b> []</td></tr>
<tr class="separator:ga6bd24631b7048622d7cfb8583755a506"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration</h2></td></tr>
<tr class="memitem:gacd6eeaedf410e9e1f41b5b33649e2f53"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gacd6eeaedf410e9e1f41b5b33649e2f53">DSPI_HAL_Init</a> (uint32_t baseAddr)</td></tr>
<tr class="memdesc:gacd6eeaedf410e9e1f41b5b33649e2f53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restores the DSPI to reset the configuration.  <a href="#gacd6eeaedf410e9e1f41b5b33649e2f53">More...</a><br /></td></tr>
<tr class="separator:gacd6eeaedf410e9e1f41b5b33649e2f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3884240ccf644a9e72baa9bddaf879a9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga3884240ccf644a9e72baa9bddaf879a9">DSPI_HAL_SetBaudRate</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a> whichCtar, uint32_t bitsPerSec, uint32_t sourceClockInHz)</td></tr>
<tr class="memdesc:ga3884240ccf644a9e72baa9bddaf879a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the DSPI baud rate in bits per second.  <a href="#ga3884240ccf644a9e72baa9bddaf879a9">More...</a><br /></td></tr>
<tr class="separator:ga3884240ccf644a9e72baa9bddaf879a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50dd7a2c010f8075d8781a5f11840687"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga50dd7a2c010f8075d8781a5f11840687">DSPI_HAL_SetBaudDivisors</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a> whichCtar, const <a class="el" href="group__dspi__hal.html#ga6426ca15a4ec2fd17077db5a401737e5">dspi_baud_rate_divisors_t</a> *divisors)</td></tr>
<tr class="memdesc:ga50dd7a2c010f8075d8781a5f11840687"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the baud rate divisors manually.  <a href="#ga50dd7a2c010f8075d8781a5f11840687">More...</a><br /></td></tr>
<tr class="separator:ga50dd7a2c010f8075d8781a5f11840687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6204761965cfc6d7ad5fe88ff4529162"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga6204761965cfc6d7ad5fe88ff4529162">DSPI_HAL_SetPcsPolarityMode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga5377cd155b68bf00351fff6e58230062">dspi_which_pcs_config_t</a> pcs, <a class="el" href="group__dspi__hal.html#ga8e5abd30c155a0fa6cc651a6535e8aee">dspi_pcs_polarity_config_t</a> activeLowOrHigh)</td></tr>
<tr class="memdesc:ga6204761965cfc6d7ad5fe88ff4529162"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI peripheral chip select polarity.  <a href="#ga6204761965cfc6d7ad5fe88ff4529162">More...</a><br /></td></tr>
<tr class="separator:ga6204761965cfc6d7ad5fe88ff4529162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83363cb5c1c771b1dadfbb4e6a5b84f9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga83363cb5c1c771b1dadfbb4e6a5b84f9">DSPI_HAL_SetFifoCmd</a> (uint32_t baseAddr, bool enableTxFifo, bool enableRxFifo)</td></tr>
<tr class="memdesc:ga83363cb5c1c771b1dadfbb4e6a5b84f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables (or disables) the DSPI FIFOs.  <a href="#ga83363cb5c1c771b1dadfbb4e6a5b84f9">More...</a><br /></td></tr>
<tr class="separator:ga83363cb5c1c771b1dadfbb4e6a5b84f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc1d890bdeca0e0dd2b289d124e78b5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga4cc1d890bdeca0e0dd2b289d124e78b5">DSPI_HAL_SetFlushFifoCmd</a> (uint32_t baseAddr, bool enableFlushTxFifo, bool enableFlushRxFifo)</td></tr>
<tr class="memdesc:ga4cc1d890bdeca0e0dd2b289d124e78b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flushes the DSPI FIFOs.  <a href="#ga4cc1d890bdeca0e0dd2b289d124e78b5">More...</a><br /></td></tr>
<tr class="separator:ga4cc1d890bdeca0e0dd2b289d124e78b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga349aed7131a754766b0375ba2028daf9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__dspi__hal.html#ga22d7dd51eeb108e60311c4139d619e12">dspi_status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga349aed7131a754766b0375ba2028daf9">DSPI_HAL_SetDataFormat</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a> whichCtar, const <a class="el" href="group__dspi__hal.html#ga0eeb6e5b9b331a951edcf24c269bdfcd">dspi_data_format_config_t</a> *config)</td></tr>
<tr class="memdesc:ga349aed7131a754766b0375ba2028daf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the data format for a particular CTAR.  <a href="#ga349aed7131a754766b0375ba2028daf9">More...</a><br /></td></tr>
<tr class="separator:ga349aed7131a754766b0375ba2028daf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777d6d624b0d638b3ec3e4532e26e2ad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga777d6d624b0d638b3ec3e4532e26e2ad">DSPI_HAL_SetDelay</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a> whichCtar, uint32_t prescaler, uint32_t scaler, <a class="el" href="group__dspi__hal.html#gaf817b2c70ff1e28088181cd418f4528b">dspi_delay_type_t</a> whichDelay)</td></tr>
<tr class="memdesc:ga777d6d624b0d638b3ec3e4532e26e2ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Manually configures the delay prescaler and scaler for a particular CTAR.  <a href="#ga777d6d624b0d638b3ec3e4532e26e2ad">More...</a><br /></td></tr>
<tr class="separator:ga777d6d624b0d638b3ec3e4532e26e2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d0ac8aa458b6cce74efd6d7eb7f3c7"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga93d0ac8aa458b6cce74efd6d7eb7f3c7">DSPI_HAL_CalculateDelay</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a> whichCtar, <a class="el" href="group__dspi__hal.html#gaf817b2c70ff1e28088181cd418f4528b">dspi_delay_type_t</a> whichDelay, uint32_t sourceClockInHz, uint32_t delayInNanoSec)</td></tr>
<tr class="memdesc:ga93d0ac8aa458b6cce74efd6d7eb7f3c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calculates the delay prescaler and scaler based on the desired delay input in nanoseconds.  <a href="#ga93d0ac8aa458b6cce74efd6d7eb7f3c7">More...</a><br /></td></tr>
<tr class="separator:ga93d0ac8aa458b6cce74efd6d7eb7f3c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Interrupts</h2></td></tr>
<tr class="memitem:ga39e1c8668d664e897a0eba1efa99a79b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga39e1c8668d664e897a0eba1efa99a79b">DSPI_HAL_SetTxFifoFillDmaIntMode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga8a47ddde41f47a45d797d000b6f5e6f8">dspi_dma_or_int_mode_t</a> mode, bool enable)</td></tr>
<tr class="memdesc:ga39e1c8668d664e897a0eba1efa99a79b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI Tx FIFO fill request to generate DMA or interrupt requests.  <a href="#ga39e1c8668d664e897a0eba1efa99a79b">More...</a><br /></td></tr>
<tr class="separator:ga39e1c8668d664e897a0eba1efa99a79b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae755726cfcdb0e1b1dd97124ddf70c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga3ae755726cfcdb0e1b1dd97124ddf70c">DSPI_HAL_SetRxFifoDrainDmaIntMode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga8a47ddde41f47a45d797d000b6f5e6f8">dspi_dma_or_int_mode_t</a> mode, bool enable)</td></tr>
<tr class="memdesc:ga3ae755726cfcdb0e1b1dd97124ddf70c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI Rx FIFO Drain request to generate DMA or interrupt requests.  <a href="#ga3ae755726cfcdb0e1b1dd97124ddf70c">More...</a><br /></td></tr>
<tr class="separator:ga3ae755726cfcdb0e1b1dd97124ddf70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33301419ad92394cc238fc4ae5c020b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga33301419ad92394cc238fc4ae5c020b9">DSPI_HAL_SetIntMode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga59af3ccb7f04892167dc3ddf75cf2696">dspi_status_and_interrupt_request_t</a> interruptSrc, bool enable)</td></tr>
<tr class="memdesc:ga33301419ad92394cc238fc4ae5c020b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the DSPI interrupts.  <a href="#ga33301419ad92394cc238fc4ae5c020b9">More...</a><br /></td></tr>
<tr class="separator:ga33301419ad92394cc238fc4ae5c020b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Data transfer</h2></td></tr>
<tr class="memitem:gab0c96db580d27200d4afc44383f52d73"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gab0c96db580d27200d4afc44383f52d73">DSPI_HAL_WriteDataMastermode</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#gaaf494c415fa4baf4998efa41992e85ce">dspi_command_config_t</a> *command, uint16_t data)</td></tr>
<tr class="memdesc:gab0c96db580d27200d4afc44383f52d73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data into the data buffer, master mode.  <a href="#gab0c96db580d27200d4afc44383f52d73">More...</a><br /></td></tr>
<tr class="separator:gab0c96db580d27200d4afc44383f52d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b29aae7daf75de09c4a8e6b637bd7c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga59b29aae7daf75de09c4a8e6b637bd7c">DSPI_HAL_WriteDataMastermodeBlocking</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#gaaf494c415fa4baf4998efa41992e85ce">dspi_command_config_t</a> *command, uint16_t data)</td></tr>
<tr class="memdesc:ga59b29aae7daf75de09c4a8e6b637bd7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes data into the data buffer, master mode and waits till complete to return.  <a href="#ga59b29aae7daf75de09c4a8e6b637bd7c">More...</a><br /></td></tr>
<tr class="separator:ga59b29aae7daf75de09c4a8e6b637bd7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Debug</h2></td></tr>
<tr class="memitem:ga524e117873f9f93c2118f0175b9f6cc5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga524e117873f9f93c2118f0175b9f6cc5">DSPI_HAL_GetFifoData</a> (uint32_t baseAddr, <a class="el" href="group__dspi__hal.html#ga4b51d4ff135ca4cb541d18e20b2c0995">dspi_fifo_t</a> whichFifo, uint32_t whichFifoEntry)</td></tr>
<tr class="memdesc:ga524e117873f9f93c2118f0175b9f6cc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads FIFO registers for debug purposes.  <a href="#ga524e117873f9f93c2118f0175b9f6cc5">More...</a><br /></td></tr>
<tr class="separator:ga524e117873f9f93c2118f0175b9f6cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga6426ca15a4ec2fd17077db5a401737e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structDspiBaudRateDivisors.html">DspiBaudRateDivisors</a>  <a class="el" href="group__dspi__hal.html#ga6426ca15a4ec2fd17077db5a401737e5">dspi_baud_rate_divisors_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI baud rate divisors settings configuration structure. </p>
<p>Note: These settings are relevant only in master mode. This structure contains the baud rate divisor settings, which provides the user with the option to explicitly set these baud rate divisors. In addition, the user must also set the CTARn register with the divisor settings. </p>

</div>
</div>
<a class="anchor" id="gaaf494c415fa4baf4998efa41992e85ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structDspiCommandDataConfig.html">DspiCommandDataConfig</a>  <a class="el" href="group__dspi__hal.html#gaaf494c415fa4baf4998efa41992e85ce">dspi_command_config_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI command and data configuration structure. </p>
<p>Note: This structure is used with the PUSHR register, which provides the means to write to the Tx FIFO. Data written to this register is transferred to the Tx FIFO. Eight or sixteen-bit write accesses to the PUSHR transfer all 32 register bits to the Tx FIFO. The register structure is different in master and slave modes. In master mode, the register provides 16-bit command and 16-bit data to the Tx FIFO. In slave mode all 32 register bits can be used as data, supporting up to 32-bit SPI frame operation. </p>

</div>
</div>
<a class="anchor" id="ga0eeb6e5b9b331a951edcf24c269bdfcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structDspiDataFormatConfig.html">DspiDataFormatConfig</a>  <a class="el" href="group__dspi__hal.html#ga0eeb6e5b9b331a951edcf24c269bdfcd">dspi_data_format_config_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI data format settings configuration structure. </p>
<p>This structure contains the data format settings. These settings apply to a specific CTARn register, which the user must provide in this structure. </p>

</div>
</div>
<a class="anchor" id="gad42506023f30bef1b75fbda14adc91c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="structDspiSlaveConfig.html">DspiSlaveConfig</a>  <a class="el" href="group__dspi__hal.html#gad42506023f30bef1b75fbda14adc91c3">dspi_slave_config_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI hardware configuration settings for slave mode. </p>
<p>Use an instance of this structure with the DSPI_HAL_SlaveInit() to configure the most common settings of the DSPI peripheral in slave mode with a single function call. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga648d70d13ec12505a80c423841f53510"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga648d70d13ec12505a80c423841f53510">_dspi_clock_phase</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI clock phase configuration for a given CTAR. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga648d70d13ec12505a80c423841f53510ada723d5970a0b0a28d96a0e707cabd9c"></a>kDspiClockPhase_FirstEdge&#160;</td><td class="fielddoc">
<p>Data is captured on the leading edge of the SCK and changed on the following edge. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga648d70d13ec12505a80c423841f53510a4f1c4fe8e246d3a87f60c99d214d8921"></a>kDspiClockPhase_SecondEdge&#160;</td><td class="fielddoc">
<p>Data is changed on the leading edge of the SCK and captured on the following edge. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga8324f34ea4af085c11052288fc94983e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga8324f34ea4af085c11052288fc94983e">_dspi_clock_polarity</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI clock polarity configuration for a given CTAR. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga8324f34ea4af085c11052288fc94983eafffdb6de18c3b46c509c406ac7230586"></a>kDspiClockPolarity_ActiveHigh&#160;</td><td class="fielddoc">
<p>Active-high DSPI clock (idles low) </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga8324f34ea4af085c11052288fc94983ea415b9652394fc6b7c50f5d5377426b13"></a>kDspiClockPolarity_ActiveLow&#160;</td><td class="fielddoc">
<p>Active-low DSPI clock (idles high) </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga78060c4222b1affc8e41f937909ee999"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga78060c4222b1affc8e41f937909ee999">_dspi_ctar_selection</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI Clock and Transfer Attributes Register (CTAR) selection. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga78060c4222b1affc8e41f937909ee999a21d94da5d7c4e6134907fad358147b35"></a>kDspiCtar0&#160;</td><td class="fielddoc">
<p>CTAR0 selection option for master or slave mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga78060c4222b1affc8e41f937909ee999a46f7fb3102bd17be1feeec4ef83f9573"></a>kDspiCtar1&#160;</td><td class="fielddoc">
<p>CTAR1 selection option for master mode only </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga86dbb9c380b74c6654a44a73e90573f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga86dbb9c380b74c6654a44a73e90573f9">_dspi_delay_type</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI delay type selection. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga86dbb9c380b74c6654a44a73e90573f9a1b1297e9388df6c83b58ca3bbb3cb267"></a>kDspiPcsToSck&#160;</td><td class="fielddoc">
<p>PCS-to-SCK delay </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga86dbb9c380b74c6654a44a73e90573f9ae7abf34372d1fd3044103519f52865c8"></a>kDspiLastSckToPcs&#160;</td><td class="fielddoc">
<p>Last SCK edge to PCS delay </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga86dbb9c380b74c6654a44a73e90573f9a0993c646e3ceed8b6a36ae347592813f"></a>kDspiAfterTransfer&#160;</td><td class="fielddoc">
<p>Delay between transfers </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gabf58af9938cec54ac95d73644f41e5f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#gabf58af9938cec54ac95d73644f41e5f4">_dspi_dma_or_int_mode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI Tx FIFO Fill and Rx FIFO Drain DMA or Interrupt configuration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggabf58af9938cec54ac95d73644f41e5f4ae6f189b379c53dc2ddc1ac1b509dae9e"></a>kDspiGenerateIntReq&#160;</td><td class="fielddoc">
<p>Desired flag generates an Interrupt request </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggabf58af9938cec54ac95d73644f41e5f4a3bb79d3c56c6110432d38dddef054344"></a>kDspiGenerateDmaReq&#160;</td><td class="fielddoc">
<p>Desired flag generates a DMA request </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gae3f607745b9b2fa245188acbe25877f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#gae3f607745b9b2fa245188acbe25877f0">_dspi_fifo</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI FIFO selects. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggae3f607745b9b2fa245188acbe25877f0a1bc4ddf8090ce2f77222df8b019b77de"></a>kDspiTxFifo&#160;</td><td class="fielddoc">
<p>DSPI Tx FIFO </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggae3f607745b9b2fa245188acbe25877f0a17a12e128e1f01f8024a4de10e7e09d5"></a>kDspiRxFifo&#160;</td><td class="fielddoc">
<p>DSPI Rx FIFO. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga7840b2a1d0cefe7f4168ab8384ee0e99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga7840b2a1d0cefe7f4168ab8384ee0e99">_dspi_fifo_counter_pointer</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI FIFO counter or pointer defines based on bit positions. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga7840b2a1d0cefe7f4168ab8384ee0e99ac6931fb9e3b476e6fd89401b83ac3067"></a>kDspiRxFifoPointer&#160;</td><td class="fielddoc">
<p>Rx FIFO pointer </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga7840b2a1d0cefe7f4168ab8384ee0e99acf7633495ed23f4216d761ae1be426a3"></a>kDspiRxFifoCounter&#160;</td><td class="fielddoc">
<p>Rx FIFO counter </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga7840b2a1d0cefe7f4168ab8384ee0e99ae0c9617e48e3fb684e9358ada3925af3"></a>kDspiTxFifoPointer&#160;</td><td class="fielddoc">
<p>Tx FIFO pointer </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga7840b2a1d0cefe7f4168ab8384ee0e99a4f5aa8b944ed48d343f58caf405d4b2c"></a>kDspiTxFifoCounter&#160;</td><td class="fielddoc">
<p>Tx FIFO counter </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga02a53597bff1469f0365b74ad7a20237"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga02a53597bff1469f0365b74ad7a20237">_dspi_master_sample_point</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI Sample Point: Controls when the DSPI master samples SIN in Modified Transfer Format. This field is valid only when CPHA bit in CTAR register is 0. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga02a53597bff1469f0365b74ad7a20237a6031fe2cc4a3f05a525ed515736fe8fc"></a>kDspiSckToSin_0Clock&#160;</td><td class="fielddoc">
<p>0 system clocks between SCK edge and SIN sample </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga02a53597bff1469f0365b74ad7a20237a369e0c0de897725cc26ecbe774c52cea"></a>kDspiSckToSin_1Clock&#160;</td><td class="fielddoc">
<p>1 system clock between SCK edge and SIN sample </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga02a53597bff1469f0365b74ad7a20237a22ba66b2d6cfc7ab9e75415894aa457d"></a>kDspiSckToSin_2Clock&#160;</td><td class="fielddoc">
<p>2 system clocks between SCK edge and SIN sample </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga22d5d3420ce510463f61e41cbe1d1410"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga22d5d3420ce510463f61e41cbe1d1410">_dspi_master_slave_mode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI master or slave configuration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga22d5d3420ce510463f61e41cbe1d1410abf70091c32d55b88b5cdf4993fd252b6"></a>kDspiMaster&#160;</td><td class="fielddoc">
<p>DSPI peripheral operates in master mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga22d5d3420ce510463f61e41cbe1d1410aff050dc09b18c67f40105d176c787e0a"></a>kDspiSlave&#160;</td><td class="fielddoc">
<p>DSPI peripheral operates in slave mode </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga1b2a1103a54ad51c35f2bdaa52ac7363"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga1b2a1103a54ad51c35f2bdaa52ac7363">_dspi_pcs_polarity_config</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI Peripheral Chip Select (PCS) Polarity configuration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga1b2a1103a54ad51c35f2bdaa52ac7363ac82558209fcd03cfcff410f43ccd13df"></a>kDspiPcs_ActiveHigh&#160;</td><td class="fielddoc">
<p>PCS Active High (idles low) </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1b2a1103a54ad51c35f2bdaa52ac7363af89a174f7da2c2d1dd94eaee5f451ac7"></a>kDspiPcs_ActiveLow&#160;</td><td class="fielddoc">
<p>PCS Active Low (idles high) </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gaf1134e11fc318e82a6c15882fdab2760"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#gaf1134e11fc318e82a6c15882fdab2760">_dspi_shift_direction</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI data shifter direction options for a given CTAR. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaf1134e11fc318e82a6c15882fdab2760aed75ebb641f649ff0c4eb77d2624bcf2"></a>kDspiMsbFirst&#160;</td><td class="fielddoc">
<p>Data transfers start with most significant bit. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaf1134e11fc318e82a6c15882fdab2760a582f124b275827ec23b5e4a1a70b25a7"></a>kDspiLsbFirst&#160;</td><td class="fielddoc">
<p>Data transfers start with least significant bit. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga06b41ab984bc03e6f1eb07988edcb3ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga06b41ab984bc03e6f1eb07988edcb3ea">_dspi_status</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error codes for the DSPI driver. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga06b41ab984bc03e6f1eb07988edcb3eaa9e7142dae4811be5426a39b6ddb40c31"></a>kStatus_DSPI_SlaveTxUnderrun&#160;</td><td class="fielddoc">
<p>DSPI Slave Tx Under run error </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga06b41ab984bc03e6f1eb07988edcb3eaaba716de1ad68e6351cd2d26d0985b2e6"></a>kStatus_DSPI_SlaveRxOverrun&#160;</td><td class="fielddoc">
<p>DSPI Slave Rx Overrun error </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga06b41ab984bc03e6f1eb07988edcb3eaa2509eed6de02d7a5c463d3c7b8b68eef"></a>kStatus_DSPI_Timeout&#160;</td><td class="fielddoc">
<p>DSPI transfer timed out </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga06b41ab984bc03e6f1eb07988edcb3eaad5ecc8346da4119b8609c6bcb4c57e40"></a>kStatus_DSPI_Busy&#160;</td><td class="fielddoc">
<p>DSPI instance is already busy performing a transfer. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga06b41ab984bc03e6f1eb07988edcb3eaacec0b51b1aaabedb0343cdbb07754d01"></a>kStatus_DSPI_NoTransferInProgress&#160;</td><td class="fielddoc">
<p>Attempt to abort a transfer when no transfer was in progress </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga06b41ab984bc03e6f1eb07988edcb3eaa41231c8e5ed53006eaa1a49ed5a5a904"></a>kStatus_DSPI_InvalidBitCount&#160;</td><td class="fielddoc">
<p>bits-per-frame value not valid </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga06b41ab984bc03e6f1eb07988edcb3eaa6c53f1865e5e78c67f06ff1238b27fdc"></a>kStatus_DSPI_InvalidInstanceNumber&#160;</td><td class="fielddoc">
<p>DSPI instance number does not match current count </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga06b41ab984bc03e6f1eb07988edcb3eaac1713712f0410e28da008d714734a6bd"></a>kStatus_DSPI_OutOfRange&#160;</td><td class="fielddoc">
<p>DSPI out-of-range error used in slave callback </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga4ceea9e434ef062f9d1a9f34520143a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga4ceea9e434ef062f9d1a9f34520143a3">_dspi_status_and_interrupt_request</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI status flags and interrupt request enable. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga4ceea9e434ef062f9d1a9f34520143a3a1250abd2c9532ec9024d4e4589b15c4e"></a>kDspiTxComplete&#160;</td><td class="fielddoc">
<p>TCF status/interrupt enable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4ceea9e434ef062f9d1a9f34520143a3a76ae26ce982dc760f34d43ef77aff4df"></a>kDspiTxAndRxStatus&#160;</td><td class="fielddoc">
<p>TXRXS status only, no interrupt </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4ceea9e434ef062f9d1a9f34520143a3ae26e3bb587466c7075af063a5a342b68"></a>kDspiEndOfQueue&#160;</td><td class="fielddoc">
<p>EOQF status/interrupt enable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4ceea9e434ef062f9d1a9f34520143a3a9e1094f02be24573437b71f3c64a78cd"></a>kDspiTxFifoUnderflow&#160;</td><td class="fielddoc">
<p>TFUF status/interrupt enable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4ceea9e434ef062f9d1a9f34520143a3ac47470dc6b1cd08d73107f4aedb1ffb0"></a>kDspiTxFifoFillRequest&#160;</td><td class="fielddoc">
<p>TFFF status/interrupt enable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4ceea9e434ef062f9d1a9f34520143a3add17f34827e8e5921d4c121569534239"></a>kDspiRxFifoOverflow&#160;</td><td class="fielddoc">
<p>RFOF status/interrupt enable </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4ceea9e434ef062f9d1a9f34520143a3a573f7989c51c8a6fe6a48dd6388b32d1"></a>kDspiRxFifoDrainRequest&#160;</td><td class="fielddoc">
<p>RFDF status/interrupt enable </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga738d1c33c04047440e86e29fabbbba94"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dspi__hal.html#ga738d1c33c04047440e86e29fabbbba94">_dspi_which_pcs_config</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DSPI Peripheral Chip Select (PCS) configuration (which PCS to configure) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga738d1c33c04047440e86e29fabbbba94abf98b398d467bec5ce1332e7769b9c97"></a>kDspiPcs0&#160;</td><td class="fielddoc">
<p>PCS[0] </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga738d1c33c04047440e86e29fabbbba94aae6b37fc82d8d2b7425b85dd63172acf"></a>kDspiPcs1&#160;</td><td class="fielddoc">
<p>PCS[1] </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga738d1c33c04047440e86e29fabbbba94aa57c28d2307f3a08d2ca37fede94704b"></a>kDspiPcs2&#160;</td><td class="fielddoc">
<p>PCS[2] </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga738d1c33c04047440e86e29fabbbba94a009e764ff551a29673559bdf51e68b37"></a>kDspiPcs3&#160;</td><td class="fielddoc">
<p>PCS[3] </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga738d1c33c04047440e86e29fabbbba94a68dbb918dfd1398b2b161142e99a2b76"></a>kDspiPcs4&#160;</td><td class="fielddoc">
<p>PCS[4] </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga738d1c33c04047440e86e29fabbbba94a4fa2a14f449a06e76693a89b6861157c"></a>kDspiPcs5&#160;</td><td class="fielddoc">
<p>PCS[5] </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga93d0ac8aa458b6cce74efd6d7eb7f3c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DSPI_HAL_CalculateDelay </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a>&#160;</td>
          <td class="paramname"><em>whichCtar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#gaf817b2c70ff1e28088181cd418f4528b">dspi_delay_type_t</a>&#160;</td>
          <td class="paramname"><em>whichDelay</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sourceClockInHz</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>delayInNanoSec</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Calculates the delay prescaler and scaler based on the desired delay input in nanoseconds. </p>
<p>This function calculates the values for: PCS to SCK delay pre-scalar (PCSSCK) and scalar (CSSCK), or After SCK delay pre-scalar (PASC) and scalar (ASC), or Delay after transfer pre-scalar (PDT)and scalar (DT).</p>
<p>These delay names are available in type dspi_delay_type_t.</p>
<p>The user passes which delay they want to configure along with the desired delay value in nano-seconds. The function calculates the values needed for the prescaler and scaler and returning the actual calculated delay as an exact delay match may not be possible. In this case, the closest match is calculated without going below the desired delay value input. It is possible to input a very large delay value that exceeds the capability of the part, in which case the maximum supported delay will be returned. It is to the higher level peripheral driver to alert the user of an out of range delay input.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">whichCtar</td><td>The desired Clock and Transfer Attributes Register (CTAR) of type dspi_ctar_selection_t. </td></tr>
    <tr><td class="paramname">whichDelay</td><td>The desired delay to configure, must be of type dspi_delay_type_t </td></tr>
    <tr><td class="paramname">sourceClockInHz</td><td>Module source input clock in Hertz </td></tr>
    <tr><td class="paramname">delayInNanoSec</td><td>The desired delay value in nano-seconds. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The actual calculated delay value. </dd></dl>

</div>
</div>
<a class="anchor" id="ga524e117873f9f93c2118f0175b9f6cc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DSPI_HAL_GetFifoData </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga4b51d4ff135ca4cb541d18e20b2c0995">dspi_fifo_t</a>&#160;</td>
          <td class="paramname"><em>whichFifo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>whichFifoEntry</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reads FIFO registers for debug purposes. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">whichFifo</td><td>Selects Tx or Rx FIFO, of type dspi_fifo_t. </td></tr>
    <tr><td class="paramname">whichFifoEntry</td><td>Selects which FIFO entry to read: 0, 1, 2, or 3. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The desired FIFO register contents </dd></dl>

</div>
</div>
<a class="anchor" id="gacd6eeaedf410e9e1f41b5b33649e2f53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_Init </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Restores the DSPI to reset the configuration. </p>
<p>This function basically resets all of the DSPI registers to their default setting including disabling the module.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga50dd7a2c010f8075d8781a5f11840687"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_SetBaudDivisors </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a>&#160;</td>
          <td class="paramname"><em>whichCtar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__dspi__hal.html#ga6426ca15a4ec2fd17077db5a401737e5">dspi_baud_rate_divisors_t</a> *&#160;</td>
          <td class="paramname"><em>divisors</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the baud rate divisors manually. </p>
<p>This function allows the caller to manually set the baud rate divisors in the event that these dividers are known and the caller does not wish to call the DSPI_HAL_SetBaudRate function.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">whichCtar</td><td>The desired Clock and Transfer Attributes Register (CTAR) of type dspi_ctar_selection_t </td></tr>
    <tr><td class="paramname">divisors</td><td>Pointer to a structure containing the user defined baud rate divisor settings </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga3884240ccf644a9e72baa9bddaf879a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DSPI_HAL_SetBaudRate </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a>&#160;</td>
          <td class="paramname"><em>whichCtar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>bitsPerSec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sourceClockInHz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the DSPI baud rate in bits per second. </p>
<p>This function takes in the desired bitsPerSec (baud rate) and calculates the nearest possible baud rate without exceeding the desired baud rate, and returns the calculated baud rate in bits-per-second. It requires that the caller also provide the frequency of the module source clock (in Hertz).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">whichCtar</td><td>The desired Clock and Transfer Attributes Register (CTAR) of the type dspi_ctar_selection_t </td></tr>
    <tr><td class="paramname">bitsPerSec</td><td>The desired baud rate in bits per second </td></tr>
    <tr><td class="paramname">sourceClockInHz</td><td>Module source input clock in Hertz </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The actual calculated baud rate </dd></dl>

</div>
</div>
<a class="anchor" id="ga349aed7131a754766b0375ba2028daf9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__dspi__hal.html#ga22d7dd51eeb108e60311c4139d619e12">dspi_status_t</a> DSPI_HAL_SetDataFormat </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a>&#160;</td>
          <td class="paramname"><em>whichCtar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__dspi__hal.html#ga0eeb6e5b9b331a951edcf24c269bdfcd">dspi_data_format_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the data format for a particular CTAR. </p>
<p>This function configures the bits-per-frame, polarity, phase, and shift direction for a particular CTAR. An example use case is as follows: </p><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;dspi_data_format_config_t dataFormat;</div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;dataFormat.bitsPerFrame = 16;</div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;dataFormat.clkPolarity = kDspiClockPolarity_ActiveLow;</div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;dataFormat.clkPhase = kDspiClockPhase_FirstEdge;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;dataFormat.direction = kDspiMsbFirst;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;DSPI_HAL_SetDataFormat(instance, kDspiCtar0, &amp;dataFormat);</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">whichCtar</td><td>The desired Clock and Transfer Attributes Register (CTAR) of type dspi_ctar_selection_t. </td></tr>
    <tr><td class="paramname">config</td><td>Pointer to structure containing user defined data format configuration settings. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>An error code or kStatus_DSPI_Success </dd></dl>

</div>
</div>
<a class="anchor" id="ga777d6d624b0d638b3ec3e4532e26e2ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_SetDelay </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga8d2c04fe9fd119bdcc613f4c35095721">dspi_ctar_selection_t</a>&#160;</td>
          <td class="paramname"><em>whichCtar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>prescaler</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>scaler</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#gaf817b2c70ff1e28088181cd418f4528b">dspi_delay_type_t</a>&#160;</td>
          <td class="paramname"><em>whichDelay</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Manually configures the delay prescaler and scaler for a particular CTAR. </p>
<p>This function configures the PCS to SCK delay pre-scalar (PCSSCK) and scalar (CSSCK), after SCK delay pre-scalar (PASC) and scalar (ASC), and the delay after transfer pre-scalar (PDT)and scalar (DT).</p>
<p>These delay names are available in type dspi_delay_type_t.</p>
<p>The user passes which delay they want to configure along with the prescaler and scaler value. This allows the user to directly set the prescaler/scaler values if they have pre-calculated them or if they simply wish to manually increment either value.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">whichCtar</td><td>The desired Clock and Transfer Attributes Register (CTAR) of type dspi_ctar_selection_t. </td></tr>
    <tr><td class="paramname">prescaler</td><td>The prescaler delay value (can be an integer 0, 1, 2, or 3). </td></tr>
    <tr><td class="paramname">prescaler</td><td>The scaler delay value (can be any integer between 0 to 15). </td></tr>
    <tr><td class="paramname">whichDelay</td><td>The desired delay to configure, must be of type dspi_delay_type_t </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga83363cb5c1c771b1dadfbb4e6a5b84f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_SetFifoCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enableTxFifo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enableRxFifo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables (or disables) the DSPI FIFOs. </p>
<p>This function allows the caller to disable/enable the Tx and Rx FIFOs (independently). Note that to disable, the caller must pass in a logic 0 (false) for the particular FIFO configuration. To enable, the caller must pass in a logic 1 (true).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module instance number </td></tr>
    <tr><td class="paramname">enableTxFifo</td><td>Disables (false) the TX FIFO, else enables (true) the TX FIFO </td></tr>
    <tr><td class="paramname">enableRxFifo</td><td>Disables (false) the RX FIFO, else enables (true) the RX FIFO </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga4cc1d890bdeca0e0dd2b289d124e78b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_SetFlushFifoCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enableFlushTxFifo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enableFlushRxFifo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flushes the DSPI FIFOs. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">enableFlushTxFifo</td><td>Flushes (true) the Tx FIFO, else do not flush (false) the Tx FIFO </td></tr>
    <tr><td class="paramname">enableFlushRxFifo</td><td>Flushes (true) the Rx FIFO, else do not flush (false) the Rx FIFO </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga33301419ad92394cc238fc4ae5c020b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_SetIntMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga59af3ccb7f04892167dc3ddf75cf2696">dspi_status_and_interrupt_request_t</a>&#160;</td>
          <td class="paramname"><em>interruptSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the DSPI interrupts. </p>
<p>This function configures the various interrupt sources of the DSPI. The parameters are baseAddr, interrupt source, and enable/disable setting. The interrupt source is a typedef enumeration whose value is the bit position of the interrupt source setting within the RSER register. In the DSPI, all interrupt configuration settings are in one register. The typedef enum equates each interrupt source to the bit position defined in the device header file. The function uses these bit positions in its algorithm to enable/disable the interrupt source, where interrupt source is the dspi_status_and_interrupt_request_t type. Note, for Tx FIFO Fill and Rx FIFO Drain requests, use the functions: DSPI_HAL_SetTxFifoFillDmaIntMode and DSPI_HAL_SetRxFifoDrainDmaIntMode respectively as these requests can generate either an interrupt or DMA request. </p><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;DSPI_HAL_SetIntMode(baseAddr, kDspiTxComplete, true); &lt;- example use-case</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">interruptSrc</td><td>The interrupt source, of type dspi_status_and_interrupt_request_t </td></tr>
    <tr><td class="paramname">enable</td><td>Enable (true) or disable (false) the interrupt source to generate requests </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga6204761965cfc6d7ad5fe88ff4529162"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_SetPcsPolarityMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga5377cd155b68bf00351fff6e58230062">dspi_which_pcs_config_t</a>&#160;</td>
          <td class="paramname"><em>pcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga8e5abd30c155a0fa6cc651a6535e8aee">dspi_pcs_polarity_config_t</a>&#160;</td>
          <td class="paramname"><em>activeLowOrHigh</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the DSPI peripheral chip select polarity. </p>
<p>This function takes in the desired peripheral chip select (PCS) and it's corresponding desired polarity and configures the PCS signal to operate with the desired characteristic.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">pcs</td><td>The particular peripheral chip select (parameter value is of type dspi_which_pcs_config_t) for which we wish to apply the active high or active low characteristic. </td></tr>
    <tr><td class="paramname">activeLowOrHigh</td><td>The setting for either "active high, inactive low (0)" or "active low, inactive high(1)" of type dspi_pcs_polarity_config_t. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga3ae755726cfcdb0e1b1dd97124ddf70c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_SetRxFifoDrainDmaIntMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga8a47ddde41f47a45d797d000b6f5e6f8">dspi_dma_or_int_mode_t</a>&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the DSPI Rx FIFO Drain request to generate DMA or interrupt requests. </p>
<p>This function configures the DSPI Rx FIFO Drain flag to generate either an interrupt or a DMA request. The user passes in which request they'd like to generate of type dspi_dma_or_int_mode_t and whether or not they wish to enable this request. Note, when disabling the request, the request type is don't care. </p><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;DSPI_HAL_SetRxFifoDrainDmaIntMode(baseAddr, kDspiGenerateDmaReq, true); &lt;- to enable DMA</div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;DSPI_HAL_SetRxFifoDrainDmaIntMode(baseAddr, kDspiGenerateIntReq, true); &lt;- to enable Interrupt</div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;DSPI_HAL_SetRxFifoDrainDmaIntMode(baseAddr, kDspiGenerateIntReq, false); &lt;- to disable</div></div><!-- fragment --> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">mode</td><td>Configures the Rx FIFO Drain to generate an interrupt or DMA request </td></tr>
    <tr><td class="paramname">enable</td><td>Enable (true) or disable (false) the Rx FIFO Drain flag to generate requests </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga39e1c8668d664e897a0eba1efa99a79b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_SetTxFifoFillDmaIntMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#ga8a47ddde41f47a45d797d000b6f5e6f8">dspi_dma_or_int_mode_t</a>&#160;</td>
          <td class="paramname"><em>mode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the DSPI Tx FIFO fill request to generate DMA or interrupt requests. </p>
<p>This function configures the DSPI Tx FIFO Fill flag to generate either an interrupt or DMA request. The user passes in which request they'd like to generate of type dspi_dma_or_int_mode_t and whether or not they wish to enable this request. Note, when disabling the request, the request type is don't care. </p><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;DSPI_HAL_SetTxFifoFillDmaIntMode(baseAddr, kDspiGenerateDmaReq, true); &lt;- to enable DMA</div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;DSPI_HAL_SetTxFifoFillDmaIntMode(baseAddr, kDspiGenerateIntReq, true); &lt;- to enable Interrupt</div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;DSPI_HAL_SetTxFifoFillDmaIntMode(baseAddr, kDspiGenerateIntReq, false); &lt;- to disable</div></div><!-- fragment --> <dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">mode</td><td>Configures the DSPI Tx FIFO Fill to generate an interrupt or DMA request </td></tr>
    <tr><td class="paramname">enable</td><td>Enable (true) or disable (false) the DSPI Tx FIFO Fill flag to generate requests </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gab0c96db580d27200d4afc44383f52d73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_WriteDataMastermode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#gaaf494c415fa4baf4998efa41992e85ce">dspi_command_config_t</a> *&#160;</td>
          <td class="paramname"><em>command</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes data into the data buffer, master mode. </p>
<p>In master mode, the 16-bit data is appended to the 16-bit command info. The command portion provides characteristics of the data such as: optional continuous chip select operation between transfers, the desired Clock and Transfer Attributes register to use for the associated SPI frame, the desired PCS signal to use for the data transfer, whether the current transfer is the last in the queue, and whether to clear the transfer count (normally needed when sending the first frame of a data packet). This is an example: </p><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;dspi_command_config_t commandConfig;</div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;commandConfig.isChipSelectContinuous = true;</div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;commandConfig.whichCtar = kDspiCtar0;</div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;commandConfig.whichPcs = kDspiPcs1;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;commandConfig.clearTransferCount = false;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;commandConfig.isEndOfQueue = false;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;DSPI_HAL_WriteDataMastermode(baseAddr, &amp;commandConfig, dataWord);</div></div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">command</td><td>Pointer to command structure </td></tr>
    <tr><td class="paramname">data</td><td>The data word to be sent </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga59b29aae7daf75de09c4a8e6b637bd7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DSPI_HAL_WriteDataMastermodeBlocking </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__hal.html#gaaf494c415fa4baf4998efa41992e85ce">dspi_command_config_t</a> *&#160;</td>
          <td class="paramname"><em>command</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Writes data into the data buffer, master mode and waits till complete to return. </p>
<p>In master mode, the 16-bit data is appended to the 16-bit command info. The command portion provides characteristics of the data such as: optional continuous chip select operation between transfers, the desired Clock and Transfer Attributes register to use for the associated SPI frame, the desired PCS signal to use for the data transfer, whether the current transfer is the last in the queue, and whether to clear the transfer count (normally needed when sending the first frame of a data packet). This is an example: </p><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;dspi_command_config_t commandConfig;</div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;commandConfig.isChipSelectContinuous = true;</div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;commandConfig.whichCtar = kDspiCtar0;</div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;commandConfig.whichPcs = kDspiPcs1;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;commandConfig.clearTransferCount = false;</div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;commandConfig.isEndOfQueue = false;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;DSPI_HAL_WriteDataMastermode(baseAddr, &amp;commandConfig, dataWord);</div></div><!-- fragment --><p>Note that this function does not return until after the transmit is complete. Also note that the DSPI must be enabled and running in order to transmit data (MCR[MDIS] &amp; [HALT] = 0). Since the SPI is a synchronous protocol, receive data is available when transmit completes.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">command</td><td>Pointer to command structure </td></tr>
    <tr><td class="paramname">data</td><td>The data word to be sent </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
