
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.50

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.12 source latency ram[10][3]$_DFFE_PP_/CK ^
  -0.12 target latency q_a[3]$_DFF_P_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_a[0] (input port clocked by core_clock)
Endpoint: ram[9][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1   22.06    0.00    0.00    0.20 ^ data_a[0] (in)
                                         data_a[0] (net)
                  0.01    0.01    0.21 ^ _1058_/A (BUF_X2)
     7   15.18    0.02    0.04    0.24 ^ _1058_/Z (BUF_X2)
                                         _0414_ (net)
                  0.02    0.00    0.24 ^ _1385_/B (MUX2_X1)
     1    1.44    0.01    0.04    0.28 ^ _1385_/Z (MUX2_X1)
                                         _0136_ (net)
                  0.01    0.00    0.28 ^ ram[9][0]$_DFFE_PP_/D (DFF_X1)
                                  0.28   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   33.82    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   42.98    0.03    0.06    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.07 ^ clkbuf_4_8_0_clk/A (CLKBUF_X3)
    12   16.72    0.02    0.05    0.12 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
                                         clknet_4_8_0_clk (net)
                  0.02    0.00    0.12 ^ ram[9][0]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.12   clock reconvergence pessimism
                          0.01    0.13   library hold time
                                  0.13   data required time
-----------------------------------------------------------------------------
                                  0.13   data required time
                                 -0.28   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: q_b[4]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: q_b[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   33.82    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   42.98    0.03    0.06    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.07 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
    10   17.06    0.02    0.05    0.12 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.02    0.00    0.12 ^ q_b[4]$_DFF_P_/CK (DFF_X2)
     1   26.86    0.03    0.14    0.26 ^ q_b[4]$_DFF_P_/Q (DFF_X2)
                                         net14 (net)
                  0.03    0.01    0.27 ^ output14/A (BUF_X1)
     1    0.18    0.01    0.02    0.30 ^ output14/Z (BUF_X1)
                                         q_b[4] (net)
                  0.01    0.00    0.30 ^ q_b[4] (out)
                                  0.30   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: q_b[4]$_DFF_P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: q_b[4] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   33.82    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   42.98    0.03    0.06    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.07 ^ clkbuf_4_6_0_clk/A (CLKBUF_X3)
    10   17.06    0.02    0.05    0.12 ^ clkbuf_4_6_0_clk/Z (CLKBUF_X3)
                                         clknet_4_6_0_clk (net)
                  0.02    0.00    0.12 ^ q_b[4]$_DFF_P_/CK (DFF_X2)
     1   26.86    0.03    0.14    0.26 ^ q_b[4]$_DFF_P_/Q (DFF_X2)
                                         net14 (net)
                  0.03    0.01    0.27 ^ output14/A (BUF_X1)
     1    0.18    0.01    0.02    0.30 ^ output14/Z (BUF_X1)
                                         q_b[4] (net)
                  0.01    0.00    0.30 ^ q_b[4] (out)
                                  0.30   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.13948294520378113

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7026

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
21.377763748168945

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
24.604799270629883

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8688

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ram[9][2]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: q_a[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.12 ^ clkbuf_4_2_0_clk/Z (CLKBUF_X3)
   0.00    0.12 ^ ram[9][2]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.21 v ram[9][2]$_DFFE_PP_/Q (DFF_X1)
   0.06    0.26 v _0973_/Z (MUX2_X1)
   0.07    0.33 v _0974_/Z (MUX2_X1)
   0.05    0.38 ^ _0975_/ZN (AOI22_X1)
   0.02    0.40 v _0976_/ZN (NAND2_X1)
   0.00    0.40 v q_a[2]$_DFF_P_/D (DFF_X2)
           0.40   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.07    1.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.12 ^ clkbuf_4_7_0_clk/Z (CLKBUF_X3)
   0.00    1.12 ^ q_a[2]$_DFF_P_/CK (DFF_X2)
   0.00    1.12   clock reconvergence pessimism
  -0.04    1.08   library setup time
           1.08   data required time
---------------------------------------------------------
           1.08   data required time
          -0.40   data arrival time
---------------------------------------------------------
           0.68   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: ram[2][0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: ram[2][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.12 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
   0.00    0.12 ^ ram[2][0]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.21 ^ ram[2][0]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.24 ^ _1250_/Z (MUX2_X1)
   0.03    0.28 ^ _1254_/Z (MUX2_X1)
   0.00    0.28 ^ ram[2][0]$_DFFE_PP_/D (DFF_X1)
           0.28   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.12 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
   0.00    0.12 ^ ram[2][0]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.12   clock reconvergence pessimism
   0.01    0.12   library hold time
           0.12   data required time
---------------------------------------------------------
           0.12   data required time
          -0.28   data arrival time
---------------------------------------------------------
           0.15   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1184

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1186

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.2966

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.5034

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
169.723533

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.36e-03   2.91e-04   1.20e-05   1.66e-03  45.3%
Combinational          9.48e-04   4.46e-04   2.72e-05   1.42e-03  38.8%
Clock                  2.30e-04   3.52e-04   8.86e-07   5.84e-04  15.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.53e-03   1.09e-03   4.01e-05   3.66e-03 100.0%
                          69.2%      29.7%       1.1%
