#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jan  4 16:48:30 2025
# Process ID: 11812
# Current directory: C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.runs/synth_1
# Command line: vivado.exe -log TopModule.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl
# Log file: C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.runs/synth_1/TopModule.vds
# Journal file: C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopModule.tcl -notrace
Command: synth_design -top TopModule -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2040
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1020.062 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModule' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.srcs/sources_1/new/TopModule.v:22]
INFO: [Synth 8-6157] synthesizing module 'ps2_kbd_top' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.srcs/sources_1/new/ps2_kbd_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'ps2_kbd_new' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.srcs/sources_1/new/ps2_kbd_new.v:14]
	Parameter S_H bound to: 2'b00 
	Parameter S_L bound to: 2'b01 
	Parameter S_L2H bound to: 2'b11 
	Parameter S_H2L bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.srcs/sources_1/new/ps2_kbd_new.v:92]
INFO: [Synth 8-6155] done synthesizing module 'ps2_kbd_new' (1#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.srcs/sources_1/new/ps2_kbd_new.v:14]
INFO: [Synth 8-6157] synthesizing module 'debounce_pulse' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.srcs/sources_1/new/debounce_pulse.v:3]
INFO: [Synth 8-6155] done synthesizing module 'debounce_pulse' (2#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.srcs/sources_1/new/debounce_pulse.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ps2_kbd_top' (3#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.srcs/sources_1/new/ps2_kbd_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'ss_drive' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.srcs/sources_1/new/ss_drive.v:3]
INFO: [Synth 8-6157] synthesizing module 'ss_decoder' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.srcs/sources_1/new/ss_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ss_decoder' (4#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.srcs/sources_1/new/ss_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ss_drive' (5#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.srcs/sources_1/new/ss_drive.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.runs/synth_1/.Xil/Vivado-11812-DESKTOP-0S0F0DE/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (6#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.runs/synth_1/.Xil/Vivado-11812-DESKTOP-0S0F0DE/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'TopModule' (7#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.srcs/sources_1/new/TopModule.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.062 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1020.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_core'
Finished Parsing XDC File [c:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_core'
Parsing XDC File [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1072.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1072.539 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1072.539 ; gain = 52.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1072.539 ; gain = 52.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for clk_core. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1072.539 ; gain = 52.477
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'ps2_kbd_new'
INFO: [Synth 8-802] inferred FSM for state register 'st2_reg' in module 'ps2_kbd_new'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     S_H |                             0001 |                               00
                   S_H2L |                             0010 |                               10
                     S_L |                             0100 |                               01
                   S_L2H |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'one-hot' in module 'ps2_kbd_new'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 |                               01
                  iSTATE |                                1 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st2_reg' using encoding 'sequential' in module 'ps2_kbd_new'
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.srcs/sources_1/new/ss_drive.v:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1072.539 ; gain = 52.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	  11 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	  16 Input    8 Bit        Muxes := 1     
	  75 Input    8 Bit        Muxes := 1     
	  48 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
	  75 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 7     
	   8 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1072.539 ; gain = 52.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1072.539 ; gain = 52.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1089.016 ; gain = 68.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1096.766 ; gain = 76.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1098.590 ; gain = 78.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1098.590 ; gain = 78.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1098.590 ; gain = 78.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1098.590 ; gain = 78.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1098.590 ; gain = 78.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1098.590 ; gain = 78.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |    16|
|3     |LUT1    |     5|
|4     |LUT2    |    21|
|5     |LUT3    |    13|
|6     |LUT4    |    14|
|7     |LUT5    |    15|
|8     |LUT6    |    69|
|9     |MUXF7   |    15|
|10    |FDPE    |     4|
|11    |FDRE    |    76|
|12    |FDSE    |     1|
|13    |IBUF    |     3|
|14    |OBUF    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1098.590 ; gain = 78.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1098.590 ; gain = 26.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1098.590 ; gain = 78.527
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1106.645 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1110.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1110.051 ; gain = 89.988
INFO: [Common 17-1381] The checkpoint 'C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab14_PS2KeyBoard/Lab14_PS2KeyBoard.runs/synth_1/TopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan  4 16:49:03 2025...
