
test_case.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fe48  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002088  08010018  08010018  00011018  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080120a0  080120a0  00014204  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080120a0  080120a0  000130a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080120a8  080120a8  00014204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080120a8  080120a8  000130a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080120ac  080120ac  000130ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  080120b0  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000fb0  20000208  080122b4  00014208  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200011b8  080122b4  000151b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00014204  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a541  00000000  00000000  00014234  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000498a  00000000  00000000  0002e775  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001650  00000000  00000000  00033100  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001104  00000000  00000000  00034750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000281a6  00000000  00000000  00035854  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022bdb  00000000  00000000  0005d9fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d8313  00000000  00000000  000805d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001588e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ff8  00000000  00000000  0015892c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0015f924  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000208 	.word	0x20000208
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08010000 	.word	0x08010000

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000020c 	.word	0x2000020c
 800020c:	08010000 	.word	0x08010000

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	@ 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_ldivmod>:
 8000ce8:	b97b      	cbnz	r3, 8000d0a <__aeabi_ldivmod+0x22>
 8000cea:	b972      	cbnz	r2, 8000d0a <__aeabi_ldivmod+0x22>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bfbe      	ittt	lt
 8000cf0:	2000      	movlt	r0, #0
 8000cf2:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000cf6:	e006      	blt.n	8000d06 <__aeabi_ldivmod+0x1e>
 8000cf8:	bf08      	it	eq
 8000cfa:	2800      	cmpeq	r0, #0
 8000cfc:	bf1c      	itt	ne
 8000cfe:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000d02:	f04f 30ff 	movne.w	r0, #4294967295
 8000d06:	f000 ba09 	b.w	800111c <__aeabi_idiv0>
 8000d0a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d0e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d12:	2900      	cmp	r1, #0
 8000d14:	db09      	blt.n	8000d2a <__aeabi_ldivmod+0x42>
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	db1a      	blt.n	8000d50 <__aeabi_ldivmod+0x68>
 8000d1a:	f000 f883 	bl	8000e24 <__udivmoddi4>
 8000d1e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d26:	b004      	add	sp, #16
 8000d28:	4770      	bx	lr
 8000d2a:	4240      	negs	r0, r0
 8000d2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	db1b      	blt.n	8000d6c <__aeabi_ldivmod+0x84>
 8000d34:	f000 f876 	bl	8000e24 <__udivmoddi4>
 8000d38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d40:	b004      	add	sp, #16
 8000d42:	4240      	negs	r0, r0
 8000d44:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d48:	4252      	negs	r2, r2
 8000d4a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d4e:	4770      	bx	lr
 8000d50:	4252      	negs	r2, r2
 8000d52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d56:	f000 f865 	bl	8000e24 <__udivmoddi4>
 8000d5a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d62:	b004      	add	sp, #16
 8000d64:	4240      	negs	r0, r0
 8000d66:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d6a:	4770      	bx	lr
 8000d6c:	4252      	negs	r2, r2
 8000d6e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d72:	f000 f857 	bl	8000e24 <__udivmoddi4>
 8000d76:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d7e:	b004      	add	sp, #16
 8000d80:	4252      	negs	r2, r2
 8000d82:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d86:	4770      	bx	lr

08000d88 <__aeabi_uldivmod>:
 8000d88:	b953      	cbnz	r3, 8000da0 <__aeabi_uldivmod+0x18>
 8000d8a:	b94a      	cbnz	r2, 8000da0 <__aeabi_uldivmod+0x18>
 8000d8c:	2900      	cmp	r1, #0
 8000d8e:	bf08      	it	eq
 8000d90:	2800      	cmpeq	r0, #0
 8000d92:	bf1c      	itt	ne
 8000d94:	f04f 31ff 	movne.w	r1, #4294967295
 8000d98:	f04f 30ff 	movne.w	r0, #4294967295
 8000d9c:	f000 b9be 	b.w	800111c <__aeabi_idiv0>
 8000da0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000da4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000da8:	f000 f83c 	bl	8000e24 <__udivmoddi4>
 8000dac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000db0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000db4:	b004      	add	sp, #16
 8000db6:	4770      	bx	lr

08000db8 <__aeabi_d2lz>:
 8000db8:	b538      	push	{r3, r4, r5, lr}
 8000dba:	2200      	movs	r2, #0
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	4604      	mov	r4, r0
 8000dc0:	460d      	mov	r5, r1
 8000dc2:	f7ff febb 	bl	8000b3c <__aeabi_dcmplt>
 8000dc6:	b928      	cbnz	r0, 8000dd4 <__aeabi_d2lz+0x1c>
 8000dc8:	4620      	mov	r0, r4
 8000dca:	4629      	mov	r1, r5
 8000dcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000dd0:	f000 b80a 	b.w	8000de8 <__aeabi_d2ulz>
 8000dd4:	4620      	mov	r0, r4
 8000dd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000dda:	f000 f805 	bl	8000de8 <__aeabi_d2ulz>
 8000dde:	4240      	negs	r0, r0
 8000de0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000de4:	bd38      	pop	{r3, r4, r5, pc}
 8000de6:	bf00      	nop

08000de8 <__aeabi_d2ulz>:
 8000de8:	b5d0      	push	{r4, r6, r7, lr}
 8000dea:	4b0c      	ldr	r3, [pc, #48]	@ (8000e1c <__aeabi_d2ulz+0x34>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	4606      	mov	r6, r0
 8000df0:	460f      	mov	r7, r1
 8000df2:	f7ff fc31 	bl	8000658 <__aeabi_dmul>
 8000df6:	f7ff ff07 	bl	8000c08 <__aeabi_d2uiz>
 8000dfa:	4604      	mov	r4, r0
 8000dfc:	f7ff fbb2 	bl	8000564 <__aeabi_ui2d>
 8000e00:	4b07      	ldr	r3, [pc, #28]	@ (8000e20 <__aeabi_d2ulz+0x38>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	f7ff fc28 	bl	8000658 <__aeabi_dmul>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	460b      	mov	r3, r1
 8000e0c:	4630      	mov	r0, r6
 8000e0e:	4639      	mov	r1, r7
 8000e10:	f7ff fa6a 	bl	80002e8 <__aeabi_dsub>
 8000e14:	f7ff fef8 	bl	8000c08 <__aeabi_d2uiz>
 8000e18:	4621      	mov	r1, r4
 8000e1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000e1c:	3df00000 	.word	0x3df00000
 8000e20:	41f00000 	.word	0x41f00000

08000e24 <__udivmoddi4>:
 8000e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e28:	9d08      	ldr	r5, [sp, #32]
 8000e2a:	468e      	mov	lr, r1
 8000e2c:	4604      	mov	r4, r0
 8000e2e:	4688      	mov	r8, r1
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d14a      	bne.n	8000eca <__udivmoddi4+0xa6>
 8000e34:	428a      	cmp	r2, r1
 8000e36:	4617      	mov	r7, r2
 8000e38:	d962      	bls.n	8000f00 <__udivmoddi4+0xdc>
 8000e3a:	fab2 f682 	clz	r6, r2
 8000e3e:	b14e      	cbz	r6, 8000e54 <__udivmoddi4+0x30>
 8000e40:	f1c6 0320 	rsb	r3, r6, #32
 8000e44:	fa01 f806 	lsl.w	r8, r1, r6
 8000e48:	fa20 f303 	lsr.w	r3, r0, r3
 8000e4c:	40b7      	lsls	r7, r6
 8000e4e:	ea43 0808 	orr.w	r8, r3, r8
 8000e52:	40b4      	lsls	r4, r6
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	fa1f fc87 	uxth.w	ip, r7
 8000e5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000e60:	0c23      	lsrs	r3, r4, #16
 8000e62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000e66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d909      	bls.n	8000e86 <__udivmoddi4+0x62>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e78:	f080 80ea 	bcs.w	8001050 <__udivmoddi4+0x22c>
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	f240 80e7 	bls.w	8001050 <__udivmoddi4+0x22c>
 8000e82:	3902      	subs	r1, #2
 8000e84:	443b      	add	r3, r7
 8000e86:	1a9a      	subs	r2, r3, r2
 8000e88:	b2a3      	uxth	r3, r4
 8000e8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e9a:	459c      	cmp	ip, r3
 8000e9c:	d909      	bls.n	8000eb2 <__udivmoddi4+0x8e>
 8000e9e:	18fb      	adds	r3, r7, r3
 8000ea0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ea4:	f080 80d6 	bcs.w	8001054 <__udivmoddi4+0x230>
 8000ea8:	459c      	cmp	ip, r3
 8000eaa:	f240 80d3 	bls.w	8001054 <__udivmoddi4+0x230>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3802      	subs	r0, #2
 8000eb2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000eb6:	eba3 030c 	sub.w	r3, r3, ip
 8000eba:	2100      	movs	r1, #0
 8000ebc:	b11d      	cbz	r5, 8000ec6 <__udivmoddi4+0xa2>
 8000ebe:	40f3      	lsrs	r3, r6
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	e9c5 3200 	strd	r3, r2, [r5]
 8000ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eca:	428b      	cmp	r3, r1
 8000ecc:	d905      	bls.n	8000eda <__udivmoddi4+0xb6>
 8000ece:	b10d      	cbz	r5, 8000ed4 <__udivmoddi4+0xb0>
 8000ed0:	e9c5 0100 	strd	r0, r1, [r5]
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	4608      	mov	r0, r1
 8000ed8:	e7f5      	b.n	8000ec6 <__udivmoddi4+0xa2>
 8000eda:	fab3 f183 	clz	r1, r3
 8000ede:	2900      	cmp	r1, #0
 8000ee0:	d146      	bne.n	8000f70 <__udivmoddi4+0x14c>
 8000ee2:	4573      	cmp	r3, lr
 8000ee4:	d302      	bcc.n	8000eec <__udivmoddi4+0xc8>
 8000ee6:	4282      	cmp	r2, r0
 8000ee8:	f200 8105 	bhi.w	80010f6 <__udivmoddi4+0x2d2>
 8000eec:	1a84      	subs	r4, r0, r2
 8000eee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ef2:	2001      	movs	r0, #1
 8000ef4:	4690      	mov	r8, r2
 8000ef6:	2d00      	cmp	r5, #0
 8000ef8:	d0e5      	beq.n	8000ec6 <__udivmoddi4+0xa2>
 8000efa:	e9c5 4800 	strd	r4, r8, [r5]
 8000efe:	e7e2      	b.n	8000ec6 <__udivmoddi4+0xa2>
 8000f00:	2a00      	cmp	r2, #0
 8000f02:	f000 8090 	beq.w	8001026 <__udivmoddi4+0x202>
 8000f06:	fab2 f682 	clz	r6, r2
 8000f0a:	2e00      	cmp	r6, #0
 8000f0c:	f040 80a4 	bne.w	8001058 <__udivmoddi4+0x234>
 8000f10:	1a8a      	subs	r2, r1, r2
 8000f12:	0c03      	lsrs	r3, r0, #16
 8000f14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f18:	b280      	uxth	r0, r0
 8000f1a:	b2bc      	uxth	r4, r7
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000f22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000f26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d907      	bls.n	8000f42 <__udivmoddi4+0x11e>
 8000f32:	18fb      	adds	r3, r7, r3
 8000f34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000f38:	d202      	bcs.n	8000f40 <__udivmoddi4+0x11c>
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	f200 80e0 	bhi.w	8001100 <__udivmoddi4+0x2dc>
 8000f40:	46c4      	mov	ip, r8
 8000f42:	1a9b      	subs	r3, r3, r2
 8000f44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f50:	fb02 f404 	mul.w	r4, r2, r4
 8000f54:	429c      	cmp	r4, r3
 8000f56:	d907      	bls.n	8000f68 <__udivmoddi4+0x144>
 8000f58:	18fb      	adds	r3, r7, r3
 8000f5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f5e:	d202      	bcs.n	8000f66 <__udivmoddi4+0x142>
 8000f60:	429c      	cmp	r4, r3
 8000f62:	f200 80ca 	bhi.w	80010fa <__udivmoddi4+0x2d6>
 8000f66:	4602      	mov	r2, r0
 8000f68:	1b1b      	subs	r3, r3, r4
 8000f6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000f6e:	e7a5      	b.n	8000ebc <__udivmoddi4+0x98>
 8000f70:	f1c1 0620 	rsb	r6, r1, #32
 8000f74:	408b      	lsls	r3, r1
 8000f76:	fa22 f706 	lsr.w	r7, r2, r6
 8000f7a:	431f      	orrs	r7, r3
 8000f7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000f80:	fa20 f306 	lsr.w	r3, r0, r6
 8000f84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000f88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000f8c:	4323      	orrs	r3, r4
 8000f8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000f92:	fa1f fc87 	uxth.w	ip, r7
 8000f96:	fbbe f0f9 	udiv	r0, lr, r9
 8000f9a:	0c1c      	lsrs	r4, r3, #16
 8000f9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000fa0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000fa4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000fa8:	45a6      	cmp	lr, r4
 8000faa:	fa02 f201 	lsl.w	r2, r2, r1
 8000fae:	d909      	bls.n	8000fc4 <__udivmoddi4+0x1a0>
 8000fb0:	193c      	adds	r4, r7, r4
 8000fb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000fb6:	f080 809c 	bcs.w	80010f2 <__udivmoddi4+0x2ce>
 8000fba:	45a6      	cmp	lr, r4
 8000fbc:	f240 8099 	bls.w	80010f2 <__udivmoddi4+0x2ce>
 8000fc0:	3802      	subs	r0, #2
 8000fc2:	443c      	add	r4, r7
 8000fc4:	eba4 040e 	sub.w	r4, r4, lr
 8000fc8:	fa1f fe83 	uxth.w	lr, r3
 8000fcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000fd4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000fd8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000fdc:	45a4      	cmp	ip, r4
 8000fde:	d908      	bls.n	8000ff2 <__udivmoddi4+0x1ce>
 8000fe0:	193c      	adds	r4, r7, r4
 8000fe2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000fe6:	f080 8082 	bcs.w	80010ee <__udivmoddi4+0x2ca>
 8000fea:	45a4      	cmp	ip, r4
 8000fec:	d97f      	bls.n	80010ee <__udivmoddi4+0x2ca>
 8000fee:	3b02      	subs	r3, #2
 8000ff0:	443c      	add	r4, r7
 8000ff2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ff6:	eba4 040c 	sub.w	r4, r4, ip
 8000ffa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000ffe:	4564      	cmp	r4, ip
 8001000:	4673      	mov	r3, lr
 8001002:	46e1      	mov	r9, ip
 8001004:	d362      	bcc.n	80010cc <__udivmoddi4+0x2a8>
 8001006:	d05f      	beq.n	80010c8 <__udivmoddi4+0x2a4>
 8001008:	b15d      	cbz	r5, 8001022 <__udivmoddi4+0x1fe>
 800100a:	ebb8 0203 	subs.w	r2, r8, r3
 800100e:	eb64 0409 	sbc.w	r4, r4, r9
 8001012:	fa04 f606 	lsl.w	r6, r4, r6
 8001016:	fa22 f301 	lsr.w	r3, r2, r1
 800101a:	431e      	orrs	r6, r3
 800101c:	40cc      	lsrs	r4, r1
 800101e:	e9c5 6400 	strd	r6, r4, [r5]
 8001022:	2100      	movs	r1, #0
 8001024:	e74f      	b.n	8000ec6 <__udivmoddi4+0xa2>
 8001026:	fbb1 fcf2 	udiv	ip, r1, r2
 800102a:	0c01      	lsrs	r1, r0, #16
 800102c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001030:	b280      	uxth	r0, r0
 8001032:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001036:	463b      	mov	r3, r7
 8001038:	4638      	mov	r0, r7
 800103a:	463c      	mov	r4, r7
 800103c:	46b8      	mov	r8, r7
 800103e:	46be      	mov	lr, r7
 8001040:	2620      	movs	r6, #32
 8001042:	fbb1 f1f7 	udiv	r1, r1, r7
 8001046:	eba2 0208 	sub.w	r2, r2, r8
 800104a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800104e:	e766      	b.n	8000f1e <__udivmoddi4+0xfa>
 8001050:	4601      	mov	r1, r0
 8001052:	e718      	b.n	8000e86 <__udivmoddi4+0x62>
 8001054:	4610      	mov	r0, r2
 8001056:	e72c      	b.n	8000eb2 <__udivmoddi4+0x8e>
 8001058:	f1c6 0220 	rsb	r2, r6, #32
 800105c:	fa2e f302 	lsr.w	r3, lr, r2
 8001060:	40b7      	lsls	r7, r6
 8001062:	40b1      	lsls	r1, r6
 8001064:	fa20 f202 	lsr.w	r2, r0, r2
 8001068:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800106c:	430a      	orrs	r2, r1
 800106e:	fbb3 f8fe 	udiv	r8, r3, lr
 8001072:	b2bc      	uxth	r4, r7
 8001074:	fb0e 3318 	mls	r3, lr, r8, r3
 8001078:	0c11      	lsrs	r1, r2, #16
 800107a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800107e:	fb08 f904 	mul.w	r9, r8, r4
 8001082:	40b0      	lsls	r0, r6
 8001084:	4589      	cmp	r9, r1
 8001086:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800108a:	b280      	uxth	r0, r0
 800108c:	d93e      	bls.n	800110c <__udivmoddi4+0x2e8>
 800108e:	1879      	adds	r1, r7, r1
 8001090:	f108 3cff 	add.w	ip, r8, #4294967295
 8001094:	d201      	bcs.n	800109a <__udivmoddi4+0x276>
 8001096:	4589      	cmp	r9, r1
 8001098:	d81f      	bhi.n	80010da <__udivmoddi4+0x2b6>
 800109a:	eba1 0109 	sub.w	r1, r1, r9
 800109e:	fbb1 f9fe 	udiv	r9, r1, lr
 80010a2:	fb09 f804 	mul.w	r8, r9, r4
 80010a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80010aa:	b292      	uxth	r2, r2
 80010ac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80010b0:	4542      	cmp	r2, r8
 80010b2:	d229      	bcs.n	8001108 <__udivmoddi4+0x2e4>
 80010b4:	18ba      	adds	r2, r7, r2
 80010b6:	f109 31ff 	add.w	r1, r9, #4294967295
 80010ba:	d2c4      	bcs.n	8001046 <__udivmoddi4+0x222>
 80010bc:	4542      	cmp	r2, r8
 80010be:	d2c2      	bcs.n	8001046 <__udivmoddi4+0x222>
 80010c0:	f1a9 0102 	sub.w	r1, r9, #2
 80010c4:	443a      	add	r2, r7
 80010c6:	e7be      	b.n	8001046 <__udivmoddi4+0x222>
 80010c8:	45f0      	cmp	r8, lr
 80010ca:	d29d      	bcs.n	8001008 <__udivmoddi4+0x1e4>
 80010cc:	ebbe 0302 	subs.w	r3, lr, r2
 80010d0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80010d4:	3801      	subs	r0, #1
 80010d6:	46e1      	mov	r9, ip
 80010d8:	e796      	b.n	8001008 <__udivmoddi4+0x1e4>
 80010da:	eba7 0909 	sub.w	r9, r7, r9
 80010de:	4449      	add	r1, r9
 80010e0:	f1a8 0c02 	sub.w	ip, r8, #2
 80010e4:	fbb1 f9fe 	udiv	r9, r1, lr
 80010e8:	fb09 f804 	mul.w	r8, r9, r4
 80010ec:	e7db      	b.n	80010a6 <__udivmoddi4+0x282>
 80010ee:	4673      	mov	r3, lr
 80010f0:	e77f      	b.n	8000ff2 <__udivmoddi4+0x1ce>
 80010f2:	4650      	mov	r0, sl
 80010f4:	e766      	b.n	8000fc4 <__udivmoddi4+0x1a0>
 80010f6:	4608      	mov	r0, r1
 80010f8:	e6fd      	b.n	8000ef6 <__udivmoddi4+0xd2>
 80010fa:	443b      	add	r3, r7
 80010fc:	3a02      	subs	r2, #2
 80010fe:	e733      	b.n	8000f68 <__udivmoddi4+0x144>
 8001100:	f1ac 0c02 	sub.w	ip, ip, #2
 8001104:	443b      	add	r3, r7
 8001106:	e71c      	b.n	8000f42 <__udivmoddi4+0x11e>
 8001108:	4649      	mov	r1, r9
 800110a:	e79c      	b.n	8001046 <__udivmoddi4+0x222>
 800110c:	eba1 0109 	sub.w	r1, r1, r9
 8001110:	46c4      	mov	ip, r8
 8001112:	fbb1 f9fe 	udiv	r9, r1, lr
 8001116:	fb09 f804 	mul.w	r8, r9, r4
 800111a:	e7c4      	b.n	80010a6 <__udivmoddi4+0x282>

0800111c <__aeabi_idiv0>:
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop

08001120 <ILI9341_DrawFilledCircle>:
		}
	}
}

void ILI9341_DrawFilledCircle(uint16_t X, uint16_t Y, uint16_t radius, uint16_t color)
{
 8001120:	b590      	push	{r4, r7, lr}
 8001122:	b08b      	sub	sp, #44	@ 0x2c
 8001124:	af00      	add	r7, sp, #0
 8001126:	4604      	mov	r4, r0
 8001128:	4608      	mov	r0, r1
 800112a:	4611      	mov	r1, r2
 800112c:	461a      	mov	r2, r3
 800112e:	4623      	mov	r3, r4
 8001130:	80fb      	strh	r3, [r7, #6]
 8001132:	4603      	mov	r3, r0
 8001134:	80bb      	strh	r3, [r7, #4]
 8001136:	460b      	mov	r3, r1
 8001138:	807b      	strh	r3, [r7, #2]
 800113a:	4613      	mov	r3, r2
 800113c:	803b      	strh	r3, [r7, #0]

	int x = radius;
 800113e:	887b      	ldrh	r3, [r7, #2]
 8001140:	627b      	str	r3, [r7, #36]	@ 0x24
	int y = 0;
 8001142:	2300      	movs	r3, #0
 8001144:	623b      	str	r3, [r7, #32]
	int xChange = 1 - (radius << 1);
 8001146:	887b      	ldrh	r3, [r7, #2]
 8001148:	005b      	lsls	r3, r3, #1
 800114a:	f1c3 0301 	rsb	r3, r3, #1
 800114e:	61fb      	str	r3, [r7, #28]
	int yChange = 0;
 8001150:	2300      	movs	r3, #0
 8001152:	61bb      	str	r3, [r7, #24]
	int radiusError = 0;
 8001154:	2300      	movs	r3, #0
 8001156:	617b      	str	r3, [r7, #20]

	while (x >= y)
 8001158:	e061      	b.n	800121e <ILI9341_DrawFilledCircle+0xfe>
	{
		for (int i = X - x; i <= X + x; i++)
 800115a:	88fa      	ldrh	r2, [r7, #6]
 800115c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800115e:	1ad3      	subs	r3, r2, r3
 8001160:	613b      	str	r3, [r7, #16]
 8001162:	e018      	b.n	8001196 <ILI9341_DrawFilledCircle+0x76>
		{
			ILI9341_DrawPixel(i, Y + y,color);
 8001164:	693b      	ldr	r3, [r7, #16]
 8001166:	b298      	uxth	r0, r3
 8001168:	6a3b      	ldr	r3, [r7, #32]
 800116a:	b29a      	uxth	r2, r3
 800116c:	88bb      	ldrh	r3, [r7, #4]
 800116e:	4413      	add	r3, r2
 8001170:	b29b      	uxth	r3, r3
 8001172:	883a      	ldrh	r2, [r7, #0]
 8001174:	4619      	mov	r1, r3
 8001176:	f000 fc71 	bl	8001a5c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(i, Y - y,color);
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	b298      	uxth	r0, r3
 800117e:	6a3b      	ldr	r3, [r7, #32]
 8001180:	b29b      	uxth	r3, r3
 8001182:	88ba      	ldrh	r2, [r7, #4]
 8001184:	1ad3      	subs	r3, r2, r3
 8001186:	b29b      	uxth	r3, r3
 8001188:	883a      	ldrh	r2, [r7, #0]
 800118a:	4619      	mov	r1, r3
 800118c:	f000 fc66 	bl	8001a5c <ILI9341_DrawPixel>
		for (int i = X - x; i <= X + x; i++)
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	3301      	adds	r3, #1
 8001194:	613b      	str	r3, [r7, #16]
 8001196:	88fa      	ldrh	r2, [r7, #6]
 8001198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800119a:	4413      	add	r3, r2
 800119c:	693a      	ldr	r2, [r7, #16]
 800119e:	429a      	cmp	r2, r3
 80011a0:	dde0      	ble.n	8001164 <ILI9341_DrawFilledCircle+0x44>
		}

		for (int i = X - y; i <= X + y; i++)
 80011a2:	88fa      	ldrh	r2, [r7, #6]
 80011a4:	6a3b      	ldr	r3, [r7, #32]
 80011a6:	1ad3      	subs	r3, r2, r3
 80011a8:	60fb      	str	r3, [r7, #12]
 80011aa:	e018      	b.n	80011de <ILI9341_DrawFilledCircle+0xbe>
		{
			ILI9341_DrawPixel(i, Y + x,color);
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	b298      	uxth	r0, r3
 80011b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011b2:	b29a      	uxth	r2, r3
 80011b4:	88bb      	ldrh	r3, [r7, #4]
 80011b6:	4413      	add	r3, r2
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	883a      	ldrh	r2, [r7, #0]
 80011bc:	4619      	mov	r1, r3
 80011be:	f000 fc4d 	bl	8001a5c <ILI9341_DrawPixel>
			ILI9341_DrawPixel(i, Y - x,color);
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	b298      	uxth	r0, r3
 80011c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	88ba      	ldrh	r2, [r7, #4]
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	883a      	ldrh	r2, [r7, #0]
 80011d2:	4619      	mov	r1, r3
 80011d4:	f000 fc42 	bl	8001a5c <ILI9341_DrawPixel>
		for (int i = X - y; i <= X + y; i++)
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	3301      	adds	r3, #1
 80011dc:	60fb      	str	r3, [r7, #12]
 80011de:	88fa      	ldrh	r2, [r7, #6]
 80011e0:	6a3b      	ldr	r3, [r7, #32]
 80011e2:	4413      	add	r3, r2
 80011e4:	68fa      	ldr	r2, [r7, #12]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	dde0      	ble.n	80011ac <ILI9341_DrawFilledCircle+0x8c>
		}

		y++;
 80011ea:	6a3b      	ldr	r3, [r7, #32]
 80011ec:	3301      	adds	r3, #1
 80011ee:	623b      	str	r3, [r7, #32]
		radiusError += yChange;
 80011f0:	697a      	ldr	r2, [r7, #20]
 80011f2:	69bb      	ldr	r3, [r7, #24]
 80011f4:	4413      	add	r3, r2
 80011f6:	617b      	str	r3, [r7, #20]
		yChange += 2;
 80011f8:	69bb      	ldr	r3, [r7, #24]
 80011fa:	3302      	adds	r3, #2
 80011fc:	61bb      	str	r3, [r7, #24]

		if (((radiusError << 1) + xChange) > 0)
 80011fe:	697b      	ldr	r3, [r7, #20]
 8001200:	005a      	lsls	r2, r3, #1
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	4413      	add	r3, r2
 8001206:	2b00      	cmp	r3, #0
 8001208:	dd09      	ble.n	800121e <ILI9341_DrawFilledCircle+0xfe>
		{
			x--;
 800120a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800120c:	3b01      	subs	r3, #1
 800120e:	627b      	str	r3, [r7, #36]	@ 0x24
			radiusError += xChange;
 8001210:	697a      	ldr	r2, [r7, #20]
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	4413      	add	r3, r2
 8001216:	617b      	str	r3, [r7, #20]
			xChange += 2;
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	3302      	adds	r3, #2
 800121c:	61fb      	str	r3, [r7, #28]
	while (x >= y)
 800121e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001220:	6a3b      	ldr	r3, [r7, #32]
 8001222:	429a      	cmp	r2, r3
 8001224:	da99      	bge.n	800115a <ILI9341_DrawFilledCircle+0x3a>
		}
	}
}
 8001226:	bf00      	nop
 8001228:	bf00      	nop
 800122a:	372c      	adds	r7, #44	@ 0x2c
 800122c:	46bd      	mov	sp, r7
 800122e:	bd90      	pop	{r4, r7, pc}

08001230 <ILI9341_DrawChar>:

	ILI9341_DrawRectangle(X0True, Y0True, xLen, yLen, color);
}

void ILI9341_DrawChar(char ch, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 8001230:	b590      	push	{r4, r7, lr}
 8001232:	b08d      	sub	sp, #52	@ 0x34
 8001234:	af02      	add	r7, sp, #8
 8001236:	60b9      	str	r1, [r7, #8]
 8001238:	4611      	mov	r1, r2
 800123a:	461a      	mov	r2, r3
 800123c:	4603      	mov	r3, r0
 800123e:	73fb      	strb	r3, [r7, #15]
 8001240:	460b      	mov	r3, r1
 8001242:	81bb      	strh	r3, [r7, #12]
 8001244:	4613      	mov	r3, r2
 8001246:	80fb      	strh	r3, [r7, #6]
	if ((ch < 31) || (ch > 127)) return;
 8001248:	7bfb      	ldrb	r3, [r7, #15]
 800124a:	2b1e      	cmp	r3, #30
 800124c:	d964      	bls.n	8001318 <ILI9341_DrawChar+0xe8>
 800124e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001252:	2b00      	cmp	r3, #0
 8001254:	db60      	blt.n	8001318 <ILI9341_DrawChar+0xe8>

	uint8_t fOffset, fWidth, fHeight, fBPL;
	uint8_t *tempChar;

	fOffset = font[0];
 8001256:	68bb      	ldr	r3, [r7, #8]
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	77fb      	strb	r3, [r7, #31]
	fWidth = font[1];
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	3301      	adds	r3, #1
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	77bb      	strb	r3, [r7, #30]
	fHeight = font[2];
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	3302      	adds	r3, #2
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	777b      	strb	r3, [r7, #29]
	fBPL = font[3];
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	3303      	adds	r3, #3
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	773b      	strb	r3, [r7, #28]

	tempChar = (uint8_t*)&font[((ch - 0x20) * fOffset) + 4]; /* Current Character = Meta + (Character Index * Offset) */
 8001274:	7bfb      	ldrb	r3, [r7, #15]
 8001276:	3b20      	subs	r3, #32
 8001278:	7ffa      	ldrb	r2, [r7, #31]
 800127a:	fb02 f303 	mul.w	r3, r2, r3
 800127e:	3304      	adds	r3, #4
 8001280:	68ba      	ldr	r2, [r7, #8]
 8001282:	4413      	add	r3, r2
 8001284:	61bb      	str	r3, [r7, #24]

	/* Clear background first */
	ILI9341_DrawRectangle(X, Y, fWidth, fHeight, bgcolor);
 8001286:	7fbb      	ldrb	r3, [r7, #30]
 8001288:	b29a      	uxth	r2, r3
 800128a:	7f7b      	ldrb	r3, [r7, #29]
 800128c:	b29c      	uxth	r4, r3
 800128e:	88f9      	ldrh	r1, [r7, #6]
 8001290:	89b8      	ldrh	r0, [r7, #12]
 8001292:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001294:	9300      	str	r3, [sp, #0]
 8001296:	4623      	mov	r3, r4
 8001298:	f000 fc46 	bl	8001b28 <ILI9341_DrawRectangle>

	for (int j=0; j < fHeight; j++)
 800129c:	2300      	movs	r3, #0
 800129e:	627b      	str	r3, [r7, #36]	@ 0x24
 80012a0:	e035      	b.n	800130e <ILI9341_DrawChar+0xde>
	{
		for (int i=0; i < fWidth; i++)
 80012a2:	2300      	movs	r3, #0
 80012a4:	623b      	str	r3, [r7, #32]
 80012a6:	e02b      	b.n	8001300 <ILI9341_DrawChar+0xd0>
		{
			uint8_t z =  tempChar[fBPL * i + ((j & 0xF8) >> 3) + 1]; /* (j & 0xF8) >> 3, increase one by 8-bits */
 80012a8:	7f3b      	ldrb	r3, [r7, #28]
 80012aa:	6a3a      	ldr	r2, [r7, #32]
 80012ac:	fb03 f202 	mul.w	r2, r3, r2
 80012b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012b2:	10db      	asrs	r3, r3, #3
 80012b4:	f003 031f 	and.w	r3, r3, #31
 80012b8:	4413      	add	r3, r2
 80012ba:	3301      	adds	r3, #1
 80012bc:	69ba      	ldr	r2, [r7, #24]
 80012be:	4413      	add	r3, r2
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	75fb      	strb	r3, [r7, #23]
			uint8_t b = 1 << (j & 0x07);
 80012c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012c6:	f003 0307 	and.w	r3, r3, #7
 80012ca:	2201      	movs	r2, #1
 80012cc:	fa02 f303 	lsl.w	r3, r2, r3
 80012d0:	75bb      	strb	r3, [r7, #22]
			if (( z & b ) != 0x00)
 80012d2:	7dfa      	ldrb	r2, [r7, #23]
 80012d4:	7dbb      	ldrb	r3, [r7, #22]
 80012d6:	4013      	ands	r3, r2
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d00d      	beq.n	80012fa <ILI9341_DrawChar+0xca>
			{
				ILI9341_DrawPixel(X+i, Y+j, color);
 80012de:	6a3b      	ldr	r3, [r7, #32]
 80012e0:	b29a      	uxth	r2, r3
 80012e2:	89bb      	ldrh	r3, [r7, #12]
 80012e4:	4413      	add	r3, r2
 80012e6:	b298      	uxth	r0, r3
 80012e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ea:	b29a      	uxth	r2, r3
 80012ec:	88fb      	ldrh	r3, [r7, #6]
 80012ee:	4413      	add	r3, r2
 80012f0:	b29b      	uxth	r3, r3
 80012f2:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80012f4:	4619      	mov	r1, r3
 80012f6:	f000 fbb1 	bl	8001a5c <ILI9341_DrawPixel>
		for (int i=0; i < fWidth; i++)
 80012fa:	6a3b      	ldr	r3, [r7, #32]
 80012fc:	3301      	adds	r3, #1
 80012fe:	623b      	str	r3, [r7, #32]
 8001300:	7fbb      	ldrb	r3, [r7, #30]
 8001302:	6a3a      	ldr	r2, [r7, #32]
 8001304:	429a      	cmp	r2, r3
 8001306:	dbcf      	blt.n	80012a8 <ILI9341_DrawChar+0x78>
	for (int j=0; j < fHeight; j++)
 8001308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800130a:	3301      	adds	r3, #1
 800130c:	627b      	str	r3, [r7, #36]	@ 0x24
 800130e:	7f7b      	ldrb	r3, [r7, #29]
 8001310:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001312:	429a      	cmp	r2, r3
 8001314:	dbc5      	blt.n	80012a2 <ILI9341_DrawChar+0x72>
 8001316:	e000      	b.n	800131a <ILI9341_DrawChar+0xea>
	if ((ch < 31) || (ch > 127)) return;
 8001318:	bf00      	nop
			}
		}
	}
}
 800131a:	372c      	adds	r7, #44	@ 0x2c
 800131c:	46bd      	mov	sp, r7
 800131e:	bd90      	pop	{r4, r7, pc}

08001320 <ILI9341_DrawText>:

void ILI9341_DrawText(const char* str, const uint8_t font[], uint16_t X, uint16_t Y, uint16_t color, uint16_t bgcolor)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b08a      	sub	sp, #40	@ 0x28
 8001324:	af02      	add	r7, sp, #8
 8001326:	60f8      	str	r0, [r7, #12]
 8001328:	60b9      	str	r1, [r7, #8]
 800132a:	4611      	mov	r1, r2
 800132c:	461a      	mov	r2, r3
 800132e:	460b      	mov	r3, r1
 8001330:	80fb      	strh	r3, [r7, #6]
 8001332:	4613      	mov	r3, r2
 8001334:	80bb      	strh	r3, [r7, #4]
	uint8_t charWidth;			/* Width of character */
	uint8_t fOffset = font[0];	/* Offset of character */
 8001336:	68bb      	ldr	r3, [r7, #8]
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	77fb      	strb	r3, [r7, #31]
	uint8_t fWidth = font[1];	/* Width of font */
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	3301      	adds	r3, #1
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	77bb      	strb	r3, [r7, #30]

	while (*str)
 8001344:	e02d      	b.n	80013a2 <ILI9341_DrawText+0x82>
	{
		ILI9341_DrawChar(*str, font, X, Y, color, bgcolor);
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	7818      	ldrb	r0, [r3, #0]
 800134a:	88b9      	ldrh	r1, [r7, #4]
 800134c:	88fa      	ldrh	r2, [r7, #6]
 800134e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001350:	9301      	str	r3, [sp, #4]
 8001352:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001354:	9300      	str	r3, [sp, #0]
 8001356:	460b      	mov	r3, r1
 8001358:	68b9      	ldr	r1, [r7, #8]
 800135a:	f7ff ff69 	bl	8001230 <ILI9341_DrawChar>

		/* Check character width and calculate proper position */
		uint8_t *tempChar = (uint8_t*)&font[((*str - 0x20) * fOffset) + 4];
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	3b20      	subs	r3, #32
 8001364:	7ffa      	ldrb	r2, [r7, #31]
 8001366:	fb02 f303 	mul.w	r3, r2, r3
 800136a:	3304      	adds	r3, #4
 800136c:	68ba      	ldr	r2, [r7, #8]
 800136e:	4413      	add	r3, r2
 8001370:	61bb      	str	r3, [r7, #24]
		charWidth = tempChar[0];
 8001372:	69bb      	ldr	r3, [r7, #24]
 8001374:	781b      	ldrb	r3, [r3, #0]
 8001376:	75fb      	strb	r3, [r7, #23]

		if(charWidth + 2 < fWidth)
 8001378:	7dfb      	ldrb	r3, [r7, #23]
 800137a:	1c9a      	adds	r2, r3, #2
 800137c:	7fbb      	ldrb	r3, [r7, #30]
 800137e:	429a      	cmp	r2, r3
 8001380:	da07      	bge.n	8001392 <ILI9341_DrawText+0x72>
		{
			/* If character width is smaller than font width */
			X += (charWidth + 2);
 8001382:	7dfb      	ldrb	r3, [r7, #23]
 8001384:	b29a      	uxth	r2, r3
 8001386:	88fb      	ldrh	r3, [r7, #6]
 8001388:	4413      	add	r3, r2
 800138a:	b29b      	uxth	r3, r3
 800138c:	3302      	adds	r3, #2
 800138e:	80fb      	strh	r3, [r7, #6]
 8001390:	e004      	b.n	800139c <ILI9341_DrawText+0x7c>
		}
		else
		{
			X += fWidth;
 8001392:	7fbb      	ldrb	r3, [r7, #30]
 8001394:	b29a      	uxth	r2, r3
 8001396:	88fb      	ldrh	r3, [r7, #6]
 8001398:	4413      	add	r3, r2
 800139a:	80fb      	strh	r3, [r7, #6]
		}

		str++;
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	3301      	adds	r3, #1
 80013a0:	60fb      	str	r3, [r7, #12]
	while (*str)
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d1cd      	bne.n	8001346 <ILI9341_DrawText+0x26>
	}
}
 80013aa:	bf00      	nop
 80013ac:	bf00      	nop
 80013ae:	3720      	adds	r7, #32
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <HAL_SPI_TxCpltCallback>:

// added
extern int tft_y;

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  /* Deselect when Tx Complete */
  if(hspi == HSPI_INSTANCE)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	4a06      	ldr	r2, [pc, #24]	@ (80013d8 <HAL_SPI_TxCpltCallback+0x24>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d105      	bne.n	80013d0 <HAL_SPI_TxCpltCallback+0x1c>
  {
	  HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80013c4:	2201      	movs	r2, #1
 80013c6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80013ca:	4804      	ldr	r0, [pc, #16]	@ (80013dc <HAL_SPI_TxCpltCallback+0x28>)
 80013cc:	f004 f91e 	bl	800560c <HAL_GPIO_WritePin>
  }
}
 80013d0:	bf00      	nop
 80013d2:	3708      	adds	r7, #8
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	20000e44 	.word	0x20000e44
 80013dc:	40020400 	.word	0x40020400

080013e0 <ILI9341_SPI_Tx>:

static void ILI9341_SPI_Tx(uint8_t data)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b082      	sub	sp, #8
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	4603      	mov	r3, r0
 80013e8:	71fb      	strb	r3, [r7, #7]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 80013ea:	bf00      	nop
 80013ec:	4b08      	ldr	r3, [pc, #32]	@ (8001410 <ILI9341_SPI_Tx+0x30>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	689b      	ldr	r3, [r3, #8]
 80013f2:	f003 0302 	and.w	r3, r3, #2
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d1f8      	bne.n	80013ec <ILI9341_SPI_Tx+0xc>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, &data, 1);
 80013fa:	1dfb      	adds	r3, r7, #7
 80013fc:	2201      	movs	r2, #1
 80013fe:	4619      	mov	r1, r3
 8001400:	4803      	ldr	r0, [pc, #12]	@ (8001410 <ILI9341_SPI_Tx+0x30>)
 8001402:	f005 fa0d 	bl	8006820 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, &data, 1, 10);
}
 8001406:	bf00      	nop
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	20000e44 	.word	0x20000e44

08001414 <ILI9341_SPI_TxBuffer>:

static void ILI9341_SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
 800141c:	460b      	mov	r3, r1
 800141e:	807b      	strh	r3, [r7, #2]
	while(!__HAL_SPI_GET_FLAG(HSPI_INSTANCE, SPI_FLAG_TXE));
 8001420:	bf00      	nop
 8001422:	4b08      	ldr	r3, [pc, #32]	@ (8001444 <ILI9341_SPI_TxBuffer+0x30>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	f003 0302 	and.w	r3, r3, #2
 800142c:	2b02      	cmp	r3, #2
 800142e:	d1f8      	bne.n	8001422 <ILI9341_SPI_TxBuffer+0xe>
	HAL_SPI_Transmit_DMA(HSPI_INSTANCE, buffer, len);
 8001430:	887b      	ldrh	r3, [r7, #2]
 8001432:	461a      	mov	r2, r3
 8001434:	6879      	ldr	r1, [r7, #4]
 8001436:	4803      	ldr	r0, [pc, #12]	@ (8001444 <ILI9341_SPI_TxBuffer+0x30>)
 8001438:	f005 f9f2 	bl	8006820 <HAL_SPI_Transmit_DMA>
	//HAL_SPI_Transmit(HSPI_INSTANCE, buffer, len, 10);
}
 800143c:	bf00      	nop
 800143e:	3708      	adds	r7, #8
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	20000e44 	.word	0x20000e44

08001448 <ILI9341_WriteCommand>:

void ILI9341_WriteCommand(uint8_t cmd)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	//command
 8001452:	2200      	movs	r2, #0
 8001454:	2120      	movs	r1, #32
 8001456:	4808      	ldr	r0, [pc, #32]	@ (8001478 <ILI9341_WriteCommand+0x30>)
 8001458:	f004 f8d8 	bl	800560c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 800145c:	2200      	movs	r2, #0
 800145e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001462:	4805      	ldr	r0, [pc, #20]	@ (8001478 <ILI9341_WriteCommand+0x30>)
 8001464:	f004 f8d2 	bl	800560c <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(cmd);
 8001468:	79fb      	ldrb	r3, [r7, #7]
 800146a:	4618      	mov	r0, r3
 800146c:	f7ff ffb8 	bl	80013e0 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 8001470:	bf00      	nop
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	40020400 	.word	0x40020400

0800147c <ILI9341_WriteData>:

void ILI9341_WriteData(uint8_t data)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	4603      	mov	r3, r0
 8001484:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 8001486:	2201      	movs	r2, #1
 8001488:	2120      	movs	r1, #32
 800148a:	4808      	ldr	r0, [pc, #32]	@ (80014ac <ILI9341_WriteData+0x30>)
 800148c:	f004 f8be 	bl	800560c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 8001490:	2200      	movs	r2, #0
 8001492:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001496:	4805      	ldr	r0, [pc, #20]	@ (80014ac <ILI9341_WriteData+0x30>)
 8001498:	f004 f8b8 	bl	800560c <HAL_GPIO_WritePin>
	ILI9341_SPI_Tx(data);
 800149c:	79fb      	ldrb	r3, [r7, #7]
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff ff9e 	bl	80013e0 <ILI9341_SPI_Tx>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 80014a4:	bf00      	nop
 80014a6:	3708      	adds	r7, #8
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40020400 	.word	0x40020400

080014b0 <ILI9341_WriteBuffer>:

void ILI9341_WriteBuffer(uint8_t *buffer, uint16_t len)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
 80014b8:	460b      	mov	r3, r1
 80014ba:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	//data
 80014bc:	2201      	movs	r2, #1
 80014be:	2120      	movs	r1, #32
 80014c0:	4808      	ldr	r0, [pc, #32]	@ (80014e4 <ILI9341_WriteBuffer+0x34>)
 80014c2:	f004 f8a3 	bl	800560c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//select
 80014c6:	2200      	movs	r2, #0
 80014c8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80014cc:	4805      	ldr	r0, [pc, #20]	@ (80014e4 <ILI9341_WriteBuffer+0x34>)
 80014ce:	f004 f89d 	bl	800560c <HAL_GPIO_WritePin>
	ILI9341_SPI_TxBuffer(buffer, len);
 80014d2:	887b      	ldrh	r3, [r7, #2]
 80014d4:	4619      	mov	r1, r3
 80014d6:	6878      	ldr	r0, [r7, #4]
 80014d8:	f7ff ff9c 	bl	8001414 <ILI9341_SPI_TxBuffer>
	//HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);	//deselect
}
 80014dc:	bf00      	nop
 80014de:	3708      	adds	r7, #8
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	40020400 	.word	0x40020400

080014e8 <ILI9341_SetAddress>:

void ILI9341_SetAddress(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2)
{
 80014e8:	b590      	push	{r4, r7, lr}
 80014ea:	b085      	sub	sp, #20
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	4604      	mov	r4, r0
 80014f0:	4608      	mov	r0, r1
 80014f2:	4611      	mov	r1, r2
 80014f4:	461a      	mov	r2, r3
 80014f6:	4623      	mov	r3, r4
 80014f8:	80fb      	strh	r3, [r7, #6]
 80014fa:	4603      	mov	r3, r0
 80014fc:	80bb      	strh	r3, [r7, #4]
 80014fe:	460b      	mov	r3, r1
 8001500:	807b      	strh	r3, [r7, #2]
 8001502:	4613      	mov	r3, r2
 8001504:	803b      	strh	r3, [r7, #0]
	uint8_t buffer[4];
	buffer[0] = x1 >> 8;
 8001506:	88fb      	ldrh	r3, [r7, #6]
 8001508:	0a1b      	lsrs	r3, r3, #8
 800150a:	b29b      	uxth	r3, r3
 800150c:	b2db      	uxtb	r3, r3
 800150e:	733b      	strb	r3, [r7, #12]
	buffer[1] = x1;
 8001510:	88fb      	ldrh	r3, [r7, #6]
 8001512:	b2db      	uxtb	r3, r3
 8001514:	737b      	strb	r3, [r7, #13]
	buffer[2] = x2 >> 8;
 8001516:	887b      	ldrh	r3, [r7, #2]
 8001518:	0a1b      	lsrs	r3, r3, #8
 800151a:	b29b      	uxth	r3, r3
 800151c:	b2db      	uxtb	r3, r3
 800151e:	73bb      	strb	r3, [r7, #14]
	buffer[3] = x2;
 8001520:	887b      	ldrh	r3, [r7, #2]
 8001522:	b2db      	uxtb	r3, r3
 8001524:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2A);
 8001526:	202a      	movs	r0, #42	@ 0x2a
 8001528:	f7ff ff8e 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 800152c:	f107 030c 	add.w	r3, r7, #12
 8001530:	2104      	movs	r1, #4
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff ffbc 	bl	80014b0 <ILI9341_WriteBuffer>

	buffer[0] = y1 >> 8;
 8001538:	88bb      	ldrh	r3, [r7, #4]
 800153a:	0a1b      	lsrs	r3, r3, #8
 800153c:	b29b      	uxth	r3, r3
 800153e:	b2db      	uxtb	r3, r3
 8001540:	733b      	strb	r3, [r7, #12]
	buffer[1] = y1;
 8001542:	88bb      	ldrh	r3, [r7, #4]
 8001544:	b2db      	uxtb	r3, r3
 8001546:	737b      	strb	r3, [r7, #13]
	buffer[2] = y2 >> 8;
 8001548:	883b      	ldrh	r3, [r7, #0]
 800154a:	0a1b      	lsrs	r3, r3, #8
 800154c:	b29b      	uxth	r3, r3
 800154e:	b2db      	uxtb	r3, r3
 8001550:	73bb      	strb	r3, [r7, #14]
	buffer[3] = y2;
 8001552:	883b      	ldrh	r3, [r7, #0]
 8001554:	b2db      	uxtb	r3, r3
 8001556:	73fb      	strb	r3, [r7, #15]

	ILI9341_WriteCommand(0x2B);
 8001558:	202b      	movs	r0, #43	@ 0x2b
 800155a:	f7ff ff75 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
 800155e:	f107 030c 	add.w	r3, r7, #12
 8001562:	2104      	movs	r1, #4
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff ffa3 	bl	80014b0 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);
 800156a:	202c      	movs	r0, #44	@ 0x2c
 800156c:	f7ff ff6c 	bl	8001448 <ILI9341_WriteCommand>
}
 8001570:	bf00      	nop
 8001572:	3714      	adds	r7, #20
 8001574:	46bd      	mov	sp, r7
 8001576:	bd90      	pop	{r4, r7, pc}

08001578 <ILI9341_Reset>:

void ILI9341_Reset(void)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);	//Disable
 800157c:	2200      	movs	r2, #0
 800157e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001582:	480e      	ldr	r0, [pc, #56]	@ (80015bc <ILI9341_Reset+0x44>)
 8001584:	f004 f842 	bl	800560c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001588:	200a      	movs	r0, #10
 800158a:	f003 f9a1 	bl	80048d0 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);		//Select
 800158e:	2200      	movs	r2, #0
 8001590:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001594:	4809      	ldr	r0, [pc, #36]	@ (80015bc <ILI9341_Reset+0x44>)
 8001596:	f004 f839 	bl	800560c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800159a:	200a      	movs	r0, #10
 800159c:	f003 f998 	bl	80048d0 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 80015a0:	2201      	movs	r2, #1
 80015a2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80015a6:	4805      	ldr	r0, [pc, #20]	@ (80015bc <ILI9341_Reset+0x44>)
 80015a8:	f004 f830 	bl	800560c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET); 		//Deselect
 80015ac:	2201      	movs	r2, #1
 80015ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80015b2:	4802      	ldr	r0, [pc, #8]	@ (80015bc <ILI9341_Reset+0x44>)
 80015b4:	f004 f82a 	bl	800560c <HAL_GPIO_WritePin>
}
 80015b8:	bf00      	nop
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	40020400 	.word	0x40020400

080015c0 <ILI9341_Enable>:

void ILI9341_Enable(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);		//Enable
 80015c4:	2201      	movs	r2, #1
 80015c6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80015ca:	4802      	ldr	r0, [pc, #8]	@ (80015d4 <ILI9341_Enable+0x14>)
 80015cc:	f004 f81e 	bl	800560c <HAL_GPIO_WritePin>
}
 80015d0:	bf00      	nop
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	40020400 	.word	0x40020400

080015d8 <ILI9341_Init>:

void ILI9341_Init(void)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
	ILI9341_Enable();
 80015dc:	f7ff fff0 	bl	80015c0 <ILI9341_Enable>
	ILI9341_Reset();
 80015e0:	f7ff ffca 	bl	8001578 <ILI9341_Reset>

	//SOFTWARE RESET
	ILI9341_WriteCommand(0x01);
 80015e4:	2001      	movs	r0, #1
 80015e6:	f7ff ff2f 	bl	8001448 <ILI9341_WriteCommand>
	HAL_Delay(10);
 80015ea:	200a      	movs	r0, #10
 80015ec:	f003 f970 	bl	80048d0 <HAL_Delay>

	//POWER CONTROL A
	ILI9341_WriteCommand(0xCB);
 80015f0:	20cb      	movs	r0, #203	@ 0xcb
 80015f2:	f7ff ff29 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x39);
 80015f6:	2039      	movs	r0, #57	@ 0x39
 80015f8:	f7ff ff40 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x2C);
 80015fc:	202c      	movs	r0, #44	@ 0x2c
 80015fe:	f7ff ff3d 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8001602:	2000      	movs	r0, #0
 8001604:	f7ff ff3a 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x34);
 8001608:	2034      	movs	r0, #52	@ 0x34
 800160a:	f7ff ff37 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x02);
 800160e:	2002      	movs	r0, #2
 8001610:	f7ff ff34 	bl	800147c <ILI9341_WriteData>

	//POWER CONTROL B
	ILI9341_WriteCommand(0xCF);
 8001614:	20cf      	movs	r0, #207	@ 0xcf
 8001616:	f7ff ff17 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800161a:	2000      	movs	r0, #0
 800161c:	f7ff ff2e 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 8001620:	20c1      	movs	r0, #193	@ 0xc1
 8001622:	f7ff ff2b 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x30);
 8001626:	2030      	movs	r0, #48	@ 0x30
 8001628:	f7ff ff28 	bl	800147c <ILI9341_WriteData>

	//DRIVER TIMING CONTROL A
	ILI9341_WriteCommand(0xE8);
 800162c:	20e8      	movs	r0, #232	@ 0xe8
 800162e:	f7ff ff0b 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x85);
 8001632:	2085      	movs	r0, #133	@ 0x85
 8001634:	f7ff ff22 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8001638:	2000      	movs	r0, #0
 800163a:	f7ff ff1f 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x78);
 800163e:	2078      	movs	r0, #120	@ 0x78
 8001640:	f7ff ff1c 	bl	800147c <ILI9341_WriteData>

	//DRIVER TIMING CONTROL B
	ILI9341_WriteCommand(0xEA);
 8001644:	20ea      	movs	r0, #234	@ 0xea
 8001646:	f7ff feff 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 800164a:	2000      	movs	r0, #0
 800164c:	f7ff ff16 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 8001650:	2000      	movs	r0, #0
 8001652:	f7ff ff13 	bl	800147c <ILI9341_WriteData>

	//POWER ON SEQUENCE CONTROL
	ILI9341_WriteCommand(0xED);
 8001656:	20ed      	movs	r0, #237	@ 0xed
 8001658:	f7ff fef6 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x64);
 800165c:	2064      	movs	r0, #100	@ 0x64
 800165e:	f7ff ff0d 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8001662:	2003      	movs	r0, #3
 8001664:	f7ff ff0a 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x12);
 8001668:	2012      	movs	r0, #18
 800166a:	f7ff ff07 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x81);
 800166e:	2081      	movs	r0, #129	@ 0x81
 8001670:	f7ff ff04 	bl	800147c <ILI9341_WriteData>

	//PUMP RATIO CONTROL
	ILI9341_WriteCommand(0xF7);
 8001674:	20f7      	movs	r0, #247	@ 0xf7
 8001676:	f7ff fee7 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x20);
 800167a:	2020      	movs	r0, #32
 800167c:	f7ff fefe 	bl	800147c <ILI9341_WriteData>

	//POWER CONTROL,VRH[5:0]
	ILI9341_WriteCommand(0xC0);
 8001680:	20c0      	movs	r0, #192	@ 0xc0
 8001682:	f7ff fee1 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x23);
 8001686:	2023      	movs	r0, #35	@ 0x23
 8001688:	f7ff fef8 	bl	800147c <ILI9341_WriteData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	ILI9341_WriteCommand(0xC1);
 800168c:	20c1      	movs	r0, #193	@ 0xc1
 800168e:	f7ff fedb 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x10);
 8001692:	2010      	movs	r0, #16
 8001694:	f7ff fef2 	bl	800147c <ILI9341_WriteData>

	//VCM CONTROL
	ILI9341_WriteCommand(0xC5);
 8001698:	20c5      	movs	r0, #197	@ 0xc5
 800169a:	f7ff fed5 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x3E);
 800169e:	203e      	movs	r0, #62	@ 0x3e
 80016a0:	f7ff feec 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x28);
 80016a4:	2028      	movs	r0, #40	@ 0x28
 80016a6:	f7ff fee9 	bl	800147c <ILI9341_WriteData>

	//VCM CONTROL 2
	ILI9341_WriteCommand(0xC7);
 80016aa:	20c7      	movs	r0, #199	@ 0xc7
 80016ac:	f7ff fecc 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x86);
 80016b0:	2086      	movs	r0, #134	@ 0x86
 80016b2:	f7ff fee3 	bl	800147c <ILI9341_WriteData>

	//MEMORY ACCESS CONTROL
	ILI9341_WriteCommand(0x36);
 80016b6:	2036      	movs	r0, #54	@ 0x36
 80016b8:	f7ff fec6 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x48);
 80016bc:	2048      	movs	r0, #72	@ 0x48
 80016be:	f7ff fedd 	bl	800147c <ILI9341_WriteData>

	//PIXEL FORMAT
	ILI9341_WriteCommand(0x3A);
 80016c2:	203a      	movs	r0, #58	@ 0x3a
 80016c4:	f7ff fec0 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x55);
 80016c8:	2055      	movs	r0, #85	@ 0x55
 80016ca:	f7ff fed7 	bl	800147c <ILI9341_WriteData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	ILI9341_WriteCommand(0xB1);
 80016ce:	20b1      	movs	r0, #177	@ 0xb1
 80016d0:	f7ff feba 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80016d4:	2000      	movs	r0, #0
 80016d6:	f7ff fed1 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x18);
 80016da:	2018      	movs	r0, #24
 80016dc:	f7ff fece 	bl	800147c <ILI9341_WriteData>

	//DISPLAY FUNCTION CONTROL
	ILI9341_WriteCommand(0xB6);
 80016e0:	20b6      	movs	r0, #182	@ 0xb6
 80016e2:	f7ff feb1 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x08);
 80016e6:	2008      	movs	r0, #8
 80016e8:	f7ff fec8 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x82);
 80016ec:	2082      	movs	r0, #130	@ 0x82
 80016ee:	f7ff fec5 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x27);
 80016f2:	2027      	movs	r0, #39	@ 0x27
 80016f4:	f7ff fec2 	bl	800147c <ILI9341_WriteData>

	//3GAMMA FUNCTION DISABLE
	ILI9341_WriteCommand(0xF2);
 80016f8:	20f2      	movs	r0, #242	@ 0xf2
 80016fa:	f7ff fea5 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 80016fe:	2000      	movs	r0, #0
 8001700:	f7ff febc 	bl	800147c <ILI9341_WriteData>

	//GAMMA CURVE SELECTED
	ILI9341_WriteCommand(0x26);
 8001704:	2026      	movs	r0, #38	@ 0x26
 8001706:	f7ff fe9f 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x01);
 800170a:	2001      	movs	r0, #1
 800170c:	f7ff feb6 	bl	800147c <ILI9341_WriteData>

	//POSITIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE0);
 8001710:	20e0      	movs	r0, #224	@ 0xe0
 8001712:	f7ff fe99 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x0F);
 8001716:	200f      	movs	r0, #15
 8001718:	f7ff feb0 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 800171c:	2031      	movs	r0, #49	@ 0x31
 800171e:	f7ff fead 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x2B);
 8001722:	202b      	movs	r0, #43	@ 0x2b
 8001724:	f7ff feaa 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 8001728:	200c      	movs	r0, #12
 800172a:	f7ff fea7 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 800172e:	200e      	movs	r0, #14
 8001730:	f7ff fea4 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 8001734:	2008      	movs	r0, #8
 8001736:	f7ff fea1 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x4E);
 800173a:	204e      	movs	r0, #78	@ 0x4e
 800173c:	f7ff fe9e 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0xF1);
 8001740:	20f1      	movs	r0, #241	@ 0xf1
 8001742:	f7ff fe9b 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x37);
 8001746:	2037      	movs	r0, #55	@ 0x37
 8001748:	f7ff fe98 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 800174c:	2007      	movs	r0, #7
 800174e:	f7ff fe95 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x10);
 8001752:	2010      	movs	r0, #16
 8001754:	f7ff fe92 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8001758:	2003      	movs	r0, #3
 800175a:	f7ff fe8f 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 800175e:	200e      	movs	r0, #14
 8001760:	f7ff fe8c 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x09);
 8001764:	2009      	movs	r0, #9
 8001766:	f7ff fe89 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x00);
 800176a:	2000      	movs	r0, #0
 800176c:	f7ff fe86 	bl	800147c <ILI9341_WriteData>

	//NEGATIVE GAMMA CORRECTION
	ILI9341_WriteCommand(0xE1);
 8001770:	20e1      	movs	r0, #225	@ 0xe1
 8001772:	f7ff fe69 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteData(0x00);
 8001776:	2000      	movs	r0, #0
 8001778:	f7ff fe80 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x0E);
 800177c:	200e      	movs	r0, #14
 800177e:	f7ff fe7d 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x14);
 8001782:	2014      	movs	r0, #20
 8001784:	f7ff fe7a 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x03);
 8001788:	2003      	movs	r0, #3
 800178a:	f7ff fe77 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x11);
 800178e:	2011      	movs	r0, #17
 8001790:	f7ff fe74 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x07);
 8001794:	2007      	movs	r0, #7
 8001796:	f7ff fe71 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 800179a:	2031      	movs	r0, #49	@ 0x31
 800179c:	f7ff fe6e 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0xC1);
 80017a0:	20c1      	movs	r0, #193	@ 0xc1
 80017a2:	f7ff fe6b 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x48);
 80017a6:	2048      	movs	r0, #72	@ 0x48
 80017a8:	f7ff fe68 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x08);
 80017ac:	2008      	movs	r0, #8
 80017ae:	f7ff fe65 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 80017b2:	200f      	movs	r0, #15
 80017b4:	f7ff fe62 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x0C);
 80017b8:	200c      	movs	r0, #12
 80017ba:	f7ff fe5f 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x31);
 80017be:	2031      	movs	r0, #49	@ 0x31
 80017c0:	f7ff fe5c 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x36);
 80017c4:	2036      	movs	r0, #54	@ 0x36
 80017c6:	f7ff fe59 	bl	800147c <ILI9341_WriteData>
	ILI9341_WriteData(0x0F);
 80017ca:	200f      	movs	r0, #15
 80017cc:	f7ff fe56 	bl	800147c <ILI9341_WriteData>

	//EXIT SLEEP
	ILI9341_WriteCommand(0x11);
 80017d0:	2011      	movs	r0, #17
 80017d2:	f7ff fe39 	bl	8001448 <ILI9341_WriteCommand>
	HAL_Delay(100);
 80017d6:	2064      	movs	r0, #100	@ 0x64
 80017d8:	f003 f87a 	bl	80048d0 <HAL_Delay>

	//TURN ON DISPLAY
	ILI9341_WriteCommand(0x29);
 80017dc:	2029      	movs	r0, #41	@ 0x29
 80017de:	f7ff fe33 	bl	8001448 <ILI9341_WriteCommand>

	//STARTING ROTATION
	ILI9341_SetRotation(SCREEN_VERTICAL_1);
 80017e2:	2000      	movs	r0, #0
 80017e4:	f000 f802 	bl	80017ec <ILI9341_SetRotation>
}
 80017e8:	bf00      	nop
 80017ea:	bd80      	pop	{r7, pc}

080017ec <ILI9341_SetRotation>:

void ILI9341_SetRotation(uint8_t rotation)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b082      	sub	sp, #8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	4603      	mov	r3, r0
 80017f4:	71fb      	strb	r3, [r7, #7]
	ILI9341_WriteCommand(0x36);
 80017f6:	2036      	movs	r0, #54	@ 0x36
 80017f8:	f7ff fe26 	bl	8001448 <ILI9341_WriteCommand>
	HAL_Delay(1);
 80017fc:	2001      	movs	r0, #1
 80017fe:	f003 f867 	bl	80048d0 <HAL_Delay>

	switch(rotation)
 8001802:	79fb      	ldrb	r3, [r7, #7]
 8001804:	2b03      	cmp	r3, #3
 8001806:	d837      	bhi.n	8001878 <ILI9341_SetRotation+0x8c>
 8001808:	a201      	add	r2, pc, #4	@ (adr r2, 8001810 <ILI9341_SetRotation+0x24>)
 800180a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800180e:	bf00      	nop
 8001810:	08001821 	.word	0x08001821
 8001814:	08001837 	.word	0x08001837
 8001818:	0800184d 	.word	0x0800184d
 800181c:	08001863 	.word	0x08001863
	{
	case SCREEN_VERTICAL_1:
		ILI9341_WriteData(0x40|0x08);
 8001820:	2048      	movs	r0, #72	@ 0x48
 8001822:	f7ff fe2b 	bl	800147c <ILI9341_WriteData>
		LCD_WIDTH = 240;
 8001826:	4b17      	ldr	r3, [pc, #92]	@ (8001884 <ILI9341_SetRotation+0x98>)
 8001828:	22f0      	movs	r2, #240	@ 0xf0
 800182a:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 800182c:	4b16      	ldr	r3, [pc, #88]	@ (8001888 <ILI9341_SetRotation+0x9c>)
 800182e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001832:	801a      	strh	r2, [r3, #0]
		break;
 8001834:	e021      	b.n	800187a <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_1:
		ILI9341_WriteData(0x20|0x08);
 8001836:	2028      	movs	r0, #40	@ 0x28
 8001838:	f7ff fe20 	bl	800147c <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 800183c:	4b11      	ldr	r3, [pc, #68]	@ (8001884 <ILI9341_SetRotation+0x98>)
 800183e:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8001842:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8001844:	4b10      	ldr	r3, [pc, #64]	@ (8001888 <ILI9341_SetRotation+0x9c>)
 8001846:	22f0      	movs	r2, #240	@ 0xf0
 8001848:	801a      	strh	r2, [r3, #0]
		break;
 800184a:	e016      	b.n	800187a <ILI9341_SetRotation+0x8e>
	case SCREEN_VERTICAL_2:
		ILI9341_WriteData(0x80|0x08);
 800184c:	2088      	movs	r0, #136	@ 0x88
 800184e:	f7ff fe15 	bl	800147c <ILI9341_WriteData>
		LCD_WIDTH  = 240;
 8001852:	4b0c      	ldr	r3, [pc, #48]	@ (8001884 <ILI9341_SetRotation+0x98>)
 8001854:	22f0      	movs	r2, #240	@ 0xf0
 8001856:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 320;
 8001858:	4b0b      	ldr	r3, [pc, #44]	@ (8001888 <ILI9341_SetRotation+0x9c>)
 800185a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800185e:	801a      	strh	r2, [r3, #0]
		break;
 8001860:	e00b      	b.n	800187a <ILI9341_SetRotation+0x8e>
	case SCREEN_HORIZONTAL_2:
		ILI9341_WriteData(0x40|0x80|0x20|0x08);
 8001862:	20e8      	movs	r0, #232	@ 0xe8
 8001864:	f7ff fe0a 	bl	800147c <ILI9341_WriteData>
		LCD_WIDTH  = 320;
 8001868:	4b06      	ldr	r3, [pc, #24]	@ (8001884 <ILI9341_SetRotation+0x98>)
 800186a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800186e:	801a      	strh	r2, [r3, #0]
		LCD_HEIGHT = 240;
 8001870:	4b05      	ldr	r3, [pc, #20]	@ (8001888 <ILI9341_SetRotation+0x9c>)
 8001872:	22f0      	movs	r2, #240	@ 0xf0
 8001874:	801a      	strh	r2, [r3, #0]
		break;
 8001876:	e000      	b.n	800187a <ILI9341_SetRotation+0x8e>
	default:
		break;
 8001878:	bf00      	nop
	}
}
 800187a:	bf00      	nop
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	20000002 	.word	0x20000002
 8001888:	20000000 	.word	0x20000000

0800188c <ILI9341_DrawColorBurst>:
	uint8_t buffer[2] = {color>>8, color};
	ILI9341_WriteBuffer(buffer, sizeof(buffer));
}

void ILI9341_DrawColorBurst(uint16_t color, uint32_t size)
{
 800188c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001890:	b08d      	sub	sp, #52	@ 0x34
 8001892:	af00      	add	r7, sp, #0
 8001894:	4603      	mov	r3, r0
 8001896:	6039      	str	r1, [r7, #0]
 8001898:	80fb      	strh	r3, [r7, #6]
 800189a:	466b      	mov	r3, sp
 800189c:	461e      	mov	r6, r3
	uint32_t BufferSize = 0;
 800189e:	2300      	movs	r3, #0
 80018a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

	if((size*2) < BURST_MAX_SIZE)
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80018aa:	d202      	bcs.n	80018b2 <ILI9341_DrawColorBurst+0x26>
	{
		BufferSize = size;
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80018b0:	e002      	b.n	80018b8 <ILI9341_DrawColorBurst+0x2c>
	}
	else
	{
		BufferSize = BURST_MAX_SIZE;
 80018b2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80018b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	}

	HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80018b8:	2201      	movs	r2, #1
 80018ba:	2120      	movs	r1, #32
 80018bc:	483f      	ldr	r0, [pc, #252]	@ (80019bc <ILI9341_DrawColorBurst+0x130>)
 80018be:	f003 fea5 	bl	800560c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 80018c2:	2200      	movs	r2, #0
 80018c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80018c8:	483c      	ldr	r0, [pc, #240]	@ (80019bc <ILI9341_DrawColorBurst+0x130>)
 80018ca:	f003 fe9f 	bl	800560c <HAL_GPIO_WritePin>

	uint8_t chifted = color>>8;
 80018ce:	88fb      	ldrh	r3, [r7, #6]
 80018d0:	0a1b      	lsrs	r3, r3, #8
 80018d2:	b29b      	uxth	r3, r3
 80018d4:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t BurstBuffer[BufferSize];
 80018d8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80018da:	460b      	mov	r3, r1
 80018dc:	3b01      	subs	r3, #1
 80018de:	61fb      	str	r3, [r7, #28]
 80018e0:	2300      	movs	r3, #0
 80018e2:	4688      	mov	r8, r1
 80018e4:	4699      	mov	r9, r3
 80018e6:	f04f 0200 	mov.w	r2, #0
 80018ea:	f04f 0300 	mov.w	r3, #0
 80018ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80018f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80018f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80018fa:	2300      	movs	r3, #0
 80018fc:	460c      	mov	r4, r1
 80018fe:	461d      	mov	r5, r3
 8001900:	f04f 0200 	mov.w	r2, #0
 8001904:	f04f 0300 	mov.w	r3, #0
 8001908:	00eb      	lsls	r3, r5, #3
 800190a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800190e:	00e2      	lsls	r2, r4, #3
 8001910:	1dcb      	adds	r3, r1, #7
 8001912:	08db      	lsrs	r3, r3, #3
 8001914:	00db      	lsls	r3, r3, #3
 8001916:	ebad 0d03 	sub.w	sp, sp, r3
 800191a:	466b      	mov	r3, sp
 800191c:	3300      	adds	r3, #0
 800191e:	61bb      	str	r3, [r7, #24]

	for(uint32_t j = 0; j < BufferSize; j+=2)
 8001920:	2300      	movs	r3, #0
 8001922:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001924:	e00e      	b.n	8001944 <ILI9341_DrawColorBurst+0xb8>
	{
		BurstBuffer[j] = chifted;
 8001926:	69ba      	ldr	r2, [r7, #24]
 8001928:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800192a:	4413      	add	r3, r2
 800192c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001930:	701a      	strb	r2, [r3, #0]
		BurstBuffer[j+1] = color;
 8001932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001934:	3301      	adds	r3, #1
 8001936:	88fa      	ldrh	r2, [r7, #6]
 8001938:	b2d1      	uxtb	r1, r2
 800193a:	69ba      	ldr	r2, [r7, #24]
 800193c:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < BufferSize; j+=2)
 800193e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001940:	3302      	adds	r3, #2
 8001942:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001944:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001948:	429a      	cmp	r2, r3
 800194a:	d3ec      	bcc.n	8001926 <ILI9341_DrawColorBurst+0x9a>
	}

	uint32_t SendingSize = size * 2;
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	617b      	str	r3, [r7, #20]
	uint32_t SendingInBlock = SendingSize / BufferSize;
 8001952:	697a      	ldr	r2, [r7, #20]
 8001954:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001956:	fbb2 f3f3 	udiv	r3, r2, r3
 800195a:	613b      	str	r3, [r7, #16]
	uint32_t RemainderFromBlock = SendingSize % BufferSize;
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001960:	fbb3 f2f2 	udiv	r2, r3, r2
 8001964:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001966:	fb01 f202 	mul.w	r2, r1, r2
 800196a:	1a9b      	subs	r3, r3, r2
 800196c:	60fb      	str	r3, [r7, #12]

	if(SendingInBlock != 0)
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d010      	beq.n	8001996 <ILI9341_DrawColorBurst+0x10a>
	{
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8001974:	2300      	movs	r3, #0
 8001976:	627b      	str	r3, [r7, #36]	@ 0x24
 8001978:	e009      	b.n	800198e <ILI9341_DrawColorBurst+0x102>
		{
			HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, BufferSize, 10);
 800197a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800197c:	b29a      	uxth	r2, r3
 800197e:	230a      	movs	r3, #10
 8001980:	69b9      	ldr	r1, [r7, #24]
 8001982:	480f      	ldr	r0, [pc, #60]	@ (80019c0 <ILI9341_DrawColorBurst+0x134>)
 8001984:	f004 fc5f 	bl	8006246 <HAL_SPI_Transmit>
		for(uint32_t j = 0; j < (SendingInBlock); j++)
 8001988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800198a:	3301      	adds	r3, #1
 800198c:	627b      	str	r3, [r7, #36]	@ 0x24
 800198e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001990:	693b      	ldr	r3, [r7, #16]
 8001992:	429a      	cmp	r2, r3
 8001994:	d3f1      	bcc.n	800197a <ILI9341_DrawColorBurst+0xee>
		}
	}

	HAL_SPI_Transmit(HSPI_INSTANCE, BurstBuffer, RemainderFromBlock, 10);
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	b29a      	uxth	r2, r3
 800199a:	230a      	movs	r3, #10
 800199c:	69b9      	ldr	r1, [r7, #24]
 800199e:	4808      	ldr	r0, [pc, #32]	@ (80019c0 <ILI9341_DrawColorBurst+0x134>)
 80019a0:	f004 fc51 	bl	8006246 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80019a4:	2201      	movs	r2, #1
 80019a6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80019aa:	4804      	ldr	r0, [pc, #16]	@ (80019bc <ILI9341_DrawColorBurst+0x130>)
 80019ac:	f003 fe2e 	bl	800560c <HAL_GPIO_WritePin>
 80019b0:	46b5      	mov	sp, r6
}
 80019b2:	bf00      	nop
 80019b4:	3734      	adds	r7, #52	@ 0x34
 80019b6:	46bd      	mov	sp, r7
 80019b8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80019bc:	40020400 	.word	0x40020400
 80019c0:	20000e44 	.word	0x20000e44

080019c4 <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b082      	sub	sp, #8
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	4603      	mov	r3, r0
 80019cc:	80fb      	strh	r3, [r7, #6]
	// width = 320 & height = 240
	ILI9341_SetAddress(0, 0, LCD_WIDTH, LCD_HEIGHT);
 80019ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001a08 <ILI9341_FillScreen+0x44>)
 80019d0:	881b      	ldrh	r3, [r3, #0]
 80019d2:	b29a      	uxth	r2, r3
 80019d4:	4b0d      	ldr	r3, [pc, #52]	@ (8001a0c <ILI9341_FillScreen+0x48>)
 80019d6:	881b      	ldrh	r3, [r3, #0]
 80019d8:	b29b      	uxth	r3, r3
 80019da:	2100      	movs	r1, #0
 80019dc:	2000      	movs	r0, #0
 80019de:	f7ff fd83 	bl	80014e8 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, LCD_WIDTH*LCD_HEIGHT);
 80019e2:	4b09      	ldr	r3, [pc, #36]	@ (8001a08 <ILI9341_FillScreen+0x44>)
 80019e4:	881b      	ldrh	r3, [r3, #0]
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	461a      	mov	r2, r3
 80019ea:	4b08      	ldr	r3, [pc, #32]	@ (8001a0c <ILI9341_FillScreen+0x48>)
 80019ec:	881b      	ldrh	r3, [r3, #0]
 80019ee:	b29b      	uxth	r3, r3
 80019f0:	fb02 f303 	mul.w	r3, r2, r3
 80019f4:	461a      	mov	r2, r3
 80019f6:	88fb      	ldrh	r3, [r7, #6]
 80019f8:	4611      	mov	r1, r2
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff ff46 	bl	800188c <ILI9341_DrawColorBurst>
}
 8001a00:	bf00      	nop
 8001a02:	3708      	adds	r7, #8
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	20000002 	.word	0x20000002
 8001a0c:	20000000 	.word	0x20000000

08001a10 <ILI9341_TopScreen>:

// Added
void ILI9341_TopScreen(uint16_t color){
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	4603      	mov	r3, r0
 8001a18:	80fb      	strh	r3, [r7, #6]
	tft_y = 0;
 8001a1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a54 <ILI9341_TopScreen+0x44>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
	ILI9341_SetAddress(0,0,LCD_WIDTH, 80 );
 8001a20:	4b0d      	ldr	r3, [pc, #52]	@ (8001a58 <ILI9341_TopScreen+0x48>)
 8001a22:	881b      	ldrh	r3, [r3, #0]
 8001a24:	b29a      	uxth	r2, r3
 8001a26:	2350      	movs	r3, #80	@ 0x50
 8001a28:	2100      	movs	r1, #0
 8001a2a:	2000      	movs	r0, #0
 8001a2c:	f7ff fd5c 	bl	80014e8 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color,LCD_WIDTH*80);
 8001a30:	4b09      	ldr	r3, [pc, #36]	@ (8001a58 <ILI9341_TopScreen+0x48>)
 8001a32:	881b      	ldrh	r3, [r3, #0]
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	461a      	mov	r2, r3
 8001a38:	4613      	mov	r3, r2
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	4413      	add	r3, r2
 8001a3e:	011b      	lsls	r3, r3, #4
 8001a40:	461a      	mov	r2, r3
 8001a42:	88fb      	ldrh	r3, [r7, #6]
 8001a44:	4611      	mov	r1, r2
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff ff20 	bl	800188c <ILI9341_DrawColorBurst>
}
 8001a4c:	bf00      	nop
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20000238 	.word	0x20000238
 8001a58:	20000002 	.word	0x20000002

08001a5c <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x,uint16_t y,uint16_t color)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b086      	sub	sp, #24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	4603      	mov	r3, r0
 8001a64:	80fb      	strh	r3, [r7, #6]
 8001a66:	460b      	mov	r3, r1
 8001a68:	80bb      	strh	r3, [r7, #4]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	807b      	strh	r3, [r7, #2]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001a6e:	4b2c      	ldr	r3, [pc, #176]	@ (8001b20 <ILI9341_DrawPixel+0xc4>)
 8001a70:	881b      	ldrh	r3, [r3, #0]
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	88fa      	ldrh	r2, [r7, #6]
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d24d      	bcs.n	8001b16 <ILI9341_DrawPixel+0xba>
 8001a7a:	4b2a      	ldr	r3, [pc, #168]	@ (8001b24 <ILI9341_DrawPixel+0xc8>)
 8001a7c:	881b      	ldrh	r3, [r3, #0]
 8001a7e:	b29b      	uxth	r3, r3
 8001a80:	88ba      	ldrh	r2, [r7, #4]
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d247      	bcs.n	8001b16 <ILI9341_DrawPixel+0xba>

	uint8_t bufferX[4] = {x>>8, x, (x+1)>>8, (x+1)};
 8001a86:	88fb      	ldrh	r3, [r7, #6]
 8001a88:	0a1b      	lsrs	r3, r3, #8
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	753b      	strb	r3, [r7, #20]
 8001a90:	88fb      	ldrh	r3, [r7, #6]
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	757b      	strb	r3, [r7, #21]
 8001a96:	88fb      	ldrh	r3, [r7, #6]
 8001a98:	3301      	adds	r3, #1
 8001a9a:	121b      	asrs	r3, r3, #8
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	75bb      	strb	r3, [r7, #22]
 8001aa0:	88fb      	ldrh	r3, [r7, #6]
 8001aa2:	b2db      	uxtb	r3, r3
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	75fb      	strb	r3, [r7, #23]
	uint8_t bufferY[4] = {y>>8, y, (y+1)>>8, (y+1)};
 8001aaa:	88bb      	ldrh	r3, [r7, #4]
 8001aac:	0a1b      	lsrs	r3, r3, #8
 8001aae:	b29b      	uxth	r3, r3
 8001ab0:	b2db      	uxtb	r3, r3
 8001ab2:	743b      	strb	r3, [r7, #16]
 8001ab4:	88bb      	ldrh	r3, [r7, #4]
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	747b      	strb	r3, [r7, #17]
 8001aba:	88bb      	ldrh	r3, [r7, #4]
 8001abc:	3301      	adds	r3, #1
 8001abe:	121b      	asrs	r3, r3, #8
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	74bb      	strb	r3, [r7, #18]
 8001ac4:	88bb      	ldrh	r3, [r7, #4]
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	3301      	adds	r3, #1
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	74fb      	strb	r3, [r7, #19]
	uint8_t bufferC[2] = {color>>8, color};
 8001ace:	887b      	ldrh	r3, [r7, #2]
 8001ad0:	0a1b      	lsrs	r3, r3, #8
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	733b      	strb	r3, [r7, #12]
 8001ad8:	887b      	ldrh	r3, [r7, #2]
 8001ada:	b2db      	uxtb	r3, r3
 8001adc:	737b      	strb	r3, [r7, #13]

	ILI9341_WriteCommand(0x2A);						//ADDRESS
 8001ade:	202a      	movs	r0, #42	@ 0x2a
 8001ae0:	f7ff fcb2 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferX, sizeof(bufferX));	//XDATA
 8001ae4:	f107 0314 	add.w	r3, r7, #20
 8001ae8:	2104      	movs	r1, #4
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7ff fce0 	bl	80014b0 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2B);						//ADDRESS
 8001af0:	202b      	movs	r0, #43	@ 0x2b
 8001af2:	f7ff fca9 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferY, sizeof(bufferY));	//YDATA
 8001af6:	f107 0310 	add.w	r3, r7, #16
 8001afa:	2104      	movs	r1, #4
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7ff fcd7 	bl	80014b0 <ILI9341_WriteBuffer>

	ILI9341_WriteCommand(0x2C);						//ADDRESS
 8001b02:	202c      	movs	r0, #44	@ 0x2c
 8001b04:	f7ff fca0 	bl	8001448 <ILI9341_WriteCommand>
	ILI9341_WriteBuffer(bufferC, sizeof(bufferC));	//COLOR
 8001b08:	f107 030c 	add.w	r3, r7, #12
 8001b0c:	2102      	movs	r1, #2
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff fcce 	bl	80014b0 <ILI9341_WriteBuffer>
 8001b14:	e000      	b.n	8001b18 <ILI9341_DrawPixel+0xbc>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001b16:	bf00      	nop
}
 8001b18:	3718      	adds	r7, #24
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	20000002 	.word	0x20000002
 8001b24:	20000000 	.word	0x20000000

08001b28 <ILI9341_DrawRectangle>:

void ILI9341_DrawRectangle(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint16_t color)
{
 8001b28:	b590      	push	{r4, r7, lr}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	4604      	mov	r4, r0
 8001b30:	4608      	mov	r0, r1
 8001b32:	4611      	mov	r1, r2
 8001b34:	461a      	mov	r2, r3
 8001b36:	4623      	mov	r3, r4
 8001b38:	80fb      	strh	r3, [r7, #6]
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	80bb      	strh	r3, [r7, #4]
 8001b3e:	460b      	mov	r3, r1
 8001b40:	807b      	strh	r3, [r7, #2]
 8001b42:	4613      	mov	r3, r2
 8001b44:	803b      	strh	r3, [r7, #0]
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001b46:	4b24      	ldr	r3, [pc, #144]	@ (8001bd8 <ILI9341_DrawRectangle+0xb0>)
 8001b48:	881b      	ldrh	r3, [r3, #0]
 8001b4a:	b29b      	uxth	r3, r3
 8001b4c:	88fa      	ldrh	r2, [r7, #6]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d23d      	bcs.n	8001bce <ILI9341_DrawRectangle+0xa6>
 8001b52:	4b22      	ldr	r3, [pc, #136]	@ (8001bdc <ILI9341_DrawRectangle+0xb4>)
 8001b54:	881b      	ldrh	r3, [r3, #0]
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	88ba      	ldrh	r2, [r7, #4]
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d237      	bcs.n	8001bce <ILI9341_DrawRectangle+0xa6>

	if((x+width-1)>=LCD_WIDTH)
 8001b5e:	88fa      	ldrh	r2, [r7, #6]
 8001b60:	887b      	ldrh	r3, [r7, #2]
 8001b62:	4413      	add	r3, r2
 8001b64:	4a1c      	ldr	r2, [pc, #112]	@ (8001bd8 <ILI9341_DrawRectangle+0xb0>)
 8001b66:	8812      	ldrh	r2, [r2, #0]
 8001b68:	b292      	uxth	r2, r2
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	dd05      	ble.n	8001b7a <ILI9341_DrawRectangle+0x52>
	{
		width=LCD_WIDTH-x;
 8001b6e:	4b1a      	ldr	r3, [pc, #104]	@ (8001bd8 <ILI9341_DrawRectangle+0xb0>)
 8001b70:	881b      	ldrh	r3, [r3, #0]
 8001b72:	b29a      	uxth	r2, r3
 8001b74:	88fb      	ldrh	r3, [r7, #6]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	807b      	strh	r3, [r7, #2]
	}

	if((y+height-1)>=LCD_HEIGHT)
 8001b7a:	88ba      	ldrh	r2, [r7, #4]
 8001b7c:	883b      	ldrh	r3, [r7, #0]
 8001b7e:	4413      	add	r3, r2
 8001b80:	4a16      	ldr	r2, [pc, #88]	@ (8001bdc <ILI9341_DrawRectangle+0xb4>)
 8001b82:	8812      	ldrh	r2, [r2, #0]
 8001b84:	b292      	uxth	r2, r2
 8001b86:	4293      	cmp	r3, r2
 8001b88:	dd05      	ble.n	8001b96 <ILI9341_DrawRectangle+0x6e>
	{
		height=LCD_HEIGHT-y;
 8001b8a:	4b14      	ldr	r3, [pc, #80]	@ (8001bdc <ILI9341_DrawRectangle+0xb4>)
 8001b8c:	881b      	ldrh	r3, [r3, #0]
 8001b8e:	b29a      	uxth	r2, r3
 8001b90:	88bb      	ldrh	r3, [r7, #4]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	803b      	strh	r3, [r7, #0]
	}

	ILI9341_SetAddress(x, y, x+width-1, y+height-1);
 8001b96:	88fa      	ldrh	r2, [r7, #6]
 8001b98:	887b      	ldrh	r3, [r7, #2]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	b29b      	uxth	r3, r3
 8001b9e:	3b01      	subs	r3, #1
 8001ba0:	b29c      	uxth	r4, r3
 8001ba2:	88ba      	ldrh	r2, [r7, #4]
 8001ba4:	883b      	ldrh	r3, [r7, #0]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	3b01      	subs	r3, #1
 8001bac:	b29b      	uxth	r3, r3
 8001bae:	88b9      	ldrh	r1, [r7, #4]
 8001bb0:	88f8      	ldrh	r0, [r7, #6]
 8001bb2:	4622      	mov	r2, r4
 8001bb4:	f7ff fc98 	bl	80014e8 <ILI9341_SetAddress>
	ILI9341_DrawColorBurst(color, height*width);
 8001bb8:	883b      	ldrh	r3, [r7, #0]
 8001bba:	887a      	ldrh	r2, [r7, #2]
 8001bbc:	fb02 f303 	mul.w	r3, r2, r3
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	8b3b      	ldrh	r3, [r7, #24]
 8001bc4:	4611      	mov	r1, r2
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	f7ff fe60 	bl	800188c <ILI9341_DrawColorBurst>
 8001bcc:	e000      	b.n	8001bd0 <ILI9341_DrawRectangle+0xa8>
	if((x >=LCD_WIDTH) || (y >=LCD_HEIGHT)) return;
 8001bce:	bf00      	nop
}
 8001bd0:	370c      	adds	r7, #12
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd90      	pop	{r4, r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	20000002 	.word	0x20000002
 8001bdc:	20000000 	.word	0x20000000

08001be0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001be6:	2300      	movs	r3, #0
 8001be8:	607b      	str	r3, [r7, #4]
 8001bea:	4b0c      	ldr	r3, [pc, #48]	@ (8001c1c <MX_DMA_Init+0x3c>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bee:	4a0b      	ldr	r2, [pc, #44]	@ (8001c1c <MX_DMA_Init+0x3c>)
 8001bf0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bf6:	4b09      	ldr	r3, [pc, #36]	@ (8001c1c <MX_DMA_Init+0x3c>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bfe:	607b      	str	r3, [r7, #4]
 8001c00:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001c02:	2200      	movs	r2, #0
 8001c04:	2100      	movs	r1, #0
 8001c06:	200f      	movs	r0, #15
 8001c08:	f002 ff9b 	bl	8004b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001c0c:	200f      	movs	r0, #15
 8001c0e:	f002 ffb4 	bl	8004b7a <HAL_NVIC_EnableIRQ>

}
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	40023800 	.word	0x40023800

08001c20 <find_coord>:
		{"ROW 4", {.coord = {{106.075,216.875},{138.225,216.875},{170.375,216.875},{202.525,216.875},{234.725,216.875},{266.825,216.875},{298.975,216.875}} } }

};


const Location* find_coord(const char *key){
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b084      	sub	sp, #16
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 4; i++){
 8001c28:	2300      	movs	r3, #0
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	e01a      	b.n	8001c64 <find_coord+0x44>
		if (strcmp(dict[i].key, key) == 0)
 8001c2e:	4911      	ldr	r1, [pc, #68]	@ (8001c74 <find_coord+0x54>)
 8001c30:	68fa      	ldr	r2, [r7, #12]
 8001c32:	4613      	mov	r3, r2
 8001c34:	011b      	lsls	r3, r3, #4
 8001c36:	1a9b      	subs	r3, r3, r2
 8001c38:	00db      	lsls	r3, r3, #3
 8001c3a:	440b      	add	r3, r1
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	6879      	ldr	r1, [r7, #4]
 8001c40:	4618      	mov	r0, r3
 8001c42:	f7fe fae5 	bl	8000210 <strcmp>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d108      	bne.n	8001c5e <find_coord+0x3e>
			return &dict[i].info;
 8001c4c:	68fa      	ldr	r2, [r7, #12]
 8001c4e:	4613      	mov	r3, r2
 8001c50:	011b      	lsls	r3, r3, #4
 8001c52:	1a9b      	subs	r3, r3, r2
 8001c54:	00db      	lsls	r3, r3, #3
 8001c56:	3308      	adds	r3, #8
 8001c58:	4a06      	ldr	r2, [pc, #24]	@ (8001c74 <find_coord+0x54>)
 8001c5a:	4413      	add	r3, r2
 8001c5c:	e006      	b.n	8001c6c <find_coord+0x4c>
	for (int i = 0; i < 4; i++){
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	3301      	adds	r3, #1
 8001c62:	60fb      	str	r3, [r7, #12]
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	2b03      	cmp	r3, #3
 8001c68:	dde1      	ble.n	8001c2e <find_coord+0xe>
	}
	return 0;
 8001c6a:	2300      	movs	r3, #0
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3710      	adds	r7, #16
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	08010840 	.word	0x08010840

08001c78 <drawer_lookup>:


/**/
void drawer_lookup(uint16_t rows, uint16_t drawer, char colors){
 8001c78:	b590      	push	{r4, r7, lr}
 8001c7a:	b08b      	sub	sp, #44	@ 0x2c
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	4603      	mov	r3, r0
 8001c80:	80fb      	strh	r3, [r7, #6]
 8001c82:	460b      	mov	r3, r1
 8001c84:	80bb      	strh	r3, [r7, #4]
 8001c86:	4613      	mov	r3, r2
 8001c88:	70fb      	strb	r3, [r7, #3]
	printf("%d\n\r", rows);
 8001c8a:	88fb      	ldrh	r3, [r7, #6]
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	48a2      	ldr	r0, [pc, #648]	@ (8001f18 <drawer_lookup+0x2a0>)
 8001c90:	f00a fc9c 	bl	800c5cc <iprintf>
	printf("%d\n\r", drawer);
 8001c94:	88bb      	ldrh	r3, [r7, #4]
 8001c96:	4619      	mov	r1, r3
 8001c98:	489f      	ldr	r0, [pc, #636]	@ (8001f18 <drawer_lookup+0x2a0>)
 8001c9a:	f00a fc97 	bl	800c5cc <iprintf>
	switch (rows){
 8001c9e:	88fb      	ldrh	r3, [r7, #6]
 8001ca0:	3b01      	subs	r3, #1
 8001ca2:	2b03      	cmp	r3, #3
 8001ca4:	f200 8225 	bhi.w	80020f2 <drawer_lookup+0x47a>
 8001ca8:	a201      	add	r2, pc, #4	@ (adr r2, 8001cb0 <drawer_lookup+0x38>)
 8001caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cae:	bf00      	nop
 8001cb0:	08001cc1 	.word	0x08001cc1
 8001cb4:	08001dd5 	.word	0x08001dd5
 8001cb8:	08001ed1 	.word	0x08001ed1
 8001cbc:	08001fed 	.word	0x08001fed
		case 1:
			const Location *info = find_coord("ROW 1");
 8001cc0:	4896      	ldr	r0, [pc, #600]	@ (8001f1c <drawer_lookup+0x2a4>)
 8001cc2:	f7ff ffad 	bl	8001c20 <find_coord>
 8001cc6:	60b8      	str	r0, [r7, #8]
			if (info != NULL){
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	f000 820a 	beq.w	80020e4 <drawer_lookup+0x46c>
				for (int i = 0; i < 4; i++){
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cd4:	e027      	b.n	8001d26 <drawer_lookup+0xae>
					if (i == (drawer - 1)){
 8001cd6:	88bb      	ldrh	r3, [r7, #4]
 8001cd8:	3b01      	subs	r3, #1
 8001cda:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d11f      	bne.n	8001d20 <drawer_lookup+0xa8>
						LCD_X = info->coord[i].x;
 8001ce0:	68ba      	ldr	r2, [r7, #8]
 8001ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce4:	011b      	lsls	r3, r3, #4
 8001ce6:	4413      	add	r3, r2
 8001ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cec:	498c      	ldr	r1, [pc, #560]	@ (8001f20 <drawer_lookup+0x2a8>)
 8001cee:	e9c1 2300 	strd	r2, r3, [r1]
						LCD_Y = info->coord[i].y;
 8001cf2:	68ba      	ldr	r2, [r7, #8]
 8001cf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cf6:	011b      	lsls	r3, r3, #4
 8001cf8:	4413      	add	r3, r2
 8001cfa:	3308      	adds	r3, #8
 8001cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d00:	4988      	ldr	r1, [pc, #544]	@ (8001f24 <drawer_lookup+0x2ac>)
 8001d02:	e9c1 2300 	strd	r2, r3, [r1]
						printf("X: %lf\n\r", LCD_X);
 8001d06:	4b86      	ldr	r3, [pc, #536]	@ (8001f20 <drawer_lookup+0x2a8>)
 8001d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d0c:	4886      	ldr	r0, [pc, #536]	@ (8001f28 <drawer_lookup+0x2b0>)
 8001d0e:	f00a fc5d 	bl	800c5cc <iprintf>
						printf("Y: %lf\n\r", LCD_Y);
 8001d12:	4b84      	ldr	r3, [pc, #528]	@ (8001f24 <drawer_lookup+0x2ac>)
 8001d14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d18:	4884      	ldr	r0, [pc, #528]	@ (8001f2c <drawer_lookup+0x2b4>)
 8001d1a:	f00a fc57 	bl	800c5cc <iprintf>
						break;
 8001d1e:	e005      	b.n	8001d2c <drawer_lookup+0xb4>
				for (int i = 0; i < 4; i++){
 8001d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d22:	3301      	adds	r3, #1
 8001d24:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d28:	2b03      	cmp	r3, #3
 8001d2a:	ddd4      	ble.n	8001cd6 <drawer_lookup+0x5e>
					}
				}
				if (colors == 'B')
 8001d2c:	78fb      	ldrb	r3, [r7, #3]
 8001d2e:	2b42      	cmp	r3, #66	@ 0x42
 8001d30:	d117      	bne.n	8001d62 <drawer_lookup+0xea>
					ILI9341_DrawFilledCircle(LCD_X, LCD_Y,5,BLUE);
 8001d32:	4b7b      	ldr	r3, [pc, #492]	@ (8001f20 <drawer_lookup+0x2a8>)
 8001d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d38:	4610      	mov	r0, r2
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	f7fe ff64 	bl	8000c08 <__aeabi_d2uiz>
 8001d40:	4603      	mov	r3, r0
 8001d42:	b29c      	uxth	r4, r3
 8001d44:	4b77      	ldr	r3, [pc, #476]	@ (8001f24 <drawer_lookup+0x2ac>)
 8001d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d4a:	4610      	mov	r0, r2
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	f7fe ff5b 	bl	8000c08 <__aeabi_d2uiz>
 8001d52:	4603      	mov	r3, r0
 8001d54:	b299      	uxth	r1, r3
 8001d56:	231f      	movs	r3, #31
 8001d58:	2205      	movs	r2, #5
 8001d5a:	4620      	mov	r0, r4
 8001d5c:	f7ff f9e0 	bl	8001120 <ILI9341_DrawFilledCircle>
				}
				else if (colors == 'W'){
					ILI9341_DrawFilledCircle(LCD_X, LCD_Y,5,WHITE);
				}
			}
			break;
 8001d60:	e1c0      	b.n	80020e4 <drawer_lookup+0x46c>
				else if (colors == 'R'){
 8001d62:	78fb      	ldrb	r3, [r7, #3]
 8001d64:	2b52      	cmp	r3, #82	@ 0x52
 8001d66:	d118      	bne.n	8001d9a <drawer_lookup+0x122>
					ILI9341_DrawFilledCircle(LCD_X, LCD_Y,5,RED);
 8001d68:	4b6d      	ldr	r3, [pc, #436]	@ (8001f20 <drawer_lookup+0x2a8>)
 8001d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d6e:	4610      	mov	r0, r2
 8001d70:	4619      	mov	r1, r3
 8001d72:	f7fe ff49 	bl	8000c08 <__aeabi_d2uiz>
 8001d76:	4603      	mov	r3, r0
 8001d78:	b29c      	uxth	r4, r3
 8001d7a:	4b6a      	ldr	r3, [pc, #424]	@ (8001f24 <drawer_lookup+0x2ac>)
 8001d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d80:	4610      	mov	r0, r2
 8001d82:	4619      	mov	r1, r3
 8001d84:	f7fe ff40 	bl	8000c08 <__aeabi_d2uiz>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	b299      	uxth	r1, r3
 8001d8c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001d90:	2205      	movs	r2, #5
 8001d92:	4620      	mov	r0, r4
 8001d94:	f7ff f9c4 	bl	8001120 <ILI9341_DrawFilledCircle>
			break;
 8001d98:	e1a4      	b.n	80020e4 <drawer_lookup+0x46c>
				else if (colors == 'W'){
 8001d9a:	78fb      	ldrb	r3, [r7, #3]
 8001d9c:	2b57      	cmp	r3, #87	@ 0x57
 8001d9e:	f040 81a1 	bne.w	80020e4 <drawer_lookup+0x46c>
					ILI9341_DrawFilledCircle(LCD_X, LCD_Y,5,WHITE);
 8001da2:	4b5f      	ldr	r3, [pc, #380]	@ (8001f20 <drawer_lookup+0x2a8>)
 8001da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da8:	4610      	mov	r0, r2
 8001daa:	4619      	mov	r1, r3
 8001dac:	f7fe ff2c 	bl	8000c08 <__aeabi_d2uiz>
 8001db0:	4603      	mov	r3, r0
 8001db2:	b29c      	uxth	r4, r3
 8001db4:	4b5b      	ldr	r3, [pc, #364]	@ (8001f24 <drawer_lookup+0x2ac>)
 8001db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dba:	4610      	mov	r0, r2
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	f7fe ff23 	bl	8000c08 <__aeabi_d2uiz>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	b299      	uxth	r1, r3
 8001dc6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001dca:	2205      	movs	r2, #5
 8001dcc:	4620      	mov	r0, r4
 8001dce:	f7ff f9a7 	bl	8001120 <ILI9341_DrawFilledCircle>
			break;
 8001dd2:	e187      	b.n	80020e4 <drawer_lookup+0x46c>

	 	case 2:
			const Location *info_sec = find_coord("ROW 2");
 8001dd4:	4856      	ldr	r0, [pc, #344]	@ (8001f30 <drawer_lookup+0x2b8>)
 8001dd6:	f7ff ff23 	bl	8001c20 <find_coord>
 8001dda:	60f8      	str	r0, [r7, #12]
			if (info_sec != NULL){
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	f000 8182 	beq.w	80020e8 <drawer_lookup+0x470>
				for (int i = 0; i < 7; i++){
 8001de4:	2300      	movs	r3, #0
 8001de6:	623b      	str	r3, [r7, #32]
 8001de8:	e01b      	b.n	8001e22 <drawer_lookup+0x1aa>
					if (i == (drawer - 1)){
 8001dea:	88bb      	ldrh	r3, [r7, #4]
 8001dec:	3b01      	subs	r3, #1
 8001dee:	6a3a      	ldr	r2, [r7, #32]
 8001df0:	429a      	cmp	r2, r3
 8001df2:	d113      	bne.n	8001e1c <drawer_lookup+0x1a4>
						LCD_X = info_sec->coord[i].x;
 8001df4:	68fa      	ldr	r2, [r7, #12]
 8001df6:	6a3b      	ldr	r3, [r7, #32]
 8001df8:	011b      	lsls	r3, r3, #4
 8001dfa:	4413      	add	r3, r2
 8001dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e00:	4947      	ldr	r1, [pc, #284]	@ (8001f20 <drawer_lookup+0x2a8>)
 8001e02:	e9c1 2300 	strd	r2, r3, [r1]
						LCD_Y = info_sec->coord[i].y;
 8001e06:	68fa      	ldr	r2, [r7, #12]
 8001e08:	6a3b      	ldr	r3, [r7, #32]
 8001e0a:	011b      	lsls	r3, r3, #4
 8001e0c:	4413      	add	r3, r2
 8001e0e:	3308      	adds	r3, #8
 8001e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e14:	4943      	ldr	r1, [pc, #268]	@ (8001f24 <drawer_lookup+0x2ac>)
 8001e16:	e9c1 2300 	strd	r2, r3, [r1]
						break;
 8001e1a:	e005      	b.n	8001e28 <drawer_lookup+0x1b0>
				for (int i = 0; i < 7; i++){
 8001e1c:	6a3b      	ldr	r3, [r7, #32]
 8001e1e:	3301      	adds	r3, #1
 8001e20:	623b      	str	r3, [r7, #32]
 8001e22:	6a3b      	ldr	r3, [r7, #32]
 8001e24:	2b06      	cmp	r3, #6
 8001e26:	dde0      	ble.n	8001dea <drawer_lookup+0x172>
					}
				}
				if (colors == 'B')
 8001e28:	78fb      	ldrb	r3, [r7, #3]
 8001e2a:	2b42      	cmp	r3, #66	@ 0x42
 8001e2c:	d117      	bne.n	8001e5e <drawer_lookup+0x1e6>
					ILI9341_DrawFilledCircle(LCD_X, LCD_Y,5,BLUE);
 8001e2e:	4b3c      	ldr	r3, [pc, #240]	@ (8001f20 <drawer_lookup+0x2a8>)
 8001e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e34:	4610      	mov	r0, r2
 8001e36:	4619      	mov	r1, r3
 8001e38:	f7fe fee6 	bl	8000c08 <__aeabi_d2uiz>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	b29c      	uxth	r4, r3
 8001e40:	4b38      	ldr	r3, [pc, #224]	@ (8001f24 <drawer_lookup+0x2ac>)
 8001e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e46:	4610      	mov	r0, r2
 8001e48:	4619      	mov	r1, r3
 8001e4a:	f7fe fedd 	bl	8000c08 <__aeabi_d2uiz>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	b299      	uxth	r1, r3
 8001e52:	231f      	movs	r3, #31
 8001e54:	2205      	movs	r2, #5
 8001e56:	4620      	mov	r0, r4
 8001e58:	f7ff f962 	bl	8001120 <ILI9341_DrawFilledCircle>
				}
				else if (colors == 'W'){
					ILI9341_DrawFilledCircle(LCD_X, LCD_Y,5,WHITE);
				}
			}
			break;
 8001e5c:	e144      	b.n	80020e8 <drawer_lookup+0x470>
				else if (colors == 'R'){
 8001e5e:	78fb      	ldrb	r3, [r7, #3]
 8001e60:	2b52      	cmp	r3, #82	@ 0x52
 8001e62:	d118      	bne.n	8001e96 <drawer_lookup+0x21e>
					ILI9341_DrawFilledCircle(LCD_X, LCD_Y,5,RED);
 8001e64:	4b2e      	ldr	r3, [pc, #184]	@ (8001f20 <drawer_lookup+0x2a8>)
 8001e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e6a:	4610      	mov	r0, r2
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	f7fe fecb 	bl	8000c08 <__aeabi_d2uiz>
 8001e72:	4603      	mov	r3, r0
 8001e74:	b29c      	uxth	r4, r3
 8001e76:	4b2b      	ldr	r3, [pc, #172]	@ (8001f24 <drawer_lookup+0x2ac>)
 8001e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e7c:	4610      	mov	r0, r2
 8001e7e:	4619      	mov	r1, r3
 8001e80:	f7fe fec2 	bl	8000c08 <__aeabi_d2uiz>
 8001e84:	4603      	mov	r3, r0
 8001e86:	b299      	uxth	r1, r3
 8001e88:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001e8c:	2205      	movs	r2, #5
 8001e8e:	4620      	mov	r0, r4
 8001e90:	f7ff f946 	bl	8001120 <ILI9341_DrawFilledCircle>
			break;
 8001e94:	e128      	b.n	80020e8 <drawer_lookup+0x470>
				else if (colors == 'W'){
 8001e96:	78fb      	ldrb	r3, [r7, #3]
 8001e98:	2b57      	cmp	r3, #87	@ 0x57
 8001e9a:	f040 8125 	bne.w	80020e8 <drawer_lookup+0x470>
					ILI9341_DrawFilledCircle(LCD_X, LCD_Y,5,WHITE);
 8001e9e:	4b20      	ldr	r3, [pc, #128]	@ (8001f20 <drawer_lookup+0x2a8>)
 8001ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ea4:	4610      	mov	r0, r2
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	f7fe feae 	bl	8000c08 <__aeabi_d2uiz>
 8001eac:	4603      	mov	r3, r0
 8001eae:	b29c      	uxth	r4, r3
 8001eb0:	4b1c      	ldr	r3, [pc, #112]	@ (8001f24 <drawer_lookup+0x2ac>)
 8001eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb6:	4610      	mov	r0, r2
 8001eb8:	4619      	mov	r1, r3
 8001eba:	f7fe fea5 	bl	8000c08 <__aeabi_d2uiz>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	b299      	uxth	r1, r3
 8001ec2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ec6:	2205      	movs	r2, #5
 8001ec8:	4620      	mov	r0, r4
 8001eca:	f7ff f929 	bl	8001120 <ILI9341_DrawFilledCircle>
			break;
 8001ece:	e10b      	b.n	80020e8 <drawer_lookup+0x470>

		case 3:
			const Location *info_th = find_coord("ROW 3");
 8001ed0:	4818      	ldr	r0, [pc, #96]	@ (8001f34 <drawer_lookup+0x2bc>)
 8001ed2:	f7ff fea5 	bl	8001c20 <find_coord>
 8001ed6:	6138      	str	r0, [r7, #16]
			if (info_th != NULL){
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	f000 8106 	beq.w	80020ec <drawer_lookup+0x474>
				for (int i = 0; i < 7; i++){
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	61fb      	str	r3, [r7, #28]
 8001ee4:	e02b      	b.n	8001f3e <drawer_lookup+0x2c6>
					if (i == (drawer - 1)){
 8001ee6:	88bb      	ldrh	r3, [r7, #4]
 8001ee8:	3b01      	subs	r3, #1
 8001eea:	69fa      	ldr	r2, [r7, #28]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d123      	bne.n	8001f38 <drawer_lookup+0x2c0>
						LCD_X = info_th->coord[i].x;
 8001ef0:	693a      	ldr	r2, [r7, #16]
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	011b      	lsls	r3, r3, #4
 8001ef6:	4413      	add	r3, r2
 8001ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001efc:	4908      	ldr	r1, [pc, #32]	@ (8001f20 <drawer_lookup+0x2a8>)
 8001efe:	e9c1 2300 	strd	r2, r3, [r1]
						LCD_Y = info_th->coord[i].y;
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	011b      	lsls	r3, r3, #4
 8001f08:	4413      	add	r3, r2
 8001f0a:	3308      	adds	r3, #8
 8001f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f10:	4904      	ldr	r1, [pc, #16]	@ (8001f24 <drawer_lookup+0x2ac>)
 8001f12:	e9c1 2300 	strd	r2, r3, [r1]
						break;
 8001f16:	e015      	b.n	8001f44 <drawer_lookup+0x2cc>
 8001f18:	08010038 	.word	0x08010038
 8001f1c:	08010018 	.word	0x08010018
 8001f20:	20000228 	.word	0x20000228
 8001f24:	20000230 	.word	0x20000230
 8001f28:	08010040 	.word	0x08010040
 8001f2c:	0801004c 	.word	0x0801004c
 8001f30:	08010020 	.word	0x08010020
 8001f34:	08010028 	.word	0x08010028
				for (int i = 0; i < 7; i++){
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	3301      	adds	r3, #1
 8001f3c:	61fb      	str	r3, [r7, #28]
 8001f3e:	69fb      	ldr	r3, [r7, #28]
 8001f40:	2b06      	cmp	r3, #6
 8001f42:	ddd0      	ble.n	8001ee6 <drawer_lookup+0x26e>
					}
				}
				if (colors == 'B')
 8001f44:	78fb      	ldrb	r3, [r7, #3]
 8001f46:	2b42      	cmp	r3, #66	@ 0x42
 8001f48:	d117      	bne.n	8001f7a <drawer_lookup+0x302>
					ILI9341_DrawFilledCircle(LCD_X, LCD_Y,5,BLUE);
 8001f4a:	4b6c      	ldr	r3, [pc, #432]	@ (80020fc <drawer_lookup+0x484>)
 8001f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f50:	4610      	mov	r0, r2
 8001f52:	4619      	mov	r1, r3
 8001f54:	f7fe fe58 	bl	8000c08 <__aeabi_d2uiz>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	b29c      	uxth	r4, r3
 8001f5c:	4b68      	ldr	r3, [pc, #416]	@ (8002100 <drawer_lookup+0x488>)
 8001f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f62:	4610      	mov	r0, r2
 8001f64:	4619      	mov	r1, r3
 8001f66:	f7fe fe4f 	bl	8000c08 <__aeabi_d2uiz>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	b299      	uxth	r1, r3
 8001f6e:	231f      	movs	r3, #31
 8001f70:	2205      	movs	r2, #5
 8001f72:	4620      	mov	r0, r4
 8001f74:	f7ff f8d4 	bl	8001120 <ILI9341_DrawFilledCircle>
				}
				else if (colors == 'W'){
					ILI9341_DrawFilledCircle(LCD_X, LCD_Y,5,WHITE);
				}
			}
			break;
 8001f78:	e0b8      	b.n	80020ec <drawer_lookup+0x474>
				else if (colors == 'R'){
 8001f7a:	78fb      	ldrb	r3, [r7, #3]
 8001f7c:	2b52      	cmp	r3, #82	@ 0x52
 8001f7e:	d118      	bne.n	8001fb2 <drawer_lookup+0x33a>
					ILI9341_DrawFilledCircle(LCD_X, LCD_Y,5,RED);
 8001f80:	4b5e      	ldr	r3, [pc, #376]	@ (80020fc <drawer_lookup+0x484>)
 8001f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f86:	4610      	mov	r0, r2
 8001f88:	4619      	mov	r1, r3
 8001f8a:	f7fe fe3d 	bl	8000c08 <__aeabi_d2uiz>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	b29c      	uxth	r4, r3
 8001f92:	4b5b      	ldr	r3, [pc, #364]	@ (8002100 <drawer_lookup+0x488>)
 8001f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f98:	4610      	mov	r0, r2
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	f7fe fe34 	bl	8000c08 <__aeabi_d2uiz>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	b299      	uxth	r1, r3
 8001fa4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001fa8:	2205      	movs	r2, #5
 8001faa:	4620      	mov	r0, r4
 8001fac:	f7ff f8b8 	bl	8001120 <ILI9341_DrawFilledCircle>
			break;
 8001fb0:	e09c      	b.n	80020ec <drawer_lookup+0x474>
				else if (colors == 'W'){
 8001fb2:	78fb      	ldrb	r3, [r7, #3]
 8001fb4:	2b57      	cmp	r3, #87	@ 0x57
 8001fb6:	f040 8099 	bne.w	80020ec <drawer_lookup+0x474>
					ILI9341_DrawFilledCircle(LCD_X, LCD_Y,5,WHITE);
 8001fba:	4b50      	ldr	r3, [pc, #320]	@ (80020fc <drawer_lookup+0x484>)
 8001fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fc0:	4610      	mov	r0, r2
 8001fc2:	4619      	mov	r1, r3
 8001fc4:	f7fe fe20 	bl	8000c08 <__aeabi_d2uiz>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	b29c      	uxth	r4, r3
 8001fcc:	4b4c      	ldr	r3, [pc, #304]	@ (8002100 <drawer_lookup+0x488>)
 8001fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fd2:	4610      	mov	r0, r2
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	f7fe fe17 	bl	8000c08 <__aeabi_d2uiz>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	b299      	uxth	r1, r3
 8001fde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001fe2:	2205      	movs	r2, #5
 8001fe4:	4620      	mov	r0, r4
 8001fe6:	f7ff f89b 	bl	8001120 <ILI9341_DrawFilledCircle>
			break;
 8001fea:	e07f      	b.n	80020ec <drawer_lookup+0x474>

		case 4:
			const Location *info_f = find_coord("ROW 4");
 8001fec:	4845      	ldr	r0, [pc, #276]	@ (8002104 <drawer_lookup+0x48c>)
 8001fee:	f7ff fe17 	bl	8001c20 <find_coord>
 8001ff2:	6178      	str	r0, [r7, #20]
			if (info_f != NULL){
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d07a      	beq.n	80020f0 <drawer_lookup+0x478>
				for (int i = 0; i < 7; i++){
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	61bb      	str	r3, [r7, #24]
 8001ffe:	e01b      	b.n	8002038 <drawer_lookup+0x3c0>
					if (i == (drawer - 1)){
 8002000:	88bb      	ldrh	r3, [r7, #4]
 8002002:	3b01      	subs	r3, #1
 8002004:	69ba      	ldr	r2, [r7, #24]
 8002006:	429a      	cmp	r2, r3
 8002008:	d113      	bne.n	8002032 <drawer_lookup+0x3ba>
						LCD_X = info_f->coord[i].x;
 800200a:	697a      	ldr	r2, [r7, #20]
 800200c:	69bb      	ldr	r3, [r7, #24]
 800200e:	011b      	lsls	r3, r3, #4
 8002010:	4413      	add	r3, r2
 8002012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002016:	4939      	ldr	r1, [pc, #228]	@ (80020fc <drawer_lookup+0x484>)
 8002018:	e9c1 2300 	strd	r2, r3, [r1]
						LCD_Y = info_f->coord[i].y;
 800201c:	697a      	ldr	r2, [r7, #20]
 800201e:	69bb      	ldr	r3, [r7, #24]
 8002020:	011b      	lsls	r3, r3, #4
 8002022:	4413      	add	r3, r2
 8002024:	3308      	adds	r3, #8
 8002026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800202a:	4935      	ldr	r1, [pc, #212]	@ (8002100 <drawer_lookup+0x488>)
 800202c:	e9c1 2300 	strd	r2, r3, [r1]
						break;
 8002030:	e005      	b.n	800203e <drawer_lookup+0x3c6>
				for (int i = 0; i < 7; i++){
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	3301      	adds	r3, #1
 8002036:	61bb      	str	r3, [r7, #24]
 8002038:	69bb      	ldr	r3, [r7, #24]
 800203a:	2b06      	cmp	r3, #6
 800203c:	dde0      	ble.n	8002000 <drawer_lookup+0x388>
					}
				}
				if (colors == 'B')
 800203e:	78fb      	ldrb	r3, [r7, #3]
 8002040:	2b42      	cmp	r3, #66	@ 0x42
 8002042:	d117      	bne.n	8002074 <drawer_lookup+0x3fc>
					ILI9341_DrawFilledCircle(LCD_X, LCD_Y,5,BLUE);
 8002044:	4b2d      	ldr	r3, [pc, #180]	@ (80020fc <drawer_lookup+0x484>)
 8002046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800204a:	4610      	mov	r0, r2
 800204c:	4619      	mov	r1, r3
 800204e:	f7fe fddb 	bl	8000c08 <__aeabi_d2uiz>
 8002052:	4603      	mov	r3, r0
 8002054:	b29c      	uxth	r4, r3
 8002056:	4b2a      	ldr	r3, [pc, #168]	@ (8002100 <drawer_lookup+0x488>)
 8002058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800205c:	4610      	mov	r0, r2
 800205e:	4619      	mov	r1, r3
 8002060:	f7fe fdd2 	bl	8000c08 <__aeabi_d2uiz>
 8002064:	4603      	mov	r3, r0
 8002066:	b299      	uxth	r1, r3
 8002068:	231f      	movs	r3, #31
 800206a:	2205      	movs	r2, #5
 800206c:	4620      	mov	r0, r4
 800206e:	f7ff f857 	bl	8001120 <ILI9341_DrawFilledCircle>
				}
				else if (colors == 'W'){
					ILI9341_DrawFilledCircle(LCD_X, LCD_Y,5,WHITE);
				}
			}
			break;
 8002072:	e03d      	b.n	80020f0 <drawer_lookup+0x478>
				else if (colors == 'R'){
 8002074:	78fb      	ldrb	r3, [r7, #3]
 8002076:	2b52      	cmp	r3, #82	@ 0x52
 8002078:	d118      	bne.n	80020ac <drawer_lookup+0x434>
					ILI9341_DrawFilledCircle(LCD_X, LCD_Y,5,RED);
 800207a:	4b20      	ldr	r3, [pc, #128]	@ (80020fc <drawer_lookup+0x484>)
 800207c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002080:	4610      	mov	r0, r2
 8002082:	4619      	mov	r1, r3
 8002084:	f7fe fdc0 	bl	8000c08 <__aeabi_d2uiz>
 8002088:	4603      	mov	r3, r0
 800208a:	b29c      	uxth	r4, r3
 800208c:	4b1c      	ldr	r3, [pc, #112]	@ (8002100 <drawer_lookup+0x488>)
 800208e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002092:	4610      	mov	r0, r2
 8002094:	4619      	mov	r1, r3
 8002096:	f7fe fdb7 	bl	8000c08 <__aeabi_d2uiz>
 800209a:	4603      	mov	r3, r0
 800209c:	b299      	uxth	r1, r3
 800209e:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80020a2:	2205      	movs	r2, #5
 80020a4:	4620      	mov	r0, r4
 80020a6:	f7ff f83b 	bl	8001120 <ILI9341_DrawFilledCircle>
			break;
 80020aa:	e021      	b.n	80020f0 <drawer_lookup+0x478>
				else if (colors == 'W'){
 80020ac:	78fb      	ldrb	r3, [r7, #3]
 80020ae:	2b57      	cmp	r3, #87	@ 0x57
 80020b0:	d11e      	bne.n	80020f0 <drawer_lookup+0x478>
					ILI9341_DrawFilledCircle(LCD_X, LCD_Y,5,WHITE);
 80020b2:	4b12      	ldr	r3, [pc, #72]	@ (80020fc <drawer_lookup+0x484>)
 80020b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b8:	4610      	mov	r0, r2
 80020ba:	4619      	mov	r1, r3
 80020bc:	f7fe fda4 	bl	8000c08 <__aeabi_d2uiz>
 80020c0:	4603      	mov	r3, r0
 80020c2:	b29c      	uxth	r4, r3
 80020c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002100 <drawer_lookup+0x488>)
 80020c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ca:	4610      	mov	r0, r2
 80020cc:	4619      	mov	r1, r3
 80020ce:	f7fe fd9b 	bl	8000c08 <__aeabi_d2uiz>
 80020d2:	4603      	mov	r3, r0
 80020d4:	b299      	uxth	r1, r3
 80020d6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80020da:	2205      	movs	r2, #5
 80020dc:	4620      	mov	r0, r4
 80020de:	f7ff f81f 	bl	8001120 <ILI9341_DrawFilledCircle>
			break;
 80020e2:	e005      	b.n	80020f0 <drawer_lookup+0x478>
			break;
 80020e4:	bf00      	nop
 80020e6:	e004      	b.n	80020f2 <drawer_lookup+0x47a>
			break;
 80020e8:	bf00      	nop
 80020ea:	e002      	b.n	80020f2 <drawer_lookup+0x47a>
			break;
 80020ec:	bf00      	nop
 80020ee:	e000      	b.n	80020f2 <drawer_lookup+0x47a>
			break;
 80020f0:	bf00      	nop
			/**/
	}
}
 80020f2:	bf00      	nop
 80020f4:	372c      	adds	r7, #44	@ 0x2c
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd90      	pop	{r4, r7, pc}
 80020fa:	bf00      	nop
 80020fc:	20000228 	.word	0x20000228
 8002100:	20000230 	.word	0x20000230
 8002104:	08010030 	.word	0x08010030

08002108 <getTare>:
char tft_row[50];
char tft_drawer[50];
char tft_knownHX711[50];
char tft_weights[50];

uint32_t getTare(){
 8002108:	b580      	push	{r7, lr}
 800210a:	b09e      	sub	sp, #120	@ 0x78
 800210c:	af02      	add	r7, sp, #8
	char tft_weight_temp[50];
	char tft_attempt_num[50];

	printf("Remove all weight from the drawer(5 seconds)\n\r");
 800210e:	4842      	ldr	r0, [pc, #264]	@ (8002218 <getTare+0x110>)
 8002110:	f00a fa5c 	bl	800c5cc <iprintf>
	HAL_Delay(5000);
 8002114:	f241 3088 	movw	r0, #5000	@ 0x1388
 8002118:	f002 fbda 	bl	80048d0 <HAL_Delay>
	printf("Gathering initial Tare of Load Cell...\n\r");
 800211c:	483f      	ldr	r0, [pc, #252]	@ (800221c <getTare+0x114>)
 800211e:	f00a fa55 	bl	800c5cc <iprintf>
	int weight_temp = 0;
 8002122:	2300      	movs	r3, #0
 8002124:	66fb      	str	r3, [r7, #108]	@ 0x6c

	//TFT
	ILI9341_DrawText("Remove all weight from the drawer(5 seconds)", FONT4, 0, tft_y, WHITE, BLACK);
 8002126:	4b3e      	ldr	r3, [pc, #248]	@ (8002220 <getTare+0x118>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	b29b      	uxth	r3, r3
 800212c:	2200      	movs	r2, #0
 800212e:	9201      	str	r2, [sp, #4]
 8002130:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002134:	9200      	str	r2, [sp, #0]
 8002136:	2200      	movs	r2, #0
 8002138:	493a      	ldr	r1, [pc, #232]	@ (8002224 <getTare+0x11c>)
 800213a:	483b      	ldr	r0, [pc, #236]	@ (8002228 <getTare+0x120>)
 800213c:	f7ff f8f0 	bl	8001320 <ILI9341_DrawText>
	tft_y +=20;
 8002140:	4b37      	ldr	r3, [pc, #220]	@ (8002220 <getTare+0x118>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	3314      	adds	r3, #20
 8002146:	4a36      	ldr	r2, [pc, #216]	@ (8002220 <getTare+0x118>)
 8002148:	6013      	str	r3, [r2, #0]
	HAL_Delay(5000);
 800214a:	f241 3088 	movw	r0, #5000	@ 0x1388
 800214e:	f002 fbbf 	bl	80048d0 <HAL_Delay>
	ILI9341_DrawText("Gathering initial Tare of Load Cell...", FONT4, 0, tft_y, WHITE, BLACK);
 8002152:	4b33      	ldr	r3, [pc, #204]	@ (8002220 <getTare+0x118>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	b29b      	uxth	r3, r3
 8002158:	2200      	movs	r2, #0
 800215a:	9201      	str	r2, [sp, #4]
 800215c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002160:	9200      	str	r2, [sp, #0]
 8002162:	2200      	movs	r2, #0
 8002164:	492f      	ldr	r1, [pc, #188]	@ (8002224 <getTare+0x11c>)
 8002166:	4831      	ldr	r0, [pc, #196]	@ (800222c <getTare+0x124>)
 8002168:	f7ff f8da 	bl	8001320 <ILI9341_DrawText>
	tft_y +=20;
 800216c:	4b2c      	ldr	r3, [pc, #176]	@ (8002220 <getTare+0x118>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	3314      	adds	r3, #20
 8002172:	4a2b      	ldr	r2, [pc, #172]	@ (8002220 <getTare+0x118>)
 8002174:	6013      	str	r3, [r2, #0]
	HAL_Delay(3500);
 8002176:	f640 50ac 	movw	r0, #3500	@ 0xdac
 800217a:	f002 fba9 	bl	80048d0 <HAL_Delay>
	ILI9341_TopScreen(BLACK);
 800217e:	2000      	movs	r0, #0
 8002180:	f7ff fc46 	bl	8001a10 <ILI9341_TopScreen>

	for(uint16_t i = 1; i <= 4; i++){
 8002184:	2301      	movs	r3, #1
 8002186:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800218a:	e037      	b.n	80021fc <getTare+0xf4>
			weight_temp = (int)weighRaw();
 800218c:	f001 fe1b 	bl	8003dc6 <weighRaw>
 8002190:	66f8      	str	r0, [r7, #108]	@ 0x6c
			printf("Tare attempt %d: %d\n\r", i, weight_temp);
 8002192:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8002196:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002198:	4619      	mov	r1, r3
 800219a:	4825      	ldr	r0, [pc, #148]	@ (8002230 <getTare+0x128>)
 800219c:	f00a fa16 	bl	800c5cc <iprintf>
			HAL_Delay(10);
 80021a0:	200a      	movs	r0, #10
 80021a2:	f002 fb95 	bl	80048d0 <HAL_Delay>

			//TFT
			ILI9341_DrawText("Tare attempt ", FONT4, 0, tft_y, WHITE, BLACK);
 80021a6:	4b1e      	ldr	r3, [pc, #120]	@ (8002220 <getTare+0x118>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	2200      	movs	r2, #0
 80021ae:	9201      	str	r2, [sp, #4]
 80021b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021b4:	9200      	str	r2, [sp, #0]
 80021b6:	2200      	movs	r2, #0
 80021b8:	491a      	ldr	r1, [pc, #104]	@ (8002224 <getTare+0x11c>)
 80021ba:	481e      	ldr	r0, [pc, #120]	@ (8002234 <getTare+0x12c>)
 80021bc:	f7ff f8b0 	bl	8001320 <ILI9341_DrawText>
			snprintf(tft_weight_temp, sizeof(tft_weight_temp), "%d", tft_weight_temp);
 80021c0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80021c4:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 80021c8:	4a1b      	ldr	r2, [pc, #108]	@ (8002238 <getTare+0x130>)
 80021ca:	2132      	movs	r1, #50	@ 0x32
 80021cc:	f00a fac4 	bl	800c758 <sniprintf>
			ILI9341_DrawText(tft_weight_temp, FONT4, 50, tft_y, WHITE, BLACK);
 80021d0:	4b13      	ldr	r3, [pc, #76]	@ (8002220 <getTare+0x118>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 80021da:	2200      	movs	r2, #0
 80021dc:	9201      	str	r2, [sp, #4]
 80021de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021e2:	9200      	str	r2, [sp, #0]
 80021e4:	2232      	movs	r2, #50	@ 0x32
 80021e6:	490f      	ldr	r1, [pc, #60]	@ (8002224 <getTare+0x11c>)
 80021e8:	f7ff f89a 	bl	8001320 <ILI9341_DrawText>
			HAL_Delay(10);
 80021ec:	200a      	movs	r0, #10
 80021ee:	f002 fb6f 	bl	80048d0 <HAL_Delay>
	for(uint16_t i = 1; i <= 4; i++){
 80021f2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 80021f6:	3301      	adds	r3, #1
 80021f8:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 80021fc:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 8002200:	2b04      	cmp	r3, #4
 8002202:	d9c3      	bls.n	800218c <getTare+0x84>

		}
	printf("Tare Set: %d\n\r", weight_temp);
 8002204:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8002206:	480d      	ldr	r0, [pc, #52]	@ (800223c <getTare+0x134>)
 8002208:	f00a f9e0 	bl	800c5cc <iprintf>
	return weight_temp;
 800220c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
}
 800220e:	4618      	mov	r0, r3
 8002210:	3770      	adds	r7, #112	@ 0x70
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}
 8002216:	bf00      	nop
 8002218:	08010058 	.word	0x08010058
 800221c:	08010088 	.word	0x08010088
 8002220:	20000238 	.word	0x20000238
 8002224:	08010a20 	.word	0x08010a20
 8002228:	080100b4 	.word	0x080100b4
 800222c:	080100e4 	.word	0x080100e4
 8002230:	0801010c 	.word	0x0801010c
 8002234:	08010124 	.word	0x08010124
 8002238:	08010134 	.word	0x08010134
 800223c:	08010138 	.word	0x08010138

08002240 <Calibrate>:

void Calibrate(){
 8002240:	b580      	push	{r7, lr}
 8002242:	b094      	sub	sp, #80	@ 0x50
 8002244:	af02      	add	r7, sp, #8
	printf("Beginning with Row: 1 Drawer: 1\n\r");
 8002246:	482e      	ldr	r0, [pc, #184]	@ (8002300 <Calibrate+0xc0>)
 8002248:	f00a f9c0 	bl	800c5cc <iprintf>
// TFT
	ILI9341_DrawText("Beginning with Row: 1 Drawer: 1", FONT4, 0, tft_y, WHITE, BLACK);
 800224c:	4b2d      	ldr	r3, [pc, #180]	@ (8002304 <Calibrate+0xc4>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	b29b      	uxth	r3, r3
 8002252:	2200      	movs	r2, #0
 8002254:	9201      	str	r2, [sp, #4]
 8002256:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800225a:	9200      	str	r2, [sp, #0]
 800225c:	2200      	movs	r2, #0
 800225e:	492a      	ldr	r1, [pc, #168]	@ (8002308 <Calibrate+0xc8>)
 8002260:	482a      	ldr	r0, [pc, #168]	@ (800230c <Calibrate+0xcc>)
 8002262:	f7ff f85d 	bl	8001320 <ILI9341_DrawText>
	tft_y +=20;
 8002266:	4b27      	ldr	r3, [pc, #156]	@ (8002304 <Calibrate+0xc4>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	3314      	adds	r3, #20
 800226c:	4a25      	ldr	r2, [pc, #148]	@ (8002304 <Calibrate+0xc4>)
 800226e:	6013      	str	r3, [r2, #0]

	uint32_t tare = 0;
 8002270:	2300      	movs	r3, #0
 8002272:	633b      	str	r3, [r7, #48]	@ 0x30
	int knownHX711 = 1;
 8002274:	2301      	movs	r3, #1
 8002276:	62fb      	str	r3, [r7, #44]	@ 0x2c
	uint32_t thresh = 0;
 8002278:	2300      	movs	r3, #0
 800227a:	62bb      	str	r3, [r7, #40]	@ 0x28

	FRESULT res = f_unlink("drwConf.txt"); //deletes the original file
 800227c:	4824      	ldr	r0, [pc, #144]	@ (8002310 <Calibrate+0xd0>)
 800227e:	f008 ffba 	bl	800b1f6 <f_unlink>
 8002282:	4603      	mov	r3, r0
 8002284:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	if(res == FR_OK){
 8002288:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800228c:	2b00      	cmp	r3, #0
 800228e:	d102      	bne.n	8002296 <Calibrate+0x56>
		printf("Removed old 'drwConf.txt'\n\r");
 8002290:	4820      	ldr	r0, [pc, #128]	@ (8002314 <Calibrate+0xd4>)
 8002292:	f00a f99b 	bl	800c5cc <iprintf>
	}
	f_unlink("temp_drawerConfig.txt"); //deletes the original file
 8002296:	4820      	ldr	r0, [pc, #128]	@ (8002318 <Calibrate+0xd8>)
 8002298:	f008 ffad 	bl	800b1f6 <f_unlink>


	for(int i = 2; i <= 4; i++){
 800229c:	2302      	movs	r3, #2
 800229e:	647b      	str	r3, [r7, #68]	@ 0x44
 80022a0:	e356      	b.n	8002950 <Calibrate+0x710>

		uint16_t A_mast = MuxCombos[i-1].A;
 80022a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022a4:	1e5a      	subs	r2, r3, #1
 80022a6:	491d      	ldr	r1, [pc, #116]	@ (800231c <Calibrate+0xdc>)
 80022a8:	4613      	mov	r3, r2
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	4413      	add	r3, r2
 80022ae:	440b      	add	r3, r1
 80022b0:	3302      	adds	r3, #2
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		uint16_t B_mast = MuxCombos[i-1].B;
 80022b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022b8:	1e5a      	subs	r2, r3, #1
 80022ba:	4918      	ldr	r1, [pc, #96]	@ (800231c <Calibrate+0xdc>)
 80022bc:	4613      	mov	r3, r2
 80022be:	005b      	lsls	r3, r3, #1
 80022c0:	4413      	add	r3, r2
 80022c2:	440b      	add	r3, r1
 80022c4:	3301      	adds	r3, #1
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	847b      	strh	r3, [r7, #34]	@ 0x22
		uint16_t C_mast = MuxCombos[i-1].C;
 80022ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022cc:	1e5a      	subs	r2, r3, #1
 80022ce:	4913      	ldr	r1, [pc, #76]	@ (800231c <Calibrate+0xdc>)
 80022d0:	4613      	mov	r3, r2
 80022d2:	005b      	lsls	r3, r3, #1
 80022d4:	4413      	add	r3, r2
 80022d6:	440b      	add	r3, r1
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	843b      	strh	r3, [r7, #32]

		muxSET(A_mast, B_mast, C_mast, 1);
 80022dc:	8c3a      	ldrh	r2, [r7, #32]
 80022de:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 80022e0:	8cb8      	ldrh	r0, [r7, #36]	@ 0x24
 80022e2:	2301      	movs	r3, #1
 80022e4:	f001 fbd8 	bl	8003a98 <muxSET>

		setRelay(i);
 80022e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	4618      	mov	r0, r3
 80022ee:	f001 fc1b 	bl	8003b28 <setRelay>

		if(i == 1){
 80022f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022f4:	2b01      	cmp	r3, #1
 80022f6:	f040 81a3 	bne.w	8002640 <Calibrate+0x400>
			for(int j = 1; j <= 4; j++){
 80022fa:	2301      	movs	r3, #1
 80022fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80022fe:	e19a      	b.n	8002636 <Calibrate+0x3f6>
 8002300:	08010148 	.word	0x08010148
 8002304:	20000238 	.word	0x20000238
 8002308:	08010a20 	.word	0x08010a20
 800230c:	0801016c 	.word	0x0801016c
 8002310:	0801018c 	.word	0x0801018c
 8002314:	08010198 	.word	0x08010198
 8002318:	080101b4 	.word	0x080101b4
 800231c:	08011b64 	.word	0x08011b64

				uint16_t A_slave = MuxCombos[j-1].A;
 8002320:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002322:	1e5a      	subs	r2, r3, #1
 8002324:	4986      	ldr	r1, [pc, #536]	@ (8002540 <Calibrate+0x300>)
 8002326:	4613      	mov	r3, r2
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	4413      	add	r3, r2
 800232c:	440b      	add	r3, r1
 800232e:	3302      	adds	r3, #2
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	81fb      	strh	r3, [r7, #14]
				uint16_t B_slave = MuxCombos[j-1].B;
 8002334:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002336:	1e5a      	subs	r2, r3, #1
 8002338:	4981      	ldr	r1, [pc, #516]	@ (8002540 <Calibrate+0x300>)
 800233a:	4613      	mov	r3, r2
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	4413      	add	r3, r2
 8002340:	440b      	add	r3, r1
 8002342:	3301      	adds	r3, #1
 8002344:	781b      	ldrb	r3, [r3, #0]
 8002346:	81bb      	strh	r3, [r7, #12]
				uint16_t C_slave = MuxCombos[j-1].C;
 8002348:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800234a:	1e5a      	subs	r2, r3, #1
 800234c:	497c      	ldr	r1, [pc, #496]	@ (8002540 <Calibrate+0x300>)
 800234e:	4613      	mov	r3, r2
 8002350:	005b      	lsls	r3, r3, #1
 8002352:	4413      	add	r3, r2
 8002354:	440b      	add	r3, r1
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	817b      	strh	r3, [r7, #10]

				muxSET(A_slave, B_slave, C_slave, 0);
 800235a:	897a      	ldrh	r2, [r7, #10]
 800235c:	89b9      	ldrh	r1, [r7, #12]
 800235e:	89f8      	ldrh	r0, [r7, #14]
 8002360:	2300      	movs	r3, #0
 8002362:	f001 fb99 	bl	8003a98 <muxSET>

				printf("ROW %d | DRAWER %d\n\r", i, j);
 8002366:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002368:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800236a:	4876      	ldr	r0, [pc, #472]	@ (8002544 <Calibrate+0x304>)
 800236c:	f00a f92e 	bl	800c5cc <iprintf>

				//TFT
				snprintf(tft_row, sizeof(tft_row), "%d", i);
 8002370:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002372:	4a75      	ldr	r2, [pc, #468]	@ (8002548 <Calibrate+0x308>)
 8002374:	2132      	movs	r1, #50	@ 0x32
 8002376:	4875      	ldr	r0, [pc, #468]	@ (800254c <Calibrate+0x30c>)
 8002378:	f00a f9ee 	bl	800c758 <sniprintf>
				ILI9341_DrawText("ROW ", FONT4, 0, tft_y, WHITE, BLACK);
 800237c:	4b74      	ldr	r3, [pc, #464]	@ (8002550 <Calibrate+0x310>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	b29b      	uxth	r3, r3
 8002382:	2200      	movs	r2, #0
 8002384:	9201      	str	r2, [sp, #4]
 8002386:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800238a:	9200      	str	r2, [sp, #0]
 800238c:	2200      	movs	r2, #0
 800238e:	4971      	ldr	r1, [pc, #452]	@ (8002554 <Calibrate+0x314>)
 8002390:	4871      	ldr	r0, [pc, #452]	@ (8002558 <Calibrate+0x318>)
 8002392:	f7fe ffc5 	bl	8001320 <ILI9341_DrawText>
				ILI9341_DrawText(tft_row, FONT4, 55, tft_y, WHITE, BLACK);
 8002396:	4b6e      	ldr	r3, [pc, #440]	@ (8002550 <Calibrate+0x310>)
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	b29b      	uxth	r3, r3
 800239c:	2200      	movs	r2, #0
 800239e:	9201      	str	r2, [sp, #4]
 80023a0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023a4:	9200      	str	r2, [sp, #0]
 80023a6:	2237      	movs	r2, #55	@ 0x37
 80023a8:	496a      	ldr	r1, [pc, #424]	@ (8002554 <Calibrate+0x314>)
 80023aa:	4868      	ldr	r0, [pc, #416]	@ (800254c <Calibrate+0x30c>)
 80023ac:	f7fe ffb8 	bl	8001320 <ILI9341_DrawText>
				snprintf(tft_drawer, sizeof(tft_drawer), "%d", i);
 80023b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023b2:	4a65      	ldr	r2, [pc, #404]	@ (8002548 <Calibrate+0x308>)
 80023b4:	2132      	movs	r1, #50	@ 0x32
 80023b6:	4869      	ldr	r0, [pc, #420]	@ (800255c <Calibrate+0x31c>)
 80023b8:	f00a f9ce 	bl	800c758 <sniprintf>
				ILI9341_DrawText(" | DRAWER ",FONT4, 60, tft_y, WHITE, BLACK);
 80023bc:	4b64      	ldr	r3, [pc, #400]	@ (8002550 <Calibrate+0x310>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	2200      	movs	r2, #0
 80023c4:	9201      	str	r2, [sp, #4]
 80023c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023ca:	9200      	str	r2, [sp, #0]
 80023cc:	223c      	movs	r2, #60	@ 0x3c
 80023ce:	4961      	ldr	r1, [pc, #388]	@ (8002554 <Calibrate+0x314>)
 80023d0:	4863      	ldr	r0, [pc, #396]	@ (8002560 <Calibrate+0x320>)
 80023d2:	f7fe ffa5 	bl	8001320 <ILI9341_DrawText>
				ILI9341_DrawText(tft_drawer, FONT4, 175, tft_y, WHITE, BLACK);
 80023d6:	4b5e      	ldr	r3, [pc, #376]	@ (8002550 <Calibrate+0x310>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	b29b      	uxth	r3, r3
 80023dc:	2200      	movs	r2, #0
 80023de:	9201      	str	r2, [sp, #4]
 80023e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023e4:	9200      	str	r2, [sp, #0]
 80023e6:	22af      	movs	r2, #175	@ 0xaf
 80023e8:	495a      	ldr	r1, [pc, #360]	@ (8002554 <Calibrate+0x314>)
 80023ea:	485c      	ldr	r0, [pc, #368]	@ (800255c <Calibrate+0x31c>)
 80023ec:	f7fe ff98 	bl	8001320 <ILI9341_DrawText>
				tft_y +=20;
 80023f0:	4b57      	ldr	r3, [pc, #348]	@ (8002550 <Calibrate+0x310>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	3314      	adds	r3, #20
 80023f6:	4a56      	ldr	r2, [pc, #344]	@ (8002550 <Calibrate+0x310>)
 80023f8:	6013      	str	r3, [r2, #0]
				HAL_Delay(2000);
 80023fa:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80023fe:	f002 fa67 	bl	80048d0 <HAL_Delay>
				ILI9341_TopScreen(BLACK);
 8002402:	2000      	movs	r0, #0
 8002404:	f7ff fb04 	bl	8001a10 <ILI9341_TopScreen>

				tare = getTare();
 8002408:	f7ff fe7e 	bl	8002108 <getTare>
 800240c:	6338      	str	r0, [r7, #48]	@ 0x30
				printf("Place the calibration weight on the drawer\n\rPress the button once when ready to calibrate\n\r");
 800240e:	4855      	ldr	r0, [pc, #340]	@ (8002564 <Calibrate+0x324>)
 8002410:	f00a f8dc 	bl	800c5cc <iprintf>

				//TFT
				ILI9341_DrawText("Place the calibration weight", FONT4, 0, tft_y, WHITE, BLACK);
 8002414:	4b4e      	ldr	r3, [pc, #312]	@ (8002550 <Calibrate+0x310>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	b29b      	uxth	r3, r3
 800241a:	2200      	movs	r2, #0
 800241c:	9201      	str	r2, [sp, #4]
 800241e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002422:	9200      	str	r2, [sp, #0]
 8002424:	2200      	movs	r2, #0
 8002426:	494b      	ldr	r1, [pc, #300]	@ (8002554 <Calibrate+0x314>)
 8002428:	484f      	ldr	r0, [pc, #316]	@ (8002568 <Calibrate+0x328>)
 800242a:	f7fe ff79 	bl	8001320 <ILI9341_DrawText>
				tft_y +=20;
 800242e:	4b48      	ldr	r3, [pc, #288]	@ (8002550 <Calibrate+0x310>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	3314      	adds	r3, #20
 8002434:	4a46      	ldr	r2, [pc, #280]	@ (8002550 <Calibrate+0x310>)
 8002436:	6013      	str	r3, [r2, #0]
				ILI9341_DrawText("on the drawer", FONT4, 0, tft_y, WHITE, BLACK);
 8002438:	4b45      	ldr	r3, [pc, #276]	@ (8002550 <Calibrate+0x310>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	b29b      	uxth	r3, r3
 800243e:	2200      	movs	r2, #0
 8002440:	9201      	str	r2, [sp, #4]
 8002442:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002446:	9200      	str	r2, [sp, #0]
 8002448:	2200      	movs	r2, #0
 800244a:	4942      	ldr	r1, [pc, #264]	@ (8002554 <Calibrate+0x314>)
 800244c:	4847      	ldr	r0, [pc, #284]	@ (800256c <Calibrate+0x32c>)
 800244e:	f7fe ff67 	bl	8001320 <ILI9341_DrawText>
				tft_y +=20;
 8002452:	4b3f      	ldr	r3, [pc, #252]	@ (8002550 <Calibrate+0x310>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	3314      	adds	r3, #20
 8002458:	4a3d      	ldr	r2, [pc, #244]	@ (8002550 <Calibrate+0x310>)
 800245a:	6013      	str	r3, [r2, #0]
				ILI9341_DrawText("Press the button once ", FONT4, 0, tft_y, WHITE, BLACK);
 800245c:	4b3c      	ldr	r3, [pc, #240]	@ (8002550 <Calibrate+0x310>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	b29b      	uxth	r3, r3
 8002462:	2200      	movs	r2, #0
 8002464:	9201      	str	r2, [sp, #4]
 8002466:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800246a:	9200      	str	r2, [sp, #0]
 800246c:	2200      	movs	r2, #0
 800246e:	4939      	ldr	r1, [pc, #228]	@ (8002554 <Calibrate+0x314>)
 8002470:	483f      	ldr	r0, [pc, #252]	@ (8002570 <Calibrate+0x330>)
 8002472:	f7fe ff55 	bl	8001320 <ILI9341_DrawText>
				tft_y +=20;
 8002476:	4b36      	ldr	r3, [pc, #216]	@ (8002550 <Calibrate+0x310>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	3314      	adds	r3, #20
 800247c:	4a34      	ldr	r2, [pc, #208]	@ (8002550 <Calibrate+0x310>)
 800247e:	6013      	str	r3, [r2, #0]
				ILI9341_DrawText("when ready to calibrate ", FONT4, 0, tft_y, WHITE, BLACK);
 8002480:	4b33      	ldr	r3, [pc, #204]	@ (8002550 <Calibrate+0x310>)
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	b29b      	uxth	r3, r3
 8002486:	2200      	movs	r2, #0
 8002488:	9201      	str	r2, [sp, #4]
 800248a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800248e:	9200      	str	r2, [sp, #0]
 8002490:	2200      	movs	r2, #0
 8002492:	4930      	ldr	r1, [pc, #192]	@ (8002554 <Calibrate+0x314>)
 8002494:	4837      	ldr	r0, [pc, #220]	@ (8002574 <Calibrate+0x334>)
 8002496:	f7fe ff43 	bl	8001320 <ILI9341_DrawText>
				drawer_lookup(i,j,'B');
 800249a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800249c:	b29b      	uxth	r3, r3
 800249e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80024a0:	b291      	uxth	r1, r2
 80024a2:	2242      	movs	r2, #66	@ 0x42
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff fbe7 	bl	8001c78 <drawer_lookup>
				 row_num = i;
 80024aa:	4a33      	ldr	r2, [pc, #204]	@ (8002578 <Calibrate+0x338>)
 80024ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024ae:	6013      	str	r3, [r2, #0]
				 drawer_num = j;
 80024b0:	4a32      	ldr	r2, [pc, #200]	@ (800257c <Calibrate+0x33c>)
 80024b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024b4:	6013      	str	r3, [r2, #0]

				 //double press confirmation here
				button_output(num);
 80024b6:	4b32      	ldr	r3, [pc, #200]	@ (8002580 <Calibrate+0x340>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4618      	mov	r0, r3
 80024bc:	f001 fa9a 	bl	80039f4 <button_output>

				knownHX711 = weighRawTare(tare);
 80024c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80024c2:	f001 fcba 	bl	8003e3a <weighRawTare>
 80024c6:	62f8      	str	r0, [r7, #44]	@ 0x2c
				printf("Read weight: %d\n\r", knownHX711);
 80024c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80024ca:	482e      	ldr	r0, [pc, #184]	@ (8002584 <Calibrate+0x344>)
 80024cc:	f00a f87e 	bl	800c5cc <iprintf>

				//TFT
				HAL_Delay(2000);
 80024d0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80024d4:	f002 f9fc 	bl	80048d0 <HAL_Delay>
				ILI9341_TopScreen(BLACK);
 80024d8:	2000      	movs	r0, #0
 80024da:	f7ff fa99 	bl	8001a10 <ILI9341_TopScreen>
				ILI9341_DrawText("Read weight: ",FONT4, 0, tft_y, WHITE, BLACK);
 80024de:	4b1c      	ldr	r3, [pc, #112]	@ (8002550 <Calibrate+0x310>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	b29b      	uxth	r3, r3
 80024e4:	2200      	movs	r2, #0
 80024e6:	9201      	str	r2, [sp, #4]
 80024e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024ec:	9200      	str	r2, [sp, #0]
 80024ee:	2200      	movs	r2, #0
 80024f0:	4918      	ldr	r1, [pc, #96]	@ (8002554 <Calibrate+0x314>)
 80024f2:	4825      	ldr	r0, [pc, #148]	@ (8002588 <Calibrate+0x348>)
 80024f4:	f7fe ff14 	bl	8001320 <ILI9341_DrawText>
				snprintf(tft_knownHX711, sizeof(tft_knownHX711), "%d", knownHX711);
 80024f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024fa:	4a13      	ldr	r2, [pc, #76]	@ (8002548 <Calibrate+0x308>)
 80024fc:	2132      	movs	r1, #50	@ 0x32
 80024fe:	4823      	ldr	r0, [pc, #140]	@ (800258c <Calibrate+0x34c>)
 8002500:	f00a f92a 	bl	800c758 <sniprintf>
				ILI9341_DrawText(tft_knownHX711,FONT4, 115, tft_y, WHITE, BLACK);
 8002504:	4b12      	ldr	r3, [pc, #72]	@ (8002550 <Calibrate+0x310>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	b29b      	uxth	r3, r3
 800250a:	2200      	movs	r2, #0
 800250c:	9201      	str	r2, [sp, #4]
 800250e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002512:	9200      	str	r2, [sp, #0]
 8002514:	2273      	movs	r2, #115	@ 0x73
 8002516:	490f      	ldr	r1, [pc, #60]	@ (8002554 <Calibrate+0x314>)
 8002518:	481c      	ldr	r0, [pc, #112]	@ (800258c <Calibrate+0x34c>)
 800251a:	f7fe ff01 	bl	8001320 <ILI9341_DrawText>
				HAL_Delay(3000);
 800251e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002522:	f002 f9d5 	bl	80048d0 <HAL_Delay>
				ILI9341_TopScreen(BLACK);
 8002526:	2000      	movs	r0, #0
 8002528:	f7ff fa72 	bl	8001a10 <ILI9341_TopScreen>

				float calFactor = getCalFactor(knownHX711);
 800252c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800252e:	4618      	mov	r0, r3
 8002530:	f001 fcc6 	bl	8003ec0 <getCalFactor>
 8002534:	ed87 0a01 	vstr	s0, [r7, #4]

				for(int p = 0; p < 4; p++){
 8002538:	2300      	movs	r3, #0
 800253a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800253c:	e062      	b.n	8002604 <Calibrate+0x3c4>
 800253e:	bf00      	nop
 8002540:	08011b64 	.word	0x08011b64
 8002544:	080101cc 	.word	0x080101cc
 8002548:	08010134 	.word	0x08010134
 800254c:	2000023c 	.word	0x2000023c
 8002550:	20000238 	.word	0x20000238
 8002554:	08010a20 	.word	0x08010a20
 8002558:	080101e4 	.word	0x080101e4
 800255c:	20000270 	.word	0x20000270
 8002560:	080101ec 	.word	0x080101ec
 8002564:	080101f8 	.word	0x080101f8
 8002568:	08010254 	.word	0x08010254
 800256c:	08010274 	.word	0x08010274
 8002570:	08010284 	.word	0x08010284
 8002574:	0801029c 	.word	0x0801029c
 8002578:	2000030c 	.word	0x2000030c
 800257c:	20000310 	.word	0x20000310
 8002580:	20000004 	.word	0x20000004
 8002584:	080102b8 	.word	0x080102b8
 8002588:	080102cc 	.word	0x080102cc
 800258c:	200002a4 	.word	0x200002a4
					int weight = weigh(tare, calFactor);
 8002590:	ed97 0a01 	vldr	s0, [r7, #4]
 8002594:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002596:	f001 fbc7 	bl	8003d28 <weigh>
 800259a:	6038      	str	r0, [r7, #0]
					printf("Weight: %d\n\r", weight);
 800259c:	6839      	ldr	r1, [r7, #0]
 800259e:	48aa      	ldr	r0, [pc, #680]	@ (8002848 <Calibrate+0x608>)
 80025a0:	f00a f814 	bl	800c5cc <iprintf>
					HAL_Delay(400);
 80025a4:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80025a8:	f002 f992 	bl	80048d0 <HAL_Delay>
					//TFT
					snprintf(tft_weights, sizeof(tft_weights), "%d", weight);
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	4aa7      	ldr	r2, [pc, #668]	@ (800284c <Calibrate+0x60c>)
 80025b0:	2132      	movs	r1, #50	@ 0x32
 80025b2:	48a7      	ldr	r0, [pc, #668]	@ (8002850 <Calibrate+0x610>)
 80025b4:	f00a f8d0 	bl	800c758 <sniprintf>
					ILI9341_DrawText("Weight: ",FONT4, 0, tft_y, WHITE, BLACK);
 80025b8:	4ba6      	ldr	r3, [pc, #664]	@ (8002854 <Calibrate+0x614>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	b29b      	uxth	r3, r3
 80025be:	2200      	movs	r2, #0
 80025c0:	9201      	str	r2, [sp, #4]
 80025c2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80025c6:	9200      	str	r2, [sp, #0]
 80025c8:	2200      	movs	r2, #0
 80025ca:	49a3      	ldr	r1, [pc, #652]	@ (8002858 <Calibrate+0x618>)
 80025cc:	48a3      	ldr	r0, [pc, #652]	@ (800285c <Calibrate+0x61c>)
 80025ce:	f7fe fea7 	bl	8001320 <ILI9341_DrawText>
					ILI9341_DrawText(tft_weights,FONT4, 65, tft_y, WHITE, BLACK);
 80025d2:	4ba0      	ldr	r3, [pc, #640]	@ (8002854 <Calibrate+0x614>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	2200      	movs	r2, #0
 80025da:	9201      	str	r2, [sp, #4]
 80025dc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80025e0:	9200      	str	r2, [sp, #0]
 80025e2:	2241      	movs	r2, #65	@ 0x41
 80025e4:	499c      	ldr	r1, [pc, #624]	@ (8002858 <Calibrate+0x618>)
 80025e6:	489a      	ldr	r0, [pc, #616]	@ (8002850 <Calibrate+0x610>)
 80025e8:	f7fe fe9a 	bl	8001320 <ILI9341_DrawText>
					tft_y +=20;
 80025ec:	4b99      	ldr	r3, [pc, #612]	@ (8002854 <Calibrate+0x614>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	3314      	adds	r3, #20
 80025f2:	4a98      	ldr	r2, [pc, #608]	@ (8002854 <Calibrate+0x614>)
 80025f4:	6013      	str	r3, [r2, #0]
					HAL_Delay(400);
 80025f6:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80025fa:	f002 f969 	bl	80048d0 <HAL_Delay>
				for(int p = 0; p < 4; p++){
 80025fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002600:	3301      	adds	r3, #1
 8002602:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002604:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002606:	2b03      	cmp	r3, #3
 8002608:	ddc2      	ble.n	8002590 <Calibrate+0x350>
				}

				thresh = refillDrawer(tare, calFactor);
 800260a:	ed97 0a01 	vldr	s0, [r7, #4]
 800260e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002610:	f000 fa00 	bl	8002a14 <refillDrawer>
 8002614:	4603      	mov	r3, r0
 8002616:	62bb      	str	r3, [r7, #40]	@ 0x28

				SD_init();
 8002618:	f000 fd66 	bl	80030e8 <SD_init>

				saveDrawerConfig(i, j, calFactor, tare, thresh);
 800261c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800261e:	b298      	uxth	r0, r3
 8002620:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002622:	b299      	uxth	r1, r3
 8002624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002626:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002628:	ed97 0a01 	vldr	s0, [r7, #4]
 800262c:	f000 fd98 	bl	8003160 <saveDrawerConfig>
			for(int j = 1; j <= 4; j++){
 8002630:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002632:	3301      	adds	r3, #1
 8002634:	643b      	str	r3, [r7, #64]	@ 0x40
 8002636:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002638:	2b04      	cmp	r3, #4
 800263a:	f77f ae71 	ble.w	8002320 <Calibrate+0xe0>
 800263e:	e184      	b.n	800294a <Calibrate+0x70a>
			}
		}

		else{
			for(int k = 7; k <= 7; k++){
 8002640:	2307      	movs	r3, #7
 8002642:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002644:	e17d      	b.n	8002942 <Calibrate+0x702>

				uint16_t A_slave = MuxCombos[k-1].A;
 8002646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002648:	1e5a      	subs	r2, r3, #1
 800264a:	4985      	ldr	r1, [pc, #532]	@ (8002860 <Calibrate+0x620>)
 800264c:	4613      	mov	r3, r2
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	4413      	add	r3, r2
 8002652:	440b      	add	r3, r1
 8002654:	3302      	adds	r3, #2
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	83fb      	strh	r3, [r7, #30]
				uint16_t B_slave = MuxCombos[k-1].B;
 800265a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800265c:	1e5a      	subs	r2, r3, #1
 800265e:	4980      	ldr	r1, [pc, #512]	@ (8002860 <Calibrate+0x620>)
 8002660:	4613      	mov	r3, r2
 8002662:	005b      	lsls	r3, r3, #1
 8002664:	4413      	add	r3, r2
 8002666:	440b      	add	r3, r1
 8002668:	3301      	adds	r3, #1
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	83bb      	strh	r3, [r7, #28]
				uint16_t C_slave = MuxCombos[k-1].C;
 800266e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002670:	1e5a      	subs	r2, r3, #1
 8002672:	497b      	ldr	r1, [pc, #492]	@ (8002860 <Calibrate+0x620>)
 8002674:	4613      	mov	r3, r2
 8002676:	005b      	lsls	r3, r3, #1
 8002678:	4413      	add	r3, r2
 800267a:	440b      	add	r3, r1
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	837b      	strh	r3, [r7, #26]

				muxSET(A_slave, B_slave, C_slave, 0);
 8002680:	8b7a      	ldrh	r2, [r7, #26]
 8002682:	8bb9      	ldrh	r1, [r7, #28]
 8002684:	8bf8      	ldrh	r0, [r7, #30]
 8002686:	2300      	movs	r3, #0
 8002688:	f001 fa06 	bl	8003a98 <muxSET>

				printf("ROW %d | DRAWER %d\n\r", i, k);
 800268c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800268e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002690:	4874      	ldr	r0, [pc, #464]	@ (8002864 <Calibrate+0x624>)
 8002692:	f009 ff9b 	bl	800c5cc <iprintf>

				//TFT
				snprintf(tft_row, sizeof(tft_row), "%d", i);
 8002696:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002698:	4a6c      	ldr	r2, [pc, #432]	@ (800284c <Calibrate+0x60c>)
 800269a:	2132      	movs	r1, #50	@ 0x32
 800269c:	4872      	ldr	r0, [pc, #456]	@ (8002868 <Calibrate+0x628>)
 800269e:	f00a f85b 	bl	800c758 <sniprintf>
				ILI9341_DrawText("ROW ", FONT4, 0, tft_y, WHITE, BLACK);
 80026a2:	4b6c      	ldr	r3, [pc, #432]	@ (8002854 <Calibrate+0x614>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	b29b      	uxth	r3, r3
 80026a8:	2200      	movs	r2, #0
 80026aa:	9201      	str	r2, [sp, #4]
 80026ac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026b0:	9200      	str	r2, [sp, #0]
 80026b2:	2200      	movs	r2, #0
 80026b4:	4968      	ldr	r1, [pc, #416]	@ (8002858 <Calibrate+0x618>)
 80026b6:	486d      	ldr	r0, [pc, #436]	@ (800286c <Calibrate+0x62c>)
 80026b8:	f7fe fe32 	bl	8001320 <ILI9341_DrawText>
				ILI9341_DrawText(tft_row, FONT4, 55, tft_y, WHITE, BLACK);
 80026bc:	4b65      	ldr	r3, [pc, #404]	@ (8002854 <Calibrate+0x614>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	b29b      	uxth	r3, r3
 80026c2:	2200      	movs	r2, #0
 80026c4:	9201      	str	r2, [sp, #4]
 80026c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026ca:	9200      	str	r2, [sp, #0]
 80026cc:	2237      	movs	r2, #55	@ 0x37
 80026ce:	4962      	ldr	r1, [pc, #392]	@ (8002858 <Calibrate+0x618>)
 80026d0:	4865      	ldr	r0, [pc, #404]	@ (8002868 <Calibrate+0x628>)
 80026d2:	f7fe fe25 	bl	8001320 <ILI9341_DrawText>
				snprintf(tft_drawer, sizeof(tft_drawer), "%d", i);
 80026d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80026d8:	4a5c      	ldr	r2, [pc, #368]	@ (800284c <Calibrate+0x60c>)
 80026da:	2132      	movs	r1, #50	@ 0x32
 80026dc:	4864      	ldr	r0, [pc, #400]	@ (8002870 <Calibrate+0x630>)
 80026de:	f00a f83b 	bl	800c758 <sniprintf>
				ILI9341_DrawText(" | DRAWER ",FONT4, 60, tft_y, WHITE, BLACK);
 80026e2:	4b5c      	ldr	r3, [pc, #368]	@ (8002854 <Calibrate+0x614>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	2200      	movs	r2, #0
 80026ea:	9201      	str	r2, [sp, #4]
 80026ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026f0:	9200      	str	r2, [sp, #0]
 80026f2:	223c      	movs	r2, #60	@ 0x3c
 80026f4:	4958      	ldr	r1, [pc, #352]	@ (8002858 <Calibrate+0x618>)
 80026f6:	485f      	ldr	r0, [pc, #380]	@ (8002874 <Calibrate+0x634>)
 80026f8:	f7fe fe12 	bl	8001320 <ILI9341_DrawText>
				ILI9341_DrawText(tft_drawer, FONT4, 175, tft_y, WHITE, BLACK);
 80026fc:	4b55      	ldr	r3, [pc, #340]	@ (8002854 <Calibrate+0x614>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	b29b      	uxth	r3, r3
 8002702:	2200      	movs	r2, #0
 8002704:	9201      	str	r2, [sp, #4]
 8002706:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800270a:	9200      	str	r2, [sp, #0]
 800270c:	22af      	movs	r2, #175	@ 0xaf
 800270e:	4952      	ldr	r1, [pc, #328]	@ (8002858 <Calibrate+0x618>)
 8002710:	4857      	ldr	r0, [pc, #348]	@ (8002870 <Calibrate+0x630>)
 8002712:	f7fe fe05 	bl	8001320 <ILI9341_DrawText>
				tft_y +=20;
 8002716:	4b4f      	ldr	r3, [pc, #316]	@ (8002854 <Calibrate+0x614>)
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	3314      	adds	r3, #20
 800271c:	4a4d      	ldr	r2, [pc, #308]	@ (8002854 <Calibrate+0x614>)
 800271e:	6013      	str	r3, [r2, #0]
				HAL_Delay(2000);
 8002720:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002724:	f002 f8d4 	bl	80048d0 <HAL_Delay>
				ILI9341_TopScreen(BLACK);
 8002728:	2000      	movs	r0, #0
 800272a:	f7ff f971 	bl	8001a10 <ILI9341_TopScreen>

				tare = getTare();
 800272e:	f7ff fceb 	bl	8002108 <getTare>
 8002732:	6338      	str	r0, [r7, #48]	@ 0x30
				printf("Place the calibration weight on the drawer\n\rPress the button twice when ready to calibrate\n\r");
 8002734:	4850      	ldr	r0, [pc, #320]	@ (8002878 <Calibrate+0x638>)
 8002736:	f009 ff49 	bl	800c5cc <iprintf>

				//TFT
				ILI9341_DrawText("Place the calibration weight", FONT4, 0, tft_y, WHITE, BLACK);
 800273a:	4b46      	ldr	r3, [pc, #280]	@ (8002854 <Calibrate+0x614>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	b29b      	uxth	r3, r3
 8002740:	2200      	movs	r2, #0
 8002742:	9201      	str	r2, [sp, #4]
 8002744:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002748:	9200      	str	r2, [sp, #0]
 800274a:	2200      	movs	r2, #0
 800274c:	4942      	ldr	r1, [pc, #264]	@ (8002858 <Calibrate+0x618>)
 800274e:	484b      	ldr	r0, [pc, #300]	@ (800287c <Calibrate+0x63c>)
 8002750:	f7fe fde6 	bl	8001320 <ILI9341_DrawText>
				tft_y +=20;
 8002754:	4b3f      	ldr	r3, [pc, #252]	@ (8002854 <Calibrate+0x614>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	3314      	adds	r3, #20
 800275a:	4a3e      	ldr	r2, [pc, #248]	@ (8002854 <Calibrate+0x614>)
 800275c:	6013      	str	r3, [r2, #0]
				ILI9341_DrawText("on the drawer", FONT4, 0, tft_y, WHITE, BLACK);
 800275e:	4b3d      	ldr	r3, [pc, #244]	@ (8002854 <Calibrate+0x614>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	b29b      	uxth	r3, r3
 8002764:	2200      	movs	r2, #0
 8002766:	9201      	str	r2, [sp, #4]
 8002768:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800276c:	9200      	str	r2, [sp, #0]
 800276e:	2200      	movs	r2, #0
 8002770:	4939      	ldr	r1, [pc, #228]	@ (8002858 <Calibrate+0x618>)
 8002772:	4843      	ldr	r0, [pc, #268]	@ (8002880 <Calibrate+0x640>)
 8002774:	f7fe fdd4 	bl	8001320 <ILI9341_DrawText>
				tft_y +=20;
 8002778:	4b36      	ldr	r3, [pc, #216]	@ (8002854 <Calibrate+0x614>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	3314      	adds	r3, #20
 800277e:	4a35      	ldr	r2, [pc, #212]	@ (8002854 <Calibrate+0x614>)
 8002780:	6013      	str	r3, [r2, #0]
				ILI9341_DrawText("Press the button once ", FONT4, 0, tft_y, WHITE, BLACK);
 8002782:	4b34      	ldr	r3, [pc, #208]	@ (8002854 <Calibrate+0x614>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	b29b      	uxth	r3, r3
 8002788:	2200      	movs	r2, #0
 800278a:	9201      	str	r2, [sp, #4]
 800278c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002790:	9200      	str	r2, [sp, #0]
 8002792:	2200      	movs	r2, #0
 8002794:	4930      	ldr	r1, [pc, #192]	@ (8002858 <Calibrate+0x618>)
 8002796:	483b      	ldr	r0, [pc, #236]	@ (8002884 <Calibrate+0x644>)
 8002798:	f7fe fdc2 	bl	8001320 <ILI9341_DrawText>
				tft_y +=20;
 800279c:	4b2d      	ldr	r3, [pc, #180]	@ (8002854 <Calibrate+0x614>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	3314      	adds	r3, #20
 80027a2:	4a2c      	ldr	r2, [pc, #176]	@ (8002854 <Calibrate+0x614>)
 80027a4:	6013      	str	r3, [r2, #0]
				ILI9341_DrawText("when ready to calibrate ", FONT4, 0, tft_y, WHITE, BLACK);
 80027a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002854 <Calibrate+0x614>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	b29b      	uxth	r3, r3
 80027ac:	2200      	movs	r2, #0
 80027ae:	9201      	str	r2, [sp, #4]
 80027b0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80027b4:	9200      	str	r2, [sp, #0]
 80027b6:	2200      	movs	r2, #0
 80027b8:	4927      	ldr	r1, [pc, #156]	@ (8002858 <Calibrate+0x618>)
 80027ba:	4833      	ldr	r0, [pc, #204]	@ (8002888 <Calibrate+0x648>)
 80027bc:	f7fe fdb0 	bl	8001320 <ILI9341_DrawText>

				//double press confirmation here
				button_output(num);
 80027c0:	4b32      	ldr	r3, [pc, #200]	@ (800288c <Calibrate+0x64c>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4618      	mov	r0, r3
 80027c6:	f001 f915 	bl	80039f4 <button_output>


				knownHX711 = weighRawTare(tare);
 80027ca:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80027cc:	f001 fb35 	bl	8003e3a <weighRawTare>
 80027d0:	62f8      	str	r0, [r7, #44]	@ 0x2c
				printf("Read weight: %d\n\r", knownHX711);
 80027d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80027d4:	482e      	ldr	r0, [pc, #184]	@ (8002890 <Calibrate+0x650>)
 80027d6:	f009 fef9 	bl	800c5cc <iprintf>

				//TFT
				HAL_Delay(2000);
 80027da:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80027de:	f002 f877 	bl	80048d0 <HAL_Delay>
				ILI9341_TopScreen(BLACK);
 80027e2:	2000      	movs	r0, #0
 80027e4:	f7ff f914 	bl	8001a10 <ILI9341_TopScreen>
				ILI9341_DrawText("Read weight: ",FONT4, 0, tft_y, WHITE, BLACK);
 80027e8:	4b1a      	ldr	r3, [pc, #104]	@ (8002854 <Calibrate+0x614>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	2200      	movs	r2, #0
 80027f0:	9201      	str	r2, [sp, #4]
 80027f2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80027f6:	9200      	str	r2, [sp, #0]
 80027f8:	2200      	movs	r2, #0
 80027fa:	4917      	ldr	r1, [pc, #92]	@ (8002858 <Calibrate+0x618>)
 80027fc:	4825      	ldr	r0, [pc, #148]	@ (8002894 <Calibrate+0x654>)
 80027fe:	f7fe fd8f 	bl	8001320 <ILI9341_DrawText>
				snprintf(tft_knownHX711, sizeof(tft_knownHX711), "%d", knownHX711);
 8002802:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002804:	4a11      	ldr	r2, [pc, #68]	@ (800284c <Calibrate+0x60c>)
 8002806:	2132      	movs	r1, #50	@ 0x32
 8002808:	4823      	ldr	r0, [pc, #140]	@ (8002898 <Calibrate+0x658>)
 800280a:	f009 ffa5 	bl	800c758 <sniprintf>
				ILI9341_DrawText(tft_knownHX711,FONT4, 115, tft_y, WHITE, BLACK);
 800280e:	4b11      	ldr	r3, [pc, #68]	@ (8002854 <Calibrate+0x614>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	b29b      	uxth	r3, r3
 8002814:	2200      	movs	r2, #0
 8002816:	9201      	str	r2, [sp, #4]
 8002818:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800281c:	9200      	str	r2, [sp, #0]
 800281e:	2273      	movs	r2, #115	@ 0x73
 8002820:	490d      	ldr	r1, [pc, #52]	@ (8002858 <Calibrate+0x618>)
 8002822:	481d      	ldr	r0, [pc, #116]	@ (8002898 <Calibrate+0x658>)
 8002824:	f7fe fd7c 	bl	8001320 <ILI9341_DrawText>
				HAL_Delay(3000);
 8002828:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800282c:	f002 f850 	bl	80048d0 <HAL_Delay>
				ILI9341_TopScreen(BLACK);
 8002830:	2000      	movs	r0, #0
 8002832:	f7ff f8ed 	bl	8001a10 <ILI9341_TopScreen>

				float calFactor = getCalFactor(knownHX711);
 8002836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002838:	4618      	mov	r0, r3
 800283a:	f001 fb41 	bl	8003ec0 <getCalFactor>
 800283e:	ed87 0a05 	vstr	s0, [r7, #20]

				for(int p = 0; p < 4; p++){
 8002842:	2300      	movs	r3, #0
 8002844:	637b      	str	r3, [r7, #52]	@ 0x34
 8002846:	e063      	b.n	8002910 <Calibrate+0x6d0>
 8002848:	080102dc 	.word	0x080102dc
 800284c:	08010134 	.word	0x08010134
 8002850:	200002d8 	.word	0x200002d8
 8002854:	20000238 	.word	0x20000238
 8002858:	08010a20 	.word	0x08010a20
 800285c:	080102ec 	.word	0x080102ec
 8002860:	08011b64 	.word	0x08011b64
 8002864:	080101cc 	.word	0x080101cc
 8002868:	2000023c 	.word	0x2000023c
 800286c:	080101e4 	.word	0x080101e4
 8002870:	20000270 	.word	0x20000270
 8002874:	080101ec 	.word	0x080101ec
 8002878:	080102f8 	.word	0x080102f8
 800287c:	08010254 	.word	0x08010254
 8002880:	08010274 	.word	0x08010274
 8002884:	08010284 	.word	0x08010284
 8002888:	0801029c 	.word	0x0801029c
 800288c:	20000004 	.word	0x20000004
 8002890:	080102b8 	.word	0x080102b8
 8002894:	080102cc 	.word	0x080102cc
 8002898:	200002a4 	.word	0x200002a4
					int weight = weigh(tare, calFactor);
 800289c:	ed97 0a05 	vldr	s0, [r7, #20]
 80028a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80028a2:	f001 fa41 	bl	8003d28 <weigh>
 80028a6:	6138      	str	r0, [r7, #16]
					printf("Weight: %d\n\r", weight);
 80028a8:	6939      	ldr	r1, [r7, #16]
 80028aa:	482e      	ldr	r0, [pc, #184]	@ (8002964 <Calibrate+0x724>)
 80028ac:	f009 fe8e 	bl	800c5cc <iprintf>
					HAL_Delay(400);
 80028b0:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 80028b4:	f002 f80c 	bl	80048d0 <HAL_Delay>

					//TFT
					snprintf(tft_weights, sizeof(tft_weights), "%d", weight);
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	4a2b      	ldr	r2, [pc, #172]	@ (8002968 <Calibrate+0x728>)
 80028bc:	2132      	movs	r1, #50	@ 0x32
 80028be:	482b      	ldr	r0, [pc, #172]	@ (800296c <Calibrate+0x72c>)
 80028c0:	f009 ff4a 	bl	800c758 <sniprintf>
					ILI9341_DrawText("Weight: ",FONT4, 0, tft_y, WHITE, BLACK);
 80028c4:	4b2a      	ldr	r3, [pc, #168]	@ (8002970 <Calibrate+0x730>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	2200      	movs	r2, #0
 80028cc:	9201      	str	r2, [sp, #4]
 80028ce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80028d2:	9200      	str	r2, [sp, #0]
 80028d4:	2200      	movs	r2, #0
 80028d6:	4927      	ldr	r1, [pc, #156]	@ (8002974 <Calibrate+0x734>)
 80028d8:	4827      	ldr	r0, [pc, #156]	@ (8002978 <Calibrate+0x738>)
 80028da:	f7fe fd21 	bl	8001320 <ILI9341_DrawText>
					ILI9341_DrawText(tft_weights,FONT4, 65, tft_y, WHITE, BLACK);
 80028de:	4b24      	ldr	r3, [pc, #144]	@ (8002970 <Calibrate+0x730>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	2200      	movs	r2, #0
 80028e6:	9201      	str	r2, [sp, #4]
 80028e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80028ec:	9200      	str	r2, [sp, #0]
 80028ee:	2241      	movs	r2, #65	@ 0x41
 80028f0:	4920      	ldr	r1, [pc, #128]	@ (8002974 <Calibrate+0x734>)
 80028f2:	481e      	ldr	r0, [pc, #120]	@ (800296c <Calibrate+0x72c>)
 80028f4:	f7fe fd14 	bl	8001320 <ILI9341_DrawText>
					tft_y +=20;
 80028f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002970 <Calibrate+0x730>)
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	3314      	adds	r3, #20
 80028fe:	4a1c      	ldr	r2, [pc, #112]	@ (8002970 <Calibrate+0x730>)
 8002900:	6013      	str	r3, [r2, #0]
					HAL_Delay(400);
 8002902:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8002906:	f001 ffe3 	bl	80048d0 <HAL_Delay>
				for(int p = 0; p < 4; p++){
 800290a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800290c:	3301      	adds	r3, #1
 800290e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002910:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002912:	2b03      	cmp	r3, #3
 8002914:	ddc2      	ble.n	800289c <Calibrate+0x65c>
				}

				thresh = refillDrawer(tare, calFactor);
 8002916:	ed97 0a05 	vldr	s0, [r7, #20]
 800291a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800291c:	f000 f87a 	bl	8002a14 <refillDrawer>
 8002920:	4603      	mov	r3, r0
 8002922:	62bb      	str	r3, [r7, #40]	@ 0x28

				SD_init();
 8002924:	f000 fbe0 	bl	80030e8 <SD_init>

				saveDrawerConfig(i, k, calFactor, tare, thresh);
 8002928:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800292a:	b298      	uxth	r0, r3
 800292c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800292e:	b299      	uxth	r1, r3
 8002930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002932:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002934:	ed97 0a05 	vldr	s0, [r7, #20]
 8002938:	f000 fc12 	bl	8003160 <saveDrawerConfig>
			for(int k = 7; k <= 7; k++){
 800293c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800293e:	3301      	adds	r3, #1
 8002940:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002944:	2b07      	cmp	r3, #7
 8002946:	f77f ae7e 	ble.w	8002646 <Calibrate+0x406>
	for(int i = 2; i <= 4; i++){
 800294a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800294c:	3301      	adds	r3, #1
 800294e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002950:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002952:	2b04      	cmp	r3, #4
 8002954:	f77f aca5 	ble.w	80022a2 <Calibrate+0x62>

			}
		}
	}
}
 8002958:	bf00      	nop
 800295a:	bf00      	nop
 800295c:	3748      	adds	r7, #72	@ 0x48
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	080102dc 	.word	0x080102dc
 8002968:	08010134 	.word	0x08010134
 800296c:	200002d8 	.word	0x200002d8
 8002970:	20000238 	.word	0x20000238
 8002974:	08010a20 	.word	0x08010a20
 8002978:	080102ec 	.word	0x080102ec
 800297c:	00000000 	.word	0x00000000

08002980 <getThresh>:
extern int row_num;
extern int drawer_num;

int num2 = 2;

uint32_t getThresh(uint32_t tare, float calFactor){
 8002980:	b580      	push	{r7, lr}
 8002982:	b086      	sub	sp, #24
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
 8002988:	ed87 0a00 	vstr	s0, [r7]
	uint32_t sum = 0;
 800298c:	2300      	movs	r3, #0
 800298e:	617b      	str	r3, [r7, #20]
	float avg = 0;
 8002990:	f04f 0300 	mov.w	r3, #0
 8002994:	60fb      	str	r3, [r7, #12]

	for(uint16_t i = 0; i < 4; i++){
 8002996:	2300      	movs	r3, #0
 8002998:	827b      	strh	r3, [r7, #18]
 800299a:	e00d      	b.n	80029b8 <getThresh+0x38>
		uint16_t weight = weigh(tare, calFactor);
 800299c:	ed97 0a00 	vldr	s0, [r7]
 80029a0:	6878      	ldr	r0, [r7, #4]
 80029a2:	f001 f9c1 	bl	8003d28 <weigh>
 80029a6:	4603      	mov	r3, r0
 80029a8:	817b      	strh	r3, [r7, #10]
		sum += weight;
 80029aa:	897b      	ldrh	r3, [r7, #10]
 80029ac:	697a      	ldr	r2, [r7, #20]
 80029ae:	4413      	add	r3, r2
 80029b0:	617b      	str	r3, [r7, #20]
	for(uint16_t i = 0; i < 4; i++){
 80029b2:	8a7b      	ldrh	r3, [r7, #18]
 80029b4:	3301      	adds	r3, #1
 80029b6:	827b      	strh	r3, [r7, #18]
 80029b8:	8a7b      	ldrh	r3, [r7, #18]
 80029ba:	2b03      	cmp	r3, #3
 80029bc:	d9ee      	bls.n	800299c <getThresh+0x1c>
	}

	avg = sum / 4.0;
 80029be:	6978      	ldr	r0, [r7, #20]
 80029c0:	f7fd fdd0 	bl	8000564 <__aeabi_ui2d>
 80029c4:	f04f 0200 	mov.w	r2, #0
 80029c8:	4b11      	ldr	r3, [pc, #68]	@ (8002a10 <getThresh+0x90>)
 80029ca:	f7fd ff6f 	bl	80008ac <__aeabi_ddiv>
 80029ce:	4602      	mov	r2, r0
 80029d0:	460b      	mov	r3, r1
 80029d2:	4610      	mov	r0, r2
 80029d4:	4619      	mov	r1, r3
 80029d6:	f7fe f937 	bl	8000c48 <__aeabi_d2f>
 80029da:	4603      	mov	r3, r0
 80029dc:	60fb      	str	r3, [r7, #12]

	return (avg * 0.1); //returns 10% of the normalized weight as the threshold
 80029de:	68f8      	ldr	r0, [r7, #12]
 80029e0:	f7fd fde2 	bl	80005a8 <__aeabi_f2d>
 80029e4:	a308      	add	r3, pc, #32	@ (adr r3, 8002a08 <getThresh+0x88>)
 80029e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029ea:	f7fd fe35 	bl	8000658 <__aeabi_dmul>
 80029ee:	4602      	mov	r2, r0
 80029f0:	460b      	mov	r3, r1
 80029f2:	4610      	mov	r0, r2
 80029f4:	4619      	mov	r1, r3
 80029f6:	f7fe f907 	bl	8000c08 <__aeabi_d2uiz>
 80029fa:	4603      	mov	r3, r0

}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3718      	adds	r7, #24
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	f3af 8000 	nop.w
 8002a08:	9999999a 	.word	0x9999999a
 8002a0c:	3fb99999 	.word	0x3fb99999
 8002a10:	40100000 	.word	0x40100000

08002a14 <refillDrawer>:



int refillDrawer(uint32_t tare, float calFactor){
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	ed87 0a00 	vstr	s0, [r7]
	printf("Please refill the current drawer\n\rPress and Hold the button when ready\n\r");
 8002a20:	4810      	ldr	r0, [pc, #64]	@ (8002a64 <refillDrawer+0x50>)
 8002a22:	f009 fdd3 	bl	800c5cc <iprintf>
	drawer_lookup(row_num,drawer_num,'R');
 8002a26:	4b10      	ldr	r3, [pc, #64]	@ (8002a68 <refillDrawer+0x54>)
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	4a0f      	ldr	r2, [pc, #60]	@ (8002a6c <refillDrawer+0x58>)
 8002a2e:	6812      	ldr	r2, [r2, #0]
 8002a30:	b291      	uxth	r1, r2
 8002a32:	2252      	movs	r2, #82	@ 0x52
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7ff f91f 	bl	8001c78 <drawer_lookup>
	//function to wait for a double press then a confirmation press
	button_output(num2);
 8002a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a70 <refillDrawer+0x5c>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f000 ffd8 	bl	80039f4 <button_output>

	//doublePress(CONFIRM_BTN_GPIO_Port, CONFIRM_BTN_Pin);

	uint32_t thresh = getThresh(tare, calFactor);
 8002a44:	ed97 0a00 	vldr	s0, [r7]
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f7ff ff99 	bl	8002980 <getThresh>
 8002a4e:	60f8      	str	r0, [r7, #12]
	printf("Threshold set to %ld\n\r", thresh);
 8002a50:	68f9      	ldr	r1, [r7, #12]
 8002a52:	4808      	ldr	r0, [pc, #32]	@ (8002a74 <refillDrawer+0x60>)
 8002a54:	f009 fdba 	bl	800c5cc <iprintf>
	//drawer_lookup(row_num,drawer_num,'W');
	return thresh;
 8002a58:	68fb      	ldr	r3, [r7, #12]


}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3710      	adds	r7, #16
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	08010358 	.word	0x08010358
 8002a68:	2000030c 	.word	0x2000030c
 8002a6c:	20000310 	.word	0x20000310
 8002a70:	20000008 	.word	0x20000008
 8002a74:	080103a4 	.word	0x080103a4

08002a78 <main_function>:

extern int row_num;
extern int drawer_num;
int selector_button = 2;

void main_function(){
 8002a78:	b590      	push	{r4, r7, lr}
 8002a7a:	b099      	sub	sp, #100	@ 0x64
 8002a7c:	af00      	add	r7, sp, #0


	struct drawerInfo drawerInst;
	uint32_t tare = 0;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	64bb      	str	r3, [r7, #72]	@ 0x48
	float calFactor = 1;
 8002a82:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002a86:	647b      	str	r3, [r7, #68]	@ 0x44
	int thresh;

	uint32_t sum;
	uint16_t normalizedWeight;

	for(uint16_t i = 1; i <= 4; i++){
 8002a88:	2301      	movs	r3, #1
 8002a8a:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8002a8e:	e15a      	b.n	8002d46 <main_function+0x2ce>
			printf("Row %d ", i);
 8002a90:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002a94:	4619      	mov	r1, r3
 8002a96:	48b1      	ldr	r0, [pc, #708]	@ (8002d5c <main_function+0x2e4>)
 8002a98:	f009 fd98 	bl	800c5cc <iprintf>

			uint16_t A_mast = MuxCombos[i-1].A;
 8002a9c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002aa0:	1e5a      	subs	r2, r3, #1
 8002aa2:	49af      	ldr	r1, [pc, #700]	@ (8002d60 <main_function+0x2e8>)
 8002aa4:	4613      	mov	r3, r2
 8002aa6:	005b      	lsls	r3, r3, #1
 8002aa8:	4413      	add	r3, r2
 8002aaa:	440b      	add	r3, r1
 8002aac:	3302      	adds	r3, #2
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
			uint16_t B_mast = MuxCombos[i-1].B;
 8002ab4:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002ab8:	1e5a      	subs	r2, r3, #1
 8002aba:	49a9      	ldr	r1, [pc, #676]	@ (8002d60 <main_function+0x2e8>)
 8002abc:	4613      	mov	r3, r2
 8002abe:	005b      	lsls	r3, r3, #1
 8002ac0:	4413      	add	r3, r2
 8002ac2:	440b      	add	r3, r1
 8002ac4:	3301      	adds	r3, #1
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
			uint16_t C_mast = MuxCombos[i-1].C;
 8002acc:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002ad0:	1e5a      	subs	r2, r3, #1
 8002ad2:	49a3      	ldr	r1, [pc, #652]	@ (8002d60 <main_function+0x2e8>)
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	005b      	lsls	r3, r3, #1
 8002ad8:	4413      	add	r3, r2
 8002ada:	440b      	add	r3, r1
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	87fb      	strh	r3, [r7, #62]	@ 0x3e

			muxSET(A_mast, B_mast, C_mast, 1);
 8002ae0:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8002ae2:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8002ae6:	f8b7 0042 	ldrh.w	r0, [r7, #66]	@ 0x42
 8002aea:	2301      	movs	r3, #1
 8002aec:	f000 ffd4 	bl	8003a98 <muxSET>

			setRelay(i);
 8002af0:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	4618      	mov	r0, r3
 8002af8:	f001 f816 	bl	8003b28 <setRelay>

			if(i == 1){
 8002afc:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	f040 808b 	bne.w	8002c1c <main_function+0x1a4>
				for(uint16_t j = 1; j <= 4; j++){
 8002b06:	2301      	movs	r3, #1
 8002b08:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
 8002b0c:	e080      	b.n	8002c10 <main_function+0x198>

					sum = 0;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	65fb      	str	r3, [r7, #92]	@ 0x5c
					normalizedWeight = 0;
 8002b12:	2300      	movs	r3, #0
 8002b14:	87bb      	strh	r3, [r7, #60]	@ 0x3c

					uint16_t A_slave = MuxCombos[j-1].A;
 8002b16:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002b1a:	1e5a      	subs	r2, r3, #1
 8002b1c:	4990      	ldr	r1, [pc, #576]	@ (8002d60 <main_function+0x2e8>)
 8002b1e:	4613      	mov	r3, r2
 8002b20:	005b      	lsls	r3, r3, #1
 8002b22:	4413      	add	r3, r2
 8002b24:	440b      	add	r3, r1
 8002b26:	3302      	adds	r3, #2
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	857b      	strh	r3, [r7, #42]	@ 0x2a
					uint16_t B_slave = MuxCombos[j-1].B;
 8002b2c:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002b30:	1e5a      	subs	r2, r3, #1
 8002b32:	498b      	ldr	r1, [pc, #556]	@ (8002d60 <main_function+0x2e8>)
 8002b34:	4613      	mov	r3, r2
 8002b36:	005b      	lsls	r3, r3, #1
 8002b38:	4413      	add	r3, r2
 8002b3a:	440b      	add	r3, r1
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	853b      	strh	r3, [r7, #40]	@ 0x28
					uint16_t C_slave = MuxCombos[j-1].C;
 8002b42:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002b46:	1e5a      	subs	r2, r3, #1
 8002b48:	4985      	ldr	r1, [pc, #532]	@ (8002d60 <main_function+0x2e8>)
 8002b4a:	4613      	mov	r3, r2
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	4413      	add	r3, r2
 8002b50:	440b      	add	r3, r1
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	84fb      	strh	r3, [r7, #38]	@ 0x26

					muxSET(A_slave, B_slave, C_slave, 0);
 8002b56:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8002b58:	8d39      	ldrh	r1, [r7, #40]	@ 0x28
 8002b5a:	8d78      	ldrh	r0, [r7, #42]	@ 0x2a
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	f000 ff9b 	bl	8003a98 <muxSET>

					printf("Drawer %d\n\r", j);
 8002b62:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002b66:	4619      	mov	r1, r3
 8002b68:	487e      	ldr	r0, [pc, #504]	@ (8002d64 <main_function+0x2ec>)
 8002b6a:	f009 fd2f 	bl	800c5cc <iprintf>

					drawerInst = getFileInfo(i, j);
 8002b6e:	f107 0310 	add.w	r3, r7, #16
 8002b72:	f8b7 2058 	ldrh.w	r2, [r7, #88]	@ 0x58
 8002b76:	f8b7 105a 	ldrh.w	r1, [r7, #90]	@ 0x5a
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f000 fcd6 	bl	800352c <getFileInfo>

					tare = drawerInst.Tare;
 8002b80:	69bb      	ldr	r3, [r7, #24]
 8002b82:	64bb      	str	r3, [r7, #72]	@ 0x48
					calFactor = drawerInst.calFactor;
 8002b84:	697b      	ldr	r3, [r7, #20]
 8002b86:	647b      	str	r3, [r7, #68]	@ 0x44
					thresh = drawerInst.thresh;
 8002b88:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b90:	ee17 3a90 	vmov	r3, s15
 8002b94:	633b      	str	r3, [r7, #48]	@ 0x30

					for(int p = 0; p < 4; p++){
 8002b96:	2300      	movs	r3, #0
 8002b98:	657b      	str	r3, [r7, #84]	@ 0x54
 8002b9a:	e010      	b.n	8002bbe <main_function+0x146>

						int weight = weigh(tare, calFactor);
 8002b9c:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8002ba0:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8002ba2:	f001 f8c1 	bl	8003d28 <weigh>
 8002ba6:	6238      	str	r0, [r7, #32]
						sum += weight;
 8002ba8:	6a3b      	ldr	r3, [r7, #32]
 8002baa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002bac:	4413      	add	r3, r2
 8002bae:	65fb      	str	r3, [r7, #92]	@ 0x5c
						HAL_Delay(400);
 8002bb0:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8002bb4:	f001 fe8c 	bl	80048d0 <HAL_Delay>
					for(int p = 0; p < 4; p++){
 8002bb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bba:	3301      	adds	r3, #1
 8002bbc:	657b      	str	r3, [r7, #84]	@ 0x54
 8002bbe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002bc0:	2b03      	cmp	r3, #3
 8002bc2:	ddeb      	ble.n	8002b9c <main_function+0x124>
					}

					normalizedWeight = sum / 4;
 8002bc4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bc6:	089b      	lsrs	r3, r3, #2
 8002bc8:	87bb      	strh	r3, [r7, #60]	@ 0x3c

					if((thresh + 100) > normalizedWeight){
 8002bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bcc:	f103 0263 	add.w	r2, r3, #99	@ 0x63
 8002bd0:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	db17      	blt.n	8002c06 <main_function+0x18e>
						//LCD CODE
								 row_num = i;
 8002bd6:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002bda:	4a63      	ldr	r2, [pc, #396]	@ (8002d68 <main_function+0x2f0>)
 8002bdc:	6013      	str	r3, [r2, #0]
								 drawer_num = j;
 8002bde:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002be2:	4a62      	ldr	r2, [pc, #392]	@ (8002d6c <main_function+0x2f4>)
 8002be4:	6013      	str	r3, [r2, #0]
								//drawer_lookup(i,j,'W');
						thresh = refillDrawer(tare, calFactor);
 8002be6:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8002bea:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8002bec:	f7ff ff12 	bl	8002a14 <refillDrawer>
 8002bf0:	6338      	str	r0, [r7, #48]	@ 0x30
						updateDrawerConfig(i, j, calFactor, tare, thresh);
 8002bf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bf4:	f8b7 1058 	ldrh.w	r1, [r7, #88]	@ 0x58
 8002bf8:	f8b7 005a 	ldrh.w	r0, [r7, #90]	@ 0x5a
 8002bfc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002bfe:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8002c02:	f000 fbbf 	bl	8003384 <updateDrawerConfig>
				for(uint16_t j = 1; j <= 4; j++){
 8002c06:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002c0a:	3301      	adds	r3, #1
 8002c0c:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
 8002c10:	f8b7 3058 	ldrh.w	r3, [r7, #88]	@ 0x58
 8002c14:	2b04      	cmp	r3, #4
 8002c16:	f67f af7a 	bls.w	8002b0e <main_function+0x96>
 8002c1a:	e08f      	b.n	8002d3c <main_function+0x2c4>
				}

			}

			else{
				for(int k = 1; k <= 7; k++){
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002c20:	e088      	b.n	8002d34 <main_function+0x2bc>

					sum = 0;
 8002c22:	2300      	movs	r3, #0
 8002c24:	65fb      	str	r3, [r7, #92]	@ 0x5c
					normalizedWeight = 0;
 8002c26:	2300      	movs	r3, #0
 8002c28:	87bb      	strh	r3, [r7, #60]	@ 0x3c

					uint16_t A_slave = MuxCombos[k-1].A;
 8002c2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c2c:	1e5a      	subs	r2, r3, #1
 8002c2e:	494c      	ldr	r1, [pc, #304]	@ (8002d60 <main_function+0x2e8>)
 8002c30:	4613      	mov	r3, r2
 8002c32:	005b      	lsls	r3, r3, #1
 8002c34:	4413      	add	r3, r2
 8002c36:	440b      	add	r3, r1
 8002c38:	3302      	adds	r3, #2
 8002c3a:	781b      	ldrb	r3, [r3, #0]
 8002c3c:	877b      	strh	r3, [r7, #58]	@ 0x3a
					uint16_t B_slave = MuxCombos[k-1].B;
 8002c3e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c40:	1e5a      	subs	r2, r3, #1
 8002c42:	4947      	ldr	r1, [pc, #284]	@ (8002d60 <main_function+0x2e8>)
 8002c44:	4613      	mov	r3, r2
 8002c46:	005b      	lsls	r3, r3, #1
 8002c48:	4413      	add	r3, r2
 8002c4a:	440b      	add	r3, r1
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	873b      	strh	r3, [r7, #56]	@ 0x38
					uint16_t C_slave = MuxCombos[k-1].C;
 8002c52:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c54:	1e5a      	subs	r2, r3, #1
 8002c56:	4942      	ldr	r1, [pc, #264]	@ (8002d60 <main_function+0x2e8>)
 8002c58:	4613      	mov	r3, r2
 8002c5a:	005b      	lsls	r3, r3, #1
 8002c5c:	4413      	add	r3, r2
 8002c5e:	440b      	add	r3, r1
 8002c60:	781b      	ldrb	r3, [r3, #0]
 8002c62:	86fb      	strh	r3, [r7, #54]	@ 0x36

					muxSET(A_slave, B_slave, C_slave, 0);
 8002c64:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8002c66:	8f39      	ldrh	r1, [r7, #56]	@ 0x38
 8002c68:	8f78      	ldrh	r0, [r7, #58]	@ 0x3a
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	f000 ff14 	bl	8003a98 <muxSET>

					printf("Drawer %d\n\r", k);
 8002c70:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8002c72:	483c      	ldr	r0, [pc, #240]	@ (8002d64 <main_function+0x2ec>)
 8002c74:	f009 fcaa 	bl	800c5cc <iprintf>

					drawerInst = getFileInfo(i, k);
 8002c78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002c7a:	b29a      	uxth	r2, r3
 8002c7c:	463b      	mov	r3, r7
 8002c7e:	f8b7 105a 	ldrh.w	r1, [r7, #90]	@ 0x5a
 8002c82:	4618      	mov	r0, r3
 8002c84:	f000 fc52 	bl	800352c <getFileInfo>
 8002c88:	f107 0410 	add.w	r4, r7, #16
 8002c8c:	463b      	mov	r3, r7
 8002c8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002c90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

					tare = drawerInst.Tare;
 8002c94:	69bb      	ldr	r3, [r7, #24]
 8002c96:	64bb      	str	r3, [r7, #72]	@ 0x48
					calFactor = drawerInst.calFactor;
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	647b      	str	r3, [r7, #68]	@ 0x44
					thresh = drawerInst.thresh;
 8002c9c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002ca0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ca4:	ee17 3a90 	vmov	r3, s15
 8002ca8:	633b      	str	r3, [r7, #48]	@ 0x30

					for(int p = 0; p < 4; p++){
 8002caa:	2300      	movs	r3, #0
 8002cac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002cae:	e010      	b.n	8002cd2 <main_function+0x25a>

						int weight = weigh(tare, calFactor);
 8002cb0:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8002cb4:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8002cb6:	f001 f837 	bl	8003d28 <weigh>
 8002cba:	62f8      	str	r0, [r7, #44]	@ 0x2c
						sum += weight;
 8002cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cbe:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002cc0:	4413      	add	r3, r2
 8002cc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
						HAL_Delay(400);
 8002cc4:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8002cc8:	f001 fe02 	bl	80048d0 <HAL_Delay>
					for(int p = 0; p < 4; p++){
 8002ccc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002cce:	3301      	adds	r3, #1
 8002cd0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002cd2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002cd4:	2b03      	cmp	r3, #3
 8002cd6:	ddeb      	ble.n	8002cb0 <main_function+0x238>
					}

					normalizedWeight = sum / 4;
 8002cd8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002cda:	089b      	lsrs	r3, r3, #2
 8002cdc:	87bb      	strh	r3, [r7, #60]	@ 0x3c

					if((thresh + 100) > normalizedWeight){
 8002cde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ce0:	f103 0263 	add.w	r2, r3, #99	@ 0x63
 8002ce4:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	db21      	blt.n	8002d2e <main_function+0x2b6>
						printf("This drawer is low on components\n\rPlease refill the drawer\n\r");
 8002cea:	4821      	ldr	r0, [pc, #132]	@ (8002d70 <main_function+0x2f8>)
 8002cec:	f009 fc6e 	bl	800c5cc <iprintf>
						printf("Press the selector button ONCE to continue\n\r");
 8002cf0:	4820      	ldr	r0, [pc, #128]	@ (8002d74 <main_function+0x2fc>)
 8002cf2:	f009 fc6b 	bl	800c5cc <iprintf>

						button_output(selector_button);
 8002cf6:	4b20      	ldr	r3, [pc, #128]	@ (8002d78 <main_function+0x300>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f000 fe7a 	bl	80039f4 <button_output>
//LCD CODE
						 row_num = i;
 8002d00:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002d04:	4a18      	ldr	r2, [pc, #96]	@ (8002d68 <main_function+0x2f0>)
 8002d06:	6013      	str	r3, [r2, #0]
						 drawer_num = k;
 8002d08:	4a18      	ldr	r2, [pc, #96]	@ (8002d6c <main_function+0x2f4>)
 8002d0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d0c:	6013      	str	r3, [r2, #0]

						thresh = refillDrawer(tare, calFactor);
 8002d0e:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8002d12:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8002d14:	f7ff fe7e 	bl	8002a14 <refillDrawer>
 8002d18:	6338      	str	r0, [r7, #48]	@ 0x30
						updateDrawerConfig(i, k, calFactor, tare, thresh);
 8002d1a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d1c:	b299      	uxth	r1, r3
 8002d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d20:	f8b7 005a 	ldrh.w	r0, [r7, #90]	@ 0x5a
 8002d24:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002d26:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 8002d2a:	f000 fb2b 	bl	8003384 <updateDrawerConfig>
				for(int k = 1; k <= 7; k++){
 8002d2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d30:	3301      	adds	r3, #1
 8002d32:	653b      	str	r3, [r7, #80]	@ 0x50
 8002d34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d36:	2b07      	cmp	r3, #7
 8002d38:	f77f af73 	ble.w	8002c22 <main_function+0x1aa>
	for(uint16_t i = 1; i <= 4; i++){
 8002d3c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002d40:	3301      	adds	r3, #1
 8002d42:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 8002d46:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8002d4a:	2b04      	cmp	r3, #4
 8002d4c:	f67f aea0 	bls.w	8002a90 <main_function+0x18>

				}
			}
	}

}
 8002d50:	bf00      	nop
 8002d52:	bf00      	nop
 8002d54:	3764      	adds	r7, #100	@ 0x64
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd90      	pop	{r4, r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	080103bc 	.word	0x080103bc
 8002d60:	08011b64 	.word	0x08011b64
 8002d64:	080103c4 	.word	0x080103c4
 8002d68:	2000030c 	.word	0x2000030c
 8002d6c:	20000310 	.word	0x20000310
 8002d70:	080103d0 	.word	0x080103d0
 8002d74:	08010410 	.word	0x08010410
 8002d78:	2000000c 	.word	0x2000000c

08002d7c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b08a      	sub	sp, #40	@ 0x28
 8002d80:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d82:	f107 0314 	add.w	r3, r7, #20
 8002d86:	2200      	movs	r2, #0
 8002d88:	601a      	str	r2, [r3, #0]
 8002d8a:	605a      	str	r2, [r3, #4]
 8002d8c:	609a      	str	r2, [r3, #8]
 8002d8e:	60da      	str	r2, [r3, #12]
 8002d90:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d92:	2300      	movs	r3, #0
 8002d94:	613b      	str	r3, [r7, #16]
 8002d96:	4b5b      	ldr	r3, [pc, #364]	@ (8002f04 <MX_GPIO_Init+0x188>)
 8002d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9a:	4a5a      	ldr	r2, [pc, #360]	@ (8002f04 <MX_GPIO_Init+0x188>)
 8002d9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002da0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002da2:	4b58      	ldr	r3, [pc, #352]	@ (8002f04 <MX_GPIO_Init+0x188>)
 8002da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002daa:	613b      	str	r3, [r7, #16]
 8002dac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dae:	2300      	movs	r3, #0
 8002db0:	60fb      	str	r3, [r7, #12]
 8002db2:	4b54      	ldr	r3, [pc, #336]	@ (8002f04 <MX_GPIO_Init+0x188>)
 8002db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002db6:	4a53      	ldr	r2, [pc, #332]	@ (8002f04 <MX_GPIO_Init+0x188>)
 8002db8:	f043 0304 	orr.w	r3, r3, #4
 8002dbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dbe:	4b51      	ldr	r3, [pc, #324]	@ (8002f04 <MX_GPIO_Init+0x188>)
 8002dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc2:	f003 0304 	and.w	r3, r3, #4
 8002dc6:	60fb      	str	r3, [r7, #12]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dca:	2300      	movs	r3, #0
 8002dcc:	60bb      	str	r3, [r7, #8]
 8002dce:	4b4d      	ldr	r3, [pc, #308]	@ (8002f04 <MX_GPIO_Init+0x188>)
 8002dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd2:	4a4c      	ldr	r2, [pc, #304]	@ (8002f04 <MX_GPIO_Init+0x188>)
 8002dd4:	f043 0301 	orr.w	r3, r3, #1
 8002dd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dda:	4b4a      	ldr	r3, [pc, #296]	@ (8002f04 <MX_GPIO_Init+0x188>)
 8002ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dde:	f003 0301 	and.w	r3, r3, #1
 8002de2:	60bb      	str	r3, [r7, #8]
 8002de4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002de6:	2300      	movs	r3, #0
 8002de8:	607b      	str	r3, [r7, #4]
 8002dea:	4b46      	ldr	r3, [pc, #280]	@ (8002f04 <MX_GPIO_Init+0x188>)
 8002dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dee:	4a45      	ldr	r2, [pc, #276]	@ (8002f04 <MX_GPIO_Init+0x188>)
 8002df0:	f043 0302 	orr.w	r3, r3, #2
 8002df4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002df6:	4b43      	ldr	r3, [pc, #268]	@ (8002f04 <MX_GPIO_Init+0x188>)
 8002df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	607b      	str	r3, [r7, #4]
 8002e00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SLAVE_C_Pin|SLAVE_B_Pin|REL_1_Pin|REL_3_Pin
 8002e02:	2200      	movs	r2, #0
 8002e04:	f641 4103 	movw	r1, #7171	@ 0x1c03
 8002e08:	483f      	ldr	r0, [pc, #252]	@ (8002f08 <MX_GPIO_Init+0x18c>)
 8002e0a:	f002 fbff 	bl	800560c <HAL_GPIO_WritePin>
                          |REL_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MAST_A_Pin|MAST_B_Pin|MAST_C_Pin, GPIO_PIN_RESET);
 8002e0e:	2200      	movs	r2, #0
 8002e10:	2113      	movs	r1, #19
 8002e12:	483e      	ldr	r0, [pc, #248]	@ (8002f0c <MX_GPIO_Init+0x190>)
 8002e14:	f002 fbfa 	bl	800560c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SLAVE_A_Pin|SCK_DRW_Pin|GPIO_PIN_14|GPIO_PIN_15
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f24c 5121 	movw	r1, #50465	@ 0xc521
 8002e1e:	483c      	ldr	r0, [pc, #240]	@ (8002f10 <MX_GPIO_Init+0x194>)
 8002e20:	f002 fbf4 	bl	800560c <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|REL_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002e24:	2201      	movs	r2, #1
 8002e26:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002e2a:	4838      	ldr	r0, [pc, #224]	@ (8002f0c <MX_GPIO_Init+0x190>)
 8002e2c:	f002 fbee 	bl	800560c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SLAVE_C_Pin SLAVE_B_Pin REL_1_Pin REL_3_Pin
                           REL_2_Pin */
  GPIO_InitStruct.Pin = SLAVE_C_Pin|SLAVE_B_Pin|REL_1_Pin|REL_3_Pin
 8002e30:	f641 4303 	movw	r3, #7171	@ 0x1c03
 8002e34:	617b      	str	r3, [r7, #20]
                          |REL_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e36:	2301      	movs	r3, #1
 8002e38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e3e:	2300      	movs	r3, #0
 8002e40:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e42:	f107 0314 	add.w	r3, r7, #20
 8002e46:	4619      	mov	r1, r3
 8002e48:	482f      	ldr	r0, [pc, #188]	@ (8002f08 <MX_GPIO_Init+0x18c>)
 8002e4a:	f002 fa33 	bl	80052b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MAST_A_Pin MAST_B_Pin MAST_C_Pin */
  GPIO_InitStruct.Pin = MAST_A_Pin|MAST_B_Pin|MAST_C_Pin;
 8002e4e:	2313      	movs	r3, #19
 8002e50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e52:	2301      	movs	r3, #1
 8002e54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e56:	2300      	movs	r3, #0
 8002e58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e5e:	f107 0314 	add.w	r3, r7, #20
 8002e62:	4619      	mov	r1, r3
 8002e64:	4829      	ldr	r0, [pc, #164]	@ (8002f0c <MX_GPIO_Init+0x190>)
 8002e66:	f002 fa25 	bl	80052b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SLAVE_A_Pin SCK_DRW_Pin PB14 PB15
                           PB5 REL_4_Pin */
  GPIO_InitStruct.Pin = SLAVE_A_Pin|SCK_DRW_Pin|GPIO_PIN_14|GPIO_PIN_15
 8002e6a:	f24c 5321 	movw	r3, #50465	@ 0xc521
 8002e6e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5|REL_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e70:	2301      	movs	r3, #1
 8002e72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e74:	2300      	movs	r3, #0
 8002e76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e7c:	f107 0314 	add.w	r3, r7, #20
 8002e80:	4619      	mov	r1, r3
 8002e82:	4823      	ldr	r0, [pc, #140]	@ (8002f10 <MX_GPIO_Init+0x194>)
 8002e84:	f002 fa16 	bl	80052b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RESET_BTN_Pin CONFIRM_BTN_Pin */
  GPIO_InitStruct.Pin = RESET_BTN_Pin|CONFIRM_BTN_Pin;
 8002e88:	2306      	movs	r3, #6
 8002e8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002e8c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8002e90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e92:	2300      	movs	r3, #0
 8002e94:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e96:	f107 0314 	add.w	r3, r7, #20
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	481c      	ldr	r0, [pc, #112]	@ (8002f10 <MX_GPIO_Init+0x194>)
 8002e9e:	f002 fa09 	bl	80052b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DAT_IN_Pin */
  GPIO_InitStruct.Pin = DAT_IN_Pin;
 8002ea2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002ea6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eac:	2300      	movs	r3, #0
 8002eae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DAT_IN_GPIO_Port, &GPIO_InitStruct);
 8002eb0:	f107 0314 	add.w	r3, r7, #20
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	4815      	ldr	r0, [pc, #84]	@ (8002f0c <MX_GPIO_Init+0x190>)
 8002eb8:	f002 f9fc 	bl	80052b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8002ebc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ec0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8002ece:	f107 0314 	add.w	r3, r7, #20
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	480d      	ldr	r0, [pc, #52]	@ (8002f0c <MX_GPIO_Init+0x190>)
 8002ed6:	f002 f9ed 	bl	80052b4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002eda:	2200      	movs	r2, #0
 8002edc:	2100      	movs	r1, #0
 8002ede:	2007      	movs	r0, #7
 8002ee0:	f001 fe2f 	bl	8004b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002ee4:	2007      	movs	r0, #7
 8002ee6:	f001 fe48 	bl	8004b7a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8002eea:	2200      	movs	r2, #0
 8002eec:	2100      	movs	r1, #0
 8002eee:	2008      	movs	r0, #8
 8002ef0:	f001 fe27 	bl	8004b42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002ef4:	2008      	movs	r0, #8
 8002ef6:	f001 fe40 	bl	8004b7a <HAL_NVIC_EnableIRQ>

}
 8002efa:	bf00      	nop
 8002efc:	3728      	adds	r7, #40	@ 0x28
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40023800 	.word	0x40023800
 8002f08:	40020800 	.word	0x40020800
 8002f0c:	40020000 	.word	0x40020000
 8002f10:	40020400 	.word	0x40020400

08002f14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b084      	sub	sp, #16
 8002f18:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */

	//disables internal buffering for input stream for scanf
	setvbuf(stdin, NULL, _IONBF, 0);
 8002f1a:	4b34      	ldr	r3, [pc, #208]	@ (8002fec <main+0xd8>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	6858      	ldr	r0, [r3, #4]
 8002f20:	2300      	movs	r3, #0
 8002f22:	2202      	movs	r2, #2
 8002f24:	2100      	movs	r1, #0
 8002f26:	f009 fb63 	bl	800c5f0 <setvbuf>

	/* Configure the system clock */
	SystemClock_Config();
 8002f2a:	f000 f86b 	bl	8003004 <SystemClock_Config>

	/* MCU Configuration--------------------------------------------------------*/
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8002f2e:	f001 fc5d 	bl	80047ec <HAL_Init>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002f32:	f7ff ff23 	bl	8002d7c <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8002f36:	f001 fbbd 	bl	80046b4 <MX_USART2_UART_Init>
	MX_TIM2_Init();
 8002f3a:	f001 fa61 	bl	8004400 <MX_TIM2_Init>
  MX_FATFS_Init();
 8002f3e:	f005 f841 	bl	8007fc4 <MX_FATFS_Init>
  MX_SPI1_Init();
 8002f42:	f000 ffe1 	bl	8003f08 <MX_SPI1_Init>

	printf("Hello from STM32 UART!\n\r");
 8002f46:	482a      	ldr	r0, [pc, #168]	@ (8002ff0 <main+0xdc>)
 8002f48:	f009 fb40 	bl	800c5cc <iprintf>

	HAL_TIM_Base_Start(&htim2);
 8002f4c:	4829      	ldr	r0, [pc, #164]	@ (8002ff4 <main+0xe0>)
 8002f4e:	f003 fedb 	bl	8006d08 <HAL_TIM_Base_Start>
	HAL_GPIO_WritePin(SCK_DRW_GPIO_Port, SCK_DRW_Pin, GPIO_PIN_SET);
 8002f52:	2201      	movs	r2, #1
 8002f54:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002f58:	4827      	ldr	r0, [pc, #156]	@ (8002ff8 <main+0xe4>)
 8002f5a:	f002 fb57 	bl	800560c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8002f5e:	200a      	movs	r0, #10
 8002f60:	f001 fcb6 	bl	80048d0 <HAL_Delay>
	HAL_GPIO_WritePin(SCK_DRW_GPIO_Port, SCK_DRW_Pin, GPIO_PIN_RESET);
 8002f64:	2200      	movs	r2, #0
 8002f66:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002f6a:	4823      	ldr	r0, [pc, #140]	@ (8002ff8 <main+0xe4>)
 8002f6c:	f002 fb4e 	bl	800560c <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8002f70:	200a      	movs	r0, #10
 8002f72:	f001 fcad 	bl	80048d0 <HAL_Delay>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f76:	f001 fc39 	bl	80047ec <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f7a:	f000 f843 	bl	8003004 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f7e:	f7ff fefd 	bl	8002d7c <MX_GPIO_Init>
  MX_DMA_Init();
 8002f82:	f7fe fe2d 	bl	8001be0 <MX_DMA_Init>
  MX_TIM2_Init();
 8002f86:	f001 fa3b 	bl	8004400 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8002f8a:	f001 fb93 	bl	80046b4 <MX_USART2_UART_Init>
  MX_FATFS_Init();
 8002f8e:	f005 f819 	bl	8007fc4 <MX_FATFS_Init>
  MX_SPI1_Init();
 8002f92:	f000 ffb9 	bl	8003f08 <MX_SPI1_Init>
  MX_SPI2_Init();
 8002f96:	f000 ffed 	bl	8003f74 <MX_SPI2_Init>
  MX_TIM3_Init();
 8002f9a:	f001 fa7d 	bl	8004498 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002f9e:	f001 fad5 	bl	800454c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  ILI9341_Init();
 8002fa2:	f7fe fb19 	bl	80015d8 <ILI9341_Init>

  int rectXStart = 80;
 8002fa6:	2350      	movs	r3, #80	@ 0x50
 8002fa8:	607b      	str	r3, [r7, #4]
  int rectYStart = 80;
 8002faa:	2350      	movs	r3, #80	@ 0x50
 8002fac:	603b      	str	r3, [r7, #0]

  // Simple Text writing (Text, Font, X, Y, Color, BackColor)
  // Available Fonts are FONT1, FONT2, FONT3 and FONT4
  ILI9341_FillScreen(BLACK);
 8002fae:	2000      	movs	r0, #0
 8002fb0:	f7fe fd08 	bl	80019c4 <ILI9341_FillScreen>
  ILI9341_SetRotation(SCREEN_HORIZONTAL_2);
 8002fb4:	2003      	movs	r0, #3
 8002fb6:	f7fe fc19 	bl	80017ec <ILI9341_SetRotation>
  ILI9341_DrawText("Hello from STM32 UART!", FONT4, 55, 110, WHITE, BLACK);
 8002fba:	2300      	movs	r3, #0
 8002fbc:	9301      	str	r3, [sp, #4]
 8002fbe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002fc2:	9300      	str	r3, [sp, #0]
 8002fc4:	236e      	movs	r3, #110	@ 0x6e
 8002fc6:	2237      	movs	r2, #55	@ 0x37
 8002fc8:	490c      	ldr	r1, [pc, #48]	@ (8002ffc <main+0xe8>)
 8002fca:	480d      	ldr	r0, [pc, #52]	@ (8003000 <main+0xec>)
 8002fcc:	f7fe f9a8 	bl	8001320 <ILI9341_DrawText>
  HAL_Delay(3000);
 8002fd0:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002fd4:	f001 fc7c 	bl	80048d0 <HAL_Delay>
//
//		HAL_Delay(1000);
//
//  }

  Calibrate();
 8002fd8:	f7ff f932 	bl	8002240 <Calibrate>
  main_function();
 8002fdc:	f7ff fd4c 	bl	8002a78 <main_function>
 8002fe0:	2300      	movs	r3, #0

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	3708      	adds	r7, #8
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	20000048 	.word	0x20000048
 8002ff0:	08010440 	.word	0x08010440
 8002ff4:	20000f00 	.word	0x20000f00
 8002ff8:	40020400 	.word	0x40020400
 8002ffc:	08010a20 	.word	0x08010a20
 8003000:	0801045c 	.word	0x0801045c

08003004 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b094      	sub	sp, #80	@ 0x50
 8003008:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800300a:	f107 031c 	add.w	r3, r7, #28
 800300e:	2234      	movs	r2, #52	@ 0x34
 8003010:	2100      	movs	r1, #0
 8003012:	4618      	mov	r0, r3
 8003014:	f009 fc3b 	bl	800c88e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003018:	f107 0308 	add.w	r3, r7, #8
 800301c:	2200      	movs	r2, #0
 800301e:	601a      	str	r2, [r3, #0]
 8003020:	605a      	str	r2, [r3, #4]
 8003022:	609a      	str	r2, [r3, #8]
 8003024:	60da      	str	r2, [r3, #12]
 8003026:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003028:	2300      	movs	r3, #0
 800302a:	607b      	str	r3, [r7, #4]
 800302c:	4b29      	ldr	r3, [pc, #164]	@ (80030d4 <SystemClock_Config+0xd0>)
 800302e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003030:	4a28      	ldr	r2, [pc, #160]	@ (80030d4 <SystemClock_Config+0xd0>)
 8003032:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003036:	6413      	str	r3, [r2, #64]	@ 0x40
 8003038:	4b26      	ldr	r3, [pc, #152]	@ (80030d4 <SystemClock_Config+0xd0>)
 800303a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003040:	607b      	str	r3, [r7, #4]
 8003042:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003044:	2300      	movs	r3, #0
 8003046:	603b      	str	r3, [r7, #0]
 8003048:	4b23      	ldr	r3, [pc, #140]	@ (80030d8 <SystemClock_Config+0xd4>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003050:	4a21      	ldr	r2, [pc, #132]	@ (80030d8 <SystemClock_Config+0xd4>)
 8003052:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003056:	6013      	str	r3, [r2, #0]
 8003058:	4b1f      	ldr	r3, [pc, #124]	@ (80030d8 <SystemClock_Config+0xd4>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003060:	603b      	str	r3, [r7, #0]
 8003062:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003064:	2302      	movs	r3, #2
 8003066:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003068:	2301      	movs	r3, #1
 800306a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800306c:	2310      	movs	r3, #16
 800306e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003070:	2302      	movs	r3, #2
 8003072:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003074:	2300      	movs	r3, #0
 8003076:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003078:	2308      	movs	r3, #8
 800307a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 64;
 800307c:	2340      	movs	r3, #64	@ 0x40
 800307e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003080:	2302      	movs	r3, #2
 8003082:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003084:	2302      	movs	r3, #2
 8003086:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003088:	2302      	movs	r3, #2
 800308a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800308c:	f107 031c 	add.w	r3, r7, #28
 8003090:	4618      	mov	r0, r3
 8003092:	f002 fdb1 	bl	8005bf8 <HAL_RCC_OscConfig>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d001      	beq.n	80030a0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800309c:	f000 f81e 	bl	80030dc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80030a0:	230f      	movs	r3, #15
 80030a2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030a4:	2302      	movs	r3, #2
 80030a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030a8:	2300      	movs	r3, #0
 80030aa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80030ac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80030b0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80030b2:	2300      	movs	r3, #0
 80030b4:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80030b6:	f107 0308 	add.w	r3, r7, #8
 80030ba:	2102      	movs	r1, #2
 80030bc:	4618      	mov	r0, r3
 80030be:	f002 fad7 	bl	8005670 <HAL_RCC_ClockConfig>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d001      	beq.n	80030cc <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80030c8:	f000 f808 	bl	80030dc <Error_Handler>
  }
}
 80030cc:	bf00      	nop
 80030ce:	3750      	adds	r7, #80	@ 0x50
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	40023800 	.word	0x40023800
 80030d8:	40007000 	.word	0x40007000

080030dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80030e0:	b672      	cpsid	i
}
 80030e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80030e4:	bf00      	nop
 80030e6:	e7fd      	b.n	80030e4 <Error_Handler+0x8>

080030e8 <SD_init>:

static char buffer[MAX_FILELINE];
BYTE previousLine[MAX_FILELINE];


void  SD_init(){
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
	//Open the file system
	fres = f_mount(&FatFs, "", 1); //1=mount now
 80030ee:	2201      	movs	r2, #1
 80030f0:	4916      	ldr	r1, [pc, #88]	@ (800314c <SD_init+0x64>)
 80030f2:	4817      	ldr	r0, [pc, #92]	@ (8003150 <SD_init+0x68>)
 80030f4:	f007 fa6e 	bl	800a5d4 <f_mount>
 80030f8:	4603      	mov	r3, r0
 80030fa:	461a      	mov	r2, r3
 80030fc:	4b15      	ldr	r3, [pc, #84]	@ (8003154 <SD_init+0x6c>)
 80030fe:	701a      	strb	r2, [r3, #0]
	if (fres != FR_OK) {
 8003100:	4b14      	ldr	r3, [pc, #80]	@ (8003154 <SD_init+0x6c>)
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d007      	beq.n	8003118 <SD_init+0x30>
		printf("f_mount error (%i)\r\n", fres);
 8003108:	4b12      	ldr	r3, [pc, #72]	@ (8003154 <SD_init+0x6c>)
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	4619      	mov	r1, r3
 800310e:	4812      	ldr	r0, [pc, #72]	@ (8003158 <SD_init+0x70>)
 8003110:	f009 fa5c 	bl	800c5cc <iprintf>
		while(1);
 8003114:	bf00      	nop
 8003116:	e7fd      	b.n	8003114 <SD_init+0x2c>
	//Let's get some statistics from the SD card
	DWORD free_clusters;

	FATFS* getFreeFs;

	fres = f_getfree("", &free_clusters, &getFreeFs);
 8003118:	463a      	mov	r2, r7
 800311a:	1d3b      	adds	r3, r7, #4
 800311c:	4619      	mov	r1, r3
 800311e:	480b      	ldr	r0, [pc, #44]	@ (800314c <SD_init+0x64>)
 8003120:	f007 ffb4 	bl	800b08c <f_getfree>
 8003124:	4603      	mov	r3, r0
 8003126:	461a      	mov	r2, r3
 8003128:	4b0a      	ldr	r3, [pc, #40]	@ (8003154 <SD_init+0x6c>)
 800312a:	701a      	strb	r2, [r3, #0]
	if (fres != FR_OK) {
 800312c:	4b09      	ldr	r3, [pc, #36]	@ (8003154 <SD_init+0x6c>)
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d007      	beq.n	8003144 <SD_init+0x5c>
		printf("f_getfree error (%i)\r\n", fres);
 8003134:	4b07      	ldr	r3, [pc, #28]	@ (8003154 <SD_init+0x6c>)
 8003136:	781b      	ldrb	r3, [r3, #0]
 8003138:	4619      	mov	r1, r3
 800313a:	4808      	ldr	r0, [pc, #32]	@ (800315c <SD_init+0x74>)
 800313c:	f009 fa46 	bl	800c5cc <iprintf>
		while(1);
 8003140:	bf00      	nop
 8003142:	e7fd      	b.n	8003140 <SD_init+0x58>
	}

}
 8003144:	bf00      	nop
 8003146:	3708      	adds	r7, #8
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	0801048c 	.word	0x0801048c
 8003150:	20000314 	.word	0x20000314
 8003154:	200009a4 	.word	0x200009a4
 8003158:	08010490 	.word	0x08010490
 800315c:	080104a8 	.word	0x080104a8

08003160 <saveDrawerConfig>:

void saveDrawerConfig(uint16_t row, uint16_t drawer, float calFactor, uint32_t Tare, uint32_t thresh){
 8003160:	b5b0      	push	{r4, r5, r7, lr}
 8003162:	b08c      	sub	sp, #48	@ 0x30
 8003164:	af06      	add	r7, sp, #24
 8003166:	ed87 0a02 	vstr	s0, [r7, #8]
 800316a:	607a      	str	r2, [r7, #4]
 800316c:	603b      	str	r3, [r7, #0]
 800316e:	4603      	mov	r3, r0
 8003170:	81fb      	strh	r3, [r7, #14]
 8003172:	460b      	mov	r3, r1
 8003174:	81bb      	strh	r3, [r7, #12]

	UINT bytesWrote;

	//f_unlink((TCHAR*)filename); //deletes the original file

	fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_APPEND | FA_CREATE_NEW);
 8003176:	4b33      	ldr	r3, [pc, #204]	@ (8003244 <saveDrawerConfig+0xe4>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2236      	movs	r2, #54	@ 0x36
 800317c:	4619      	mov	r1, r3
 800317e:	4832      	ldr	r0, [pc, #200]	@ (8003248 <saveDrawerConfig+0xe8>)
 8003180:	f007 fa6e 	bl	800a660 <f_open>
 8003184:	4603      	mov	r3, r0
 8003186:	461a      	mov	r2, r3
 8003188:	4b30      	ldr	r3, [pc, #192]	@ (800324c <saveDrawerConfig+0xec>)
 800318a:	701a      	strb	r2, [r3, #0]

	if(fres == FR_EXIST){
 800318c:	4b2f      	ldr	r3, [pc, #188]	@ (800324c <saveDrawerConfig+0xec>)
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	2b08      	cmp	r3, #8
 8003192:	d116      	bne.n	80031c2 <saveDrawerConfig+0x62>
				fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_APPEND);
 8003194:	4b2b      	ldr	r3, [pc, #172]	@ (8003244 <saveDrawerConfig+0xe4>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2232      	movs	r2, #50	@ 0x32
 800319a:	4619      	mov	r1, r3
 800319c:	482a      	ldr	r0, [pc, #168]	@ (8003248 <saveDrawerConfig+0xe8>)
 800319e:	f007 fa5f 	bl	800a660 <f_open>
 80031a2:	4603      	mov	r3, r0
 80031a4:	461a      	mov	r2, r3
 80031a6:	4b29      	ldr	r3, [pc, #164]	@ (800324c <saveDrawerConfig+0xec>)
 80031a8:	701a      	strb	r2, [r3, #0]
				if(fres != FR_OK){
 80031aa:	4b28      	ldr	r3, [pc, #160]	@ (800324c <saveDrawerConfig+0xec>)
 80031ac:	781b      	ldrb	r3, [r3, #0]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d017      	beq.n	80031e2 <saveDrawerConfig+0x82>
					printf("f_write error (%i) IN saveDrawerConfig\r\n", fres);
 80031b2:	4b26      	ldr	r3, [pc, #152]	@ (800324c <saveDrawerConfig+0xec>)
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	4619      	mov	r1, r3
 80031b8:	4825      	ldr	r0, [pc, #148]	@ (8003250 <saveDrawerConfig+0xf0>)
 80031ba:	f009 fa07 	bl	800c5cc <iprintf>
					while(1);
 80031be:	bf00      	nop
 80031c0:	e7fd      	b.n	80031be <saveDrawerConfig+0x5e>
				}
	}
	else if(fres == FR_OK){
 80031c2:	4b22      	ldr	r3, [pc, #136]	@ (800324c <saveDrawerConfig+0xec>)
 80031c4:	781b      	ldrb	r3, [r3, #0]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d103      	bne.n	80031d2 <saveDrawerConfig+0x72>
		printf("Created new file");
 80031ca:	4822      	ldr	r0, [pc, #136]	@ (8003254 <saveDrawerConfig+0xf4>)
 80031cc:	f009 f9fe 	bl	800c5cc <iprintf>
 80031d0:	e007      	b.n	80031e2 <saveDrawerConfig+0x82>
	}
	else {
		printf("f_open error (%i) IN saveDrawerConfig\r\n", fres);
 80031d2:	4b1e      	ldr	r3, [pc, #120]	@ (800324c <saveDrawerConfig+0xec>)
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	4619      	mov	r1, r3
 80031d8:	481f      	ldr	r0, [pc, #124]	@ (8003258 <saveDrawerConfig+0xf8>)
 80031da:	f009 f9f7 	bl	800c5cc <iprintf>
		while(1);
 80031de:	bf00      	nop
 80031e0:	e7fd      	b.n	80031de <saveDrawerConfig+0x7e>
	}

	snprintf((char*)buffer, sizeof(buffer),"Row:%d;Drawer:%d;CalFactor:%f;Tare:%lu;Thresh:%ld\n", row, drawer, calFactor, Tare, thresh);
 80031e2:	89fd      	ldrh	r5, [r7, #14]
 80031e4:	89bc      	ldrh	r4, [r7, #12]
 80031e6:	68b8      	ldr	r0, [r7, #8]
 80031e8:	f7fd f9de 	bl	80005a8 <__aeabi_f2d>
 80031ec:	4602      	mov	r2, r0
 80031ee:	460b      	mov	r3, r1
 80031f0:	6839      	ldr	r1, [r7, #0]
 80031f2:	9105      	str	r1, [sp, #20]
 80031f4:	6879      	ldr	r1, [r7, #4]
 80031f6:	9104      	str	r1, [sp, #16]
 80031f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80031fc:	9400      	str	r4, [sp, #0]
 80031fe:	462b      	mov	r3, r5
 8003200:	4a16      	ldr	r2, [pc, #88]	@ (800325c <saveDrawerConfig+0xfc>)
 8003202:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003206:	4816      	ldr	r0, [pc, #88]	@ (8003260 <saveDrawerConfig+0x100>)
 8003208:	f009 faa6 	bl	800c758 <sniprintf>
	fres = f_write(&fil, buffer, strlen(buffer), &bytesWrote);
 800320c:	4814      	ldr	r0, [pc, #80]	@ (8003260 <saveDrawerConfig+0x100>)
 800320e:	f7fd f85f 	bl	80002d0 <strlen>
 8003212:	4602      	mov	r2, r0
 8003214:	f107 0314 	add.w	r3, r7, #20
 8003218:	4911      	ldr	r1, [pc, #68]	@ (8003260 <saveDrawerConfig+0x100>)
 800321a:	480b      	ldr	r0, [pc, #44]	@ (8003248 <saveDrawerConfig+0xe8>)
 800321c:	f007 fd19 	bl	800ac52 <f_write>
 8003220:	4603      	mov	r3, r0
 8003222:	461a      	mov	r2, r3
 8003224:	4b09      	ldr	r3, [pc, #36]	@ (800324c <saveDrawerConfig+0xec>)
 8003226:	701a      	strb	r2, [r3, #0]
	printf("Wrote %i bytes to %s\r\n", bytesWrote,filename);
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	4a06      	ldr	r2, [pc, #24]	@ (8003244 <saveDrawerConfig+0xe4>)
 800322c:	6812      	ldr	r2, [r2, #0]
 800322e:	4619      	mov	r1, r3
 8003230:	480c      	ldr	r0, [pc, #48]	@ (8003264 <saveDrawerConfig+0x104>)
 8003232:	f009 f9cb 	bl	800c5cc <iprintf>


	f_close(&fil);
 8003236:	4804      	ldr	r0, [pc, #16]	@ (8003248 <saveDrawerConfig+0xe8>)
 8003238:	f007 fefe 	bl	800b038 <f_close>

}
 800323c:	bf00      	nop
 800323e:	3718      	adds	r7, #24
 8003240:	46bd      	mov	sp, r7
 8003242:	bdb0      	pop	{r4, r5, r7, pc}
 8003244:	20000010 	.word	0x20000010
 8003248:	20000544 	.word	0x20000544
 800324c:	200009a4 	.word	0x200009a4
 8003250:	080104c0 	.word	0x080104c0
 8003254:	080104ec 	.word	0x080104ec
 8003258:	08010500 	.word	0x08010500
 800325c:	08010528 	.word	0x08010528
 8003260:	200009a8 	.word	0x200009a8
 8003264:	0801055c 	.word	0x0801055c

08003268 <getData>:

uint32_t getData(char* token){
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
	for(uint16_t i = 0; i <= 1; i++){
 8003270:	2300      	movs	r3, #0
 8003272:	81fb      	strh	r3, [r7, #14]
 8003274:	e011      	b.n	800329a <getData+0x32>
		char* temp_token = strtok(token, ":");
 8003276:	490d      	ldr	r1, [pc, #52]	@ (80032ac <getData+0x44>)
 8003278:	6878      	ldr	r0, [r7, #4]
 800327a:	f009 fb11 	bl	800c8a0 <strtok>
 800327e:	60b8      	str	r0, [r7, #8]
		if(i == 1){
 8003280:	89fb      	ldrh	r3, [r7, #14]
 8003282:	2b01      	cmp	r3, #1
 8003284:	d106      	bne.n	8003294 <getData+0x2c>

			return strtol(temp_token, NULL, 10);
 8003286:	220a      	movs	r2, #10
 8003288:	2100      	movs	r1, #0
 800328a:	68b8      	ldr	r0, [r7, #8]
 800328c:	f008 fa6e 	bl	800b76c <strtol>
 8003290:	4603      	mov	r3, r0
 8003292:	e006      	b.n	80032a2 <getData+0x3a>
	for(uint16_t i = 0; i <= 1; i++){
 8003294:	89fb      	ldrh	r3, [r7, #14]
 8003296:	3301      	adds	r3, #1
 8003298:	81fb      	strh	r3, [r7, #14]
 800329a:	89fb      	ldrh	r3, [r7, #14]
 800329c:	2b01      	cmp	r3, #1
 800329e:	d9ea      	bls.n	8003276 <getData+0xe>
		}
	}
	return 0;
 80032a0:	2300      	movs	r3, #0
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3710      	adds	r7, #16
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	08010574 	.word	0x08010574

080032b0 <getLineMarker>:

uint16_t getLineMarker(uint16_t row, uint16_t drawer){
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b086      	sub	sp, #24
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	4603      	mov	r3, r0
 80032b8:	460a      	mov	r2, r1
 80032ba:	80fb      	strh	r3, [r7, #6]
 80032bc:	4613      	mov	r3, r2
 80032be:	80bb      	strh	r3, [r7, #4]

	fres = f_open(&fil, filename, FA_READ);
 80032c0:	4b29      	ldr	r3, [pc, #164]	@ (8003368 <getLineMarker+0xb8>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2201      	movs	r2, #1
 80032c6:	4619      	mov	r1, r3
 80032c8:	4828      	ldr	r0, [pc, #160]	@ (800336c <getLineMarker+0xbc>)
 80032ca:	f007 f9c9 	bl	800a660 <f_open>
 80032ce:	4603      	mov	r3, r0
 80032d0:	461a      	mov	r2, r3
 80032d2:	4b27      	ldr	r3, [pc, #156]	@ (8003370 <getLineMarker+0xc0>)
 80032d4:	701a      	strb	r2, [r3, #0]
	uint16_t fileIndex = 1;
 80032d6:	2301      	movs	r3, #1
 80032d8:	82fb      	strh	r3, [r7, #22]
	static char array[2];

	if (fres != FR_OK){
 80032da:	4b25      	ldr	r3, [pc, #148]	@ (8003370 <getLineMarker+0xc0>)
 80032dc:	781b      	ldrb	r3, [r3, #0]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d007      	beq.n	80032f2 <getLineMarker+0x42>
		printf("f_open error (%i) IN getLineMarker\r\n", fres);
 80032e2:	4b23      	ldr	r3, [pc, #140]	@ (8003370 <getLineMarker+0xc0>)
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	4619      	mov	r1, r3
 80032e8:	4822      	ldr	r0, [pc, #136]	@ (8003374 <getLineMarker+0xc4>)
 80032ea:	f009 f96f 	bl	800c5cc <iprintf>
		while(1);
 80032ee:	bf00      	nop
 80032f0:	e7fd      	b.n	80032ee <getLineMarker+0x3e>
	}
	else{
		TCHAR* rres = 0;
 80032f2:	2300      	movs	r3, #0
 80032f4:	613b      	str	r3, [r7, #16]
		do{
			rres = f_gets((TCHAR*)buffer, MAX_FILELINE, &fil);
 80032f6:	4a1d      	ldr	r2, [pc, #116]	@ (800336c <getLineMarker+0xbc>)
 80032f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80032fc:	481e      	ldr	r0, [pc, #120]	@ (8003378 <getLineMarker+0xc8>)
 80032fe:	f008 f91e 	bl	800b53e <f_gets>
 8003302:	6138      	str	r0, [r7, #16]

			//char* fileLine = fgets(buffer, MAX_FILELINE, drawerConfig);
			char* token = strtok(rres, ";");
 8003304:	491d      	ldr	r1, [pc, #116]	@ (800337c <getLineMarker+0xcc>)
 8003306:	6938      	ldr	r0, [r7, #16]
 8003308:	f009 faca 	bl	800c8a0 <strtok>
 800330c:	60f8      	str	r0, [r7, #12]

				for(uint16_t i = 0; i <= 1 ; i++){
 800330e:	2300      	movs	r3, #0
 8003310:	82bb      	strh	r3, [r7, #20]
 8003312:	e00a      	b.n	800332a <getLineMarker+0x7a>
					array[i] = getData(token);
 8003314:	68f8      	ldr	r0, [r7, #12]
 8003316:	f7ff ffa7 	bl	8003268 <getData>
 800331a:	4602      	mov	r2, r0
 800331c:	8abb      	ldrh	r3, [r7, #20]
 800331e:	b2d1      	uxtb	r1, r2
 8003320:	4a17      	ldr	r2, [pc, #92]	@ (8003380 <getLineMarker+0xd0>)
 8003322:	54d1      	strb	r1, [r2, r3]
				for(uint16_t i = 0; i <= 1 ; i++){
 8003324:	8abb      	ldrh	r3, [r7, #20]
 8003326:	3301      	adds	r3, #1
 8003328:	82bb      	strh	r3, [r7, #20]
 800332a:	8abb      	ldrh	r3, [r7, #20]
 800332c:	2b01      	cmp	r3, #1
 800332e:	d9f1      	bls.n	8003314 <getLineMarker+0x64>
				}

			if(row == array[0] && drawer == array[1]){
 8003330:	4b13      	ldr	r3, [pc, #76]	@ (8003380 <getLineMarker+0xd0>)
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	461a      	mov	r2, r3
 8003336:	88fb      	ldrh	r3, [r7, #6]
 8003338:	4293      	cmp	r3, r2
 800333a:	d107      	bne.n	800334c <getLineMarker+0x9c>
 800333c:	4b10      	ldr	r3, [pc, #64]	@ (8003380 <getLineMarker+0xd0>)
 800333e:	785b      	ldrb	r3, [r3, #1]
 8003340:	461a      	mov	r2, r3
 8003342:	88bb      	ldrh	r3, [r7, #4]
 8003344:	4293      	cmp	r3, r2
 8003346:	d101      	bne.n	800334c <getLineMarker+0x9c>
					return fileIndex;
 8003348:	8afb      	ldrh	r3, [r7, #22]
 800334a:	e009      	b.n	8003360 <getLineMarker+0xb0>
			}
			else{
				fileIndex++;
 800334c:	8afb      	ldrh	r3, [r7, #22]
 800334e:	3301      	adds	r3, #1
 8003350:	82fb      	strh	r3, [r7, #22]

			}
		}while(rres != 0);
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d1ce      	bne.n	80032f6 <getLineMarker+0x46>
	}
	f_close(&fil);
 8003358:	4804      	ldr	r0, [pc, #16]	@ (800336c <getLineMarker+0xbc>)
 800335a:	f007 fe6d 	bl	800b038 <f_close>
	return 0;
 800335e:	2300      	movs	r3, #0
}
 8003360:	4618      	mov	r0, r3
 8003362:	3718      	adds	r7, #24
 8003364:	46bd      	mov	sp, r7
 8003366:	bd80      	pop	{r7, pc}
 8003368:	20000010 	.word	0x20000010
 800336c:	20000544 	.word	0x20000544
 8003370:	200009a4 	.word	0x200009a4
 8003374:	08010578 	.word	0x08010578
 8003378:	200009a8 	.word	0x200009a8
 800337c:	080105a0 	.word	0x080105a0
 8003380:	20000da8 	.word	0x20000da8

08003384 <updateDrawerConfig>:

void updateDrawerConfig(uint16_t row, uint16_t drawer, float calFactor, uint32_t Tare, uint32_t thresh){ //will need to add ID marker and compare if they are the same, if not then change both locations
 8003384:	b5b0      	push	{r4, r5, r7, lr}
 8003386:	b08e      	sub	sp, #56	@ 0x38
 8003388:	af06      	add	r7, sp, #24
 800338a:	ed87 0a02 	vstr	s0, [r7, #8]
 800338e:	607a      	str	r2, [r7, #4]
 8003390:	603b      	str	r3, [r7, #0]
 8003392:	4603      	mov	r3, r0
 8003394:	81fb      	strh	r3, [r7, #14]
 8003396:	460b      	mov	r3, r1
 8003398:	81bb      	strh	r3, [r7, #12]

	fres = f_open(&fil, filename, FA_READ);
 800339a:	4b58      	ldr	r3, [pc, #352]	@ (80034fc <updateDrawerConfig+0x178>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	2201      	movs	r2, #1
 80033a0:	4619      	mov	r1, r3
 80033a2:	4857      	ldr	r0, [pc, #348]	@ (8003500 <updateDrawerConfig+0x17c>)
 80033a4:	f007 f95c 	bl	800a660 <f_open>
 80033a8:	4603      	mov	r3, r0
 80033aa:	461a      	mov	r2, r3
 80033ac:	4b55      	ldr	r3, [pc, #340]	@ (8003504 <updateDrawerConfig+0x180>)
 80033ae:	701a      	strb	r2, [r3, #0]
	fres_temp = f_open(&fil_temp, temp_filename, FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 80033b0:	4b55      	ldr	r3, [pc, #340]	@ (8003508 <updateDrawerConfig+0x184>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	221a      	movs	r2, #26
 80033b6:	4619      	mov	r1, r3
 80033b8:	4854      	ldr	r0, [pc, #336]	@ (800350c <updateDrawerConfig+0x188>)
 80033ba:	f007 f951 	bl	800a660 <f_open>
 80033be:	4603      	mov	r3, r0
 80033c0:	461a      	mov	r2, r3
 80033c2:	4b53      	ldr	r3, [pc, #332]	@ (8003510 <updateDrawerConfig+0x18c>)
 80033c4:	701a      	strb	r2, [r3, #0]
	if (fres != FR_OK){
 80033c6:	4b4f      	ldr	r3, [pc, #316]	@ (8003504 <updateDrawerConfig+0x180>)
 80033c8:	781b      	ldrb	r3, [r3, #0]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d007      	beq.n	80033de <updateDrawerConfig+0x5a>
		printf("f_open error (%i) IN updateDrawerConfig FOR filename\r\n", fres);
 80033ce:	4b4d      	ldr	r3, [pc, #308]	@ (8003504 <updateDrawerConfig+0x180>)
 80033d0:	781b      	ldrb	r3, [r3, #0]
 80033d2:	4619      	mov	r1, r3
 80033d4:	484f      	ldr	r0, [pc, #316]	@ (8003514 <updateDrawerConfig+0x190>)
 80033d6:	f009 f8f9 	bl	800c5cc <iprintf>
		while(1);
 80033da:	bf00      	nop
 80033dc:	e7fd      	b.n	80033da <updateDrawerConfig+0x56>
	}
	if (fres_temp != FR_OK){
 80033de:	4b4c      	ldr	r3, [pc, #304]	@ (8003510 <updateDrawerConfig+0x18c>)
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d007      	beq.n	80033f6 <updateDrawerConfig+0x72>
		printf("f_open error (%i) IN updateDrawerConfig FOR temp_filename\r\n", fres_temp);
 80033e6:	4b4a      	ldr	r3, [pc, #296]	@ (8003510 <updateDrawerConfig+0x18c>)
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	4619      	mov	r1, r3
 80033ec:	484a      	ldr	r0, [pc, #296]	@ (8003518 <updateDrawerConfig+0x194>)
 80033ee:	f009 f8ed 	bl	800c5cc <iprintf>
		while(1);
 80033f2:	bf00      	nop
 80033f4:	e7fd      	b.n	80033f2 <updateDrawerConfig+0x6e>
	}

	UINT bytesWrote;

	bool keep_reading = true;
 80033f6:	2301      	movs	r3, #1
 80033f8:	77fb      	strb	r3, [r7, #31]
	uint16_t lineMarker = getLineMarker(row, drawer);
 80033fa:	89ba      	ldrh	r2, [r7, #12]
 80033fc:	89fb      	ldrh	r3, [r7, #14]
 80033fe:	4611      	mov	r1, r2
 8003400:	4618      	mov	r0, r3
 8003402:	f7ff ff55 	bl	80032b0 <getLineMarker>
 8003406:	4603      	mov	r3, r0
 8003408:	837b      	strh	r3, [r7, #26]
	uint16_t currentLine = 1;
 800340a:	2301      	movs	r3, #1
 800340c:	83bb      	strh	r3, [r7, #28]
	do{

		TCHAR* rres = f_gets((TCHAR*)buffer, MAX_FILELINE, &fil);
 800340e:	4a3c      	ldr	r2, [pc, #240]	@ (8003500 <updateDrawerConfig+0x17c>)
 8003410:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003414:	4841      	ldr	r0, [pc, #260]	@ (800351c <updateDrawerConfig+0x198>)
 8003416:	f008 f892 	bl	800b53e <f_gets>
 800341a:	6178      	str	r0, [r7, #20]

		if(rres == 0) keep_reading = false;
 800341c:	697b      	ldr	r3, [r7, #20]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d102      	bne.n	8003428 <updateDrawerConfig+0xa4>
 8003422:	2300      	movs	r3, #0
 8003424:	77fb      	strb	r3, [r7, #31]
 8003426:	e04c      	b.n	80034c2 <updateDrawerConfig+0x13e>
		else if(currentLine == lineMarker){ //ID matching would go here, check if IDs match, if not then save previous line, update line, then search for original location of ID and replace that line
 8003428:	8bba      	ldrh	r2, [r7, #28]
 800342a:	8b7b      	ldrh	r3, [r7, #26]
 800342c:	429a      	cmp	r2, r3
 800342e:	d12e      	bne.n	800348e <updateDrawerConfig+0x10a>
			snprintf((char*)buffer, MAX_FILELINE, "Row:%d;Drawer:%d;CalFactor:%f;Tare:%lu;Thresh:%ld", row, drawer, calFactor, Tare, thresh);
 8003430:	89fd      	ldrh	r5, [r7, #14]
 8003432:	89bc      	ldrh	r4, [r7, #12]
 8003434:	68b8      	ldr	r0, [r7, #8]
 8003436:	f7fd f8b7 	bl	80005a8 <__aeabi_f2d>
 800343a:	4602      	mov	r2, r0
 800343c:	460b      	mov	r3, r1
 800343e:	6839      	ldr	r1, [r7, #0]
 8003440:	9105      	str	r1, [sp, #20]
 8003442:	6879      	ldr	r1, [r7, #4]
 8003444:	9104      	str	r1, [sp, #16]
 8003446:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800344a:	9400      	str	r4, [sp, #0]
 800344c:	462b      	mov	r3, r5
 800344e:	4a34      	ldr	r2, [pc, #208]	@ (8003520 <updateDrawerConfig+0x19c>)
 8003450:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003454:	4831      	ldr	r0, [pc, #196]	@ (800351c <updateDrawerConfig+0x198>)
 8003456:	f009 f97f 	bl	800c758 <sniprintf>
			//fputs(buffer, temp);

			fres = f_write(&fil_temp, buffer, strlen(buffer), &bytesWrote);
 800345a:	4830      	ldr	r0, [pc, #192]	@ (800351c <updateDrawerConfig+0x198>)
 800345c:	f7fc ff38 	bl	80002d0 <strlen>
 8003460:	4602      	mov	r2, r0
 8003462:	f107 0310 	add.w	r3, r7, #16
 8003466:	492d      	ldr	r1, [pc, #180]	@ (800351c <updateDrawerConfig+0x198>)
 8003468:	4828      	ldr	r0, [pc, #160]	@ (800350c <updateDrawerConfig+0x188>)
 800346a:	f007 fbf2 	bl	800ac52 <f_write>
 800346e:	4603      	mov	r3, r0
 8003470:	461a      	mov	r2, r3
 8003472:	4b24      	ldr	r3, [pc, #144]	@ (8003504 <updateDrawerConfig+0x180>)
 8003474:	701a      	strb	r2, [r3, #0]
			if(fres != FR_OK){
 8003476:	4b23      	ldr	r3, [pc, #140]	@ (8003504 <updateDrawerConfig+0x180>)
 8003478:	781b      	ldrb	r3, [r3, #0]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d021      	beq.n	80034c2 <updateDrawerConfig+0x13e>
				printf("f_write error (%i) IN updateDrawerConfig(1)\r\n", fres);
 800347e:	4b21      	ldr	r3, [pc, #132]	@ (8003504 <updateDrawerConfig+0x180>)
 8003480:	781b      	ldrb	r3, [r3, #0]
 8003482:	4619      	mov	r1, r3
 8003484:	4827      	ldr	r0, [pc, #156]	@ (8003524 <updateDrawerConfig+0x1a0>)
 8003486:	f009 f8a1 	bl	800c5cc <iprintf>
				while(1);
 800348a:	bf00      	nop
 800348c:	e7fd      	b.n	800348a <updateDrawerConfig+0x106>
			}

		}
		else {
			fres = f_write(&fil_temp, buffer, strlen(buffer), &bytesWrote);
 800348e:	4823      	ldr	r0, [pc, #140]	@ (800351c <updateDrawerConfig+0x198>)
 8003490:	f7fc ff1e 	bl	80002d0 <strlen>
 8003494:	4602      	mov	r2, r0
 8003496:	f107 0310 	add.w	r3, r7, #16
 800349a:	4920      	ldr	r1, [pc, #128]	@ (800351c <updateDrawerConfig+0x198>)
 800349c:	481b      	ldr	r0, [pc, #108]	@ (800350c <updateDrawerConfig+0x188>)
 800349e:	f007 fbd8 	bl	800ac52 <f_write>
 80034a2:	4603      	mov	r3, r0
 80034a4:	461a      	mov	r2, r3
 80034a6:	4b17      	ldr	r3, [pc, #92]	@ (8003504 <updateDrawerConfig+0x180>)
 80034a8:	701a      	strb	r2, [r3, #0]
			if(fres != FR_OK){
 80034aa:	4b16      	ldr	r3, [pc, #88]	@ (8003504 <updateDrawerConfig+0x180>)
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d007      	beq.n	80034c2 <updateDrawerConfig+0x13e>
				printf("f_write error (%i) IN updateDrawerConfig(2)\r\n", fres);
 80034b2:	4b14      	ldr	r3, [pc, #80]	@ (8003504 <updateDrawerConfig+0x180>)
 80034b4:	781b      	ldrb	r3, [r3, #0]
 80034b6:	4619      	mov	r1, r3
 80034b8:	481b      	ldr	r0, [pc, #108]	@ (8003528 <updateDrawerConfig+0x1a4>)
 80034ba:	f009 f887 	bl	800c5cc <iprintf>
				while(1);
 80034be:	bf00      	nop
 80034c0:	e7fd      	b.n	80034be <updateDrawerConfig+0x13a>
			}
		}


		currentLine++;
 80034c2:	8bbb      	ldrh	r3, [r7, #28]
 80034c4:	3301      	adds	r3, #1
 80034c6:	83bb      	strh	r3, [r7, #28]

	}while(keep_reading);
 80034c8:	7ffb      	ldrb	r3, [r7, #31]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d19f      	bne.n	800340e <updateDrawerConfig+0x8a>

	f_close(&fil);
 80034ce:	480c      	ldr	r0, [pc, #48]	@ (8003500 <updateDrawerConfig+0x17c>)
 80034d0:	f007 fdb2 	bl	800b038 <f_close>
	f_close(&fil_temp);
 80034d4:	480d      	ldr	r0, [pc, #52]	@ (800350c <updateDrawerConfig+0x188>)
 80034d6:	f007 fdaf 	bl	800b038 <f_close>

	f_unlink((TCHAR*)filename); //deletes the original file
 80034da:	4b08      	ldr	r3, [pc, #32]	@ (80034fc <updateDrawerConfig+0x178>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4618      	mov	r0, r3
 80034e0:	f007 fe89 	bl	800b1f6 <f_unlink>
	f_rename((TCHAR*)temp_filename, (TCHAR*)filename); //rename the temp file to be the new "orginal" file
 80034e4:	4b08      	ldr	r3, [pc, #32]	@ (8003508 <updateDrawerConfig+0x184>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a04      	ldr	r2, [pc, #16]	@ (80034fc <updateDrawerConfig+0x178>)
 80034ea:	6812      	ldr	r2, [r2, #0]
 80034ec:	4611      	mov	r1, r2
 80034ee:	4618      	mov	r0, r3
 80034f0:	f007 ff2c 	bl	800b34c <f_rename>


}
 80034f4:	bf00      	nop
 80034f6:	3720      	adds	r7, #32
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bdb0      	pop	{r4, r5, r7, pc}
 80034fc:	20000010 	.word	0x20000010
 8003500:	20000544 	.word	0x20000544
 8003504:	200009a4 	.word	0x200009a4
 8003508:	20000014 	.word	0x20000014
 800350c:	20000774 	.word	0x20000774
 8003510:	200009a5 	.word	0x200009a5
 8003514:	080105a4 	.word	0x080105a4
 8003518:	080105dc 	.word	0x080105dc
 800351c:	200009a8 	.word	0x200009a8
 8003520:	08010618 	.word	0x08010618
 8003524:	0801064c 	.word	0x0801064c
 8003528:	0801067c 	.word	0x0801067c

0800352c <getFileInfo>:


struct drawerInfo getFileInfo(uint16_t row, uint16_t drawer){ //add ID parameter here later
 800352c:	b590      	push	{r4, r7, lr}
 800352e:	b08d      	sub	sp, #52	@ 0x34
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
 8003534:	460b      	mov	r3, r1
 8003536:	807b      	strh	r3, [r7, #2]
 8003538:	4613      	mov	r3, r2
 800353a:	803b      	strh	r3, [r7, #0]

	struct drawerInfo drawerInst = { 0 };
 800353c:	f107 030c 	add.w	r3, r7, #12
 8003540:	2200      	movs	r2, #0
 8003542:	601a      	str	r2, [r3, #0]
 8003544:	605a      	str	r2, [r3, #4]
 8003546:	609a      	str	r2, [r3, #8]
 8003548:	60da      	str	r2, [r3, #12]
	static unsigned int array[5];

	uint16_t lineMarker = getLineMarker(row, drawer);
 800354a:	883a      	ldrh	r2, [r7, #0]
 800354c:	887b      	ldrh	r3, [r7, #2]
 800354e:	4611      	mov	r1, r2
 8003550:	4618      	mov	r0, r3
 8003552:	f7ff fead 	bl	80032b0 <getLineMarker>
 8003556:	4603      	mov	r3, r0
 8003558:	847b      	strh	r3, [r7, #34]	@ 0x22
	uint16_t fileIndex = 1;
 800355a:	2301      	movs	r3, #1
 800355c:	85fb      	strh	r3, [r7, #46]	@ 0x2e

	fres = f_open(&fil, filename, FA_READ);
 800355e:	4b3e      	ldr	r3, [pc, #248]	@ (8003658 <getFileInfo+0x12c>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	2201      	movs	r2, #1
 8003564:	4619      	mov	r1, r3
 8003566:	483d      	ldr	r0, [pc, #244]	@ (800365c <getFileInfo+0x130>)
 8003568:	f007 f87a 	bl	800a660 <f_open>
 800356c:	4603      	mov	r3, r0
 800356e:	461a      	mov	r2, r3
 8003570:	4b3b      	ldr	r3, [pc, #236]	@ (8003660 <getFileInfo+0x134>)
 8003572:	701a      	strb	r2, [r3, #0]
	if (fres != FR_OK){
 8003574:	4b3a      	ldr	r3, [pc, #232]	@ (8003660 <getFileInfo+0x134>)
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d007      	beq.n	800358c <getFileInfo+0x60>
			printf("f_open error (%i) IN getFileInfo\r\n", fres);
 800357c:	4b38      	ldr	r3, [pc, #224]	@ (8003660 <getFileInfo+0x134>)
 800357e:	781b      	ldrb	r3, [r3, #0]
 8003580:	4619      	mov	r1, r3
 8003582:	4838      	ldr	r0, [pc, #224]	@ (8003664 <getFileInfo+0x138>)
 8003584:	f009 f822 	bl	800c5cc <iprintf>
			while(1);
 8003588:	bf00      	nop
 800358a:	e7fd      	b.n	8003588 <getFileInfo+0x5c>
		}
	else {
		TCHAR* rres = 0;
 800358c:	2300      	movs	r3, #0
 800358e:	61fb      	str	r3, [r7, #28]
		do {

				rres = f_gets((TCHAR*) buffer, MAX_FILELINE, &fil);
 8003590:	4a32      	ldr	r2, [pc, #200]	@ (800365c <getFileInfo+0x130>)
 8003592:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003596:	4834      	ldr	r0, [pc, #208]	@ (8003668 <getFileInfo+0x13c>)
 8003598:	f007 ffd1 	bl	800b53e <f_gets>
 800359c:	61f8      	str	r0, [r7, #28]

				if (fileIndex == lineMarker) {
 800359e:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80035a0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d140      	bne.n	8003628 <getFileInfo+0xfc>
						char* token = strtok(buffer, ";");
 80035a6:	4931      	ldr	r1, [pc, #196]	@ (800366c <getFileInfo+0x140>)
 80035a8:	482f      	ldr	r0, [pc, #188]	@ (8003668 <getFileInfo+0x13c>)
 80035aa:	f009 f979 	bl	800c8a0 <strtok>
 80035ae:	62b8      	str	r0, [r7, #40]	@ 0x28
						unsigned int index = 0;
 80035b0:	2300      	movs	r3, #0
 80035b2:	627b      	str	r3, [r7, #36]	@ 0x24

						while (token != NULL) {
 80035b4:	e00f      	b.n	80035d6 <getFileInfo+0xaa>
								array[index] = getData(token);
 80035b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80035b8:	f7ff fe56 	bl	8003268 <getData>
 80035bc:	4602      	mov	r2, r0
 80035be:	492c      	ldr	r1, [pc, #176]	@ (8003670 <getFileInfo+0x144>)
 80035c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
								token = strtok(NULL, ";");
 80035c6:	4929      	ldr	r1, [pc, #164]	@ (800366c <getFileInfo+0x140>)
 80035c8:	2000      	movs	r0, #0
 80035ca:	f009 f969 	bl	800c8a0 <strtok>
 80035ce:	62b8      	str	r0, [r7, #40]	@ 0x28
								index++;
 80035d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035d2:	3301      	adds	r3, #1
 80035d4:	627b      	str	r3, [r7, #36]	@ 0x24
						while (token != NULL) {
 80035d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d1ec      	bne.n	80035b6 <getFileInfo+0x8a>
						}
						f_close(&fil);
 80035dc:	481f      	ldr	r0, [pc, #124]	@ (800365c <getFileInfo+0x130>)
 80035de:	f007 fd2b 	bl	800b038 <f_close>

						drawerInst.row = array[0];
 80035e2:	4b23      	ldr	r3, [pc, #140]	@ (8003670 <getFileInfo+0x144>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	81bb      	strh	r3, [r7, #12]
						drawerInst.drawer = array[1];
 80035ea:	4b21      	ldr	r3, [pc, #132]	@ (8003670 <getFileInfo+0x144>)
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	81fb      	strh	r3, [r7, #14]
						drawerInst.calFactor = array[2];
 80035f2:	4b1f      	ldr	r3, [pc, #124]	@ (8003670 <getFileInfo+0x144>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	ee07 3a90 	vmov	s15, r3
 80035fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035fe:	edc7 7a04 	vstr	s15, [r7, #16]
						drawerInst.Tare = array[3];
 8003602:	4b1b      	ldr	r3, [pc, #108]	@ (8003670 <getFileInfo+0x144>)
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	617b      	str	r3, [r7, #20]
						drawerInst.thresh = array[4];
 8003608:	4b19      	ldr	r3, [pc, #100]	@ (8003670 <getFileInfo+0x144>)
 800360a:	691b      	ldr	r3, [r3, #16]
 800360c:	ee07 3a90 	vmov	s15, r3
 8003610:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003614:	edc7 7a06 	vstr	s15, [r7, #24]

						return drawerInst;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	461c      	mov	r4, r3
 800361c:	f107 030c 	add.w	r3, r7, #12
 8003620:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003622:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003626:	e012      	b.n	800364e <getFileInfo+0x122>
				}
				fileIndex++;
 8003628:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800362a:	3301      	adds	r3, #1
 800362c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		}while(rres != 0);
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d1ad      	bne.n	8003590 <getFileInfo+0x64>
	}

	f_close(&fil);
 8003634:	4809      	ldr	r0, [pc, #36]	@ (800365c <getFileInfo+0x130>)
 8003636:	f007 fcff 	bl	800b038 <f_close>
	printf("An error occurred during info extraction.");
 800363a:	480e      	ldr	r0, [pc, #56]	@ (8003674 <getFileInfo+0x148>)
 800363c:	f008 ffc6 	bl	800c5cc <iprintf>
	return drawerInst;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	461c      	mov	r4, r3
 8003644:	f107 030c 	add.w	r3, r7, #12
 8003648:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800364a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	3734      	adds	r7, #52	@ 0x34
 8003652:	46bd      	mov	sp, r7
 8003654:	bd90      	pop	{r4, r7, pc}
 8003656:	bf00      	nop
 8003658:	20000010 	.word	0x20000010
 800365c:	20000544 	.word	0x20000544
 8003660:	200009a4 	.word	0x200009a4
 8003664:	080106ac 	.word	0x080106ac
 8003668:	200009a8 	.word	0x200009a8
 800366c:	080105a0 	.word	0x080105a0
 8003670:	20000dac 	.word	0x20000dac
 8003674:	080106d0 	.word	0x080106d0

08003678 <_write>:
#else
#define GETCHAR_PROTOTYPE int fgetc(FILE *f)
#endif

//Code to enable printf statements
int _write(int file, char *data, int len) {
 8003678:	b580      	push	{r7, lr}
 800367a:	b084      	sub	sp, #16
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)data, len, HAL_MAX_DELAY); // Replace &huart2 with your UART instance
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	b29a      	uxth	r2, r3
 8003688:	f04f 33ff 	mov.w	r3, #4294967295
 800368c:	68b9      	ldr	r1, [r7, #8]
 800368e:	4804      	ldr	r0, [pc, #16]	@ (80036a0 <_write+0x28>)
 8003690:	f004 f846 	bl	8007720 <HAL_UART_Transmit>
    return len;
 8003694:	687b      	ldr	r3, [r7, #4]
}
 8003696:	4618      	mov	r0, r3
 8003698:	3710      	adds	r7, #16
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	20000fd8 	.word	0x20000fd8

080036a4 <__io_getchar>:

//Code to enable scanf statements
GETCHAR_PROTOTYPE
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b082      	sub	sp, #8
 80036a8:	af00      	add	r7, sp, #0
  uint8_t ch = 0;
 80036aa:	2300      	movs	r3, #0
 80036ac:	71fb      	strb	r3, [r7, #7]

  /* Clear the Overrun flag just before receiving the first character */
  __HAL_UART_CLEAR_OREFLAG(&huart2);
 80036ae:	2300      	movs	r3, #0
 80036b0:	603b      	str	r3, [r7, #0]
 80036b2:	4b0e      	ldr	r3, [pc, #56]	@ (80036ec <__io_getchar+0x48>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	603b      	str	r3, [r7, #0]
 80036ba:	4b0c      	ldr	r3, [pc, #48]	@ (80036ec <__io_getchar+0x48>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	603b      	str	r3, [r7, #0]
 80036c2:	683b      	ldr	r3, [r7, #0]

  /* Wait for reception of a character on the USART RX line and echo this
   * character on console */
  HAL_UART_Receive(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80036c4:	1df9      	adds	r1, r7, #7
 80036c6:	f04f 33ff 	mov.w	r3, #4294967295
 80036ca:	2201      	movs	r2, #1
 80036cc:	4807      	ldr	r0, [pc, #28]	@ (80036ec <__io_getchar+0x48>)
 80036ce:	f004 f8b2 	bl	8007836 <HAL_UART_Receive>
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80036d2:	1df9      	adds	r1, r7, #7
 80036d4:	f04f 33ff 	mov.w	r3, #4294967295
 80036d8:	2201      	movs	r2, #1
 80036da:	4804      	ldr	r0, [pc, #16]	@ (80036ec <__io_getchar+0x48>)
 80036dc:	f004 f820 	bl	8007720 <HAL_UART_Transmit>
  return ch;
 80036e0:	79fb      	ldrb	r3, [r7, #7]
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3708      	adds	r7, #8
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}
 80036ea:	bf00      	nop
 80036ec:	20000fd8 	.word	0x20000fd8

080036f0 <HAL_GPIO_EXTI_Callback>:
volatile uint32_t confirm_last_edge = 0;

#define DEBOUNCE_DELAY 20
#define NVIC_RESET_KEY 0x5FA0000

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	4603      	mov	r3, r0
 80036f8:	80fb      	strh	r3, [r7, #6]
	    __HAL_TIM_SET_COUNTER(&htim4, 0);
	    HAL_TIM_Base_Start_IT(&htim4);
	}
*/
	//D8
		 if (GPIO_Pin == CONFIRM_BTN_Pin){
 80036fa:	88fb      	ldrh	r3, [r7, #6]
 80036fc:	2b04      	cmp	r3, #4
 80036fe:	d10c      	bne.n	800371a <HAL_GPIO_EXTI_Callback+0x2a>
			//printf("Confirm button Pressed");
			num_button = 2;
 8003700:	4b08      	ldr	r3, [pc, #32]	@ (8003724 <HAL_GPIO_EXTI_Callback+0x34>)
 8003702:	2202      	movs	r2, #2
 8003704:	601a      	str	r2, [r3, #0]
	        HAL_NVIC_DisableIRQ(EXTI0_IRQn); // Disable EXTI
 8003706:	2006      	movs	r0, #6
 8003708:	f001 fa45 	bl	8004b96 <HAL_NVIC_DisableIRQ>
	        __HAL_TIM_SET_COUNTER(&htim4, 0);
 800370c:	4b06      	ldr	r3, [pc, #24]	@ (8003728 <HAL_GPIO_EXTI_Callback+0x38>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2200      	movs	r2, #0
 8003712:	625a      	str	r2, [r3, #36]	@ 0x24
	        HAL_TIM_Base_Start_IT(&htim4);
 8003714:	4804      	ldr	r0, [pc, #16]	@ (8003728 <HAL_GPIO_EXTI_Callback+0x38>)
 8003716:	f003 fb5f 	bl	8006dd8 <HAL_TIM_Base_Start_IT>
		}


}
 800371a:	bf00      	nop
 800371c:	3708      	adds	r7, #8
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	20000de4 	.word	0x20000de4
 8003728:	20000f90 	.word	0x20000f90

0800372c <HAL_TIM_PeriodElapsedCallback>:



void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
	// executes once the time runs out
	if(htim -> Instance == TIM4 && num_button == 2){
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a94      	ldr	r2, [pc, #592]	@ (800398c <HAL_TIM_PeriodElapsedCallback+0x260>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d173      	bne.n	8003826 <HAL_TIM_PeriodElapsedCallback+0xfa>
 800373e:	4b94      	ldr	r3, [pc, #592]	@ (8003990 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2b02      	cmp	r3, #2
 8003744:	d16f      	bne.n	8003826 <HAL_TIM_PeriodElapsedCallback+0xfa>
		HAL_TIM_Base_Stop_IT(&htim4);
 8003746:	4893      	ldr	r0, [pc, #588]	@ (8003994 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8003748:	f003 fbb6 	bl	8006eb8 <HAL_TIM_Base_Stop_IT>

		 uint8_t current_button_state = HAL_GPIO_ReadPin(CONFIRM_BTN_GPIO_Port, CONFIRM_BTN_Pin);
 800374c:	2104      	movs	r1, #4
 800374e:	4892      	ldr	r0, [pc, #584]	@ (8003998 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8003750:	f001 ff44 	bl	80055dc <HAL_GPIO_ReadPin>
 8003754:	4603      	mov	r3, r0
 8003756:	73fb      	strb	r3, [r7, #15]

			if(current_button_state == GPIO_PIN_SET && current_button_state != previous_button_state/*&& i == 0*/){
 8003758:	7bfb      	ldrb	r3, [r7, #15]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d128      	bne.n	80037b0 <HAL_TIM_PeriodElapsedCallback+0x84>
 800375e:	4b8f      	ldr	r3, [pc, #572]	@ (800399c <HAL_TIM_PeriodElapsedCallback+0x270>)
 8003760:	781b      	ldrb	r3, [r3, #0]
 8003762:	b2db      	uxtb	r3, r3
 8003764:	7bfa      	ldrb	r2, [r7, #15]
 8003766:	429a      	cmp	r2, r3
 8003768:	d022      	beq.n	80037b0 <HAL_TIM_PeriodElapsedCallback+0x84>
				time_start = HAL_GetTick();
 800376a:	f001 f8a5 	bl	80048b8 <HAL_GetTick>
 800376e:	4603      	mov	r3, r0
 8003770:	4a8b      	ldr	r2, [pc, #556]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8003772:	6013      	str	r3, [r2, #0]
				if (!timer_active){
 8003774:	4b8b      	ldr	r3, [pc, #556]	@ (80039a4 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d112      	bne.n	80037a2 <HAL_TIM_PeriodElapsedCallback+0x76>
					 HAL_TIM_Base_Start_IT(&htim3);
 800377c:	488a      	ldr	r0, [pc, #552]	@ (80039a8 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 800377e:	f003 fb2b 	bl	8006dd8 <HAL_TIM_Base_Start_IT>
					 timer_active = 1;
 8003782:	4b88      	ldr	r3, [pc, #544]	@ (80039a4 <HAL_TIM_PeriodElapsedCallback+0x278>)
 8003784:	2201      	movs	r2, #1
 8003786:	601a      	str	r2, [r3, #0]
					button_press = PRESS_DETECTED;
 8003788:	4b88      	ldr	r3, [pc, #544]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x280>)
 800378a:	2201      	movs	r2, #1
 800378c:	701a      	strb	r2, [r3, #0]
					printf("%d\n\r", count);
 800378e:	4b88      	ldr	r3, [pc, #544]	@ (80039b0 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4619      	mov	r1, r3
 8003794:	4887      	ldr	r0, [pc, #540]	@ (80039b4 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8003796:	f008 ff19 	bl	800c5cc <iprintf>
					printf("Detected\n\r");
 800379a:	4887      	ldr	r0, [pc, #540]	@ (80039b8 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800379c:	f008 ff16 	bl	800c5cc <iprintf>
				if (!timer_active){
 80037a0:	e037      	b.n	8003812 <HAL_TIM_PeriodElapsedCallback+0xe6>
				}
				else {
					button_press = WAIT_RELEASE;
 80037a2:	4b82      	ldr	r3, [pc, #520]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x280>)
 80037a4:	2202      	movs	r2, #2
 80037a6:	701a      	strb	r2, [r3, #0]
					printf("W R\n\r");
 80037a8:	4884      	ldr	r0, [pc, #528]	@ (80039bc <HAL_TIM_PeriodElapsedCallback+0x290>)
 80037aa:	f008 ff0f 	bl	800c5cc <iprintf>
				if (!timer_active){
 80037ae:	e030      	b.n	8003812 <HAL_TIM_PeriodElapsedCallback+0xe6>
				}
			}

			else if (current_button_state == GPIO_PIN_RESET && current_button_state != previous_button_state){
 80037b0:	7bfb      	ldrb	r3, [r7, #15]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d12d      	bne.n	8003812 <HAL_TIM_PeriodElapsedCallback+0xe6>
 80037b6:	4b79      	ldr	r3, [pc, #484]	@ (800399c <HAL_TIM_PeriodElapsedCallback+0x270>)
 80037b8:	781b      	ldrb	r3, [r3, #0]
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	7bfa      	ldrb	r2, [r7, #15]
 80037be:	429a      	cmp	r2, r3
 80037c0:	d027      	beq.n	8003812 <HAL_TIM_PeriodElapsedCallback+0xe6>
				released_time = HAL_GetTick() - time_start;
 80037c2:	f001 f879 	bl	80048b8 <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	4b75      	ldr	r3, [pc, #468]	@ (80039a0 <HAL_TIM_PeriodElapsedCallback+0x274>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	4a7c      	ldr	r2, [pc, #496]	@ (80039c0 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80037d0:	6013      	str	r3, [r2, #0]

				if (released_time >= 900){
 80037d2:	4b7b      	ldr	r3, [pc, #492]	@ (80039c0 <HAL_TIM_PeriodElapsedCallback+0x294>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 80037da:	d309      	bcc.n	80037f0 <HAL_TIM_PeriodElapsedCallback+0xc4>
					i = 1;
 80037dc:	4b79      	ldr	r3, [pc, #484]	@ (80039c4 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80037de:	2201      	movs	r2, #1
 80037e0:	601a      	str	r2, [r3, #0]
					button_press = LONG_PRESS;
 80037e2:	4b72      	ldr	r3, [pc, #456]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x280>)
 80037e4:	2203      	movs	r2, #3
 80037e6:	701a      	strb	r2, [r3, #0]
					printf("LP\n\r");
 80037e8:	4877      	ldr	r0, [pc, #476]	@ (80039c8 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 80037ea:	f008 feef 	bl	800c5cc <iprintf>
 80037ee:	e010      	b.n	8003812 <HAL_TIM_PeriodElapsedCallback+0xe6>

				}
				else {
					count++;
 80037f0:	4b6f      	ldr	r3, [pc, #444]	@ (80039b0 <HAL_TIM_PeriodElapsedCallback+0x284>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	3301      	adds	r3, #1
 80037f6:	4a6e      	ldr	r2, [pc, #440]	@ (80039b0 <HAL_TIM_PeriodElapsedCallback+0x284>)
 80037f8:	6013      	str	r3, [r2, #0]
					printf("%d\n\r", count);
 80037fa:	4b6d      	ldr	r3, [pc, #436]	@ (80039b0 <HAL_TIM_PeriodElapsedCallback+0x284>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4619      	mov	r1, r3
 8003800:	486c      	ldr	r0, [pc, #432]	@ (80039b4 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8003802:	f008 fee3 	bl	800c5cc <iprintf>
					button_press = PRESS_DETECTED;
 8003806:	4b69      	ldr	r3, [pc, #420]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x280>)
 8003808:	2201      	movs	r2, #1
 800380a:	701a      	strb	r2, [r3, #0]
					printf("P D \n\r");
 800380c:	486f      	ldr	r0, [pc, #444]	@ (80039cc <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 800380e:	f008 fedd 	bl	800c5cc <iprintf>
				}

			}

			previous_button_state = current_button_state;
 8003812:	4a62      	ldr	r2, [pc, #392]	@ (800399c <HAL_TIM_PeriodElapsedCallback+0x270>)
 8003814:	7bfb      	ldrb	r3, [r7, #15]
 8003816:	7013      	strb	r3, [r2, #0]
			__HAL_GPIO_EXTI_CLEAR_IT(CONFIRM_BTN_Pin);
 8003818:	4b6d      	ldr	r3, [pc, #436]	@ (80039d0 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 800381a:	2204      	movs	r2, #4
 800381c:	615a      	str	r2, [r3, #20]
			HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800381e:	2006      	movs	r0, #6
 8003820:	f001 f9ab 	bl	8004b7a <HAL_NVIC_EnableIRQ>
	if(htim -> Instance == TIM4 && num_button == 2){
 8003824:	e046      	b.n	80038b4 <HAL_TIM_PeriodElapsedCallback+0x188>

}
	else if (htim -> Instance == TIM4 && num_button == 1){
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a58      	ldr	r2, [pc, #352]	@ (800398c <HAL_TIM_PeriodElapsedCallback+0x260>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d141      	bne.n	80038b4 <HAL_TIM_PeriodElapsedCallback+0x188>
 8003830:	4b57      	ldr	r3, [pc, #348]	@ (8003990 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2b01      	cmp	r3, #1
 8003836:	d13d      	bne.n	80038b4 <HAL_TIM_PeriodElapsedCallback+0x188>
		HAL_TIM_Base_Stop_IT(&htim4);
 8003838:	4856      	ldr	r0, [pc, #344]	@ (8003994 <HAL_TIM_PeriodElapsedCallback+0x268>)
 800383a:	f003 fb3d 	bl	8006eb8 <HAL_TIM_Base_Stop_IT>

		    uint8_t current_state = HAL_GPIO_ReadPin(RESET_BTN_GPIO_Port, RESET_BTN_Pin);
 800383e:	2102      	movs	r1, #2
 8003840:	4855      	ldr	r0, [pc, #340]	@ (8003998 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8003842:	f001 fecb 	bl	80055dc <HAL_GPIO_ReadPin>
 8003846:	4603      	mov	r3, r0
 8003848:	73bb      	strb	r3, [r7, #14]

		    if (current_state == GPIO_PIN_SET) {
 800384a:	7bbb      	ldrb	r3, [r7, #14]
 800384c:	2b01      	cmp	r3, #1
 800384e:	d128      	bne.n	80038a2 <HAL_TIM_PeriodElapsedCallback+0x176>
		        uint32_t now = HAL_GetTick();
 8003850:	f001 f832 	bl	80048b8 <HAL_GetTick>
 8003854:	60b8      	str	r0, [r7, #8]

		        if (!reset_confirm_window_active) {
 8003856:	4b5f      	ldr	r3, [pc, #380]	@ (80039d4 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	b2db      	uxtb	r3, r3
 800385c:	f083 0301 	eor.w	r3, r3, #1
 8003860:	b2db      	uxtb	r3, r3
 8003862:	2b00      	cmp	r3, #0
 8003864:	d010      	beq.n	8003888 <HAL_TIM_PeriodElapsedCallback+0x15c>
		            // First press  open confirmation window
		            reset_confirm_window_active = true;
 8003866:	4b5b      	ldr	r3, [pc, #364]	@ (80039d4 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8003868:	2201      	movs	r2, #1
 800386a:	701a      	strb	r2, [r3, #0]
		            reset_button_time_start = now;
 800386c:	4a5a      	ldr	r2, [pc, #360]	@ (80039d8 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	6013      	str	r3, [r2, #0]

		            printf("\n\rReset requested. Press again within 3 seconds to confirm.\n\r");
 8003872:	485a      	ldr	r0, [pc, #360]	@ (80039dc <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8003874:	f008 feaa 	bl	800c5cc <iprintf>

		            __HAL_TIM_SET_COUNTER(&htim3, 0);
 8003878:	4b4b      	ldr	r3, [pc, #300]	@ (80039a8 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	2200      	movs	r2, #0
 800387e:	625a      	str	r2, [r3, #36]	@ 0x24
		            HAL_TIM_Base_Start_IT(&htim3); // Start 3s countdown
 8003880:	4849      	ldr	r0, [pc, #292]	@ (80039a8 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8003882:	f003 faa9 	bl	8006dd8 <HAL_TIM_Base_Start_IT>
 8003886:	e00c      	b.n	80038a2 <HAL_TIM_PeriodElapsedCallback+0x176>
		        } else {
		            // Second press within window  reset
		            if ((now - reset_button_time_start) <= 3000) {
 8003888:	4b53      	ldr	r3, [pc, #332]	@ (80039d8 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	68ba      	ldr	r2, [r7, #8]
 800388e:	1ad3      	subs	r3, r2, r3
 8003890:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8003894:	4293      	cmp	r3, r2
 8003896:	d804      	bhi.n	80038a2 <HAL_TIM_PeriodElapsedCallback+0x176>
		                printf("\n\rReset confirmed. Performing system reset...\n\r");
 8003898:	4851      	ldr	r0, [pc, #324]	@ (80039e0 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800389a:	f008 fe97 	bl	800c5cc <iprintf>
		                HAL_NVIC_SystemReset();
 800389e:	f001 f988 	bl	8004bb2 <HAL_NVIC_SystemReset>

		            }
		        }
		    }

		    reset_debounce_pending = false;
 80038a2:	4b50      	ldr	r3, [pc, #320]	@ (80039e4 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80038a4:	2200      	movs	r2, #0
 80038a6:	701a      	strb	r2, [r3, #0]
		    __HAL_GPIO_EXTI_CLEAR_IT(RESET_BTN_Pin);
 80038a8:	4b49      	ldr	r3, [pc, #292]	@ (80039d0 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80038aa:	2202      	movs	r2, #2
 80038ac:	615a      	str	r2, [r3, #20]
		    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80038ae:	2007      	movs	r0, #7
 80038b0:	f001 f963 	bl	8004b7a <HAL_NVIC_EnableIRQ>
	}

	if (htim->Instance == TIM3 && num_button == 2){
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	4a4b      	ldr	r2, [pc, #300]	@ (80039e8 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d14b      	bne.n	8003956 <HAL_TIM_PeriodElapsedCallback+0x22a>
 80038be:	4b34      	ldr	r3, [pc, #208]	@ (8003990 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	2b02      	cmp	r3, #2
 80038c4:	d147      	bne.n	8003956 <HAL_TIM_PeriodElapsedCallback+0x22a>
        HAL_TIM_Base_Stop_IT(&htim3);
 80038c6:	4838      	ldr	r0, [pc, #224]	@ (80039a8 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80038c8:	f003 faf6 	bl	8006eb8 <HAL_TIM_Base_Stop_IT>
        timer_active = 0;
 80038cc:	4b35      	ldr	r3, [pc, #212]	@ (80039a4 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80038ce:	2200      	movs	r2, #0
 80038d0:	601a      	str	r2, [r3, #0]

        // Determine the result
        if (i == 1)
 80038d2:	4b3c      	ldr	r3, [pc, #240]	@ (80039c4 <HAL_TIM_PeriodElapsedCallback+0x298>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d109      	bne.n	80038ee <HAL_TIM_PeriodElapsedCallback+0x1c2>
        {
            //printf("LONG PRESS\n");
            j = 3;
 80038da:	4b44      	ldr	r3, [pc, #272]	@ (80039ec <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80038dc:	2203      	movs	r2, #3
 80038de:	601a      	str	r2, [r3, #0]
            printf("%d\n\r", j);
 80038e0:	4b42      	ldr	r3, [pc, #264]	@ (80039ec <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	4619      	mov	r1, r3
 80038e6:	4833      	ldr	r0, [pc, #204]	@ (80039b4 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80038e8:	f008 fe70 	bl	800c5cc <iprintf>
 80038ec:	e029      	b.n	8003942 <HAL_TIM_PeriodElapsedCallback+0x216>
        }
        else if (count >= 2)
 80038ee:	4b30      	ldr	r3, [pc, #192]	@ (80039b0 <HAL_TIM_PeriodElapsedCallback+0x284>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	dd09      	ble.n	800390a <HAL_TIM_PeriodElapsedCallback+0x1de>
        {
           // printf("DOUBLE PRESS\n");
            j = 2;
 80038f6:	4b3d      	ldr	r3, [pc, #244]	@ (80039ec <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80038f8:	2202      	movs	r2, #2
 80038fa:	601a      	str	r2, [r3, #0]
            printf("%d\n\r", j);
 80038fc:	4b3b      	ldr	r3, [pc, #236]	@ (80039ec <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4619      	mov	r1, r3
 8003902:	482c      	ldr	r0, [pc, #176]	@ (80039b4 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8003904:	f008 fe62 	bl	800c5cc <iprintf>
 8003908:	e01b      	b.n	8003942 <HAL_TIM_PeriodElapsedCallback+0x216>
        }
        else if (count == 1 && button_press == PRESS_DETECTED)
 800390a:	4b29      	ldr	r3, [pc, #164]	@ (80039b0 <HAL_TIM_PeriodElapsedCallback+0x284>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	2b01      	cmp	r3, #1
 8003910:	d10e      	bne.n	8003930 <HAL_TIM_PeriodElapsedCallback+0x204>
 8003912:	4b26      	ldr	r3, [pc, #152]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x280>)
 8003914:	781b      	ldrb	r3, [r3, #0]
 8003916:	b2db      	uxtb	r3, r3
 8003918:	2b01      	cmp	r3, #1
 800391a:	d109      	bne.n	8003930 <HAL_TIM_PeriodElapsedCallback+0x204>
        {
            //printf("SINGLE PRESS\n");
            j = 1;
 800391c:	4b33      	ldr	r3, [pc, #204]	@ (80039ec <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800391e:	2201      	movs	r2, #1
 8003920:	601a      	str	r2, [r3, #0]
            printf("%d\n\r", j);
 8003922:	4b32      	ldr	r3, [pc, #200]	@ (80039ec <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4619      	mov	r1, r3
 8003928:	4822      	ldr	r0, [pc, #136]	@ (80039b4 <HAL_TIM_PeriodElapsedCallback+0x288>)
 800392a:	f008 fe4f 	bl	800c5cc <iprintf>
 800392e:	e008      	b.n	8003942 <HAL_TIM_PeriodElapsedCallback+0x216>
        }

        // Reset everything
        /**/else {
        	//printf("Nope\n\r");
    		count = 0;
 8003930:	4b1f      	ldr	r3, [pc, #124]	@ (80039b0 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8003932:	2200      	movs	r2, #0
 8003934:	601a      	str	r2, [r3, #0]
    		//printf("%d\n\r", count);
    		i = 0;
 8003936:	4b23      	ldr	r3, [pc, #140]	@ (80039c4 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8003938:	2200      	movs	r2, #0
 800393a:	601a      	str	r2, [r3, #0]
    		button_press = IDLE;
 800393c:	4b1b      	ldr	r3, [pc, #108]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x280>)
 800393e:	2200      	movs	r2, #0
 8003940:	701a      	strb	r2, [r3, #0]
			}
		count = 0;
 8003942:	4b1b      	ldr	r3, [pc, #108]	@ (80039b0 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8003944:	2200      	movs	r2, #0
 8003946:	601a      	str	r2, [r3, #0]
		//printf("%d\n\r", count);
		i = 0;
 8003948:	4b1e      	ldr	r3, [pc, #120]	@ (80039c4 <HAL_TIM_PeriodElapsedCallback+0x298>)
 800394a:	2200      	movs	r2, #0
 800394c:	601a      	str	r2, [r3, #0]
		button_press = IDLE;
 800394e:	4b17      	ldr	r3, [pc, #92]	@ (80039ac <HAL_TIM_PeriodElapsedCallback+0x280>)
 8003950:	2200      	movs	r2, #0
 8003952:	701a      	strb	r2, [r3, #0]
	    reset_confirm_window_active = false;

	    printf("\n\rReset canceled. Returning to normal operation.\n\r");
		}

	}
 8003954:	e016      	b.n	8003984 <HAL_TIM_PeriodElapsedCallback+0x258>
	else if (htim->Instance == TIM3 && num_button == 1 && reset_confirm_window_active){
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a23      	ldr	r2, [pc, #140]	@ (80039e8 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d111      	bne.n	8003984 <HAL_TIM_PeriodElapsedCallback+0x258>
 8003960:	4b0b      	ldr	r3, [pc, #44]	@ (8003990 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	2b01      	cmp	r3, #1
 8003966:	d10d      	bne.n	8003984 <HAL_TIM_PeriodElapsedCallback+0x258>
 8003968:	4b1a      	ldr	r3, [pc, #104]	@ (80039d4 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	b2db      	uxtb	r3, r3
 800396e:	2b00      	cmp	r3, #0
 8003970:	d008      	beq.n	8003984 <HAL_TIM_PeriodElapsedCallback+0x258>
	    HAL_TIM_Base_Stop_IT(&htim3);
 8003972:	480d      	ldr	r0, [pc, #52]	@ (80039a8 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8003974:	f003 faa0 	bl	8006eb8 <HAL_TIM_Base_Stop_IT>
	    reset_confirm_window_active = false;
 8003978:	4b16      	ldr	r3, [pc, #88]	@ (80039d4 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 800397a:	2200      	movs	r2, #0
 800397c:	701a      	strb	r2, [r3, #0]
	    printf("\n\rReset canceled. Returning to normal operation.\n\r");
 800397e:	481c      	ldr	r0, [pc, #112]	@ (80039f0 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8003980:	f008 fe24 	bl	800c5cc <iprintf>
	}
 8003984:	bf00      	nop
 8003986:	3710      	adds	r7, #16
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}
 800398c:	40000800 	.word	0x40000800
 8003990:	20000de4 	.word	0x20000de4
 8003994:	20000f90 	.word	0x20000f90
 8003998:	40020400 	.word	0x40020400
 800399c:	20000de8 	.word	0x20000de8
 80039a0:	20000dd4 	.word	0x20000dd4
 80039a4:	20000dd0 	.word	0x20000dd0
 80039a8:	20000f48 	.word	0x20000f48
 80039ac:	20000dc0 	.word	0x20000dc0
 80039b0:	20000dcc 	.word	0x20000dcc
 80039b4:	080106fc 	.word	0x080106fc
 80039b8:	08010704 	.word	0x08010704
 80039bc:	08010710 	.word	0x08010710
 80039c0:	20000dd8 	.word	0x20000dd8
 80039c4:	20000dc4 	.word	0x20000dc4
 80039c8:	08010718 	.word	0x08010718
 80039cc:	08010720 	.word	0x08010720
 80039d0:	40013c00 	.word	0x40013c00
 80039d4:	20000ddd 	.word	0x20000ddd
 80039d8:	20000de0 	.word	0x20000de0
 80039dc:	08010728 	.word	0x08010728
 80039e0:	08010768 	.word	0x08010768
 80039e4:	20000ddc 	.word	0x20000ddc
 80039e8:	40000400 	.word	0x40000400
 80039ec:	20000dc8 	.word	0x20000dc8
 80039f0:	08010798 	.word	0x08010798

080039f4 <button_output>:


void button_output(int button_num){
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
	  while (true){
		if(j == 1){
 80039fc:	4b1f      	ldr	r3, [pc, #124]	@ (8003a7c <button_output+0x88>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d10f      	bne.n	8003a24 <button_output+0x30>
			printf("SINGLE PRESS\n\r");
 8003a04:	481e      	ldr	r0, [pc, #120]	@ (8003a80 <button_output+0x8c>)
 8003a06:	f008 fde1 	bl	800c5cc <iprintf>
			j = 0;
 8003a0a:	4b1c      	ldr	r3, [pc, #112]	@ (8003a7c <button_output+0x88>)
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	601a      	str	r2, [r3, #0]

	        // Reset everything
	        count = 0;
 8003a10:	4b1c      	ldr	r3, [pc, #112]	@ (8003a84 <button_output+0x90>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	601a      	str	r2, [r3, #0]
	        i = 0;
 8003a16:	4b1c      	ldr	r3, [pc, #112]	@ (8003a88 <button_output+0x94>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	601a      	str	r2, [r3, #0]
	        button_press = IDLE;
 8003a1c:	4b1b      	ldr	r3, [pc, #108]	@ (8003a8c <button_output+0x98>)
 8003a1e:	2200      	movs	r2, #0
 8003a20:	701a      	strb	r2, [r3, #0]
			break;
 8003a22:	e026      	b.n	8003a72 <button_output+0x7e>
		}
		else if (j == 2){
 8003a24:	4b15      	ldr	r3, [pc, #84]	@ (8003a7c <button_output+0x88>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	2b02      	cmp	r3, #2
 8003a2a:	d10f      	bne.n	8003a4c <button_output+0x58>
			printf("DOUBLE PRESS\n\r");
 8003a2c:	4818      	ldr	r0, [pc, #96]	@ (8003a90 <button_output+0x9c>)
 8003a2e:	f008 fdcd 	bl	800c5cc <iprintf>
			j = 0;
 8003a32:	4b12      	ldr	r3, [pc, #72]	@ (8003a7c <button_output+0x88>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	601a      	str	r2, [r3, #0]

	        // Reset everything
	        count = 0;
 8003a38:	4b12      	ldr	r3, [pc, #72]	@ (8003a84 <button_output+0x90>)
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	601a      	str	r2, [r3, #0]
	        i = 0;
 8003a3e:	4b12      	ldr	r3, [pc, #72]	@ (8003a88 <button_output+0x94>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	601a      	str	r2, [r3, #0]
	        button_press = IDLE;
 8003a44:	4b11      	ldr	r3, [pc, #68]	@ (8003a8c <button_output+0x98>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	701a      	strb	r2, [r3, #0]
			break;
 8003a4a:	e012      	b.n	8003a72 <button_output+0x7e>
		}
		else if (j == 3){
 8003a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003a7c <button_output+0x88>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	2b03      	cmp	r3, #3
 8003a52:	d1d3      	bne.n	80039fc <button_output+0x8>
			printf("LONG PRESS\n\r");
 8003a54:	480f      	ldr	r0, [pc, #60]	@ (8003a94 <button_output+0xa0>)
 8003a56:	f008 fdb9 	bl	800c5cc <iprintf>
			j = 0;
 8003a5a:	4b08      	ldr	r3, [pc, #32]	@ (8003a7c <button_output+0x88>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	601a      	str	r2, [r3, #0]

	        // Reset everything
	        count = 0;
 8003a60:	4b08      	ldr	r3, [pc, #32]	@ (8003a84 <button_output+0x90>)
 8003a62:	2200      	movs	r2, #0
 8003a64:	601a      	str	r2, [r3, #0]
	        i = 0;
 8003a66:	4b08      	ldr	r3, [pc, #32]	@ (8003a88 <button_output+0x94>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	601a      	str	r2, [r3, #0]
	        button_press = IDLE;
 8003a6c:	4b07      	ldr	r3, [pc, #28]	@ (8003a8c <button_output+0x98>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	701a      	strb	r2, [r3, #0]
			break;
		}
	}
}
 8003a72:	bf00      	nop
 8003a74:	3708      	adds	r7, #8
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	20000dc8 	.word	0x20000dc8
 8003a80:	080107cc 	.word	0x080107cc
 8003a84:	20000dcc 	.word	0x20000dcc
 8003a88:	20000dc4 	.word	0x20000dc4
 8003a8c:	20000dc0 	.word	0x20000dc0
 8003a90:	080107dc 	.word	0x080107dc
 8003a94:	080107ec 	.word	0x080107ec

08003a98 <muxSET>:
	  {1, 0, 0},
	  {1, 0, 1},
	  {1, 1, 0}
	};

void muxSET(uint16_t A, uint16_t B, uint16_t C, bool control){
 8003a98:	b590      	push	{r4, r7, lr}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	4604      	mov	r4, r0
 8003aa0:	4608      	mov	r0, r1
 8003aa2:	4611      	mov	r1, r2
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	4623      	mov	r3, r4
 8003aa8:	80fb      	strh	r3, [r7, #6]
 8003aaa:	4603      	mov	r3, r0
 8003aac:	80bb      	strh	r3, [r7, #4]
 8003aae:	460b      	mov	r3, r1
 8003ab0:	807b      	strh	r3, [r7, #2]
 8003ab2:	4613      	mov	r3, r2
 8003ab4:	707b      	strb	r3, [r7, #1]
  if(control){
 8003ab6:	787b      	ldrb	r3, [r7, #1]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d015      	beq.n	8003ae8 <muxSET+0x50>
    HAL_GPIO_WritePin(MAST_A_GPIO_Port, MAST_A_Pin, A);
 8003abc:	88fb      	ldrh	r3, [r7, #6]
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	2101      	movs	r1, #1
 8003ac4:	4815      	ldr	r0, [pc, #84]	@ (8003b1c <muxSET+0x84>)
 8003ac6:	f001 fda1 	bl	800560c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MAST_B_GPIO_Port, MAST_B_Pin, B);
 8003aca:	88bb      	ldrh	r3, [r7, #4]
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	461a      	mov	r2, r3
 8003ad0:	2102      	movs	r1, #2
 8003ad2:	4812      	ldr	r0, [pc, #72]	@ (8003b1c <muxSET+0x84>)
 8003ad4:	f001 fd9a 	bl	800560c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(MAST_C_GPIO_Port, MAST_C_Pin, C);
 8003ad8:	887b      	ldrh	r3, [r7, #2]
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	461a      	mov	r2, r3
 8003ade:	2110      	movs	r1, #16
 8003ae0:	480e      	ldr	r0, [pc, #56]	@ (8003b1c <muxSET+0x84>)
 8003ae2:	f001 fd93 	bl	800560c <HAL_GPIO_WritePin>
  else{
    HAL_GPIO_WritePin(SLAVE_A_GPIO_Port, SLAVE_A_Pin, A);
    HAL_GPIO_WritePin(SLAVE_B_GPIO_Port, SLAVE_B_Pin, B);
    HAL_GPIO_WritePin(SLAVE_C_GPIO_Port, SLAVE_C_Pin, C);
  }
}
 8003ae6:	e014      	b.n	8003b12 <muxSET+0x7a>
    HAL_GPIO_WritePin(SLAVE_A_GPIO_Port, SLAVE_A_Pin, A);
 8003ae8:	88fb      	ldrh	r3, [r7, #6]
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	461a      	mov	r2, r3
 8003aee:	2101      	movs	r1, #1
 8003af0:	480b      	ldr	r0, [pc, #44]	@ (8003b20 <muxSET+0x88>)
 8003af2:	f001 fd8b 	bl	800560c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SLAVE_B_GPIO_Port, SLAVE_B_Pin, B);
 8003af6:	88bb      	ldrh	r3, [r7, #4]
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	461a      	mov	r2, r3
 8003afc:	2102      	movs	r1, #2
 8003afe:	4809      	ldr	r0, [pc, #36]	@ (8003b24 <muxSET+0x8c>)
 8003b00:	f001 fd84 	bl	800560c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SLAVE_C_GPIO_Port, SLAVE_C_Pin, C);
 8003b04:	887b      	ldrh	r3, [r7, #2]
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	461a      	mov	r2, r3
 8003b0a:	2101      	movs	r1, #1
 8003b0c:	4805      	ldr	r0, [pc, #20]	@ (8003b24 <muxSET+0x8c>)
 8003b0e:	f001 fd7d 	bl	800560c <HAL_GPIO_WritePin>
}
 8003b12:	bf00      	nop
 8003b14:	370c      	adds	r7, #12
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd90      	pop	{r4, r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	40020000 	.word	0x40020000
 8003b20:	40020400 	.word	0x40020400
 8003b24:	40020800 	.word	0x40020800

08003b28 <setRelay>:
#include <manager_io.h>
#include <manager_mux.h>
#include <manager_weight.h>


void setRelay(uint8_t rowNum){
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	4603      	mov	r3, r0
 8003b30:	71fb      	strb	r3, [r7, #7]

	switch (rowNum){
 8003b32:	79fb      	ldrb	r3, [r7, #7]
 8003b34:	3b01      	subs	r3, #1
 8003b36:	2b03      	cmp	r3, #3
 8003b38:	d86e      	bhi.n	8003c18 <setRelay+0xf0>
 8003b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8003b40 <setRelay+0x18>)
 8003b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b40:	08003b51 	.word	0x08003b51
 8003b44:	08003b83 	.word	0x08003b83
 8003b48:	08003bb5 	.word	0x08003bb5
 8003b4c:	08003be7 	.word	0x08003be7
		case 1:
			HAL_GPIO_WritePin(REL_1_GPIO_Port, REL_1_Pin, 1);
 8003b50:	2201      	movs	r2, #1
 8003b52:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003b56:	4832      	ldr	r0, [pc, #200]	@ (8003c20 <setRelay+0xf8>)
 8003b58:	f001 fd58 	bl	800560c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_2_GPIO_Port, REL_2_Pin, 0);
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003b62:	482f      	ldr	r0, [pc, #188]	@ (8003c20 <setRelay+0xf8>)
 8003b64:	f001 fd52 	bl	800560c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_3_GPIO_Port, REL_3_Pin, 0);
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003b6e:	482c      	ldr	r0, [pc, #176]	@ (8003c20 <setRelay+0xf8>)
 8003b70:	f001 fd4c 	bl	800560c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_4_GPIO_Port, REL_4_Pin, 0);
 8003b74:	2200      	movs	r2, #0
 8003b76:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003b7a:	482a      	ldr	r0, [pc, #168]	@ (8003c24 <setRelay+0xfc>)
 8003b7c:	f001 fd46 	bl	800560c <HAL_GPIO_WritePin>
			break;
 8003b80:	e04b      	b.n	8003c1a <setRelay+0xf2>

		case 2:
			HAL_GPIO_WritePin(REL_1_GPIO_Port, REL_1_Pin, 0);
 8003b82:	2200      	movs	r2, #0
 8003b84:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003b88:	4825      	ldr	r0, [pc, #148]	@ (8003c20 <setRelay+0xf8>)
 8003b8a:	f001 fd3f 	bl	800560c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_2_GPIO_Port, REL_2_Pin, 1);
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003b94:	4822      	ldr	r0, [pc, #136]	@ (8003c20 <setRelay+0xf8>)
 8003b96:	f001 fd39 	bl	800560c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_3_GPIO_Port, REL_3_Pin, 0);
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003ba0:	481f      	ldr	r0, [pc, #124]	@ (8003c20 <setRelay+0xf8>)
 8003ba2:	f001 fd33 	bl	800560c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_4_GPIO_Port, REL_4_Pin, 0);
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003bac:	481d      	ldr	r0, [pc, #116]	@ (8003c24 <setRelay+0xfc>)
 8003bae:	f001 fd2d 	bl	800560c <HAL_GPIO_WritePin>
			break;
 8003bb2:	e032      	b.n	8003c1a <setRelay+0xf2>

		case 3:
			HAL_GPIO_WritePin(REL_1_GPIO_Port, REL_1_Pin, 0);
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003bba:	4819      	ldr	r0, [pc, #100]	@ (8003c20 <setRelay+0xf8>)
 8003bbc:	f001 fd26 	bl	800560c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_2_GPIO_Port, REL_2_Pin, 0);
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003bc6:	4816      	ldr	r0, [pc, #88]	@ (8003c20 <setRelay+0xf8>)
 8003bc8:	f001 fd20 	bl	800560c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_3_GPIO_Port, REL_3_Pin, 1);
 8003bcc:	2201      	movs	r2, #1
 8003bce:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003bd2:	4813      	ldr	r0, [pc, #76]	@ (8003c20 <setRelay+0xf8>)
 8003bd4:	f001 fd1a 	bl	800560c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_4_GPIO_Port, REL_4_Pin, 0);
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003bde:	4811      	ldr	r0, [pc, #68]	@ (8003c24 <setRelay+0xfc>)
 8003be0:	f001 fd14 	bl	800560c <HAL_GPIO_WritePin>
			break;
 8003be4:	e019      	b.n	8003c1a <setRelay+0xf2>

		case 4:
			HAL_GPIO_WritePin(REL_1_GPIO_Port, REL_1_Pin, 0);
 8003be6:	2200      	movs	r2, #0
 8003be8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003bec:	480c      	ldr	r0, [pc, #48]	@ (8003c20 <setRelay+0xf8>)
 8003bee:	f001 fd0d 	bl	800560c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_2_GPIO_Port, REL_2_Pin, 0);
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003bf8:	4809      	ldr	r0, [pc, #36]	@ (8003c20 <setRelay+0xf8>)
 8003bfa:	f001 fd07 	bl	800560c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_3_GPIO_Port, REL_3_Pin, 0);
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003c04:	4806      	ldr	r0, [pc, #24]	@ (8003c20 <setRelay+0xf8>)
 8003c06:	f001 fd01 	bl	800560c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(REL_4_GPIO_Port, REL_4_Pin, 1);
 8003c0a:	2201      	movs	r2, #1
 8003c0c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003c10:	4804      	ldr	r0, [pc, #16]	@ (8003c24 <setRelay+0xfc>)
 8003c12:	f001 fcfb 	bl	800560c <HAL_GPIO_WritePin>
			break;
 8003c16:	e000      	b.n	8003c1a <setRelay+0xf2>

		default:
			return;
 8003c18:	bf00      	nop
	}
}
 8003c1a:	3708      	adds	r7, #8
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	40020800 	.word	0x40020800
 8003c24:	40020400 	.word	0x40020400

08003c28 <microDelay>:
#include "gpio.h"
#include "tim.h"


void microDelay(uint16_t delay)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	4603      	mov	r3, r0
 8003c30:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 8003c32:	4b09      	ldr	r3, [pc, #36]	@ (8003c58 <microDelay+0x30>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	2200      	movs	r2, #0
 8003c38:	625a      	str	r2, [r3, #36]	@ 0x24
  while (__HAL_TIM_GET_COUNTER(&htim2) < delay);
 8003c3a:	bf00      	nop
 8003c3c:	4b06      	ldr	r3, [pc, #24]	@ (8003c58 <microDelay+0x30>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c42:	88fb      	ldrh	r3, [r7, #6]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d3f9      	bcc.n	8003c3c <microDelay+0x14>
}
 8003c48:	bf00      	nop
 8003c4a:	bf00      	nop
 8003c4c:	370c      	adds	r7, #12
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	20000f00 	.word	0x20000f00

08003c5c <getHX711>:

int32_t getHX711(void)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
  uint32_t data = 0;
 8003c62:	2300      	movs	r3, #0
 8003c64:	60fb      	str	r3, [r7, #12]
  uint32_t startTime = HAL_GetTick();
 8003c66:	f000 fe27 	bl	80048b8 <HAL_GetTick>
 8003c6a:	6078      	str	r0, [r7, #4]
  while(HAL_GPIO_ReadPin(DAT_IN_GPIO_Port, DAT_IN_Pin) == GPIO_PIN_SET)
 8003c6c:	e008      	b.n	8003c80 <getHX711+0x24>
  {
    if(HAL_GetTick() - startTime > 200)
 8003c6e:	f000 fe23 	bl	80048b8 <HAL_GetTick>
 8003c72:	4602      	mov	r2, r0
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	1ad3      	subs	r3, r2, r3
 8003c78:	2bc8      	cmp	r3, #200	@ 0xc8
 8003c7a:	d901      	bls.n	8003c80 <getHX711+0x24>
      return 0;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	e04b      	b.n	8003d18 <getHX711+0xbc>
  while(HAL_GPIO_ReadPin(DAT_IN_GPIO_Port, DAT_IN_Pin) == GPIO_PIN_SET)
 8003c80:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003c84:	4826      	ldr	r0, [pc, #152]	@ (8003d20 <getHX711+0xc4>)
 8003c86:	f001 fca9 	bl	80055dc <HAL_GPIO_ReadPin>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d0ee      	beq.n	8003c6e <getHX711+0x12>
  }
  for(int8_t len=0; len<24 ; len++)
 8003c90:	2300      	movs	r3, #0
 8003c92:	72fb      	strb	r3, [r7, #11]
 8003c94:	e025      	b.n	8003ce2 <getHX711+0x86>
  {
    HAL_GPIO_WritePin(SCK_DRW_GPIO_Port, SCK_DRW_Pin, GPIO_PIN_SET);
 8003c96:	2201      	movs	r2, #1
 8003c98:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003c9c:	4821      	ldr	r0, [pc, #132]	@ (8003d24 <getHX711+0xc8>)
 8003c9e:	f001 fcb5 	bl	800560c <HAL_GPIO_WritePin>
    microDelay(1);
 8003ca2:	2001      	movs	r0, #1
 8003ca4:	f7ff ffc0 	bl	8003c28 <microDelay>
    data = data << 1;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	005b      	lsls	r3, r3, #1
 8003cac:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_WritePin(SCK_DRW_GPIO_Port, SCK_DRW_Pin, GPIO_PIN_RESET);
 8003cae:	2200      	movs	r2, #0
 8003cb0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003cb4:	481b      	ldr	r0, [pc, #108]	@ (8003d24 <getHX711+0xc8>)
 8003cb6:	f001 fca9 	bl	800560c <HAL_GPIO_WritePin>
    microDelay(1);
 8003cba:	2001      	movs	r0, #1
 8003cbc:	f7ff ffb4 	bl	8003c28 <microDelay>
    if(HAL_GPIO_ReadPin(DAT_IN_GPIO_Port, DAT_IN_Pin) == GPIO_PIN_SET)
 8003cc0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003cc4:	4816      	ldr	r0, [pc, #88]	@ (8003d20 <getHX711+0xc4>)
 8003cc6:	f001 fc89 	bl	80055dc <HAL_GPIO_ReadPin>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d102      	bne.n	8003cd6 <getHX711+0x7a>
      data ++;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	60fb      	str	r3, [r7, #12]
  for(int8_t len=0; len<24 ; len++)
 8003cd6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	3301      	adds	r3, #1
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	72fb      	strb	r3, [r7, #11]
 8003ce2:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003ce6:	2b17      	cmp	r3, #23
 8003ce8:	ddd5      	ble.n	8003c96 <getHX711+0x3a>
  }
  data = data ^ 0x800000;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	f483 0300 	eor.w	r3, r3, #8388608	@ 0x800000
 8003cf0:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_WritePin(SCK_DRW_GPIO_Port, SCK_DRW_Pin, GPIO_PIN_SET);
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003cf8:	480a      	ldr	r0, [pc, #40]	@ (8003d24 <getHX711+0xc8>)
 8003cfa:	f001 fc87 	bl	800560c <HAL_GPIO_WritePin>
  microDelay(1);
 8003cfe:	2001      	movs	r0, #1
 8003d00:	f7ff ff92 	bl	8003c28 <microDelay>
  HAL_GPIO_WritePin(SCK_DRW_GPIO_Port, SCK_DRW_Pin, GPIO_PIN_RESET);
 8003d04:	2200      	movs	r2, #0
 8003d06:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003d0a:	4806      	ldr	r0, [pc, #24]	@ (8003d24 <getHX711+0xc8>)
 8003d0c:	f001 fc7e 	bl	800560c <HAL_GPIO_WritePin>
  microDelay(1);
 8003d10:	2001      	movs	r0, #1
 8003d12:	f7ff ff89 	bl	8003c28 <microDelay>
  return data;
 8003d16:	68fb      	ldr	r3, [r7, #12]
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3710      	adds	r7, #16
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	40020000 	.word	0x40020000
 8003d24:	40020400 	.word	0x40020400

08003d28 <weigh>:

int weigh(uint32_t tare, float calFactor)
{
 8003d28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d2c:	b088      	sub	sp, #32
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	6078      	str	r0, [r7, #4]
 8003d32:	ed87 0a00 	vstr	s0, [r7]
  int64_t  total = 0;
 8003d36:	f04f 0200 	mov.w	r2, #0
 8003d3a:	f04f 0300 	mov.w	r3, #0
 8003d3e:	e9c7 2306 	strd	r2, r3, [r7, #24]
  int32_t  samples = 50;
 8003d42:	2332      	movs	r3, #50	@ 0x32
 8003d44:	613b      	str	r3, [r7, #16]

  int milligram = 0;
 8003d46:	2300      	movs	r3, #0
 8003d48:	60fb      	str	r3, [r7, #12]
  int32_t average = 0;
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	60bb      	str	r3, [r7, #8]

  for(uint16_t i=0 ; i<samples ; i++)
 8003d4e:	2300      	movs	r3, #0
 8003d50:	82fb      	strh	r3, [r7, #22]
 8003d52:	e010      	b.n	8003d76 <weigh+0x4e>
  {
      total += getHX711();
 8003d54:	f7ff ff82 	bl	8003c5c <getHX711>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	17da      	asrs	r2, r3, #31
 8003d5c:	461c      	mov	r4, r3
 8003d5e:	4615      	mov	r5, r2
 8003d60:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003d64:	eb12 0804 	adds.w	r8, r2, r4
 8003d68:	eb43 0905 	adc.w	r9, r3, r5
 8003d6c:	e9c7 8906 	strd	r8, r9, [r7, #24]
  for(uint16_t i=0 ; i<samples ; i++)
 8003d70:	8afb      	ldrh	r3, [r7, #22]
 8003d72:	3301      	adds	r3, #1
 8003d74:	82fb      	strh	r3, [r7, #22]
 8003d76:	8afb      	ldrh	r3, [r7, #22]
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	dcea      	bgt.n	8003d54 <weigh+0x2c>
  }
  average = (int32_t)(total / samples);
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	17da      	asrs	r2, r3, #31
 8003d82:	469a      	mov	sl, r3
 8003d84:	4693      	mov	fp, r2
 8003d86:	4652      	mov	r2, sl
 8003d88:	465b      	mov	r3, fp
 8003d8a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003d8e:	f7fc ffab 	bl	8000ce8 <__aeabi_ldivmod>
 8003d92:	4602      	mov	r2, r0
 8003d94:	460b      	mov	r3, r1
 8003d96:	4613      	mov	r3, r2
 8003d98:	60bb      	str	r3, [r7, #8]
  milligram = (int)(average - tare)*calFactor;
 8003d9a:	68ba      	ldr	r2, [r7, #8]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	ee07 3a90 	vmov	s15, r3
 8003da4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003da8:	edd7 7a00 	vldr	s15, [r7]
 8003dac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003db0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003db4:	ee17 3a90 	vmov	r3, s15
 8003db8:	60fb      	str	r3, [r7, #12]
  return milligram;
 8003dba:	68fb      	ldr	r3, [r7, #12]
}
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	3720      	adds	r7, #32
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003dc6 <weighRaw>:

int32_t weighRaw()
{
 8003dc6:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dca:	b086      	sub	sp, #24
 8003dcc:	af00      	add	r7, sp, #0
  int64_t  	total = 0;
 8003dce:	f04f 0200 	mov.w	r2, #0
 8003dd2:	f04f 0300 	mov.w	r3, #0
 8003dd6:	e9c7 2304 	strd	r2, r3, [r7, #16]
  int32_t  	samples = 50;
 8003dda:	2332      	movs	r3, #50	@ 0x32
 8003ddc:	60bb      	str	r3, [r7, #8]
  int32_t 	average = 0;
 8003dde:	2300      	movs	r3, #0
 8003de0:	607b      	str	r3, [r7, #4]

  for(uint16_t i=0 ; i<samples ; i++)
 8003de2:	2300      	movs	r3, #0
 8003de4:	81fb      	strh	r3, [r7, #14]
 8003de6:	e010      	b.n	8003e0a <weighRaw+0x44>
  {
      total += getHX711();
 8003de8:	f7ff ff38 	bl	8003c5c <getHX711>
 8003dec:	4603      	mov	r3, r0
 8003dee:	17da      	asrs	r2, r3, #31
 8003df0:	461c      	mov	r4, r3
 8003df2:	4615      	mov	r5, r2
 8003df4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003df8:	eb12 0804 	adds.w	r8, r2, r4
 8003dfc:	eb43 0905 	adc.w	r9, r3, r5
 8003e00:	e9c7 8904 	strd	r8, r9, [r7, #16]
  for(uint16_t i=0 ; i<samples ; i++)
 8003e04:	89fb      	ldrh	r3, [r7, #14]
 8003e06:	3301      	adds	r3, #1
 8003e08:	81fb      	strh	r3, [r7, #14]
 8003e0a:	89fb      	ldrh	r3, [r7, #14]
 8003e0c:	68ba      	ldr	r2, [r7, #8]
 8003e0e:	429a      	cmp	r2, r3
 8003e10:	dcea      	bgt.n	8003de8 <weighRaw+0x22>
  }
  average = (int32_t)(total / samples);
 8003e12:	68bb      	ldr	r3, [r7, #8]
 8003e14:	17da      	asrs	r2, r3, #31
 8003e16:	469a      	mov	sl, r3
 8003e18:	4693      	mov	fp, r2
 8003e1a:	4652      	mov	r2, sl
 8003e1c:	465b      	mov	r3, fp
 8003e1e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003e22:	f7fc ff61 	bl	8000ce8 <__aeabi_ldivmod>
 8003e26:	4602      	mov	r2, r0
 8003e28:	460b      	mov	r3, r1
 8003e2a:	4613      	mov	r3, r2
 8003e2c:	607b      	str	r3, [r7, #4]
  return average;
 8003e2e:	687b      	ldr	r3, [r7, #4]
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3718      	adds	r7, #24
 8003e34:	46bd      	mov	sp, r7
 8003e36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003e3a <weighRawTare>:

int32_t weighRawTare(uint32_t tare)
{
 8003e3a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e3e:	b088      	sub	sp, #32
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]

  int64_t  	total = 0;
 8003e44:	f04f 0200 	mov.w	r2, #0
 8003e48:	f04f 0300 	mov.w	r3, #0
 8003e4c:	e9c7 2306 	strd	r2, r3, [r7, #24]
  int32_t  	samples = 50;
 8003e50:	2332      	movs	r3, #50	@ 0x32
 8003e52:	613b      	str	r3, [r7, #16]
  int32_t 	average = 0;
 8003e54:	2300      	movs	r3, #0
 8003e56:	60fb      	str	r3, [r7, #12]
  int32_t 	avgTare = 0;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	60bb      	str	r3, [r7, #8]

  for(uint16_t i=0 ; i<samples ; i++)
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	82fb      	strh	r3, [r7, #22]
 8003e60:	e010      	b.n	8003e84 <weighRawTare+0x4a>
  {
      total += getHX711();
 8003e62:	f7ff fefb 	bl	8003c5c <getHX711>
 8003e66:	4603      	mov	r3, r0
 8003e68:	17da      	asrs	r2, r3, #31
 8003e6a:	461c      	mov	r4, r3
 8003e6c:	4615      	mov	r5, r2
 8003e6e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003e72:	eb12 0804 	adds.w	r8, r2, r4
 8003e76:	eb43 0905 	adc.w	r9, r3, r5
 8003e7a:	e9c7 8906 	strd	r8, r9, [r7, #24]
  for(uint16_t i=0 ; i<samples ; i++)
 8003e7e:	8afb      	ldrh	r3, [r7, #22]
 8003e80:	3301      	adds	r3, #1
 8003e82:	82fb      	strh	r3, [r7, #22]
 8003e84:	8afb      	ldrh	r3, [r7, #22]
 8003e86:	693a      	ldr	r2, [r7, #16]
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	dcea      	bgt.n	8003e62 <weighRawTare+0x28>
  }
  average = (int32_t)(total / samples);
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	17da      	asrs	r2, r3, #31
 8003e90:	469a      	mov	sl, r3
 8003e92:	4693      	mov	fp, r2
 8003e94:	4652      	mov	r2, sl
 8003e96:	465b      	mov	r3, fp
 8003e98:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003e9c:	f7fc ff24 	bl	8000ce8 <__aeabi_ldivmod>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	60fb      	str	r3, [r7, #12]
  avgTare = average - tare;
 8003ea8:	68fa      	ldr	r2, [r7, #12]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	1ad3      	subs	r3, r2, r3
 8003eae:	60bb      	str	r3, [r7, #8]
  return avgTare;
 8003eb0:	68bb      	ldr	r3, [r7, #8]
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3720      	adds	r7, #32
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ebc:	0000      	movs	r0, r0
	...

08003ec0 <getCalFactor>:

float getCalFactor(uint32_t knownHX711){
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b084      	sub	sp, #16
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
	float cal = 20000.0 / knownHX711;
 8003ec8:	6878      	ldr	r0, [r7, #4]
 8003eca:	f7fc fb4b 	bl	8000564 <__aeabi_ui2d>
 8003ece:	4602      	mov	r2, r0
 8003ed0:	460b      	mov	r3, r1
 8003ed2:	a10b      	add	r1, pc, #44	@ (adr r1, 8003f00 <getCalFactor+0x40>)
 8003ed4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003ed8:	f7fc fce8 	bl	80008ac <__aeabi_ddiv>
 8003edc:	4602      	mov	r2, r0
 8003ede:	460b      	mov	r3, r1
 8003ee0:	4610      	mov	r0, r2
 8003ee2:	4619      	mov	r1, r3
 8003ee4:	f7fc feb0 	bl	8000c48 <__aeabi_d2f>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	60fb      	str	r3, [r7, #12]
	return cal;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	ee07 3a90 	vmov	s15, r3
}
 8003ef2:	eeb0 0a67 	vmov.f32	s0, s15
 8003ef6:	3710      	adds	r7, #16
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	f3af 8000 	nop.w
 8003f00:	00000000 	.word	0x00000000
 8003f04:	40d38800 	.word	0x40d38800

08003f08 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003f0c:	4b17      	ldr	r3, [pc, #92]	@ (8003f6c <MX_SPI1_Init+0x64>)
 8003f0e:	4a18      	ldr	r2, [pc, #96]	@ (8003f70 <MX_SPI1_Init+0x68>)
 8003f10:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003f12:	4b16      	ldr	r3, [pc, #88]	@ (8003f6c <MX_SPI1_Init+0x64>)
 8003f14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003f18:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003f1a:	4b14      	ldr	r3, [pc, #80]	@ (8003f6c <MX_SPI1_Init+0x64>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003f20:	4b12      	ldr	r3, [pc, #72]	@ (8003f6c <MX_SPI1_Init+0x64>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f26:	4b11      	ldr	r3, [pc, #68]	@ (8003f6c <MX_SPI1_Init+0x64>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003f2c:	4b0f      	ldr	r3, [pc, #60]	@ (8003f6c <MX_SPI1_Init+0x64>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003f32:	4b0e      	ldr	r3, [pc, #56]	@ (8003f6c <MX_SPI1_Init+0x64>)
 8003f34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f38:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f3a:	4b0c      	ldr	r3, [pc, #48]	@ (8003f6c <MX_SPI1_Init+0x64>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003f40:	4b0a      	ldr	r3, [pc, #40]	@ (8003f6c <MX_SPI1_Init+0x64>)
 8003f42:	2200      	movs	r2, #0
 8003f44:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003f46:	4b09      	ldr	r3, [pc, #36]	@ (8003f6c <MX_SPI1_Init+0x64>)
 8003f48:	2200      	movs	r2, #0
 8003f4a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f4c:	4b07      	ldr	r3, [pc, #28]	@ (8003f6c <MX_SPI1_Init+0x64>)
 8003f4e:	2200      	movs	r2, #0
 8003f50:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003f52:	4b06      	ldr	r3, [pc, #24]	@ (8003f6c <MX_SPI1_Init+0x64>)
 8003f54:	220a      	movs	r2, #10
 8003f56:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003f58:	4804      	ldr	r0, [pc, #16]	@ (8003f6c <MX_SPI1_Init+0x64>)
 8003f5a:	f002 f8eb 	bl	8006134 <HAL_SPI_Init>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d001      	beq.n	8003f68 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003f64:	f7ff f8ba 	bl	80030dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003f68:	bf00      	nop
 8003f6a:	bd80      	pop	{r7, pc}
 8003f6c:	20000dec 	.word	0x20000dec
 8003f70:	40013000 	.word	0x40013000

08003f74 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8003f78:	4b17      	ldr	r3, [pc, #92]	@ (8003fd8 <MX_SPI2_Init+0x64>)
 8003f7a:	4a18      	ldr	r2, [pc, #96]	@ (8003fdc <MX_SPI2_Init+0x68>)
 8003f7c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003f7e:	4b16      	ldr	r3, [pc, #88]	@ (8003fd8 <MX_SPI2_Init+0x64>)
 8003f80:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003f84:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003f86:	4b14      	ldr	r3, [pc, #80]	@ (8003fd8 <MX_SPI2_Init+0x64>)
 8003f88:	2200      	movs	r2, #0
 8003f8a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003f8c:	4b12      	ldr	r3, [pc, #72]	@ (8003fd8 <MX_SPI2_Init+0x64>)
 8003f8e:	2200      	movs	r2, #0
 8003f90:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f92:	4b11      	ldr	r3, [pc, #68]	@ (8003fd8 <MX_SPI2_Init+0x64>)
 8003f94:	2200      	movs	r2, #0
 8003f96:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003f98:	4b0f      	ldr	r3, [pc, #60]	@ (8003fd8 <MX_SPI2_Init+0x64>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003f9e:	4b0e      	ldr	r3, [pc, #56]	@ (8003fd8 <MX_SPI2_Init+0x64>)
 8003fa0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fa4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8003fd8 <MX_SPI2_Init+0x64>)
 8003fa8:	2200      	movs	r2, #0
 8003faa:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003fac:	4b0a      	ldr	r3, [pc, #40]	@ (8003fd8 <MX_SPI2_Init+0x64>)
 8003fae:	2200      	movs	r2, #0
 8003fb0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003fb2:	4b09      	ldr	r3, [pc, #36]	@ (8003fd8 <MX_SPI2_Init+0x64>)
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fb8:	4b07      	ldr	r3, [pc, #28]	@ (8003fd8 <MX_SPI2_Init+0x64>)
 8003fba:	2200      	movs	r2, #0
 8003fbc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003fbe:	4b06      	ldr	r3, [pc, #24]	@ (8003fd8 <MX_SPI2_Init+0x64>)
 8003fc0:	220a      	movs	r2, #10
 8003fc2:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003fc4:	4804      	ldr	r0, [pc, #16]	@ (8003fd8 <MX_SPI2_Init+0x64>)
 8003fc6:	f002 f8b5 	bl	8006134 <HAL_SPI_Init>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d001      	beq.n	8003fd4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003fd0:	f7ff f884 	bl	80030dc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003fd4:	bf00      	nop
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	20000e44 	.word	0x20000e44
 8003fdc:	40003800 	.word	0x40003800

08003fe0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b08c      	sub	sp, #48	@ 0x30
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fe8:	f107 031c 	add.w	r3, r7, #28
 8003fec:	2200      	movs	r2, #0
 8003fee:	601a      	str	r2, [r3, #0]
 8003ff0:	605a      	str	r2, [r3, #4]
 8003ff2:	609a      	str	r2, [r3, #8]
 8003ff4:	60da      	str	r2, [r3, #12]
 8003ff6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a58      	ldr	r2, [pc, #352]	@ (8004160 <HAL_SPI_MspInit+0x180>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d12c      	bne.n	800405c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004002:	2300      	movs	r3, #0
 8004004:	61bb      	str	r3, [r7, #24]
 8004006:	4b57      	ldr	r3, [pc, #348]	@ (8004164 <HAL_SPI_MspInit+0x184>)
 8004008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800400a:	4a56      	ldr	r2, [pc, #344]	@ (8004164 <HAL_SPI_MspInit+0x184>)
 800400c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004010:	6453      	str	r3, [r2, #68]	@ 0x44
 8004012:	4b54      	ldr	r3, [pc, #336]	@ (8004164 <HAL_SPI_MspInit+0x184>)
 8004014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004016:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800401a:	61bb      	str	r3, [r7, #24]
 800401c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800401e:	2300      	movs	r3, #0
 8004020:	617b      	str	r3, [r7, #20]
 8004022:	4b50      	ldr	r3, [pc, #320]	@ (8004164 <HAL_SPI_MspInit+0x184>)
 8004024:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004026:	4a4f      	ldr	r2, [pc, #316]	@ (8004164 <HAL_SPI_MspInit+0x184>)
 8004028:	f043 0301 	orr.w	r3, r3, #1
 800402c:	6313      	str	r3, [r2, #48]	@ 0x30
 800402e:	4b4d      	ldr	r3, [pc, #308]	@ (8004164 <HAL_SPI_MspInit+0x184>)
 8004030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	617b      	str	r3, [r7, #20]
 8004038:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800403a:	23e0      	movs	r3, #224	@ 0xe0
 800403c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800403e:	2302      	movs	r3, #2
 8004040:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004042:	2300      	movs	r3, #0
 8004044:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004046:	2303      	movs	r3, #3
 8004048:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800404a:	2305      	movs	r3, #5
 800404c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800404e:	f107 031c 	add.w	r3, r7, #28
 8004052:	4619      	mov	r1, r3
 8004054:	4844      	ldr	r0, [pc, #272]	@ (8004168 <HAL_SPI_MspInit+0x188>)
 8004056:	f001 f92d 	bl	80052b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800405a:	e07c      	b.n	8004156 <HAL_SPI_MspInit+0x176>
  else if(spiHandle->Instance==SPI2)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4a42      	ldr	r2, [pc, #264]	@ (800416c <HAL_SPI_MspInit+0x18c>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d177      	bne.n	8004156 <HAL_SPI_MspInit+0x176>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004066:	2300      	movs	r3, #0
 8004068:	613b      	str	r3, [r7, #16]
 800406a:	4b3e      	ldr	r3, [pc, #248]	@ (8004164 <HAL_SPI_MspInit+0x184>)
 800406c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800406e:	4a3d      	ldr	r2, [pc, #244]	@ (8004164 <HAL_SPI_MspInit+0x184>)
 8004070:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004074:	6413      	str	r3, [r2, #64]	@ 0x40
 8004076:	4b3b      	ldr	r3, [pc, #236]	@ (8004164 <HAL_SPI_MspInit+0x184>)
 8004078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800407a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800407e:	613b      	str	r3, [r7, #16]
 8004080:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004082:	2300      	movs	r3, #0
 8004084:	60fb      	str	r3, [r7, #12]
 8004086:	4b37      	ldr	r3, [pc, #220]	@ (8004164 <HAL_SPI_MspInit+0x184>)
 8004088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800408a:	4a36      	ldr	r2, [pc, #216]	@ (8004164 <HAL_SPI_MspInit+0x184>)
 800408c:	f043 0304 	orr.w	r3, r3, #4
 8004090:	6313      	str	r3, [r2, #48]	@ 0x30
 8004092:	4b34      	ldr	r3, [pc, #208]	@ (8004164 <HAL_SPI_MspInit+0x184>)
 8004094:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004096:	f003 0304 	and.w	r3, r3, #4
 800409a:	60fb      	str	r3, [r7, #12]
 800409c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800409e:	2300      	movs	r3, #0
 80040a0:	60bb      	str	r3, [r7, #8]
 80040a2:	4b30      	ldr	r3, [pc, #192]	@ (8004164 <HAL_SPI_MspInit+0x184>)
 80040a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040a6:	4a2f      	ldr	r2, [pc, #188]	@ (8004164 <HAL_SPI_MspInit+0x184>)
 80040a8:	f043 0302 	orr.w	r3, r3, #2
 80040ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80040ae:	4b2d      	ldr	r3, [pc, #180]	@ (8004164 <HAL_SPI_MspInit+0x184>)
 80040b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b2:	f003 0302 	and.w	r3, r3, #2
 80040b6:	60bb      	str	r3, [r7, #8]
 80040b8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80040ba:	2308      	movs	r3, #8
 80040bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040be:	2302      	movs	r3, #2
 80040c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040c2:	2300      	movs	r3, #0
 80040c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040c6:	2303      	movs	r3, #3
 80040c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80040ca:	2305      	movs	r3, #5
 80040cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80040ce:	f107 031c 	add.w	r3, r7, #28
 80040d2:	4619      	mov	r1, r3
 80040d4:	4826      	ldr	r0, [pc, #152]	@ (8004170 <HAL_SPI_MspInit+0x190>)
 80040d6:	f001 f8ed 	bl	80052b4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80040da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80040de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040e0:	2302      	movs	r3, #2
 80040e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040e4:	2300      	movs	r3, #0
 80040e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040e8:	2303      	movs	r3, #3
 80040ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80040ec:	2305      	movs	r3, #5
 80040ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040f0:	f107 031c 	add.w	r3, r7, #28
 80040f4:	4619      	mov	r1, r3
 80040f6:	481f      	ldr	r0, [pc, #124]	@ (8004174 <HAL_SPI_MspInit+0x194>)
 80040f8:	f001 f8dc 	bl	80052b4 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream4;
 80040fc:	4b1e      	ldr	r3, [pc, #120]	@ (8004178 <HAL_SPI_MspInit+0x198>)
 80040fe:	4a1f      	ldr	r2, [pc, #124]	@ (800417c <HAL_SPI_MspInit+0x19c>)
 8004100:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8004102:	4b1d      	ldr	r3, [pc, #116]	@ (8004178 <HAL_SPI_MspInit+0x198>)
 8004104:	2200      	movs	r2, #0
 8004106:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004108:	4b1b      	ldr	r3, [pc, #108]	@ (8004178 <HAL_SPI_MspInit+0x198>)
 800410a:	2240      	movs	r2, #64	@ 0x40
 800410c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800410e:	4b1a      	ldr	r3, [pc, #104]	@ (8004178 <HAL_SPI_MspInit+0x198>)
 8004110:	2200      	movs	r2, #0
 8004112:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004114:	4b18      	ldr	r3, [pc, #96]	@ (8004178 <HAL_SPI_MspInit+0x198>)
 8004116:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800411a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800411c:	4b16      	ldr	r3, [pc, #88]	@ (8004178 <HAL_SPI_MspInit+0x198>)
 800411e:	2200      	movs	r2, #0
 8004120:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004122:	4b15      	ldr	r3, [pc, #84]	@ (8004178 <HAL_SPI_MspInit+0x198>)
 8004124:	2200      	movs	r2, #0
 8004126:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004128:	4b13      	ldr	r3, [pc, #76]	@ (8004178 <HAL_SPI_MspInit+0x198>)
 800412a:	2200      	movs	r2, #0
 800412c:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800412e:	4b12      	ldr	r3, [pc, #72]	@ (8004178 <HAL_SPI_MspInit+0x198>)
 8004130:	2200      	movs	r2, #0
 8004132:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004134:	4b10      	ldr	r3, [pc, #64]	@ (8004178 <HAL_SPI_MspInit+0x198>)
 8004136:	2200      	movs	r2, #0
 8004138:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800413a:	480f      	ldr	r0, [pc, #60]	@ (8004178 <HAL_SPI_MspInit+0x198>)
 800413c:	f000 fd4a 	bl	8004bd4 <HAL_DMA_Init>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d001      	beq.n	800414a <HAL_SPI_MspInit+0x16a>
      Error_Handler();
 8004146:	f7fe ffc9 	bl	80030dc <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	4a0a      	ldr	r2, [pc, #40]	@ (8004178 <HAL_SPI_MspInit+0x198>)
 800414e:	649a      	str	r2, [r3, #72]	@ 0x48
 8004150:	4a09      	ldr	r2, [pc, #36]	@ (8004178 <HAL_SPI_MspInit+0x198>)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8004156:	bf00      	nop
 8004158:	3730      	adds	r7, #48	@ 0x30
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	40013000 	.word	0x40013000
 8004164:	40023800 	.word	0x40023800
 8004168:	40020000 	.word	0x40020000
 800416c:	40003800 	.word	0x40003800
 8004170:	40020800 	.word	0x40020800
 8004174:	40020400 	.word	0x40020400
 8004178:	20000e9c 	.word	0x20000e9c
 800417c:	40026070 	.word	0x40026070

08004180 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004186:	2300      	movs	r3, #0
 8004188:	607b      	str	r3, [r7, #4]
 800418a:	4b10      	ldr	r3, [pc, #64]	@ (80041cc <HAL_MspInit+0x4c>)
 800418c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800418e:	4a0f      	ldr	r2, [pc, #60]	@ (80041cc <HAL_MspInit+0x4c>)
 8004190:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004194:	6453      	str	r3, [r2, #68]	@ 0x44
 8004196:	4b0d      	ldr	r3, [pc, #52]	@ (80041cc <HAL_MspInit+0x4c>)
 8004198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800419a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800419e:	607b      	str	r3, [r7, #4]
 80041a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80041a2:	2300      	movs	r3, #0
 80041a4:	603b      	str	r3, [r7, #0]
 80041a6:	4b09      	ldr	r3, [pc, #36]	@ (80041cc <HAL_MspInit+0x4c>)
 80041a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041aa:	4a08      	ldr	r2, [pc, #32]	@ (80041cc <HAL_MspInit+0x4c>)
 80041ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80041b2:	4b06      	ldr	r3, [pc, #24]	@ (80041cc <HAL_MspInit+0x4c>)
 80041b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041ba:	603b      	str	r3, [r7, #0]
 80041bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80041be:	bf00      	nop
 80041c0:	370c      	adds	r7, #12
 80041c2:	46bd      	mov	sp, r7
 80041c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c8:	4770      	bx	lr
 80041ca:	bf00      	nop
 80041cc:	40023800 	.word	0x40023800

080041d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80041d0:	b480      	push	{r7}
 80041d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80041d4:	bf00      	nop
 80041d6:	e7fd      	b.n	80041d4 <NMI_Handler+0x4>

080041d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80041d8:	b480      	push	{r7}
 80041da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80041dc:	bf00      	nop
 80041de:	e7fd      	b.n	80041dc <HardFault_Handler+0x4>

080041e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80041e0:	b480      	push	{r7}
 80041e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80041e4:	bf00      	nop
 80041e6:	e7fd      	b.n	80041e4 <MemManage_Handler+0x4>

080041e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80041e8:	b480      	push	{r7}
 80041ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80041ec:	bf00      	nop
 80041ee:	e7fd      	b.n	80041ec <BusFault_Handler+0x4>

080041f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80041f0:	b480      	push	{r7}
 80041f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80041f4:	bf00      	nop
 80041f6:	e7fd      	b.n	80041f4 <UsageFault_Handler+0x4>

080041f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80041f8:	b480      	push	{r7}
 80041fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80041fc:	bf00      	nop
 80041fe:	46bd      	mov	sp, r7
 8004200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004204:	4770      	bx	lr

08004206 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004206:	b480      	push	{r7}
 8004208:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800420a:	bf00      	nop
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr

08004214 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004214:	b480      	push	{r7}
 8004216:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004218:	bf00      	nop
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr

08004222 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004222:	b580      	push	{r7, lr}
 8004224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004226:	f000 fb33 	bl	8004890 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800422a:	bf00      	nop
 800422c:	bd80      	pop	{r7, pc}

0800422e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line 1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800422e:	b580      	push	{r7, lr}
 8004230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RESET_BTN_Pin);
 8004232:	2002      	movs	r0, #2
 8004234:	f001 fa04 	bl	8005640 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004238:	bf00      	nop
 800423a:	bd80      	pop	{r7, pc}

0800423c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CONFIRM_BTN_Pin);
 8004240:	2004      	movs	r0, #4
 8004242:	f001 f9fd 	bl	8005640 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8004246:	bf00      	nop
 8004248:	bd80      	pop	{r7, pc}
	...

0800424c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004250:	4802      	ldr	r0, [pc, #8]	@ (800425c <DMA1_Stream4_IRQHandler+0x10>)
 8004252:	f000 fdc5 	bl	8004de0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8004256:	bf00      	nop
 8004258:	bd80      	pop	{r7, pc}
 800425a:	bf00      	nop
 800425c:	20000e9c 	.word	0x20000e9c

08004260 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004264:	4802      	ldr	r0, [pc, #8]	@ (8004270 <TIM3_IRQHandler+0x10>)
 8004266:	f002 fe56 	bl	8006f16 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800426a:	bf00      	nop
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	20000f48 	.word	0x20000f48

08004274 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004274:	b580      	push	{r7, lr}
 8004276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004278:	4802      	ldr	r0, [pc, #8]	@ (8004284 <TIM4_IRQHandler+0x10>)
 800427a:	f002 fe4c 	bl	8006f16 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800427e:	bf00      	nop
 8004280:	bd80      	pop	{r7, pc}
 8004282:	bf00      	nop
 8004284:	20000f90 	.word	0x20000f90

08004288 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004288:	b480      	push	{r7}
 800428a:	af00      	add	r7, sp, #0
  return 1;
 800428c:	2301      	movs	r3, #1
}
 800428e:	4618      	mov	r0, r3
 8004290:	46bd      	mov	sp, r7
 8004292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004296:	4770      	bx	lr

08004298 <_kill>:

int _kill(int pid, int sig)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b082      	sub	sp, #8
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
 80042a0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80042a2:	f008 fba3 	bl	800c9ec <__errno>
 80042a6:	4603      	mov	r3, r0
 80042a8:	2216      	movs	r2, #22
 80042aa:	601a      	str	r2, [r3, #0]
  return -1;
 80042ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80042b0:	4618      	mov	r0, r3
 80042b2:	3708      	adds	r7, #8
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}

080042b8 <_exit>:

void _exit (int status)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80042c0:	f04f 31ff 	mov.w	r1, #4294967295
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f7ff ffe7 	bl	8004298 <_kill>
  while (1) {}    /* Make sure we hang here */
 80042ca:	bf00      	nop
 80042cc:	e7fd      	b.n	80042ca <_exit+0x12>

080042ce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80042ce:	b580      	push	{r7, lr}
 80042d0:	b086      	sub	sp, #24
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	60f8      	str	r0, [r7, #12]
 80042d6:	60b9      	str	r1, [r7, #8]
 80042d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042da:	2300      	movs	r3, #0
 80042dc:	617b      	str	r3, [r7, #20]
 80042de:	e00a      	b.n	80042f6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80042e0:	f7ff f9e0 	bl	80036a4 <__io_getchar>
 80042e4:	4601      	mov	r1, r0
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	1c5a      	adds	r2, r3, #1
 80042ea:	60ba      	str	r2, [r7, #8]
 80042ec:	b2ca      	uxtb	r2, r1
 80042ee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80042f0:	697b      	ldr	r3, [r7, #20]
 80042f2:	3301      	adds	r3, #1
 80042f4:	617b      	str	r3, [r7, #20]
 80042f6:	697a      	ldr	r2, [r7, #20]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	dbf0      	blt.n	80042e0 <_read+0x12>
  }

  return len;
 80042fe:	687b      	ldr	r3, [r7, #4]
}
 8004300:	4618      	mov	r0, r3
 8004302:	3718      	adds	r7, #24
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}

08004308 <_close>:
  }
  return len;
}

int _close(int file)
{
 8004308:	b480      	push	{r7}
 800430a:	b083      	sub	sp, #12
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004310:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004314:	4618      	mov	r0, r3
 8004316:	370c      	adds	r7, #12
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr

08004320 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
 8004328:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004330:	605a      	str	r2, [r3, #4]
  return 0;
 8004332:	2300      	movs	r3, #0
}
 8004334:	4618      	mov	r0, r3
 8004336:	370c      	adds	r7, #12
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <_isatty>:

int _isatty(int file)
{
 8004340:	b480      	push	{r7}
 8004342:	b083      	sub	sp, #12
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004348:	2301      	movs	r3, #1
}
 800434a:	4618      	mov	r0, r3
 800434c:	370c      	adds	r7, #12
 800434e:	46bd      	mov	sp, r7
 8004350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004354:	4770      	bx	lr

08004356 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004356:	b480      	push	{r7}
 8004358:	b085      	sub	sp, #20
 800435a:	af00      	add	r7, sp, #0
 800435c:	60f8      	str	r0, [r7, #12]
 800435e:	60b9      	str	r1, [r7, #8]
 8004360:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004362:	2300      	movs	r3, #0
}
 8004364:	4618      	mov	r0, r3
 8004366:	3714      	adds	r7, #20
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr

08004370 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b086      	sub	sp, #24
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004378:	4a14      	ldr	r2, [pc, #80]	@ (80043cc <_sbrk+0x5c>)
 800437a:	4b15      	ldr	r3, [pc, #84]	@ (80043d0 <_sbrk+0x60>)
 800437c:	1ad3      	subs	r3, r2, r3
 800437e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004384:	4b13      	ldr	r3, [pc, #76]	@ (80043d4 <_sbrk+0x64>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d102      	bne.n	8004392 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800438c:	4b11      	ldr	r3, [pc, #68]	@ (80043d4 <_sbrk+0x64>)
 800438e:	4a12      	ldr	r2, [pc, #72]	@ (80043d8 <_sbrk+0x68>)
 8004390:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004392:	4b10      	ldr	r3, [pc, #64]	@ (80043d4 <_sbrk+0x64>)
 8004394:	681a      	ldr	r2, [r3, #0]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4413      	add	r3, r2
 800439a:	693a      	ldr	r2, [r7, #16]
 800439c:	429a      	cmp	r2, r3
 800439e:	d207      	bcs.n	80043b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80043a0:	f008 fb24 	bl	800c9ec <__errno>
 80043a4:	4603      	mov	r3, r0
 80043a6:	220c      	movs	r2, #12
 80043a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80043aa:	f04f 33ff 	mov.w	r3, #4294967295
 80043ae:	e009      	b.n	80043c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80043b0:	4b08      	ldr	r3, [pc, #32]	@ (80043d4 <_sbrk+0x64>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80043b6:	4b07      	ldr	r3, [pc, #28]	@ (80043d4 <_sbrk+0x64>)
 80043b8:	681a      	ldr	r2, [r3, #0]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4413      	add	r3, r2
 80043be:	4a05      	ldr	r2, [pc, #20]	@ (80043d4 <_sbrk+0x64>)
 80043c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80043c2:	68fb      	ldr	r3, [r7, #12]
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3718      	adds	r7, #24
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	20020000 	.word	0x20020000
 80043d0:	00000400 	.word	0x00000400
 80043d4:	20000efc 	.word	0x20000efc
 80043d8:	200011b8 	.word	0x200011b8

080043dc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80043dc:	b480      	push	{r7}
 80043de:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80043e0:	4b06      	ldr	r3, [pc, #24]	@ (80043fc <SystemInit+0x20>)
 80043e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043e6:	4a05      	ldr	r2, [pc, #20]	@ (80043fc <SystemInit+0x20>)
 80043e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80043ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80043f0:	bf00      	nop
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	e000ed00 	.word	0xe000ed00

08004400 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b086      	sub	sp, #24
 8004404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004406:	f107 0308 	add.w	r3, r7, #8
 800440a:	2200      	movs	r2, #0
 800440c:	601a      	str	r2, [r3, #0]
 800440e:	605a      	str	r2, [r3, #4]
 8004410:	609a      	str	r2, [r3, #8]
 8004412:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004414:	463b      	mov	r3, r7
 8004416:	2200      	movs	r2, #0
 8004418:	601a      	str	r2, [r3, #0]
 800441a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800441c:	4b1d      	ldr	r3, [pc, #116]	@ (8004494 <MX_TIM2_Init+0x94>)
 800441e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004422:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 8004424:	4b1b      	ldr	r3, [pc, #108]	@ (8004494 <MX_TIM2_Init+0x94>)
 8004426:	2207      	movs	r2, #7
 8004428:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800442a:	4b1a      	ldr	r3, [pc, #104]	@ (8004494 <MX_TIM2_Init+0x94>)
 800442c:	2200      	movs	r2, #0
 800442e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8004430:	4b18      	ldr	r3, [pc, #96]	@ (8004494 <MX_TIM2_Init+0x94>)
 8004432:	f04f 32ff 	mov.w	r2, #4294967295
 8004436:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004438:	4b16      	ldr	r3, [pc, #88]	@ (8004494 <MX_TIM2_Init+0x94>)
 800443a:	2200      	movs	r2, #0
 800443c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800443e:	4b15      	ldr	r3, [pc, #84]	@ (8004494 <MX_TIM2_Init+0x94>)
 8004440:	2200      	movs	r2, #0
 8004442:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004444:	4813      	ldr	r0, [pc, #76]	@ (8004494 <MX_TIM2_Init+0x94>)
 8004446:	f002 fc0f 	bl	8006c68 <HAL_TIM_Base_Init>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d001      	beq.n	8004454 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8004450:	f7fe fe44 	bl	80030dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004454:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004458:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800445a:	f107 0308 	add.w	r3, r7, #8
 800445e:	4619      	mov	r1, r3
 8004460:	480c      	ldr	r0, [pc, #48]	@ (8004494 <MX_TIM2_Init+0x94>)
 8004462:	f002 fe48 	bl	80070f6 <HAL_TIM_ConfigClockSource>
 8004466:	4603      	mov	r3, r0
 8004468:	2b00      	cmp	r3, #0
 800446a:	d001      	beq.n	8004470 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800446c:	f7fe fe36 	bl	80030dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004470:	2300      	movs	r3, #0
 8004472:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004474:	2300      	movs	r3, #0
 8004476:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004478:	463b      	mov	r3, r7
 800447a:	4619      	mov	r1, r3
 800447c:	4805      	ldr	r0, [pc, #20]	@ (8004494 <MX_TIM2_Init+0x94>)
 800447e:	f003 f86f 	bl	8007560 <HAL_TIMEx_MasterConfigSynchronization>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d001      	beq.n	800448c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8004488:	f7fe fe28 	bl	80030dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800448c:	bf00      	nop
 800448e:	3718      	adds	r7, #24
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}
 8004494:	20000f00 	.word	0x20000f00

08004498 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b086      	sub	sp, #24
 800449c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800449e:	f107 0308 	add.w	r3, r7, #8
 80044a2:	2200      	movs	r2, #0
 80044a4:	601a      	str	r2, [r3, #0]
 80044a6:	605a      	str	r2, [r3, #4]
 80044a8:	609a      	str	r2, [r3, #8]
 80044aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80044ac:	463b      	mov	r3, r7
 80044ae:	2200      	movs	r2, #0
 80044b0:	601a      	str	r2, [r3, #0]
 80044b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80044b4:	4b23      	ldr	r3, [pc, #140]	@ (8004544 <MX_TIM3_Init+0xac>)
 80044b6:	4a24      	ldr	r2, [pc, #144]	@ (8004548 <MX_TIM3_Init+0xb0>)
 80044b8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 6400 - 1;
 80044ba:	4b22      	ldr	r3, [pc, #136]	@ (8004544 <MX_TIM3_Init+0xac>)
 80044bc:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 80044c0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044c2:	4b20      	ldr	r3, [pc, #128]	@ (8004544 <MX_TIM3_Init+0xac>)
 80044c4:	2200      	movs	r2, #0
 80044c6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19000 - 1;
 80044c8:	4b1e      	ldr	r3, [pc, #120]	@ (8004544 <MX_TIM3_Init+0xac>)
 80044ca:	f644 2237 	movw	r2, #18999	@ 0x4a37
 80044ce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80044d0:	4b1c      	ldr	r3, [pc, #112]	@ (8004544 <MX_TIM3_Init+0xac>)
 80044d2:	2200      	movs	r2, #0
 80044d4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80044d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004544 <MX_TIM3_Init+0xac>)
 80044d8:	2200      	movs	r2, #0
 80044da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80044dc:	4819      	ldr	r0, [pc, #100]	@ (8004544 <MX_TIM3_Init+0xac>)
 80044de:	f002 fbc3 	bl	8006c68 <HAL_TIM_Base_Init>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d001      	beq.n	80044ec <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80044e8:	f7fe fdf8 	bl	80030dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80044ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80044f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80044f2:	f107 0308 	add.w	r3, r7, #8
 80044f6:	4619      	mov	r1, r3
 80044f8:	4812      	ldr	r0, [pc, #72]	@ (8004544 <MX_TIM3_Init+0xac>)
 80044fa:	f002 fdfc 	bl	80070f6 <HAL_TIM_ConfigClockSource>
 80044fe:	4603      	mov	r3, r0
 8004500:	2b00      	cmp	r3, #0
 8004502:	d001      	beq.n	8004508 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8004504:	f7fe fdea 	bl	80030dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004508:	2300      	movs	r3, #0
 800450a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800450c:	2300      	movs	r3, #0
 800450e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004510:	463b      	mov	r3, r7
 8004512:	4619      	mov	r1, r3
 8004514:	480b      	ldr	r0, [pc, #44]	@ (8004544 <MX_TIM3_Init+0xac>)
 8004516:	f003 f823 	bl	8007560 <HAL_TIMEx_MasterConfigSynchronization>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d001      	beq.n	8004524 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8004520:	f7fe fddc 	bl	80030dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  __HAL_TIM_SET_COUNTER(&htim3, 0);           // Reset counter
 8004524:	4b07      	ldr	r3, [pc, #28]	@ (8004544 <MX_TIM3_Init+0xac>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	2200      	movs	r2, #0
 800452a:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Stop_IT(&htim3);               // Ensure it's stopped and not running from startup
 800452c:	4805      	ldr	r0, [pc, #20]	@ (8004544 <MX_TIM3_Init+0xac>)
 800452e:	f002 fcc3 	bl	8006eb8 <HAL_TIM_Base_Stop_IT>
    __HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE); // Clear any pending update events
 8004532:	4b04      	ldr	r3, [pc, #16]	@ (8004544 <MX_TIM3_Init+0xac>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f06f 0201 	mvn.w	r2, #1
 800453a:	611a      	str	r2, [r3, #16]
  /* USER CODE END TIM3_Init 2 */

}
 800453c:	bf00      	nop
 800453e:	3718      	adds	r7, #24
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}
 8004544:	20000f48 	.word	0x20000f48
 8004548:	40000400 	.word	0x40000400

0800454c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b086      	sub	sp, #24
 8004550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004552:	f107 0308 	add.w	r3, r7, #8
 8004556:	2200      	movs	r2, #0
 8004558:	601a      	str	r2, [r3, #0]
 800455a:	605a      	str	r2, [r3, #4]
 800455c:	609a      	str	r2, [r3, #8]
 800455e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004560:	463b      	mov	r3, r7
 8004562:	2200      	movs	r2, #0
 8004564:	601a      	str	r2, [r3, #0]
 8004566:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004568:	4b23      	ldr	r3, [pc, #140]	@ (80045f8 <MX_TIM4_Init+0xac>)
 800456a:	4a24      	ldr	r2, [pc, #144]	@ (80045fc <MX_TIM4_Init+0xb0>)
 800456c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 6400 - 1;
 800456e:	4b22      	ldr	r3, [pc, #136]	@ (80045f8 <MX_TIM4_Init+0xac>)
 8004570:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 8004574:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004576:	4b20      	ldr	r3, [pc, #128]	@ (80045f8 <MX_TIM4_Init+0xac>)
 8004578:	2200      	movs	r2, #0
 800457a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1135 - 1;
 800457c:	4b1e      	ldr	r3, [pc, #120]	@ (80045f8 <MX_TIM4_Init+0xac>)
 800457e:	f240 426e 	movw	r2, #1134	@ 0x46e
 8004582:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004584:	4b1c      	ldr	r3, [pc, #112]	@ (80045f8 <MX_TIM4_Init+0xac>)
 8004586:	2200      	movs	r2, #0
 8004588:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800458a:	4b1b      	ldr	r3, [pc, #108]	@ (80045f8 <MX_TIM4_Init+0xac>)
 800458c:	2200      	movs	r2, #0
 800458e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004590:	4819      	ldr	r0, [pc, #100]	@ (80045f8 <MX_TIM4_Init+0xac>)
 8004592:	f002 fb69 	bl	8006c68 <HAL_TIM_Base_Init>
 8004596:	4603      	mov	r3, r0
 8004598:	2b00      	cmp	r3, #0
 800459a:	d001      	beq.n	80045a0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 800459c:	f7fe fd9e 	bl	80030dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80045a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80045a6:	f107 0308 	add.w	r3, r7, #8
 80045aa:	4619      	mov	r1, r3
 80045ac:	4812      	ldr	r0, [pc, #72]	@ (80045f8 <MX_TIM4_Init+0xac>)
 80045ae:	f002 fda2 	bl	80070f6 <HAL_TIM_ConfigClockSource>
 80045b2:	4603      	mov	r3, r0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d001      	beq.n	80045bc <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80045b8:	f7fe fd90 	bl	80030dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80045bc:	2300      	movs	r3, #0
 80045be:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80045c0:	2300      	movs	r3, #0
 80045c2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80045c4:	463b      	mov	r3, r7
 80045c6:	4619      	mov	r1, r3
 80045c8:	480b      	ldr	r0, [pc, #44]	@ (80045f8 <MX_TIM4_Init+0xac>)
 80045ca:	f002 ffc9 	bl	8007560 <HAL_TIMEx_MasterConfigSynchronization>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d001      	beq.n	80045d8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80045d4:	f7fe fd82 	bl	80030dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  __HAL_TIM_SET_COUNTER(&htim4, 0);           // Reset counter
 80045d8:	4b07      	ldr	r3, [pc, #28]	@ (80045f8 <MX_TIM4_Init+0xac>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2200      	movs	r2, #0
 80045de:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Stop_IT(&htim4);               // Ensure it's stopped and not running from startup
 80045e0:	4805      	ldr	r0, [pc, #20]	@ (80045f8 <MX_TIM4_Init+0xac>)
 80045e2:	f002 fc69 	bl	8006eb8 <HAL_TIM_Base_Stop_IT>
    __HAL_TIM_CLEAR_FLAG(&htim4, TIM_FLAG_UPDATE); // Clear any pending update events
 80045e6:	4b04      	ldr	r3, [pc, #16]	@ (80045f8 <MX_TIM4_Init+0xac>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f06f 0201 	mvn.w	r2, #1
 80045ee:	611a      	str	r2, [r3, #16]
  /* USER CODE END TIM4_Init 2 */

}
 80045f0:	bf00      	nop
 80045f2:	3718      	adds	r7, #24
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	20000f90 	.word	0x20000f90
 80045fc:	40000800 	.word	0x40000800

08004600 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	b086      	sub	sp, #24
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004610:	d10e      	bne.n	8004630 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004612:	2300      	movs	r3, #0
 8004614:	617b      	str	r3, [r7, #20]
 8004616:	4b24      	ldr	r3, [pc, #144]	@ (80046a8 <HAL_TIM_Base_MspInit+0xa8>)
 8004618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800461a:	4a23      	ldr	r2, [pc, #140]	@ (80046a8 <HAL_TIM_Base_MspInit+0xa8>)
 800461c:	f043 0301 	orr.w	r3, r3, #1
 8004620:	6413      	str	r3, [r2, #64]	@ 0x40
 8004622:	4b21      	ldr	r3, [pc, #132]	@ (80046a8 <HAL_TIM_Base_MspInit+0xa8>)
 8004624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004626:	f003 0301 	and.w	r3, r3, #1
 800462a:	617b      	str	r3, [r7, #20]
 800462c:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800462e:	e036      	b.n	800469e <HAL_TIM_Base_MspInit+0x9e>
  else if(tim_baseHandle->Instance==TIM3)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a1d      	ldr	r2, [pc, #116]	@ (80046ac <HAL_TIM_Base_MspInit+0xac>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d116      	bne.n	8004668 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800463a:	2300      	movs	r3, #0
 800463c:	613b      	str	r3, [r7, #16]
 800463e:	4b1a      	ldr	r3, [pc, #104]	@ (80046a8 <HAL_TIM_Base_MspInit+0xa8>)
 8004640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004642:	4a19      	ldr	r2, [pc, #100]	@ (80046a8 <HAL_TIM_Base_MspInit+0xa8>)
 8004644:	f043 0302 	orr.w	r3, r3, #2
 8004648:	6413      	str	r3, [r2, #64]	@ 0x40
 800464a:	4b17      	ldr	r3, [pc, #92]	@ (80046a8 <HAL_TIM_Base_MspInit+0xa8>)
 800464c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800464e:	f003 0302 	and.w	r3, r3, #2
 8004652:	613b      	str	r3, [r7, #16]
 8004654:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004656:	2200      	movs	r2, #0
 8004658:	2100      	movs	r1, #0
 800465a:	201d      	movs	r0, #29
 800465c:	f000 fa71 	bl	8004b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004660:	201d      	movs	r0, #29
 8004662:	f000 fa8a 	bl	8004b7a <HAL_NVIC_EnableIRQ>
}
 8004666:	e01a      	b.n	800469e <HAL_TIM_Base_MspInit+0x9e>
  else if(tim_baseHandle->Instance==TIM4)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a10      	ldr	r2, [pc, #64]	@ (80046b0 <HAL_TIM_Base_MspInit+0xb0>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d115      	bne.n	800469e <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004672:	2300      	movs	r3, #0
 8004674:	60fb      	str	r3, [r7, #12]
 8004676:	4b0c      	ldr	r3, [pc, #48]	@ (80046a8 <HAL_TIM_Base_MspInit+0xa8>)
 8004678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800467a:	4a0b      	ldr	r2, [pc, #44]	@ (80046a8 <HAL_TIM_Base_MspInit+0xa8>)
 800467c:	f043 0304 	orr.w	r3, r3, #4
 8004680:	6413      	str	r3, [r2, #64]	@ 0x40
 8004682:	4b09      	ldr	r3, [pc, #36]	@ (80046a8 <HAL_TIM_Base_MspInit+0xa8>)
 8004684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004686:	f003 0304 	and.w	r3, r3, #4
 800468a:	60fb      	str	r3, [r7, #12]
 800468c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800468e:	2200      	movs	r2, #0
 8004690:	2100      	movs	r1, #0
 8004692:	201e      	movs	r0, #30
 8004694:	f000 fa55 	bl	8004b42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004698:	201e      	movs	r0, #30
 800469a:	f000 fa6e 	bl	8004b7a <HAL_NVIC_EnableIRQ>
}
 800469e:	bf00      	nop
 80046a0:	3718      	adds	r7, #24
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	40023800 	.word	0x40023800
 80046ac:	40000400 	.word	0x40000400
 80046b0:	40000800 	.word	0x40000800

080046b4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80046b8:	4b11      	ldr	r3, [pc, #68]	@ (8004700 <MX_USART2_UART_Init+0x4c>)
 80046ba:	4a12      	ldr	r2, [pc, #72]	@ (8004704 <MX_USART2_UART_Init+0x50>)
 80046bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80046be:	4b10      	ldr	r3, [pc, #64]	@ (8004700 <MX_USART2_UART_Init+0x4c>)
 80046c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80046c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80046c6:	4b0e      	ldr	r3, [pc, #56]	@ (8004700 <MX_USART2_UART_Init+0x4c>)
 80046c8:	2200      	movs	r2, #0
 80046ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80046cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004700 <MX_USART2_UART_Init+0x4c>)
 80046ce:	2200      	movs	r2, #0
 80046d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80046d2:	4b0b      	ldr	r3, [pc, #44]	@ (8004700 <MX_USART2_UART_Init+0x4c>)
 80046d4:	2200      	movs	r2, #0
 80046d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80046d8:	4b09      	ldr	r3, [pc, #36]	@ (8004700 <MX_USART2_UART_Init+0x4c>)
 80046da:	220c      	movs	r2, #12
 80046dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80046de:	4b08      	ldr	r3, [pc, #32]	@ (8004700 <MX_USART2_UART_Init+0x4c>)
 80046e0:	2200      	movs	r2, #0
 80046e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80046e4:	4b06      	ldr	r3, [pc, #24]	@ (8004700 <MX_USART2_UART_Init+0x4c>)
 80046e6:	2200      	movs	r2, #0
 80046e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80046ea:	4805      	ldr	r0, [pc, #20]	@ (8004700 <MX_USART2_UART_Init+0x4c>)
 80046ec:	f002 ffc8 	bl	8007680 <HAL_UART_Init>
 80046f0:	4603      	mov	r3, r0
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d001      	beq.n	80046fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80046f6:	f7fe fcf1 	bl	80030dc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80046fa:	bf00      	nop
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	bf00      	nop
 8004700:	20000fd8 	.word	0x20000fd8
 8004704:	40004400 	.word	0x40004400

08004708 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b08a      	sub	sp, #40	@ 0x28
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004710:	f107 0314 	add.w	r3, r7, #20
 8004714:	2200      	movs	r2, #0
 8004716:	601a      	str	r2, [r3, #0]
 8004718:	605a      	str	r2, [r3, #4]
 800471a:	609a      	str	r2, [r3, #8]
 800471c:	60da      	str	r2, [r3, #12]
 800471e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	4a19      	ldr	r2, [pc, #100]	@ (800478c <HAL_UART_MspInit+0x84>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d12b      	bne.n	8004782 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800472a:	2300      	movs	r3, #0
 800472c:	613b      	str	r3, [r7, #16]
 800472e:	4b18      	ldr	r3, [pc, #96]	@ (8004790 <HAL_UART_MspInit+0x88>)
 8004730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004732:	4a17      	ldr	r2, [pc, #92]	@ (8004790 <HAL_UART_MspInit+0x88>)
 8004734:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004738:	6413      	str	r3, [r2, #64]	@ 0x40
 800473a:	4b15      	ldr	r3, [pc, #84]	@ (8004790 <HAL_UART_MspInit+0x88>)
 800473c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800473e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004742:	613b      	str	r3, [r7, #16]
 8004744:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004746:	2300      	movs	r3, #0
 8004748:	60fb      	str	r3, [r7, #12]
 800474a:	4b11      	ldr	r3, [pc, #68]	@ (8004790 <HAL_UART_MspInit+0x88>)
 800474c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800474e:	4a10      	ldr	r2, [pc, #64]	@ (8004790 <HAL_UART_MspInit+0x88>)
 8004750:	f043 0301 	orr.w	r3, r3, #1
 8004754:	6313      	str	r3, [r2, #48]	@ 0x30
 8004756:	4b0e      	ldr	r3, [pc, #56]	@ (8004790 <HAL_UART_MspInit+0x88>)
 8004758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800475a:	f003 0301 	and.w	r3, r3, #1
 800475e:	60fb      	str	r3, [r7, #12]
 8004760:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004762:	230c      	movs	r3, #12
 8004764:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004766:	2302      	movs	r3, #2
 8004768:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800476a:	2300      	movs	r3, #0
 800476c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800476e:	2303      	movs	r3, #3
 8004770:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004772:	2307      	movs	r3, #7
 8004774:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004776:	f107 0314 	add.w	r3, r7, #20
 800477a:	4619      	mov	r1, r3
 800477c:	4805      	ldr	r0, [pc, #20]	@ (8004794 <HAL_UART_MspInit+0x8c>)
 800477e:	f000 fd99 	bl	80052b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004782:	bf00      	nop
 8004784:	3728      	adds	r7, #40	@ 0x28
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	40004400 	.word	0x40004400
 8004790:	40023800 	.word	0x40023800
 8004794:	40020000 	.word	0x40020000

08004798 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004798:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80047d0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800479c:	f7ff fe1e 	bl	80043dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80047a0:	480c      	ldr	r0, [pc, #48]	@ (80047d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80047a2:	490d      	ldr	r1, [pc, #52]	@ (80047d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80047a4:	4a0d      	ldr	r2, [pc, #52]	@ (80047dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80047a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80047a8:	e002      	b.n	80047b0 <LoopCopyDataInit>

080047aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80047aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80047ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80047ae:	3304      	adds	r3, #4

080047b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80047b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80047b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80047b4:	d3f9      	bcc.n	80047aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80047b6:	4a0a      	ldr	r2, [pc, #40]	@ (80047e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80047b8:	4c0a      	ldr	r4, [pc, #40]	@ (80047e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80047ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80047bc:	e001      	b.n	80047c2 <LoopFillZerobss>

080047be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80047be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80047c0:	3204      	adds	r2, #4

080047c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80047c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80047c4:	d3fb      	bcc.n	80047be <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80047c6:	f008 f917 	bl	800c9f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80047ca:	f7fe fba3 	bl	8002f14 <main>
  bx  lr    
 80047ce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80047d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80047d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80047d8:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 80047dc:	080120b0 	.word	0x080120b0
  ldr r2, =_sbss
 80047e0:	20000208 	.word	0x20000208
  ldr r4, =_ebss
 80047e4:	200011b8 	.word	0x200011b8

080047e8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80047e8:	e7fe      	b.n	80047e8 <ADC_IRQHandler>
	...

080047ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80047ec:	b580      	push	{r7, lr}
 80047ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80047f0:	4b0e      	ldr	r3, [pc, #56]	@ (800482c <HAL_Init+0x40>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a0d      	ldr	r2, [pc, #52]	@ (800482c <HAL_Init+0x40>)
 80047f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80047fa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80047fc:	4b0b      	ldr	r3, [pc, #44]	@ (800482c <HAL_Init+0x40>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4a0a      	ldr	r2, [pc, #40]	@ (800482c <HAL_Init+0x40>)
 8004802:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004806:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004808:	4b08      	ldr	r3, [pc, #32]	@ (800482c <HAL_Init+0x40>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4a07      	ldr	r2, [pc, #28]	@ (800482c <HAL_Init+0x40>)
 800480e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004812:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004814:	2003      	movs	r0, #3
 8004816:	f000 f989 	bl	8004b2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800481a:	200f      	movs	r0, #15
 800481c:	f000 f808 	bl	8004830 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004820:	f7ff fcae 	bl	8004180 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004824:	2300      	movs	r3, #0
}
 8004826:	4618      	mov	r0, r3
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	40023c00 	.word	0x40023c00

08004830 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b082      	sub	sp, #8
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004838:	4b12      	ldr	r3, [pc, #72]	@ (8004884 <HAL_InitTick+0x54>)
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	4b12      	ldr	r3, [pc, #72]	@ (8004888 <HAL_InitTick+0x58>)
 800483e:	781b      	ldrb	r3, [r3, #0]
 8004840:	4619      	mov	r1, r3
 8004842:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004846:	fbb3 f3f1 	udiv	r3, r3, r1
 800484a:	fbb2 f3f3 	udiv	r3, r2, r3
 800484e:	4618      	mov	r0, r3
 8004850:	f000 f9b3 	bl	8004bba <HAL_SYSTICK_Config>
 8004854:	4603      	mov	r3, r0
 8004856:	2b00      	cmp	r3, #0
 8004858:	d001      	beq.n	800485e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e00e      	b.n	800487c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2b0f      	cmp	r3, #15
 8004862:	d80a      	bhi.n	800487a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004864:	2200      	movs	r2, #0
 8004866:	6879      	ldr	r1, [r7, #4]
 8004868:	f04f 30ff 	mov.w	r0, #4294967295
 800486c:	f000 f969 	bl	8004b42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004870:	4a06      	ldr	r2, [pc, #24]	@ (800488c <HAL_InitTick+0x5c>)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004876:	2300      	movs	r3, #0
 8004878:	e000      	b.n	800487c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800487a:	2301      	movs	r3, #1
}
 800487c:	4618      	mov	r0, r3
 800487e:	3708      	adds	r7, #8
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}
 8004884:	20000018 	.word	0x20000018
 8004888:	20000020 	.word	0x20000020
 800488c:	2000001c 	.word	0x2000001c

08004890 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004890:	b480      	push	{r7}
 8004892:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004894:	4b06      	ldr	r3, [pc, #24]	@ (80048b0 <HAL_IncTick+0x20>)
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	461a      	mov	r2, r3
 800489a:	4b06      	ldr	r3, [pc, #24]	@ (80048b4 <HAL_IncTick+0x24>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4413      	add	r3, r2
 80048a0:	4a04      	ldr	r2, [pc, #16]	@ (80048b4 <HAL_IncTick+0x24>)
 80048a2:	6013      	str	r3, [r2, #0]
}
 80048a4:	bf00      	nop
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
 80048ae:	bf00      	nop
 80048b0:	20000020 	.word	0x20000020
 80048b4:	20001020 	.word	0x20001020

080048b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80048b8:	b480      	push	{r7}
 80048ba:	af00      	add	r7, sp, #0
  return uwTick;
 80048bc:	4b03      	ldr	r3, [pc, #12]	@ (80048cc <HAL_GetTick+0x14>)
 80048be:	681b      	ldr	r3, [r3, #0]
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	20001020 	.word	0x20001020

080048d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80048d8:	f7ff ffee 	bl	80048b8 <HAL_GetTick>
 80048dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048e8:	d005      	beq.n	80048f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80048ea:	4b0a      	ldr	r3, [pc, #40]	@ (8004914 <HAL_Delay+0x44>)
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	461a      	mov	r2, r3
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	4413      	add	r3, r2
 80048f4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80048f6:	bf00      	nop
 80048f8:	f7ff ffde 	bl	80048b8 <HAL_GetTick>
 80048fc:	4602      	mov	r2, r0
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	1ad3      	subs	r3, r2, r3
 8004902:	68fa      	ldr	r2, [r7, #12]
 8004904:	429a      	cmp	r2, r3
 8004906:	d8f7      	bhi.n	80048f8 <HAL_Delay+0x28>
  {
  }
}
 8004908:	bf00      	nop
 800490a:	bf00      	nop
 800490c:	3710      	adds	r7, #16
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	20000020 	.word	0x20000020

08004918 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004918:	b480      	push	{r7}
 800491a:	b085      	sub	sp, #20
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f003 0307 	and.w	r3, r3, #7
 8004926:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004928:	4b0c      	ldr	r3, [pc, #48]	@ (800495c <__NVIC_SetPriorityGrouping+0x44>)
 800492a:	68db      	ldr	r3, [r3, #12]
 800492c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800492e:	68ba      	ldr	r2, [r7, #8]
 8004930:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004934:	4013      	ands	r3, r2
 8004936:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004940:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004944:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004948:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800494a:	4a04      	ldr	r2, [pc, #16]	@ (800495c <__NVIC_SetPriorityGrouping+0x44>)
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	60d3      	str	r3, [r2, #12]
}
 8004950:	bf00      	nop
 8004952:	3714      	adds	r7, #20
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr
 800495c:	e000ed00 	.word	0xe000ed00

08004960 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004960:	b480      	push	{r7}
 8004962:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004964:	4b04      	ldr	r3, [pc, #16]	@ (8004978 <__NVIC_GetPriorityGrouping+0x18>)
 8004966:	68db      	ldr	r3, [r3, #12]
 8004968:	0a1b      	lsrs	r3, r3, #8
 800496a:	f003 0307 	and.w	r3, r3, #7
}
 800496e:	4618      	mov	r0, r3
 8004970:	46bd      	mov	sp, r7
 8004972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004976:	4770      	bx	lr
 8004978:	e000ed00 	.word	0xe000ed00

0800497c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
 8004982:	4603      	mov	r3, r0
 8004984:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800498a:	2b00      	cmp	r3, #0
 800498c:	db0b      	blt.n	80049a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800498e:	79fb      	ldrb	r3, [r7, #7]
 8004990:	f003 021f 	and.w	r2, r3, #31
 8004994:	4907      	ldr	r1, [pc, #28]	@ (80049b4 <__NVIC_EnableIRQ+0x38>)
 8004996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800499a:	095b      	lsrs	r3, r3, #5
 800499c:	2001      	movs	r0, #1
 800499e:	fa00 f202 	lsl.w	r2, r0, r2
 80049a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80049a6:	bf00      	nop
 80049a8:	370c      	adds	r7, #12
 80049aa:	46bd      	mov	sp, r7
 80049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b0:	4770      	bx	lr
 80049b2:	bf00      	nop
 80049b4:	e000e100 	.word	0xe000e100

080049b8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
 80049be:	4603      	mov	r3, r0
 80049c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	db12      	blt.n	80049f0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049ca:	79fb      	ldrb	r3, [r7, #7]
 80049cc:	f003 021f 	and.w	r2, r3, #31
 80049d0:	490a      	ldr	r1, [pc, #40]	@ (80049fc <__NVIC_DisableIRQ+0x44>)
 80049d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049d6:	095b      	lsrs	r3, r3, #5
 80049d8:	2001      	movs	r0, #1
 80049da:	fa00 f202 	lsl.w	r2, r0, r2
 80049de:	3320      	adds	r3, #32
 80049e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80049e4:	f3bf 8f4f 	dsb	sy
}
 80049e8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80049ea:	f3bf 8f6f 	isb	sy
}
 80049ee:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80049f0:	bf00      	nop
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr
 80049fc:	e000e100 	.word	0xe000e100

08004a00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	4603      	mov	r3, r0
 8004a08:	6039      	str	r1, [r7, #0]
 8004a0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	db0a      	blt.n	8004a2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	b2da      	uxtb	r2, r3
 8004a18:	490c      	ldr	r1, [pc, #48]	@ (8004a4c <__NVIC_SetPriority+0x4c>)
 8004a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a1e:	0112      	lsls	r2, r2, #4
 8004a20:	b2d2      	uxtb	r2, r2
 8004a22:	440b      	add	r3, r1
 8004a24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004a28:	e00a      	b.n	8004a40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	b2da      	uxtb	r2, r3
 8004a2e:	4908      	ldr	r1, [pc, #32]	@ (8004a50 <__NVIC_SetPriority+0x50>)
 8004a30:	79fb      	ldrb	r3, [r7, #7]
 8004a32:	f003 030f 	and.w	r3, r3, #15
 8004a36:	3b04      	subs	r3, #4
 8004a38:	0112      	lsls	r2, r2, #4
 8004a3a:	b2d2      	uxtb	r2, r2
 8004a3c:	440b      	add	r3, r1
 8004a3e:	761a      	strb	r2, [r3, #24]
}
 8004a40:	bf00      	nop
 8004a42:	370c      	adds	r7, #12
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr
 8004a4c:	e000e100 	.word	0xe000e100
 8004a50:	e000ed00 	.word	0xe000ed00

08004a54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b089      	sub	sp, #36	@ 0x24
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	60f8      	str	r0, [r7, #12]
 8004a5c:	60b9      	str	r1, [r7, #8]
 8004a5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	f003 0307 	and.w	r3, r3, #7
 8004a66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	f1c3 0307 	rsb	r3, r3, #7
 8004a6e:	2b04      	cmp	r3, #4
 8004a70:	bf28      	it	cs
 8004a72:	2304      	movcs	r3, #4
 8004a74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a76:	69fb      	ldr	r3, [r7, #28]
 8004a78:	3304      	adds	r3, #4
 8004a7a:	2b06      	cmp	r3, #6
 8004a7c:	d902      	bls.n	8004a84 <NVIC_EncodePriority+0x30>
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	3b03      	subs	r3, #3
 8004a82:	e000      	b.n	8004a86 <NVIC_EncodePriority+0x32>
 8004a84:	2300      	movs	r3, #0
 8004a86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a88:	f04f 32ff 	mov.w	r2, #4294967295
 8004a8c:	69bb      	ldr	r3, [r7, #24]
 8004a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a92:	43da      	mvns	r2, r3
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	401a      	ands	r2, r3
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004a9c:	f04f 31ff 	mov.w	r1, #4294967295
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	fa01 f303 	lsl.w	r3, r1, r3
 8004aa6:	43d9      	mvns	r1, r3
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004aac:	4313      	orrs	r3, r2
         );
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3724      	adds	r7, #36	@ 0x24
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr
	...

08004abc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8004abc:	b480      	push	{r7}
 8004abe:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8004ac0:	f3bf 8f4f 	dsb	sy
}
 8004ac4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004ac6:	4b06      	ldr	r3, [pc, #24]	@ (8004ae0 <__NVIC_SystemReset+0x24>)
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004ace:	4904      	ldr	r1, [pc, #16]	@ (8004ae0 <__NVIC_SystemReset+0x24>)
 8004ad0:	4b04      	ldr	r3, [pc, #16]	@ (8004ae4 <__NVIC_SystemReset+0x28>)
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8004ad6:	f3bf 8f4f 	dsb	sy
}
 8004ada:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8004adc:	bf00      	nop
 8004ade:	e7fd      	b.n	8004adc <__NVIC_SystemReset+0x20>
 8004ae0:	e000ed00 	.word	0xe000ed00
 8004ae4:	05fa0004 	.word	0x05fa0004

08004ae8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b082      	sub	sp, #8
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	3b01      	subs	r3, #1
 8004af4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004af8:	d301      	bcc.n	8004afe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004afa:	2301      	movs	r3, #1
 8004afc:	e00f      	b.n	8004b1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004afe:	4a0a      	ldr	r2, [pc, #40]	@ (8004b28 <SysTick_Config+0x40>)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	3b01      	subs	r3, #1
 8004b04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004b06:	210f      	movs	r1, #15
 8004b08:	f04f 30ff 	mov.w	r0, #4294967295
 8004b0c:	f7ff ff78 	bl	8004a00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004b10:	4b05      	ldr	r3, [pc, #20]	@ (8004b28 <SysTick_Config+0x40>)
 8004b12:	2200      	movs	r2, #0
 8004b14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004b16:	4b04      	ldr	r3, [pc, #16]	@ (8004b28 <SysTick_Config+0x40>)
 8004b18:	2207      	movs	r2, #7
 8004b1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004b1c:	2300      	movs	r3, #0
}
 8004b1e:	4618      	mov	r0, r3
 8004b20:	3708      	adds	r7, #8
 8004b22:	46bd      	mov	sp, r7
 8004b24:	bd80      	pop	{r7, pc}
 8004b26:	bf00      	nop
 8004b28:	e000e010 	.word	0xe000e010

08004b2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b082      	sub	sp, #8
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	f7ff feef 	bl	8004918 <__NVIC_SetPriorityGrouping>
}
 8004b3a:	bf00      	nop
 8004b3c:	3708      	adds	r7, #8
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}

08004b42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004b42:	b580      	push	{r7, lr}
 8004b44:	b086      	sub	sp, #24
 8004b46:	af00      	add	r7, sp, #0
 8004b48:	4603      	mov	r3, r0
 8004b4a:	60b9      	str	r1, [r7, #8]
 8004b4c:	607a      	str	r2, [r7, #4]
 8004b4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004b50:	2300      	movs	r3, #0
 8004b52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004b54:	f7ff ff04 	bl	8004960 <__NVIC_GetPriorityGrouping>
 8004b58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b5a:	687a      	ldr	r2, [r7, #4]
 8004b5c:	68b9      	ldr	r1, [r7, #8]
 8004b5e:	6978      	ldr	r0, [r7, #20]
 8004b60:	f7ff ff78 	bl	8004a54 <NVIC_EncodePriority>
 8004b64:	4602      	mov	r2, r0
 8004b66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b6a:	4611      	mov	r1, r2
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f7ff ff47 	bl	8004a00 <__NVIC_SetPriority>
}
 8004b72:	bf00      	nop
 8004b74:	3718      	adds	r7, #24
 8004b76:	46bd      	mov	sp, r7
 8004b78:	bd80      	pop	{r7, pc}

08004b7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b7a:	b580      	push	{r7, lr}
 8004b7c:	b082      	sub	sp, #8
 8004b7e:	af00      	add	r7, sp, #0
 8004b80:	4603      	mov	r3, r0
 8004b82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b88:	4618      	mov	r0, r3
 8004b8a:	f7ff fef7 	bl	800497c <__NVIC_EnableIRQ>
}
 8004b8e:	bf00      	nop
 8004b90:	3708      	adds	r7, #8
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}

08004b96 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004b96:	b580      	push	{r7, lr}
 8004b98:	b082      	sub	sp, #8
 8004b9a:	af00      	add	r7, sp, #0
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004ba0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	f7ff ff07 	bl	80049b8 <__NVIC_DisableIRQ>
}
 8004baa:	bf00      	nop
 8004bac:	3708      	adds	r7, #8
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}

08004bb2 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8004bb2:	b580      	push	{r7, lr}
 8004bb4:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8004bb6:	f7ff ff81 	bl	8004abc <__NVIC_SystemReset>

08004bba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004bba:	b580      	push	{r7, lr}
 8004bbc:	b082      	sub	sp, #8
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004bc2:	6878      	ldr	r0, [r7, #4]
 8004bc4:	f7ff ff90 	bl	8004ae8 <SysTick_Config>
 8004bc8:	4603      	mov	r3, r0
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	3708      	adds	r7, #8
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	bd80      	pop	{r7, pc}
	...

08004bd4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b086      	sub	sp, #24
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004be0:	f7ff fe6a 	bl	80048b8 <HAL_GetTick>
 8004be4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d101      	bne.n	8004bf0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	e099      	b.n	8004d24 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2202      	movs	r2, #2
 8004bf4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	681a      	ldr	r2, [r3, #0]
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	f022 0201 	bic.w	r2, r2, #1
 8004c0e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c10:	e00f      	b.n	8004c32 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004c12:	f7ff fe51 	bl	80048b8 <HAL_GetTick>
 8004c16:	4602      	mov	r2, r0
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	1ad3      	subs	r3, r2, r3
 8004c1c:	2b05      	cmp	r3, #5
 8004c1e:	d908      	bls.n	8004c32 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2220      	movs	r2, #32
 8004c24:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2203      	movs	r2, #3
 8004c2a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004c2e:	2303      	movs	r3, #3
 8004c30:	e078      	b.n	8004d24 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0301 	and.w	r3, r3, #1
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d1e8      	bne.n	8004c12 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004c48:	697a      	ldr	r2, [r7, #20]
 8004c4a:	4b38      	ldr	r3, [pc, #224]	@ (8004d2c <HAL_DMA_Init+0x158>)
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	685a      	ldr	r2, [r3, #4]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	691b      	ldr	r3, [r3, #16]
 8004c64:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004c6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	699b      	ldr	r3, [r3, #24]
 8004c70:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004c76:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6a1b      	ldr	r3, [r3, #32]
 8004c7c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004c7e:	697a      	ldr	r2, [r7, #20]
 8004c80:	4313      	orrs	r3, r2
 8004c82:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c88:	2b04      	cmp	r3, #4
 8004c8a:	d107      	bne.n	8004c9c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c94:	4313      	orrs	r3, r2
 8004c96:	697a      	ldr	r2, [r7, #20]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	697a      	ldr	r2, [r7, #20]
 8004ca2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	695b      	ldr	r3, [r3, #20]
 8004caa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	f023 0307 	bic.w	r3, r3, #7
 8004cb2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb8:	697a      	ldr	r2, [r7, #20]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc2:	2b04      	cmp	r3, #4
 8004cc4:	d117      	bne.n	8004cf6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cca:	697a      	ldr	r2, [r7, #20]
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d00e      	beq.n	8004cf6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f000 fa6f 	bl	80051bc <DMA_CheckFifoParam>
 8004cde:	4603      	mov	r3, r0
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d008      	beq.n	8004cf6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2240      	movs	r2, #64	@ 0x40
 8004ce8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	2201      	movs	r2, #1
 8004cee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	e016      	b.n	8004d24 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	697a      	ldr	r2, [r7, #20]
 8004cfc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f000 fa26 	bl	8005150 <DMA_CalcBaseAndBitshift>
 8004d04:	4603      	mov	r3, r0
 8004d06:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d0c:	223f      	movs	r2, #63	@ 0x3f
 8004d0e:	409a      	lsls	r2, r3
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2201      	movs	r2, #1
 8004d1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004d22:	2300      	movs	r3, #0
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3718      	adds	r7, #24
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	bd80      	pop	{r7, pc}
 8004d2c:	f010803f 	.word	0xf010803f

08004d30 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b086      	sub	sp, #24
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	60f8      	str	r0, [r7, #12]
 8004d38:	60b9      	str	r1, [r7, #8]
 8004d3a:	607a      	str	r2, [r7, #4]
 8004d3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d3e:	2300      	movs	r3, #0
 8004d40:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d46:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d101      	bne.n	8004d56 <HAL_DMA_Start_IT+0x26>
 8004d52:	2302      	movs	r3, #2
 8004d54:	e040      	b.n	8004dd8 <HAL_DMA_Start_IT+0xa8>
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2201      	movs	r2, #1
 8004d5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	2b01      	cmp	r3, #1
 8004d68:	d12f      	bne.n	8004dca <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2202      	movs	r2, #2
 8004d6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	2200      	movs	r2, #0
 8004d76:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	68b9      	ldr	r1, [r7, #8]
 8004d7e:	68f8      	ldr	r0, [r7, #12]
 8004d80:	f000 f9b8 	bl	80050f4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d88:	223f      	movs	r2, #63	@ 0x3f
 8004d8a:	409a      	lsls	r2, r3
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f042 0216 	orr.w	r2, r2, #22
 8004d9e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d007      	beq.n	8004db8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f042 0208 	orr.w	r2, r2, #8
 8004db6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f042 0201 	orr.w	r2, r2, #1
 8004dc6:	601a      	str	r2, [r3, #0]
 8004dc8:	e005      	b.n	8004dd6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004dd2:	2302      	movs	r3, #2
 8004dd4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004dd6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3718      	adds	r7, #24
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b086      	sub	sp, #24
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004de8:	2300      	movs	r3, #0
 8004dea:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004dec:	4b8e      	ldr	r3, [pc, #568]	@ (8005028 <HAL_DMA_IRQHandler+0x248>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a8e      	ldr	r2, [pc, #568]	@ (800502c <HAL_DMA_IRQHandler+0x24c>)
 8004df2:	fba2 2303 	umull	r2, r3, r2, r3
 8004df6:	0a9b      	lsrs	r3, r3, #10
 8004df8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dfe:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e0a:	2208      	movs	r2, #8
 8004e0c:	409a      	lsls	r2, r3
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	4013      	ands	r3, r2
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d01a      	beq.n	8004e4c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f003 0304 	and.w	r3, r3, #4
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d013      	beq.n	8004e4c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f022 0204 	bic.w	r2, r2, #4
 8004e32:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e38:	2208      	movs	r2, #8
 8004e3a:	409a      	lsls	r2, r3
 8004e3c:	693b      	ldr	r3, [r7, #16]
 8004e3e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e44:	f043 0201 	orr.w	r2, r3, #1
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e50:	2201      	movs	r2, #1
 8004e52:	409a      	lsls	r2, r3
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	4013      	ands	r3, r2
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d012      	beq.n	8004e82 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	695b      	ldr	r3, [r3, #20]
 8004e62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d00b      	beq.n	8004e82 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e6e:	2201      	movs	r2, #1
 8004e70:	409a      	lsls	r2, r3
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e7a:	f043 0202 	orr.w	r2, r3, #2
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e86:	2204      	movs	r2, #4
 8004e88:	409a      	lsls	r2, r3
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d012      	beq.n	8004eb8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0302 	and.w	r3, r3, #2
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d00b      	beq.n	8004eb8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ea4:	2204      	movs	r2, #4
 8004ea6:	409a      	lsls	r2, r3
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eb0:	f043 0204 	orr.w	r2, r3, #4
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ebc:	2210      	movs	r2, #16
 8004ebe:	409a      	lsls	r2, r3
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	4013      	ands	r3, r2
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d043      	beq.n	8004f50 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f003 0308 	and.w	r3, r3, #8
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d03c      	beq.n	8004f50 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004eda:	2210      	movs	r2, #16
 8004edc:	409a      	lsls	r2, r3
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d018      	beq.n	8004f22 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d108      	bne.n	8004f10 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d024      	beq.n	8004f50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f0a:	6878      	ldr	r0, [r7, #4]
 8004f0c:	4798      	blx	r3
 8004f0e:	e01f      	b.n	8004f50 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d01b      	beq.n	8004f50 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	4798      	blx	r3
 8004f20:	e016      	b.n	8004f50 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d107      	bne.n	8004f40 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f022 0208 	bic.w	r2, r2, #8
 8004f3e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d003      	beq.n	8004f50 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f54:	2220      	movs	r2, #32
 8004f56:	409a      	lsls	r2, r3
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	4013      	ands	r3, r2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	f000 808f 	beq.w	8005080 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 0310 	and.w	r3, r3, #16
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	f000 8087 	beq.w	8005080 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004f76:	2220      	movs	r2, #32
 8004f78:	409a      	lsls	r2, r3
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	2b05      	cmp	r3, #5
 8004f88:	d136      	bne.n	8004ff8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f022 0216 	bic.w	r2, r2, #22
 8004f98:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	695a      	ldr	r2, [r3, #20]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004fa8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d103      	bne.n	8004fba <HAL_DMA_IRQHandler+0x1da>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d007      	beq.n	8004fca <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f022 0208 	bic.w	r2, r2, #8
 8004fc8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004fce:	223f      	movs	r2, #63	@ 0x3f
 8004fd0:	409a      	lsls	r2, r3
 8004fd2:	693b      	ldr	r3, [r7, #16]
 8004fd4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2201      	movs	r2, #1
 8004fda:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d07e      	beq.n	80050ec <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	4798      	blx	r3
        }
        return;
 8004ff6:	e079      	b.n	80050ec <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005002:	2b00      	cmp	r3, #0
 8005004:	d01d      	beq.n	8005042 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d10d      	bne.n	8005030 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005018:	2b00      	cmp	r3, #0
 800501a:	d031      	beq.n	8005080 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	4798      	blx	r3
 8005024:	e02c      	b.n	8005080 <HAL_DMA_IRQHandler+0x2a0>
 8005026:	bf00      	nop
 8005028:	20000018 	.word	0x20000018
 800502c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005034:	2b00      	cmp	r3, #0
 8005036:	d023      	beq.n	8005080 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800503c:	6878      	ldr	r0, [r7, #4]
 800503e:	4798      	blx	r3
 8005040:	e01e      	b.n	8005080 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800504c:	2b00      	cmp	r3, #0
 800504e:	d10f      	bne.n	8005070 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f022 0210 	bic.w	r2, r2, #16
 800505e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2201      	movs	r2, #1
 8005064:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2200      	movs	r2, #0
 800506c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005074:	2b00      	cmp	r3, #0
 8005076:	d003      	beq.n	8005080 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800507c:	6878      	ldr	r0, [r7, #4]
 800507e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005084:	2b00      	cmp	r3, #0
 8005086:	d032      	beq.n	80050ee <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800508c:	f003 0301 	and.w	r3, r3, #1
 8005090:	2b00      	cmp	r3, #0
 8005092:	d022      	beq.n	80050da <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2205      	movs	r2, #5
 8005098:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f022 0201 	bic.w	r2, r2, #1
 80050aa:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	3301      	adds	r3, #1
 80050b0:	60bb      	str	r3, [r7, #8]
 80050b2:	697a      	ldr	r2, [r7, #20]
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d307      	bcc.n	80050c8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0301 	and.w	r3, r3, #1
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d1f2      	bne.n	80050ac <HAL_DMA_IRQHandler+0x2cc>
 80050c6:	e000      	b.n	80050ca <HAL_DMA_IRQHandler+0x2ea>
          break;
 80050c8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2201      	movs	r2, #1
 80050ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2200      	movs	r2, #0
 80050d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d005      	beq.n	80050ee <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80050e6:	6878      	ldr	r0, [r7, #4]
 80050e8:	4798      	blx	r3
 80050ea:	e000      	b.n	80050ee <HAL_DMA_IRQHandler+0x30e>
        return;
 80050ec:	bf00      	nop
    }
  }
}
 80050ee:	3718      	adds	r7, #24
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}

080050f4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80050f4:	b480      	push	{r7}
 80050f6:	b085      	sub	sp, #20
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	60f8      	str	r0, [r7, #12]
 80050fc:	60b9      	str	r1, [r7, #8]
 80050fe:	607a      	str	r2, [r7, #4]
 8005100:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005110:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	683a      	ldr	r2, [r7, #0]
 8005118:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	689b      	ldr	r3, [r3, #8]
 800511e:	2b40      	cmp	r3, #64	@ 0x40
 8005120:	d108      	bne.n	8005134 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	68ba      	ldr	r2, [r7, #8]
 8005130:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005132:	e007      	b.n	8005144 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	68ba      	ldr	r2, [r7, #8]
 800513a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	687a      	ldr	r2, [r7, #4]
 8005142:	60da      	str	r2, [r3, #12]
}
 8005144:	bf00      	nop
 8005146:	3714      	adds	r7, #20
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005150:	b480      	push	{r7}
 8005152:	b085      	sub	sp, #20
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	b2db      	uxtb	r3, r3
 800515e:	3b10      	subs	r3, #16
 8005160:	4a14      	ldr	r2, [pc, #80]	@ (80051b4 <DMA_CalcBaseAndBitshift+0x64>)
 8005162:	fba2 2303 	umull	r2, r3, r2, r3
 8005166:	091b      	lsrs	r3, r3, #4
 8005168:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800516a:	4a13      	ldr	r2, [pc, #76]	@ (80051b8 <DMA_CalcBaseAndBitshift+0x68>)
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	4413      	add	r3, r2
 8005170:	781b      	ldrb	r3, [r3, #0]
 8005172:	461a      	mov	r2, r3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2b03      	cmp	r3, #3
 800517c:	d909      	bls.n	8005192 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005186:	f023 0303 	bic.w	r3, r3, #3
 800518a:	1d1a      	adds	r2, r3, #4
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	659a      	str	r2, [r3, #88]	@ 0x58
 8005190:	e007      	b.n	80051a2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800519a:	f023 0303 	bic.w	r3, r3, #3
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3714      	adds	r7, #20
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
 80051b2:	bf00      	nop
 80051b4:	aaaaaaab 	.word	0xaaaaaaab
 80051b8:	08011b94 	.word	0x08011b94

080051bc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80051bc:	b480      	push	{r7}
 80051be:	b085      	sub	sp, #20
 80051c0:	af00      	add	r7, sp, #0
 80051c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051c4:	2300      	movs	r3, #0
 80051c6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051cc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	699b      	ldr	r3, [r3, #24]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d11f      	bne.n	8005216 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	2b03      	cmp	r3, #3
 80051da:	d856      	bhi.n	800528a <DMA_CheckFifoParam+0xce>
 80051dc:	a201      	add	r2, pc, #4	@ (adr r2, 80051e4 <DMA_CheckFifoParam+0x28>)
 80051de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051e2:	bf00      	nop
 80051e4:	080051f5 	.word	0x080051f5
 80051e8:	08005207 	.word	0x08005207
 80051ec:	080051f5 	.word	0x080051f5
 80051f0:	0800528b 	.word	0x0800528b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d046      	beq.n	800528e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005204:	e043      	b.n	800528e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800520a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800520e:	d140      	bne.n	8005292 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005214:	e03d      	b.n	8005292 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	699b      	ldr	r3, [r3, #24]
 800521a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800521e:	d121      	bne.n	8005264 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	2b03      	cmp	r3, #3
 8005224:	d837      	bhi.n	8005296 <DMA_CheckFifoParam+0xda>
 8005226:	a201      	add	r2, pc, #4	@ (adr r2, 800522c <DMA_CheckFifoParam+0x70>)
 8005228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800522c:	0800523d 	.word	0x0800523d
 8005230:	08005243 	.word	0x08005243
 8005234:	0800523d 	.word	0x0800523d
 8005238:	08005255 	.word	0x08005255
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	73fb      	strb	r3, [r7, #15]
      break;
 8005240:	e030      	b.n	80052a4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005246:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800524a:	2b00      	cmp	r3, #0
 800524c:	d025      	beq.n	800529a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800524e:	2301      	movs	r3, #1
 8005250:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005252:	e022      	b.n	800529a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005258:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800525c:	d11f      	bne.n	800529e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005262:	e01c      	b.n	800529e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	2b02      	cmp	r3, #2
 8005268:	d903      	bls.n	8005272 <DMA_CheckFifoParam+0xb6>
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	2b03      	cmp	r3, #3
 800526e:	d003      	beq.n	8005278 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005270:	e018      	b.n	80052a4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	73fb      	strb	r3, [r7, #15]
      break;
 8005276:	e015      	b.n	80052a4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800527c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00e      	beq.n	80052a2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005284:	2301      	movs	r3, #1
 8005286:	73fb      	strb	r3, [r7, #15]
      break;
 8005288:	e00b      	b.n	80052a2 <DMA_CheckFifoParam+0xe6>
      break;
 800528a:	bf00      	nop
 800528c:	e00a      	b.n	80052a4 <DMA_CheckFifoParam+0xe8>
      break;
 800528e:	bf00      	nop
 8005290:	e008      	b.n	80052a4 <DMA_CheckFifoParam+0xe8>
      break;
 8005292:	bf00      	nop
 8005294:	e006      	b.n	80052a4 <DMA_CheckFifoParam+0xe8>
      break;
 8005296:	bf00      	nop
 8005298:	e004      	b.n	80052a4 <DMA_CheckFifoParam+0xe8>
      break;
 800529a:	bf00      	nop
 800529c:	e002      	b.n	80052a4 <DMA_CheckFifoParam+0xe8>
      break;   
 800529e:	bf00      	nop
 80052a0:	e000      	b.n	80052a4 <DMA_CheckFifoParam+0xe8>
      break;
 80052a2:	bf00      	nop
    }
  } 
  
  return status; 
 80052a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3714      	adds	r7, #20
 80052aa:	46bd      	mov	sp, r7
 80052ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b0:	4770      	bx	lr
 80052b2:	bf00      	nop

080052b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b089      	sub	sp, #36	@ 0x24
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80052be:	2300      	movs	r3, #0
 80052c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80052c2:	2300      	movs	r3, #0
 80052c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80052c6:	2300      	movs	r3, #0
 80052c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80052ca:	2300      	movs	r3, #0
 80052cc:	61fb      	str	r3, [r7, #28]
 80052ce:	e165      	b.n	800559c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80052d0:	2201      	movs	r2, #1
 80052d2:	69fb      	ldr	r3, [r7, #28]
 80052d4:	fa02 f303 	lsl.w	r3, r2, r3
 80052d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80052da:	683b      	ldr	r3, [r7, #0]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	697a      	ldr	r2, [r7, #20]
 80052e0:	4013      	ands	r3, r2
 80052e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80052e4:	693a      	ldr	r2, [r7, #16]
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	429a      	cmp	r2, r3
 80052ea:	f040 8154 	bne.w	8005596 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	f003 0303 	and.w	r3, r3, #3
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d005      	beq.n	8005306 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005302:	2b02      	cmp	r3, #2
 8005304:	d130      	bne.n	8005368 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	005b      	lsls	r3, r3, #1
 8005310:	2203      	movs	r2, #3
 8005312:	fa02 f303 	lsl.w	r3, r2, r3
 8005316:	43db      	mvns	r3, r3
 8005318:	69ba      	ldr	r2, [r7, #24]
 800531a:	4013      	ands	r3, r2
 800531c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	68da      	ldr	r2, [r3, #12]
 8005322:	69fb      	ldr	r3, [r7, #28]
 8005324:	005b      	lsls	r3, r3, #1
 8005326:	fa02 f303 	lsl.w	r3, r2, r3
 800532a:	69ba      	ldr	r2, [r7, #24]
 800532c:	4313      	orrs	r3, r2
 800532e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	69ba      	ldr	r2, [r7, #24]
 8005334:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	685b      	ldr	r3, [r3, #4]
 800533a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800533c:	2201      	movs	r2, #1
 800533e:	69fb      	ldr	r3, [r7, #28]
 8005340:	fa02 f303 	lsl.w	r3, r2, r3
 8005344:	43db      	mvns	r3, r3
 8005346:	69ba      	ldr	r2, [r7, #24]
 8005348:	4013      	ands	r3, r2
 800534a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	091b      	lsrs	r3, r3, #4
 8005352:	f003 0201 	and.w	r2, r3, #1
 8005356:	69fb      	ldr	r3, [r7, #28]
 8005358:	fa02 f303 	lsl.w	r3, r2, r3
 800535c:	69ba      	ldr	r2, [r7, #24]
 800535e:	4313      	orrs	r3, r2
 8005360:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	69ba      	ldr	r2, [r7, #24]
 8005366:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	f003 0303 	and.w	r3, r3, #3
 8005370:	2b03      	cmp	r3, #3
 8005372:	d017      	beq.n	80053a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800537a:	69fb      	ldr	r3, [r7, #28]
 800537c:	005b      	lsls	r3, r3, #1
 800537e:	2203      	movs	r2, #3
 8005380:	fa02 f303 	lsl.w	r3, r2, r3
 8005384:	43db      	mvns	r3, r3
 8005386:	69ba      	ldr	r2, [r7, #24]
 8005388:	4013      	ands	r3, r2
 800538a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	689a      	ldr	r2, [r3, #8]
 8005390:	69fb      	ldr	r3, [r7, #28]
 8005392:	005b      	lsls	r3, r3, #1
 8005394:	fa02 f303 	lsl.w	r3, r2, r3
 8005398:	69ba      	ldr	r2, [r7, #24]
 800539a:	4313      	orrs	r3, r2
 800539c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	69ba      	ldr	r2, [r7, #24]
 80053a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	f003 0303 	and.w	r3, r3, #3
 80053ac:	2b02      	cmp	r3, #2
 80053ae:	d123      	bne.n	80053f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	08da      	lsrs	r2, r3, #3
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	3208      	adds	r2, #8
 80053b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80053be:	69fb      	ldr	r3, [r7, #28]
 80053c0:	f003 0307 	and.w	r3, r3, #7
 80053c4:	009b      	lsls	r3, r3, #2
 80053c6:	220f      	movs	r2, #15
 80053c8:	fa02 f303 	lsl.w	r3, r2, r3
 80053cc:	43db      	mvns	r3, r3
 80053ce:	69ba      	ldr	r2, [r7, #24]
 80053d0:	4013      	ands	r3, r2
 80053d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	691a      	ldr	r2, [r3, #16]
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	f003 0307 	and.w	r3, r3, #7
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	fa02 f303 	lsl.w	r3, r2, r3
 80053e4:	69ba      	ldr	r2, [r7, #24]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	08da      	lsrs	r2, r3, #3
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	3208      	adds	r2, #8
 80053f2:	69b9      	ldr	r1, [r7, #24]
 80053f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80053fe:	69fb      	ldr	r3, [r7, #28]
 8005400:	005b      	lsls	r3, r3, #1
 8005402:	2203      	movs	r2, #3
 8005404:	fa02 f303 	lsl.w	r3, r2, r3
 8005408:	43db      	mvns	r3, r3
 800540a:	69ba      	ldr	r2, [r7, #24]
 800540c:	4013      	ands	r3, r2
 800540e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	f003 0203 	and.w	r2, r3, #3
 8005418:	69fb      	ldr	r3, [r7, #28]
 800541a:	005b      	lsls	r3, r3, #1
 800541c:	fa02 f303 	lsl.w	r3, r2, r3
 8005420:	69ba      	ldr	r2, [r7, #24]
 8005422:	4313      	orrs	r3, r2
 8005424:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	69ba      	ldr	r2, [r7, #24]
 800542a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005434:	2b00      	cmp	r3, #0
 8005436:	f000 80ae 	beq.w	8005596 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800543a:	2300      	movs	r3, #0
 800543c:	60fb      	str	r3, [r7, #12]
 800543e:	4b5d      	ldr	r3, [pc, #372]	@ (80055b4 <HAL_GPIO_Init+0x300>)
 8005440:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005442:	4a5c      	ldr	r2, [pc, #368]	@ (80055b4 <HAL_GPIO_Init+0x300>)
 8005444:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005448:	6453      	str	r3, [r2, #68]	@ 0x44
 800544a:	4b5a      	ldr	r3, [pc, #360]	@ (80055b4 <HAL_GPIO_Init+0x300>)
 800544c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800544e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005452:	60fb      	str	r3, [r7, #12]
 8005454:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005456:	4a58      	ldr	r2, [pc, #352]	@ (80055b8 <HAL_GPIO_Init+0x304>)
 8005458:	69fb      	ldr	r3, [r7, #28]
 800545a:	089b      	lsrs	r3, r3, #2
 800545c:	3302      	adds	r3, #2
 800545e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005462:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005464:	69fb      	ldr	r3, [r7, #28]
 8005466:	f003 0303 	and.w	r3, r3, #3
 800546a:	009b      	lsls	r3, r3, #2
 800546c:	220f      	movs	r2, #15
 800546e:	fa02 f303 	lsl.w	r3, r2, r3
 8005472:	43db      	mvns	r3, r3
 8005474:	69ba      	ldr	r2, [r7, #24]
 8005476:	4013      	ands	r3, r2
 8005478:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	4a4f      	ldr	r2, [pc, #316]	@ (80055bc <HAL_GPIO_Init+0x308>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d025      	beq.n	80054ce <HAL_GPIO_Init+0x21a>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	4a4e      	ldr	r2, [pc, #312]	@ (80055c0 <HAL_GPIO_Init+0x30c>)
 8005486:	4293      	cmp	r3, r2
 8005488:	d01f      	beq.n	80054ca <HAL_GPIO_Init+0x216>
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	4a4d      	ldr	r2, [pc, #308]	@ (80055c4 <HAL_GPIO_Init+0x310>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d019      	beq.n	80054c6 <HAL_GPIO_Init+0x212>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	4a4c      	ldr	r2, [pc, #304]	@ (80055c8 <HAL_GPIO_Init+0x314>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d013      	beq.n	80054c2 <HAL_GPIO_Init+0x20e>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	4a4b      	ldr	r2, [pc, #300]	@ (80055cc <HAL_GPIO_Init+0x318>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d00d      	beq.n	80054be <HAL_GPIO_Init+0x20a>
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	4a4a      	ldr	r2, [pc, #296]	@ (80055d0 <HAL_GPIO_Init+0x31c>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d007      	beq.n	80054ba <HAL_GPIO_Init+0x206>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	4a49      	ldr	r2, [pc, #292]	@ (80055d4 <HAL_GPIO_Init+0x320>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d101      	bne.n	80054b6 <HAL_GPIO_Init+0x202>
 80054b2:	2306      	movs	r3, #6
 80054b4:	e00c      	b.n	80054d0 <HAL_GPIO_Init+0x21c>
 80054b6:	2307      	movs	r3, #7
 80054b8:	e00a      	b.n	80054d0 <HAL_GPIO_Init+0x21c>
 80054ba:	2305      	movs	r3, #5
 80054bc:	e008      	b.n	80054d0 <HAL_GPIO_Init+0x21c>
 80054be:	2304      	movs	r3, #4
 80054c0:	e006      	b.n	80054d0 <HAL_GPIO_Init+0x21c>
 80054c2:	2303      	movs	r3, #3
 80054c4:	e004      	b.n	80054d0 <HAL_GPIO_Init+0x21c>
 80054c6:	2302      	movs	r3, #2
 80054c8:	e002      	b.n	80054d0 <HAL_GPIO_Init+0x21c>
 80054ca:	2301      	movs	r3, #1
 80054cc:	e000      	b.n	80054d0 <HAL_GPIO_Init+0x21c>
 80054ce:	2300      	movs	r3, #0
 80054d0:	69fa      	ldr	r2, [r7, #28]
 80054d2:	f002 0203 	and.w	r2, r2, #3
 80054d6:	0092      	lsls	r2, r2, #2
 80054d8:	4093      	lsls	r3, r2
 80054da:	69ba      	ldr	r2, [r7, #24]
 80054dc:	4313      	orrs	r3, r2
 80054de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80054e0:	4935      	ldr	r1, [pc, #212]	@ (80055b8 <HAL_GPIO_Init+0x304>)
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	089b      	lsrs	r3, r3, #2
 80054e6:	3302      	adds	r3, #2
 80054e8:	69ba      	ldr	r2, [r7, #24]
 80054ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80054ee:	4b3a      	ldr	r3, [pc, #232]	@ (80055d8 <HAL_GPIO_Init+0x324>)
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	43db      	mvns	r3, r3
 80054f8:	69ba      	ldr	r2, [r7, #24]
 80054fa:	4013      	ands	r3, r2
 80054fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005506:	2b00      	cmp	r3, #0
 8005508:	d003      	beq.n	8005512 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800550a:	69ba      	ldr	r2, [r7, #24]
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	4313      	orrs	r3, r2
 8005510:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005512:	4a31      	ldr	r2, [pc, #196]	@ (80055d8 <HAL_GPIO_Init+0x324>)
 8005514:	69bb      	ldr	r3, [r7, #24]
 8005516:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005518:	4b2f      	ldr	r3, [pc, #188]	@ (80055d8 <HAL_GPIO_Init+0x324>)
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	43db      	mvns	r3, r3
 8005522:	69ba      	ldr	r2, [r7, #24]
 8005524:	4013      	ands	r3, r2
 8005526:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005530:	2b00      	cmp	r3, #0
 8005532:	d003      	beq.n	800553c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005534:	69ba      	ldr	r2, [r7, #24]
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	4313      	orrs	r3, r2
 800553a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800553c:	4a26      	ldr	r2, [pc, #152]	@ (80055d8 <HAL_GPIO_Init+0x324>)
 800553e:	69bb      	ldr	r3, [r7, #24]
 8005540:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005542:	4b25      	ldr	r3, [pc, #148]	@ (80055d8 <HAL_GPIO_Init+0x324>)
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005548:	693b      	ldr	r3, [r7, #16]
 800554a:	43db      	mvns	r3, r3
 800554c:	69ba      	ldr	r2, [r7, #24]
 800554e:	4013      	ands	r3, r2
 8005550:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800555a:	2b00      	cmp	r3, #0
 800555c:	d003      	beq.n	8005566 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800555e:	69ba      	ldr	r2, [r7, #24]
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	4313      	orrs	r3, r2
 8005564:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005566:	4a1c      	ldr	r2, [pc, #112]	@ (80055d8 <HAL_GPIO_Init+0x324>)
 8005568:	69bb      	ldr	r3, [r7, #24]
 800556a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800556c:	4b1a      	ldr	r3, [pc, #104]	@ (80055d8 <HAL_GPIO_Init+0x324>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	43db      	mvns	r3, r3
 8005576:	69ba      	ldr	r2, [r7, #24]
 8005578:	4013      	ands	r3, r2
 800557a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	685b      	ldr	r3, [r3, #4]
 8005580:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005584:	2b00      	cmp	r3, #0
 8005586:	d003      	beq.n	8005590 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005588:	69ba      	ldr	r2, [r7, #24]
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	4313      	orrs	r3, r2
 800558e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005590:	4a11      	ldr	r2, [pc, #68]	@ (80055d8 <HAL_GPIO_Init+0x324>)
 8005592:	69bb      	ldr	r3, [r7, #24]
 8005594:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005596:	69fb      	ldr	r3, [r7, #28]
 8005598:	3301      	adds	r3, #1
 800559a:	61fb      	str	r3, [r7, #28]
 800559c:	69fb      	ldr	r3, [r7, #28]
 800559e:	2b0f      	cmp	r3, #15
 80055a0:	f67f ae96 	bls.w	80052d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80055a4:	bf00      	nop
 80055a6:	bf00      	nop
 80055a8:	3724      	adds	r7, #36	@ 0x24
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr
 80055b2:	bf00      	nop
 80055b4:	40023800 	.word	0x40023800
 80055b8:	40013800 	.word	0x40013800
 80055bc:	40020000 	.word	0x40020000
 80055c0:	40020400 	.word	0x40020400
 80055c4:	40020800 	.word	0x40020800
 80055c8:	40020c00 	.word	0x40020c00
 80055cc:	40021000 	.word	0x40021000
 80055d0:	40021400 	.word	0x40021400
 80055d4:	40021800 	.word	0x40021800
 80055d8:	40013c00 	.word	0x40013c00

080055dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80055dc:	b480      	push	{r7}
 80055de:	b085      	sub	sp, #20
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	460b      	mov	r3, r1
 80055e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	691a      	ldr	r2, [r3, #16]
 80055ec:	887b      	ldrh	r3, [r7, #2]
 80055ee:	4013      	ands	r3, r2
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d002      	beq.n	80055fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80055f4:	2301      	movs	r3, #1
 80055f6:	73fb      	strb	r3, [r7, #15]
 80055f8:	e001      	b.n	80055fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80055fa:	2300      	movs	r3, #0
 80055fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80055fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005600:	4618      	mov	r0, r3
 8005602:	3714      	adds	r7, #20
 8005604:	46bd      	mov	sp, r7
 8005606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560a:	4770      	bx	lr

0800560c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800560c:	b480      	push	{r7}
 800560e:	b083      	sub	sp, #12
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	460b      	mov	r3, r1
 8005616:	807b      	strh	r3, [r7, #2]
 8005618:	4613      	mov	r3, r2
 800561a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800561c:	787b      	ldrb	r3, [r7, #1]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d003      	beq.n	800562a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005622:	887a      	ldrh	r2, [r7, #2]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005628:	e003      	b.n	8005632 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800562a:	887b      	ldrh	r3, [r7, #2]
 800562c:	041a      	lsls	r2, r3, #16
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	619a      	str	r2, [r3, #24]
}
 8005632:	bf00      	nop
 8005634:	370c      	adds	r7, #12
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr
	...

08005640 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b082      	sub	sp, #8
 8005644:	af00      	add	r7, sp, #0
 8005646:	4603      	mov	r3, r0
 8005648:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800564a:	4b08      	ldr	r3, [pc, #32]	@ (800566c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800564c:	695a      	ldr	r2, [r3, #20]
 800564e:	88fb      	ldrh	r3, [r7, #6]
 8005650:	4013      	ands	r3, r2
 8005652:	2b00      	cmp	r3, #0
 8005654:	d006      	beq.n	8005664 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005656:	4a05      	ldr	r2, [pc, #20]	@ (800566c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005658:	88fb      	ldrh	r3, [r7, #6]
 800565a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800565c:	88fb      	ldrh	r3, [r7, #6]
 800565e:	4618      	mov	r0, r3
 8005660:	f7fe f846 	bl	80036f0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005664:	bf00      	nop
 8005666:	3708      	adds	r7, #8
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}
 800566c:	40013c00 	.word	0x40013c00

08005670 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b084      	sub	sp, #16
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d101      	bne.n	8005684 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	e0cc      	b.n	800581e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005684:	4b68      	ldr	r3, [pc, #416]	@ (8005828 <HAL_RCC_ClockConfig+0x1b8>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 030f 	and.w	r3, r3, #15
 800568c:	683a      	ldr	r2, [r7, #0]
 800568e:	429a      	cmp	r2, r3
 8005690:	d90c      	bls.n	80056ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005692:	4b65      	ldr	r3, [pc, #404]	@ (8005828 <HAL_RCC_ClockConfig+0x1b8>)
 8005694:	683a      	ldr	r2, [r7, #0]
 8005696:	b2d2      	uxtb	r2, r2
 8005698:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800569a:	4b63      	ldr	r3, [pc, #396]	@ (8005828 <HAL_RCC_ClockConfig+0x1b8>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 030f 	and.w	r3, r3, #15
 80056a2:	683a      	ldr	r2, [r7, #0]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d001      	beq.n	80056ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80056a8:	2301      	movs	r3, #1
 80056aa:	e0b8      	b.n	800581e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f003 0302 	and.w	r3, r3, #2
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d020      	beq.n	80056fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 0304 	and.w	r3, r3, #4
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d005      	beq.n	80056d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80056c4:	4b59      	ldr	r3, [pc, #356]	@ (800582c <HAL_RCC_ClockConfig+0x1bc>)
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	4a58      	ldr	r2, [pc, #352]	@ (800582c <HAL_RCC_ClockConfig+0x1bc>)
 80056ca:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80056ce:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f003 0308 	and.w	r3, r3, #8
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d005      	beq.n	80056e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80056dc:	4b53      	ldr	r3, [pc, #332]	@ (800582c <HAL_RCC_ClockConfig+0x1bc>)
 80056de:	689b      	ldr	r3, [r3, #8]
 80056e0:	4a52      	ldr	r2, [pc, #328]	@ (800582c <HAL_RCC_ClockConfig+0x1bc>)
 80056e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80056e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056e8:	4b50      	ldr	r3, [pc, #320]	@ (800582c <HAL_RCC_ClockConfig+0x1bc>)
 80056ea:	689b      	ldr	r3, [r3, #8]
 80056ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	494d      	ldr	r1, [pc, #308]	@ (800582c <HAL_RCC_ClockConfig+0x1bc>)
 80056f6:	4313      	orrs	r3, r2
 80056f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f003 0301 	and.w	r3, r3, #1
 8005702:	2b00      	cmp	r3, #0
 8005704:	d044      	beq.n	8005790 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	2b01      	cmp	r3, #1
 800570c:	d107      	bne.n	800571e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800570e:	4b47      	ldr	r3, [pc, #284]	@ (800582c <HAL_RCC_ClockConfig+0x1bc>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005716:	2b00      	cmp	r3, #0
 8005718:	d119      	bne.n	800574e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e07f      	b.n	800581e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	685b      	ldr	r3, [r3, #4]
 8005722:	2b02      	cmp	r3, #2
 8005724:	d003      	beq.n	800572e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800572a:	2b03      	cmp	r3, #3
 800572c:	d107      	bne.n	800573e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800572e:	4b3f      	ldr	r3, [pc, #252]	@ (800582c <HAL_RCC_ClockConfig+0x1bc>)
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005736:	2b00      	cmp	r3, #0
 8005738:	d109      	bne.n	800574e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
 800573c:	e06f      	b.n	800581e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800573e:	4b3b      	ldr	r3, [pc, #236]	@ (800582c <HAL_RCC_ClockConfig+0x1bc>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 0302 	and.w	r3, r3, #2
 8005746:	2b00      	cmp	r3, #0
 8005748:	d101      	bne.n	800574e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	e067      	b.n	800581e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800574e:	4b37      	ldr	r3, [pc, #220]	@ (800582c <HAL_RCC_ClockConfig+0x1bc>)
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	f023 0203 	bic.w	r2, r3, #3
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	685b      	ldr	r3, [r3, #4]
 800575a:	4934      	ldr	r1, [pc, #208]	@ (800582c <HAL_RCC_ClockConfig+0x1bc>)
 800575c:	4313      	orrs	r3, r2
 800575e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005760:	f7ff f8aa 	bl	80048b8 <HAL_GetTick>
 8005764:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005766:	e00a      	b.n	800577e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005768:	f7ff f8a6 	bl	80048b8 <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005776:	4293      	cmp	r3, r2
 8005778:	d901      	bls.n	800577e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e04f      	b.n	800581e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800577e:	4b2b      	ldr	r3, [pc, #172]	@ (800582c <HAL_RCC_ClockConfig+0x1bc>)
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	f003 020c 	and.w	r2, r3, #12
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	009b      	lsls	r3, r3, #2
 800578c:	429a      	cmp	r2, r3
 800578e:	d1eb      	bne.n	8005768 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005790:	4b25      	ldr	r3, [pc, #148]	@ (8005828 <HAL_RCC_ClockConfig+0x1b8>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 030f 	and.w	r3, r3, #15
 8005798:	683a      	ldr	r2, [r7, #0]
 800579a:	429a      	cmp	r2, r3
 800579c:	d20c      	bcs.n	80057b8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800579e:	4b22      	ldr	r3, [pc, #136]	@ (8005828 <HAL_RCC_ClockConfig+0x1b8>)
 80057a0:	683a      	ldr	r2, [r7, #0]
 80057a2:	b2d2      	uxtb	r2, r2
 80057a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80057a6:	4b20      	ldr	r3, [pc, #128]	@ (8005828 <HAL_RCC_ClockConfig+0x1b8>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f003 030f 	and.w	r3, r3, #15
 80057ae:	683a      	ldr	r2, [r7, #0]
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d001      	beq.n	80057b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80057b4:	2301      	movs	r3, #1
 80057b6:	e032      	b.n	800581e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f003 0304 	and.w	r3, r3, #4
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d008      	beq.n	80057d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80057c4:	4b19      	ldr	r3, [pc, #100]	@ (800582c <HAL_RCC_ClockConfig+0x1bc>)
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	4916      	ldr	r1, [pc, #88]	@ (800582c <HAL_RCC_ClockConfig+0x1bc>)
 80057d2:	4313      	orrs	r3, r2
 80057d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f003 0308 	and.w	r3, r3, #8
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d009      	beq.n	80057f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80057e2:	4b12      	ldr	r3, [pc, #72]	@ (800582c <HAL_RCC_ClockConfig+0x1bc>)
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	691b      	ldr	r3, [r3, #16]
 80057ee:	00db      	lsls	r3, r3, #3
 80057f0:	490e      	ldr	r1, [pc, #56]	@ (800582c <HAL_RCC_ClockConfig+0x1bc>)
 80057f2:	4313      	orrs	r3, r2
 80057f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80057f6:	f000 f855 	bl	80058a4 <HAL_RCC_GetSysClockFreq>
 80057fa:	4602      	mov	r2, r0
 80057fc:	4b0b      	ldr	r3, [pc, #44]	@ (800582c <HAL_RCC_ClockConfig+0x1bc>)
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	091b      	lsrs	r3, r3, #4
 8005802:	f003 030f 	and.w	r3, r3, #15
 8005806:	490a      	ldr	r1, [pc, #40]	@ (8005830 <HAL_RCC_ClockConfig+0x1c0>)
 8005808:	5ccb      	ldrb	r3, [r1, r3]
 800580a:	fa22 f303 	lsr.w	r3, r2, r3
 800580e:	4a09      	ldr	r2, [pc, #36]	@ (8005834 <HAL_RCC_ClockConfig+0x1c4>)
 8005810:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005812:	4b09      	ldr	r3, [pc, #36]	@ (8005838 <HAL_RCC_ClockConfig+0x1c8>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4618      	mov	r0, r3
 8005818:	f7ff f80a 	bl	8004830 <HAL_InitTick>

  return HAL_OK;
 800581c:	2300      	movs	r3, #0
}
 800581e:	4618      	mov	r0, r3
 8005820:	3710      	adds	r7, #16
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}
 8005826:	bf00      	nop
 8005828:	40023c00 	.word	0x40023c00
 800582c:	40023800 	.word	0x40023800
 8005830:	08011b7c 	.word	0x08011b7c
 8005834:	20000018 	.word	0x20000018
 8005838:	2000001c 	.word	0x2000001c

0800583c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800583c:	b480      	push	{r7}
 800583e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005840:	4b03      	ldr	r3, [pc, #12]	@ (8005850 <HAL_RCC_GetHCLKFreq+0x14>)
 8005842:	681b      	ldr	r3, [r3, #0]
}
 8005844:	4618      	mov	r0, r3
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	20000018 	.word	0x20000018

08005854 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005854:	b580      	push	{r7, lr}
 8005856:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005858:	f7ff fff0 	bl	800583c <HAL_RCC_GetHCLKFreq>
 800585c:	4602      	mov	r2, r0
 800585e:	4b05      	ldr	r3, [pc, #20]	@ (8005874 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	0a9b      	lsrs	r3, r3, #10
 8005864:	f003 0307 	and.w	r3, r3, #7
 8005868:	4903      	ldr	r1, [pc, #12]	@ (8005878 <HAL_RCC_GetPCLK1Freq+0x24>)
 800586a:	5ccb      	ldrb	r3, [r1, r3]
 800586c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005870:	4618      	mov	r0, r3
 8005872:	bd80      	pop	{r7, pc}
 8005874:	40023800 	.word	0x40023800
 8005878:	08011b8c 	.word	0x08011b8c

0800587c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005880:	f7ff ffdc 	bl	800583c <HAL_RCC_GetHCLKFreq>
 8005884:	4602      	mov	r2, r0
 8005886:	4b05      	ldr	r3, [pc, #20]	@ (800589c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	0b5b      	lsrs	r3, r3, #13
 800588c:	f003 0307 	and.w	r3, r3, #7
 8005890:	4903      	ldr	r1, [pc, #12]	@ (80058a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005892:	5ccb      	ldrb	r3, [r1, r3]
 8005894:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005898:	4618      	mov	r0, r3
 800589a:	bd80      	pop	{r7, pc}
 800589c:	40023800 	.word	0x40023800
 80058a0:	08011b8c 	.word	0x08011b8c

080058a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80058a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80058a8:	b0a6      	sub	sp, #152	@ 0x98
 80058aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80058ac:	2300      	movs	r3, #0
 80058ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80058b2:	2300      	movs	r3, #0
 80058b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80058b8:	2300      	movs	r3, #0
 80058ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80058be:	2300      	movs	r3, #0
 80058c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80058c4:	2300      	movs	r3, #0
 80058c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80058ca:	4bc8      	ldr	r3, [pc, #800]	@ (8005bec <HAL_RCC_GetSysClockFreq+0x348>)
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	f003 030c 	and.w	r3, r3, #12
 80058d2:	2b0c      	cmp	r3, #12
 80058d4:	f200 817e 	bhi.w	8005bd4 <HAL_RCC_GetSysClockFreq+0x330>
 80058d8:	a201      	add	r2, pc, #4	@ (adr r2, 80058e0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80058da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058de:	bf00      	nop
 80058e0:	08005915 	.word	0x08005915
 80058e4:	08005bd5 	.word	0x08005bd5
 80058e8:	08005bd5 	.word	0x08005bd5
 80058ec:	08005bd5 	.word	0x08005bd5
 80058f0:	0800591d 	.word	0x0800591d
 80058f4:	08005bd5 	.word	0x08005bd5
 80058f8:	08005bd5 	.word	0x08005bd5
 80058fc:	08005bd5 	.word	0x08005bd5
 8005900:	08005925 	.word	0x08005925
 8005904:	08005bd5 	.word	0x08005bd5
 8005908:	08005bd5 	.word	0x08005bd5
 800590c:	08005bd5 	.word	0x08005bd5
 8005910:	08005a8f 	.word	0x08005a8f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005914:	4bb6      	ldr	r3, [pc, #728]	@ (8005bf0 <HAL_RCC_GetSysClockFreq+0x34c>)
 8005916:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800591a:	e15f      	b.n	8005bdc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800591c:	4bb5      	ldr	r3, [pc, #724]	@ (8005bf4 <HAL_RCC_GetSysClockFreq+0x350>)
 800591e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005922:	e15b      	b.n	8005bdc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005924:	4bb1      	ldr	r3, [pc, #708]	@ (8005bec <HAL_RCC_GetSysClockFreq+0x348>)
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800592c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005930:	4bae      	ldr	r3, [pc, #696]	@ (8005bec <HAL_RCC_GetSysClockFreq+0x348>)
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005938:	2b00      	cmp	r3, #0
 800593a:	d031      	beq.n	80059a0 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800593c:	4bab      	ldr	r3, [pc, #684]	@ (8005bec <HAL_RCC_GetSysClockFreq+0x348>)
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	099b      	lsrs	r3, r3, #6
 8005942:	2200      	movs	r2, #0
 8005944:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005946:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005948:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800594a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800594e:	663b      	str	r3, [r7, #96]	@ 0x60
 8005950:	2300      	movs	r3, #0
 8005952:	667b      	str	r3, [r7, #100]	@ 0x64
 8005954:	4ba7      	ldr	r3, [pc, #668]	@ (8005bf4 <HAL_RCC_GetSysClockFreq+0x350>)
 8005956:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800595a:	462a      	mov	r2, r5
 800595c:	fb03 f202 	mul.w	r2, r3, r2
 8005960:	2300      	movs	r3, #0
 8005962:	4621      	mov	r1, r4
 8005964:	fb01 f303 	mul.w	r3, r1, r3
 8005968:	4413      	add	r3, r2
 800596a:	4aa2      	ldr	r2, [pc, #648]	@ (8005bf4 <HAL_RCC_GetSysClockFreq+0x350>)
 800596c:	4621      	mov	r1, r4
 800596e:	fba1 1202 	umull	r1, r2, r1, r2
 8005972:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005974:	460a      	mov	r2, r1
 8005976:	67ba      	str	r2, [r7, #120]	@ 0x78
 8005978:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800597a:	4413      	add	r3, r2
 800597c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800597e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005982:	2200      	movs	r2, #0
 8005984:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005986:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8005988:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800598c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8005990:	f7fb f9fa 	bl	8000d88 <__aeabi_uldivmod>
 8005994:	4602      	mov	r2, r0
 8005996:	460b      	mov	r3, r1
 8005998:	4613      	mov	r3, r2
 800599a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800599e:	e064      	b.n	8005a6a <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059a0:	4b92      	ldr	r3, [pc, #584]	@ (8005bec <HAL_RCC_GetSysClockFreq+0x348>)
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	099b      	lsrs	r3, r3, #6
 80059a6:	2200      	movs	r2, #0
 80059a8:	653b      	str	r3, [r7, #80]	@ 0x50
 80059aa:	657a      	str	r2, [r7, #84]	@ 0x54
 80059ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80059ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059b4:	2300      	movs	r3, #0
 80059b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059b8:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80059bc:	4622      	mov	r2, r4
 80059be:	462b      	mov	r3, r5
 80059c0:	f04f 0000 	mov.w	r0, #0
 80059c4:	f04f 0100 	mov.w	r1, #0
 80059c8:	0159      	lsls	r1, r3, #5
 80059ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059ce:	0150      	lsls	r0, r2, #5
 80059d0:	4602      	mov	r2, r0
 80059d2:	460b      	mov	r3, r1
 80059d4:	4621      	mov	r1, r4
 80059d6:	1a51      	subs	r1, r2, r1
 80059d8:	6139      	str	r1, [r7, #16]
 80059da:	4629      	mov	r1, r5
 80059dc:	eb63 0301 	sbc.w	r3, r3, r1
 80059e0:	617b      	str	r3, [r7, #20]
 80059e2:	f04f 0200 	mov.w	r2, #0
 80059e6:	f04f 0300 	mov.w	r3, #0
 80059ea:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80059ee:	4659      	mov	r1, fp
 80059f0:	018b      	lsls	r3, r1, #6
 80059f2:	4651      	mov	r1, sl
 80059f4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80059f8:	4651      	mov	r1, sl
 80059fa:	018a      	lsls	r2, r1, #6
 80059fc:	4651      	mov	r1, sl
 80059fe:	ebb2 0801 	subs.w	r8, r2, r1
 8005a02:	4659      	mov	r1, fp
 8005a04:	eb63 0901 	sbc.w	r9, r3, r1
 8005a08:	f04f 0200 	mov.w	r2, #0
 8005a0c:	f04f 0300 	mov.w	r3, #0
 8005a10:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a14:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a18:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a1c:	4690      	mov	r8, r2
 8005a1e:	4699      	mov	r9, r3
 8005a20:	4623      	mov	r3, r4
 8005a22:	eb18 0303 	adds.w	r3, r8, r3
 8005a26:	60bb      	str	r3, [r7, #8]
 8005a28:	462b      	mov	r3, r5
 8005a2a:	eb49 0303 	adc.w	r3, r9, r3
 8005a2e:	60fb      	str	r3, [r7, #12]
 8005a30:	f04f 0200 	mov.w	r2, #0
 8005a34:	f04f 0300 	mov.w	r3, #0
 8005a38:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005a3c:	4629      	mov	r1, r5
 8005a3e:	028b      	lsls	r3, r1, #10
 8005a40:	4621      	mov	r1, r4
 8005a42:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a46:	4621      	mov	r1, r4
 8005a48:	028a      	lsls	r2, r1, #10
 8005a4a:	4610      	mov	r0, r2
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a52:	2200      	movs	r2, #0
 8005a54:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a56:	647a      	str	r2, [r7, #68]	@ 0x44
 8005a58:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005a5c:	f7fb f994 	bl	8000d88 <__aeabi_uldivmod>
 8005a60:	4602      	mov	r2, r0
 8005a62:	460b      	mov	r3, r1
 8005a64:	4613      	mov	r3, r2
 8005a66:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005a6a:	4b60      	ldr	r3, [pc, #384]	@ (8005bec <HAL_RCC_GetSysClockFreq+0x348>)
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	0c1b      	lsrs	r3, r3, #16
 8005a70:	f003 0303 	and.w	r3, r3, #3
 8005a74:	3301      	adds	r3, #1
 8005a76:	005b      	lsls	r3, r3, #1
 8005a78:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8005a7c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005a80:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005a84:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a88:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005a8c:	e0a6      	b.n	8005bdc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a8e:	4b57      	ldr	r3, [pc, #348]	@ (8005bec <HAL_RCC_GetSysClockFreq+0x348>)
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a96:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a9a:	4b54      	ldr	r3, [pc, #336]	@ (8005bec <HAL_RCC_GetSysClockFreq+0x348>)
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d02a      	beq.n	8005afc <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005aa6:	4b51      	ldr	r3, [pc, #324]	@ (8005bec <HAL_RCC_GetSysClockFreq+0x348>)
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	099b      	lsrs	r3, r3, #6
 8005aac:	2200      	movs	r2, #0
 8005aae:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005ab0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005ab2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ab4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005ab8:	2100      	movs	r1, #0
 8005aba:	4b4e      	ldr	r3, [pc, #312]	@ (8005bf4 <HAL_RCC_GetSysClockFreq+0x350>)
 8005abc:	fb03 f201 	mul.w	r2, r3, r1
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	fb00 f303 	mul.w	r3, r0, r3
 8005ac6:	4413      	add	r3, r2
 8005ac8:	4a4a      	ldr	r2, [pc, #296]	@ (8005bf4 <HAL_RCC_GetSysClockFreq+0x350>)
 8005aca:	fba0 1202 	umull	r1, r2, r0, r2
 8005ace:	677a      	str	r2, [r7, #116]	@ 0x74
 8005ad0:	460a      	mov	r2, r1
 8005ad2:	673a      	str	r2, [r7, #112]	@ 0x70
 8005ad4:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8005ad6:	4413      	add	r3, r2
 8005ad8:	677b      	str	r3, [r7, #116]	@ 0x74
 8005ada:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ade:	2200      	movs	r2, #0
 8005ae0:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ae2:	637a      	str	r2, [r7, #52]	@ 0x34
 8005ae4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8005ae8:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8005aec:	f7fb f94c 	bl	8000d88 <__aeabi_uldivmod>
 8005af0:	4602      	mov	r2, r0
 8005af2:	460b      	mov	r3, r1
 8005af4:	4613      	mov	r3, r2
 8005af6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005afa:	e05b      	b.n	8005bb4 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005afc:	4b3b      	ldr	r3, [pc, #236]	@ (8005bec <HAL_RCC_GetSysClockFreq+0x348>)
 8005afe:	685b      	ldr	r3, [r3, #4]
 8005b00:	099b      	lsrs	r3, r3, #6
 8005b02:	2200      	movs	r2, #0
 8005b04:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005b06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b0e:	623b      	str	r3, [r7, #32]
 8005b10:	2300      	movs	r3, #0
 8005b12:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b14:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005b18:	4642      	mov	r2, r8
 8005b1a:	464b      	mov	r3, r9
 8005b1c:	f04f 0000 	mov.w	r0, #0
 8005b20:	f04f 0100 	mov.w	r1, #0
 8005b24:	0159      	lsls	r1, r3, #5
 8005b26:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005b2a:	0150      	lsls	r0, r2, #5
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	460b      	mov	r3, r1
 8005b30:	4641      	mov	r1, r8
 8005b32:	ebb2 0a01 	subs.w	sl, r2, r1
 8005b36:	4649      	mov	r1, r9
 8005b38:	eb63 0b01 	sbc.w	fp, r3, r1
 8005b3c:	f04f 0200 	mov.w	r2, #0
 8005b40:	f04f 0300 	mov.w	r3, #0
 8005b44:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005b48:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005b4c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005b50:	ebb2 040a 	subs.w	r4, r2, sl
 8005b54:	eb63 050b 	sbc.w	r5, r3, fp
 8005b58:	f04f 0200 	mov.w	r2, #0
 8005b5c:	f04f 0300 	mov.w	r3, #0
 8005b60:	00eb      	lsls	r3, r5, #3
 8005b62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b66:	00e2      	lsls	r2, r4, #3
 8005b68:	4614      	mov	r4, r2
 8005b6a:	461d      	mov	r5, r3
 8005b6c:	4643      	mov	r3, r8
 8005b6e:	18e3      	adds	r3, r4, r3
 8005b70:	603b      	str	r3, [r7, #0]
 8005b72:	464b      	mov	r3, r9
 8005b74:	eb45 0303 	adc.w	r3, r5, r3
 8005b78:	607b      	str	r3, [r7, #4]
 8005b7a:	f04f 0200 	mov.w	r2, #0
 8005b7e:	f04f 0300 	mov.w	r3, #0
 8005b82:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b86:	4629      	mov	r1, r5
 8005b88:	028b      	lsls	r3, r1, #10
 8005b8a:	4621      	mov	r1, r4
 8005b8c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b90:	4621      	mov	r1, r4
 8005b92:	028a      	lsls	r2, r1, #10
 8005b94:	4610      	mov	r0, r2
 8005b96:	4619      	mov	r1, r3
 8005b98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	61bb      	str	r3, [r7, #24]
 8005ba0:	61fa      	str	r2, [r7, #28]
 8005ba2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ba6:	f7fb f8ef 	bl	8000d88 <__aeabi_uldivmod>
 8005baa:	4602      	mov	r2, r0
 8005bac:	460b      	mov	r3, r1
 8005bae:	4613      	mov	r3, r2
 8005bb0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005bb4:	4b0d      	ldr	r3, [pc, #52]	@ (8005bec <HAL_RCC_GetSysClockFreq+0x348>)
 8005bb6:	685b      	ldr	r3, [r3, #4]
 8005bb8:	0f1b      	lsrs	r3, r3, #28
 8005bba:	f003 0307 	and.w	r3, r3, #7
 8005bbe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8005bc2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005bc6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bce:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005bd2:	e003      	b.n	8005bdc <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005bd4:	4b06      	ldr	r3, [pc, #24]	@ (8005bf0 <HAL_RCC_GetSysClockFreq+0x34c>)
 8005bd6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8005bda:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005bdc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	3798      	adds	r7, #152	@ 0x98
 8005be4:	46bd      	mov	sp, r7
 8005be6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005bea:	bf00      	nop
 8005bec:	40023800 	.word	0x40023800
 8005bf0:	00f42400 	.word	0x00f42400
 8005bf4:	017d7840 	.word	0x017d7840

08005bf8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b086      	sub	sp, #24
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d101      	bne.n	8005c0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e28d      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f003 0301 	and.w	r3, r3, #1
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	f000 8083 	beq.w	8005d1e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005c18:	4b94      	ldr	r3, [pc, #592]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	f003 030c 	and.w	r3, r3, #12
 8005c20:	2b04      	cmp	r3, #4
 8005c22:	d019      	beq.n	8005c58 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005c24:	4b91      	ldr	r3, [pc, #580]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	f003 030c 	and.w	r3, r3, #12
        || \
 8005c2c:	2b08      	cmp	r3, #8
 8005c2e:	d106      	bne.n	8005c3e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005c30:	4b8e      	ldr	r3, [pc, #568]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c3c:	d00c      	beq.n	8005c58 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c3e:	4b8b      	ldr	r3, [pc, #556]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005c46:	2b0c      	cmp	r3, #12
 8005c48:	d112      	bne.n	8005c70 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c4a:	4b88      	ldr	r3, [pc, #544]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005c56:	d10b      	bne.n	8005c70 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c58:	4b84      	ldr	r3, [pc, #528]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d05b      	beq.n	8005d1c <HAL_RCC_OscConfig+0x124>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d157      	bne.n	8005d1c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	e25a      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c78:	d106      	bne.n	8005c88 <HAL_RCC_OscConfig+0x90>
 8005c7a:	4b7c      	ldr	r3, [pc, #496]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a7b      	ldr	r2, [pc, #492]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c84:	6013      	str	r3, [r2, #0]
 8005c86:	e01d      	b.n	8005cc4 <HAL_RCC_OscConfig+0xcc>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c90:	d10c      	bne.n	8005cac <HAL_RCC_OscConfig+0xb4>
 8005c92:	4b76      	ldr	r3, [pc, #472]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a75      	ldr	r2, [pc, #468]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005c98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c9c:	6013      	str	r3, [r2, #0]
 8005c9e:	4b73      	ldr	r3, [pc, #460]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	4a72      	ldr	r2, [pc, #456]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005ca4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ca8:	6013      	str	r3, [r2, #0]
 8005caa:	e00b      	b.n	8005cc4 <HAL_RCC_OscConfig+0xcc>
 8005cac:	4b6f      	ldr	r3, [pc, #444]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a6e      	ldr	r2, [pc, #440]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005cb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cb6:	6013      	str	r3, [r2, #0]
 8005cb8:	4b6c      	ldr	r3, [pc, #432]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a6b      	ldr	r2, [pc, #428]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005cbe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cc2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d013      	beq.n	8005cf4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ccc:	f7fe fdf4 	bl	80048b8 <HAL_GetTick>
 8005cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cd2:	e008      	b.n	8005ce6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cd4:	f7fe fdf0 	bl	80048b8 <HAL_GetTick>
 8005cd8:	4602      	mov	r2, r0
 8005cda:	693b      	ldr	r3, [r7, #16]
 8005cdc:	1ad3      	subs	r3, r2, r3
 8005cde:	2b64      	cmp	r3, #100	@ 0x64
 8005ce0:	d901      	bls.n	8005ce6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005ce2:	2303      	movs	r3, #3
 8005ce4:	e21f      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ce6:	4b61      	ldr	r3, [pc, #388]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d0f0      	beq.n	8005cd4 <HAL_RCC_OscConfig+0xdc>
 8005cf2:	e014      	b.n	8005d1e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cf4:	f7fe fde0 	bl	80048b8 <HAL_GetTick>
 8005cf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cfa:	e008      	b.n	8005d0e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cfc:	f7fe fddc 	bl	80048b8 <HAL_GetTick>
 8005d00:	4602      	mov	r2, r0
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	1ad3      	subs	r3, r2, r3
 8005d06:	2b64      	cmp	r3, #100	@ 0x64
 8005d08:	d901      	bls.n	8005d0e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	e20b      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d0e:	4b57      	ldr	r3, [pc, #348]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d1f0      	bne.n	8005cfc <HAL_RCC_OscConfig+0x104>
 8005d1a:	e000      	b.n	8005d1e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 0302 	and.w	r3, r3, #2
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d06f      	beq.n	8005e0a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005d2a:	4b50      	ldr	r3, [pc, #320]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	f003 030c 	and.w	r3, r3, #12
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d017      	beq.n	8005d66 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005d36:	4b4d      	ldr	r3, [pc, #308]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	f003 030c 	and.w	r3, r3, #12
        || \
 8005d3e:	2b08      	cmp	r3, #8
 8005d40:	d105      	bne.n	8005d4e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005d42:	4b4a      	ldr	r3, [pc, #296]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d00b      	beq.n	8005d66 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d4e:	4b47      	ldr	r3, [pc, #284]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005d56:	2b0c      	cmp	r3, #12
 8005d58:	d11c      	bne.n	8005d94 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d5a:	4b44      	ldr	r3, [pc, #272]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d116      	bne.n	8005d94 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d66:	4b41      	ldr	r3, [pc, #260]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 0302 	and.w	r3, r3, #2
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d005      	beq.n	8005d7e <HAL_RCC_OscConfig+0x186>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d001      	beq.n	8005d7e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e1d3      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d7e:	4b3b      	ldr	r3, [pc, #236]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	691b      	ldr	r3, [r3, #16]
 8005d8a:	00db      	lsls	r3, r3, #3
 8005d8c:	4937      	ldr	r1, [pc, #220]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d92:	e03a      	b.n	8005e0a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d020      	beq.n	8005dde <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d9c:	4b34      	ldr	r3, [pc, #208]	@ (8005e70 <HAL_RCC_OscConfig+0x278>)
 8005d9e:	2201      	movs	r2, #1
 8005da0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005da2:	f7fe fd89 	bl	80048b8 <HAL_GetTick>
 8005da6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005da8:	e008      	b.n	8005dbc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005daa:	f7fe fd85 	bl	80048b8 <HAL_GetTick>
 8005dae:	4602      	mov	r2, r0
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	1ad3      	subs	r3, r2, r3
 8005db4:	2b02      	cmp	r3, #2
 8005db6:	d901      	bls.n	8005dbc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005db8:	2303      	movs	r3, #3
 8005dba:	e1b4      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dbc:	4b2b      	ldr	r3, [pc, #172]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 0302 	and.w	r3, r3, #2
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d0f0      	beq.n	8005daa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dc8:	4b28      	ldr	r3, [pc, #160]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	691b      	ldr	r3, [r3, #16]
 8005dd4:	00db      	lsls	r3, r3, #3
 8005dd6:	4925      	ldr	r1, [pc, #148]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	600b      	str	r3, [r1, #0]
 8005ddc:	e015      	b.n	8005e0a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005dde:	4b24      	ldr	r3, [pc, #144]	@ (8005e70 <HAL_RCC_OscConfig+0x278>)
 8005de0:	2200      	movs	r2, #0
 8005de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005de4:	f7fe fd68 	bl	80048b8 <HAL_GetTick>
 8005de8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005dea:	e008      	b.n	8005dfe <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005dec:	f7fe fd64 	bl	80048b8 <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	2b02      	cmp	r3, #2
 8005df8:	d901      	bls.n	8005dfe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005dfa:	2303      	movs	r3, #3
 8005dfc:	e193      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005dfe:	4b1b      	ldr	r3, [pc, #108]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 0302 	and.w	r3, r3, #2
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d1f0      	bne.n	8005dec <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 0308 	and.w	r3, r3, #8
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d036      	beq.n	8005e84 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	695b      	ldr	r3, [r3, #20]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d016      	beq.n	8005e4c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e1e:	4b15      	ldr	r3, [pc, #84]	@ (8005e74 <HAL_RCC_OscConfig+0x27c>)
 8005e20:	2201      	movs	r2, #1
 8005e22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e24:	f7fe fd48 	bl	80048b8 <HAL_GetTick>
 8005e28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e2a:	e008      	b.n	8005e3e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e2c:	f7fe fd44 	bl	80048b8 <HAL_GetTick>
 8005e30:	4602      	mov	r2, r0
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	1ad3      	subs	r3, r2, r3
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	d901      	bls.n	8005e3e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e173      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e3e:	4b0b      	ldr	r3, [pc, #44]	@ (8005e6c <HAL_RCC_OscConfig+0x274>)
 8005e40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e42:	f003 0302 	and.w	r3, r3, #2
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d0f0      	beq.n	8005e2c <HAL_RCC_OscConfig+0x234>
 8005e4a:	e01b      	b.n	8005e84 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e4c:	4b09      	ldr	r3, [pc, #36]	@ (8005e74 <HAL_RCC_OscConfig+0x27c>)
 8005e4e:	2200      	movs	r2, #0
 8005e50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e52:	f7fe fd31 	bl	80048b8 <HAL_GetTick>
 8005e56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e58:	e00e      	b.n	8005e78 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e5a:	f7fe fd2d 	bl	80048b8 <HAL_GetTick>
 8005e5e:	4602      	mov	r2, r0
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	1ad3      	subs	r3, r2, r3
 8005e64:	2b02      	cmp	r3, #2
 8005e66:	d907      	bls.n	8005e78 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005e68:	2303      	movs	r3, #3
 8005e6a:	e15c      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
 8005e6c:	40023800 	.word	0x40023800
 8005e70:	42470000 	.word	0x42470000
 8005e74:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e78:	4b8a      	ldr	r3, [pc, #552]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005e7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005e7c:	f003 0302 	and.w	r3, r3, #2
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d1ea      	bne.n	8005e5a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	f003 0304 	and.w	r3, r3, #4
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	f000 8097 	beq.w	8005fc0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e92:	2300      	movs	r3, #0
 8005e94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e96:	4b83      	ldr	r3, [pc, #524]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d10f      	bne.n	8005ec2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	60bb      	str	r3, [r7, #8]
 8005ea6:	4b7f      	ldr	r3, [pc, #508]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eaa:	4a7e      	ldr	r2, [pc, #504]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005eac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005eb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8005eb2:	4b7c      	ldr	r3, [pc, #496]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005eba:	60bb      	str	r3, [r7, #8]
 8005ebc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ec2:	4b79      	ldr	r3, [pc, #484]	@ (80060a8 <HAL_RCC_OscConfig+0x4b0>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d118      	bne.n	8005f00 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ece:	4b76      	ldr	r3, [pc, #472]	@ (80060a8 <HAL_RCC_OscConfig+0x4b0>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a75      	ldr	r2, [pc, #468]	@ (80060a8 <HAL_RCC_OscConfig+0x4b0>)
 8005ed4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ed8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005eda:	f7fe fced 	bl	80048b8 <HAL_GetTick>
 8005ede:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ee0:	e008      	b.n	8005ef4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ee2:	f7fe fce9 	bl	80048b8 <HAL_GetTick>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	1ad3      	subs	r3, r2, r3
 8005eec:	2b02      	cmp	r3, #2
 8005eee:	d901      	bls.n	8005ef4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005ef0:	2303      	movs	r3, #3
 8005ef2:	e118      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ef4:	4b6c      	ldr	r3, [pc, #432]	@ (80060a8 <HAL_RCC_OscConfig+0x4b0>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d0f0      	beq.n	8005ee2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d106      	bne.n	8005f16 <HAL_RCC_OscConfig+0x31e>
 8005f08:	4b66      	ldr	r3, [pc, #408]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f0c:	4a65      	ldr	r2, [pc, #404]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f0e:	f043 0301 	orr.w	r3, r3, #1
 8005f12:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f14:	e01c      	b.n	8005f50 <HAL_RCC_OscConfig+0x358>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	2b05      	cmp	r3, #5
 8005f1c:	d10c      	bne.n	8005f38 <HAL_RCC_OscConfig+0x340>
 8005f1e:	4b61      	ldr	r3, [pc, #388]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f22:	4a60      	ldr	r2, [pc, #384]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f24:	f043 0304 	orr.w	r3, r3, #4
 8005f28:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f2a:	4b5e      	ldr	r3, [pc, #376]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f2e:	4a5d      	ldr	r2, [pc, #372]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f30:	f043 0301 	orr.w	r3, r3, #1
 8005f34:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f36:	e00b      	b.n	8005f50 <HAL_RCC_OscConfig+0x358>
 8005f38:	4b5a      	ldr	r3, [pc, #360]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f3c:	4a59      	ldr	r2, [pc, #356]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f3e:	f023 0301 	bic.w	r3, r3, #1
 8005f42:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f44:	4b57      	ldr	r3, [pc, #348]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f48:	4a56      	ldr	r2, [pc, #344]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f4a:	f023 0304 	bic.w	r3, r3, #4
 8005f4e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d015      	beq.n	8005f84 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f58:	f7fe fcae 	bl	80048b8 <HAL_GetTick>
 8005f5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f5e:	e00a      	b.n	8005f76 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f60:	f7fe fcaa 	bl	80048b8 <HAL_GetTick>
 8005f64:	4602      	mov	r2, r0
 8005f66:	693b      	ldr	r3, [r7, #16]
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d901      	bls.n	8005f76 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005f72:	2303      	movs	r3, #3
 8005f74:	e0d7      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f76:	4b4b      	ldr	r3, [pc, #300]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f7a:	f003 0302 	and.w	r3, r3, #2
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d0ee      	beq.n	8005f60 <HAL_RCC_OscConfig+0x368>
 8005f82:	e014      	b.n	8005fae <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f84:	f7fe fc98 	bl	80048b8 <HAL_GetTick>
 8005f88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f8a:	e00a      	b.n	8005fa2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f8c:	f7fe fc94 	bl	80048b8 <HAL_GetTick>
 8005f90:	4602      	mov	r2, r0
 8005f92:	693b      	ldr	r3, [r7, #16]
 8005f94:	1ad3      	subs	r3, r2, r3
 8005f96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d901      	bls.n	8005fa2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005f9e:	2303      	movs	r3, #3
 8005fa0:	e0c1      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fa2:	4b40      	ldr	r3, [pc, #256]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fa6:	f003 0302 	and.w	r3, r3, #2
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d1ee      	bne.n	8005f8c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005fae:	7dfb      	ldrb	r3, [r7, #23]
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d105      	bne.n	8005fc0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fb4:	4b3b      	ldr	r3, [pc, #236]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb8:	4a3a      	ldr	r2, [pc, #232]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005fba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005fbe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	699b      	ldr	r3, [r3, #24]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	f000 80ad 	beq.w	8006124 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005fca:	4b36      	ldr	r3, [pc, #216]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	f003 030c 	and.w	r3, r3, #12
 8005fd2:	2b08      	cmp	r3, #8
 8005fd4:	d060      	beq.n	8006098 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	699b      	ldr	r3, [r3, #24]
 8005fda:	2b02      	cmp	r3, #2
 8005fdc:	d145      	bne.n	800606a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005fde:	4b33      	ldr	r3, [pc, #204]	@ (80060ac <HAL_RCC_OscConfig+0x4b4>)
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fe4:	f7fe fc68 	bl	80048b8 <HAL_GetTick>
 8005fe8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fea:	e008      	b.n	8005ffe <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fec:	f7fe fc64 	bl	80048b8 <HAL_GetTick>
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	1ad3      	subs	r3, r2, r3
 8005ff6:	2b02      	cmp	r3, #2
 8005ff8:	d901      	bls.n	8005ffe <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e093      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ffe:	4b29      	ldr	r3, [pc, #164]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006006:	2b00      	cmp	r3, #0
 8006008:	d1f0      	bne.n	8005fec <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	69da      	ldr	r2, [r3, #28]
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6a1b      	ldr	r3, [r3, #32]
 8006012:	431a      	orrs	r2, r3
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006018:	019b      	lsls	r3, r3, #6
 800601a:	431a      	orrs	r2, r3
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006020:	085b      	lsrs	r3, r3, #1
 8006022:	3b01      	subs	r3, #1
 8006024:	041b      	lsls	r3, r3, #16
 8006026:	431a      	orrs	r2, r3
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800602c:	061b      	lsls	r3, r3, #24
 800602e:	431a      	orrs	r2, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006034:	071b      	lsls	r3, r3, #28
 8006036:	491b      	ldr	r1, [pc, #108]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 8006038:	4313      	orrs	r3, r2
 800603a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800603c:	4b1b      	ldr	r3, [pc, #108]	@ (80060ac <HAL_RCC_OscConfig+0x4b4>)
 800603e:	2201      	movs	r2, #1
 8006040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006042:	f7fe fc39 	bl	80048b8 <HAL_GetTick>
 8006046:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006048:	e008      	b.n	800605c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800604a:	f7fe fc35 	bl	80048b8 <HAL_GetTick>
 800604e:	4602      	mov	r2, r0
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	1ad3      	subs	r3, r2, r3
 8006054:	2b02      	cmp	r3, #2
 8006056:	d901      	bls.n	800605c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8006058:	2303      	movs	r3, #3
 800605a:	e064      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800605c:	4b11      	ldr	r3, [pc, #68]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006064:	2b00      	cmp	r3, #0
 8006066:	d0f0      	beq.n	800604a <HAL_RCC_OscConfig+0x452>
 8006068:	e05c      	b.n	8006124 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800606a:	4b10      	ldr	r3, [pc, #64]	@ (80060ac <HAL_RCC_OscConfig+0x4b4>)
 800606c:	2200      	movs	r2, #0
 800606e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006070:	f7fe fc22 	bl	80048b8 <HAL_GetTick>
 8006074:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006076:	e008      	b.n	800608a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006078:	f7fe fc1e 	bl	80048b8 <HAL_GetTick>
 800607c:	4602      	mov	r2, r0
 800607e:	693b      	ldr	r3, [r7, #16]
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	2b02      	cmp	r3, #2
 8006084:	d901      	bls.n	800608a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8006086:	2303      	movs	r3, #3
 8006088:	e04d      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800608a:	4b06      	ldr	r3, [pc, #24]	@ (80060a4 <HAL_RCC_OscConfig+0x4ac>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006092:	2b00      	cmp	r3, #0
 8006094:	d1f0      	bne.n	8006078 <HAL_RCC_OscConfig+0x480>
 8006096:	e045      	b.n	8006124 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	699b      	ldr	r3, [r3, #24]
 800609c:	2b01      	cmp	r3, #1
 800609e:	d107      	bne.n	80060b0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	e040      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
 80060a4:	40023800 	.word	0x40023800
 80060a8:	40007000 	.word	0x40007000
 80060ac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80060b0:	4b1f      	ldr	r3, [pc, #124]	@ (8006130 <HAL_RCC_OscConfig+0x538>)
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d030      	beq.n	8006120 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d129      	bne.n	8006120 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060d6:	429a      	cmp	r2, r3
 80060d8:	d122      	bne.n	8006120 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060da:	68fa      	ldr	r2, [r7, #12]
 80060dc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80060e0:	4013      	ands	r3, r2
 80060e2:	687a      	ldr	r2, [r7, #4]
 80060e4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80060e6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d119      	bne.n	8006120 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060f6:	085b      	lsrs	r3, r3, #1
 80060f8:	3b01      	subs	r3, #1
 80060fa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060fc:	429a      	cmp	r2, r3
 80060fe:	d10f      	bne.n	8006120 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800610a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800610c:	429a      	cmp	r2, r3
 800610e:	d107      	bne.n	8006120 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800611a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800611c:	429a      	cmp	r2, r3
 800611e:	d001      	beq.n	8006124 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006120:	2301      	movs	r3, #1
 8006122:	e000      	b.n	8006126 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8006124:	2300      	movs	r3, #0
}
 8006126:	4618      	mov	r0, r3
 8006128:	3718      	adds	r7, #24
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	40023800 	.word	0x40023800

08006134 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b082      	sub	sp, #8
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d101      	bne.n	8006146 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e07b      	b.n	800623e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800614a:	2b00      	cmp	r3, #0
 800614c:	d108      	bne.n	8006160 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006156:	d009      	beq.n	800616c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2200      	movs	r2, #0
 800615c:	61da      	str	r2, [r3, #28]
 800615e:	e005      	b.n	800616c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2200      	movs	r2, #0
 800616a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006178:	b2db      	uxtb	r3, r3
 800617a:	2b00      	cmp	r3, #0
 800617c:	d106      	bne.n	800618c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	2200      	movs	r2, #0
 8006182:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f7fd ff2a 	bl	8003fe0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2202      	movs	r2, #2
 8006190:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061a2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80061b4:	431a      	orrs	r2, r3
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061be:	431a      	orrs	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	691b      	ldr	r3, [r3, #16]
 80061c4:	f003 0302 	and.w	r3, r3, #2
 80061c8:	431a      	orrs	r2, r3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	695b      	ldr	r3, [r3, #20]
 80061ce:	f003 0301 	and.w	r3, r3, #1
 80061d2:	431a      	orrs	r2, r3
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	699b      	ldr	r3, [r3, #24]
 80061d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80061dc:	431a      	orrs	r2, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	69db      	ldr	r3, [r3, #28]
 80061e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80061e6:	431a      	orrs	r2, r3
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6a1b      	ldr	r3, [r3, #32]
 80061ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061f0:	ea42 0103 	orr.w	r1, r2, r3
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061f8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	430a      	orrs	r2, r1
 8006202:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	699b      	ldr	r3, [r3, #24]
 8006208:	0c1b      	lsrs	r3, r3, #16
 800620a:	f003 0104 	and.w	r1, r3, #4
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006212:	f003 0210 	and.w	r2, r3, #16
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	430a      	orrs	r2, r1
 800621c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	69da      	ldr	r2, [r3, #28]
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800622c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2200      	movs	r2, #0
 8006232:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2201      	movs	r2, #1
 8006238:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800623c:	2300      	movs	r3, #0
}
 800623e:	4618      	mov	r0, r3
 8006240:	3708      	adds	r7, #8
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}

08006246 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006246:	b580      	push	{r7, lr}
 8006248:	b088      	sub	sp, #32
 800624a:	af00      	add	r7, sp, #0
 800624c:	60f8      	str	r0, [r7, #12]
 800624e:	60b9      	str	r1, [r7, #8]
 8006250:	603b      	str	r3, [r7, #0]
 8006252:	4613      	mov	r3, r2
 8006254:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006256:	f7fe fb2f 	bl	80048b8 <HAL_GetTick>
 800625a:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800625c:	88fb      	ldrh	r3, [r7, #6]
 800625e:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006266:	b2db      	uxtb	r3, r3
 8006268:	2b01      	cmp	r3, #1
 800626a:	d001      	beq.n	8006270 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800626c:	2302      	movs	r3, #2
 800626e:	e12a      	b.n	80064c6 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006270:	68bb      	ldr	r3, [r7, #8]
 8006272:	2b00      	cmp	r3, #0
 8006274:	d002      	beq.n	800627c <HAL_SPI_Transmit+0x36>
 8006276:	88fb      	ldrh	r3, [r7, #6]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d101      	bne.n	8006280 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800627c:	2301      	movs	r3, #1
 800627e:	e122      	b.n	80064c6 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006286:	2b01      	cmp	r3, #1
 8006288:	d101      	bne.n	800628e <HAL_SPI_Transmit+0x48>
 800628a:	2302      	movs	r3, #2
 800628c:	e11b      	b.n	80064c6 <HAL_SPI_Transmit+0x280>
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2201      	movs	r2, #1
 8006292:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2203      	movs	r2, #3
 800629a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2200      	movs	r2, #0
 80062a2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	68ba      	ldr	r2, [r7, #8]
 80062a8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	88fa      	ldrh	r2, [r7, #6]
 80062ae:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	88fa      	ldrh	r2, [r7, #6]
 80062b4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	2200      	movs	r2, #0
 80062ba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2200      	movs	r2, #0
 80062c0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2200      	movs	r2, #0
 80062c6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2200      	movs	r2, #0
 80062cc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2200      	movs	r2, #0
 80062d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80062dc:	d10f      	bne.n	80062fe <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	681a      	ldr	r2, [r3, #0]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80062ec:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	681a      	ldr	r2, [r3, #0]
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80062fc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006308:	2b40      	cmp	r3, #64	@ 0x40
 800630a:	d007      	beq.n	800631c <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	681a      	ldr	r2, [r3, #0]
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800631a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	68db      	ldr	r3, [r3, #12]
 8006320:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006324:	d152      	bne.n	80063cc <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d002      	beq.n	8006334 <HAL_SPI_Transmit+0xee>
 800632e:	8b7b      	ldrh	r3, [r7, #26]
 8006330:	2b01      	cmp	r3, #1
 8006332:	d145      	bne.n	80063c0 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006338:	881a      	ldrh	r2, [r3, #0]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006344:	1c9a      	adds	r2, r3, #2
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800634e:	b29b      	uxth	r3, r3
 8006350:	3b01      	subs	r3, #1
 8006352:	b29a      	uxth	r2, r3
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006358:	e032      	b.n	80063c0 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	689b      	ldr	r3, [r3, #8]
 8006360:	f003 0302 	and.w	r3, r3, #2
 8006364:	2b02      	cmp	r3, #2
 8006366:	d112      	bne.n	800638e <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800636c:	881a      	ldrh	r2, [r3, #0]
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006378:	1c9a      	adds	r2, r3, #2
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006382:	b29b      	uxth	r3, r3
 8006384:	3b01      	subs	r3, #1
 8006386:	b29a      	uxth	r2, r3
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800638c:	e018      	b.n	80063c0 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800638e:	f7fe fa93 	bl	80048b8 <HAL_GetTick>
 8006392:	4602      	mov	r2, r0
 8006394:	69fb      	ldr	r3, [r7, #28]
 8006396:	1ad3      	subs	r3, r2, r3
 8006398:	683a      	ldr	r2, [r7, #0]
 800639a:	429a      	cmp	r2, r3
 800639c:	d803      	bhi.n	80063a6 <HAL_SPI_Transmit+0x160>
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a4:	d102      	bne.n	80063ac <HAL_SPI_Transmit+0x166>
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d109      	bne.n	80063c0 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	2200      	movs	r2, #0
 80063b8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80063bc:	2303      	movs	r3, #3
 80063be:	e082      	b.n	80064c6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063c4:	b29b      	uxth	r3, r3
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d1c7      	bne.n	800635a <HAL_SPI_Transmit+0x114>
 80063ca:	e053      	b.n	8006474 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d002      	beq.n	80063da <HAL_SPI_Transmit+0x194>
 80063d4:	8b7b      	ldrh	r3, [r7, #26]
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d147      	bne.n	800646a <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	330c      	adds	r3, #12
 80063e4:	7812      	ldrb	r2, [r2, #0]
 80063e6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80063ec:	1c5a      	adds	r2, r3, #1
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80063f6:	b29b      	uxth	r3, r3
 80063f8:	3b01      	subs	r3, #1
 80063fa:	b29a      	uxth	r2, r3
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006400:	e033      	b.n	800646a <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	689b      	ldr	r3, [r3, #8]
 8006408:	f003 0302 	and.w	r3, r3, #2
 800640c:	2b02      	cmp	r3, #2
 800640e:	d113      	bne.n	8006438 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	330c      	adds	r3, #12
 800641a:	7812      	ldrb	r2, [r2, #0]
 800641c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006422:	1c5a      	adds	r2, r3, #1
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800642c:	b29b      	uxth	r3, r3
 800642e:	3b01      	subs	r3, #1
 8006430:	b29a      	uxth	r2, r3
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006436:	e018      	b.n	800646a <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006438:	f7fe fa3e 	bl	80048b8 <HAL_GetTick>
 800643c:	4602      	mov	r2, r0
 800643e:	69fb      	ldr	r3, [r7, #28]
 8006440:	1ad3      	subs	r3, r2, r3
 8006442:	683a      	ldr	r2, [r7, #0]
 8006444:	429a      	cmp	r2, r3
 8006446:	d803      	bhi.n	8006450 <HAL_SPI_Transmit+0x20a>
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800644e:	d102      	bne.n	8006456 <HAL_SPI_Transmit+0x210>
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d109      	bne.n	800646a <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2201      	movs	r2, #1
 800645a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2200      	movs	r2, #0
 8006462:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006466:	2303      	movs	r3, #3
 8006468:	e02d      	b.n	80064c6 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800646e:	b29b      	uxth	r3, r3
 8006470:	2b00      	cmp	r3, #0
 8006472:	d1c6      	bne.n	8006402 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006474:	69fa      	ldr	r2, [r7, #28]
 8006476:	6839      	ldr	r1, [r7, #0]
 8006478:	68f8      	ldr	r0, [r7, #12]
 800647a:	f000 fba1 	bl	8006bc0 <SPI_EndRxTxTransaction>
 800647e:	4603      	mov	r3, r0
 8006480:	2b00      	cmp	r3, #0
 8006482:	d002      	beq.n	800648a <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	2220      	movs	r2, #32
 8006488:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	689b      	ldr	r3, [r3, #8]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d10a      	bne.n	80064a8 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006492:	2300      	movs	r3, #0
 8006494:	617b      	str	r3, [r7, #20]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	68db      	ldr	r3, [r3, #12]
 800649c:	617b      	str	r3, [r7, #20]
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	617b      	str	r3, [r7, #20]
 80064a6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d001      	beq.n	80064c4 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80064c0:	2301      	movs	r3, #1
 80064c2:	e000      	b.n	80064c6 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80064c4:	2300      	movs	r3, #0
  }
}
 80064c6:	4618      	mov	r0, r3
 80064c8:	3720      	adds	r7, #32
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}

080064ce <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80064ce:	b580      	push	{r7, lr}
 80064d0:	b08a      	sub	sp, #40	@ 0x28
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	60f8      	str	r0, [r7, #12]
 80064d6:	60b9      	str	r1, [r7, #8]
 80064d8:	607a      	str	r2, [r7, #4]
 80064da:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80064dc:	2301      	movs	r3, #1
 80064de:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064e0:	f7fe f9ea 	bl	80048b8 <HAL_GetTick>
 80064e4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80064ec:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80064f4:	887b      	ldrh	r3, [r7, #2]
 80064f6:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80064f8:	7ffb      	ldrb	r3, [r7, #31]
 80064fa:	2b01      	cmp	r3, #1
 80064fc:	d00c      	beq.n	8006518 <HAL_SPI_TransmitReceive+0x4a>
 80064fe:	69bb      	ldr	r3, [r7, #24]
 8006500:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006504:	d106      	bne.n	8006514 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	689b      	ldr	r3, [r3, #8]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d102      	bne.n	8006514 <HAL_SPI_TransmitReceive+0x46>
 800650e:	7ffb      	ldrb	r3, [r7, #31]
 8006510:	2b04      	cmp	r3, #4
 8006512:	d001      	beq.n	8006518 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8006514:	2302      	movs	r3, #2
 8006516:	e17f      	b.n	8006818 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d005      	beq.n	800652a <HAL_SPI_TransmitReceive+0x5c>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2b00      	cmp	r3, #0
 8006522:	d002      	beq.n	800652a <HAL_SPI_TransmitReceive+0x5c>
 8006524:	887b      	ldrh	r3, [r7, #2]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d101      	bne.n	800652e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800652a:	2301      	movs	r3, #1
 800652c:	e174      	b.n	8006818 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006534:	2b01      	cmp	r3, #1
 8006536:	d101      	bne.n	800653c <HAL_SPI_TransmitReceive+0x6e>
 8006538:	2302      	movs	r3, #2
 800653a:	e16d      	b.n	8006818 <HAL_SPI_TransmitReceive+0x34a>
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2201      	movs	r2, #1
 8006540:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800654a:	b2db      	uxtb	r3, r3
 800654c:	2b04      	cmp	r3, #4
 800654e:	d003      	beq.n	8006558 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2205      	movs	r2, #5
 8006554:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	2200      	movs	r2, #0
 800655c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	687a      	ldr	r2, [r7, #4]
 8006562:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	887a      	ldrh	r2, [r7, #2]
 8006568:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	887a      	ldrh	r2, [r7, #2]
 800656e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	68ba      	ldr	r2, [r7, #8]
 8006574:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	887a      	ldrh	r2, [r7, #2]
 800657a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	887a      	ldrh	r2, [r7, #2]
 8006580:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2200      	movs	r2, #0
 8006586:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	2200      	movs	r2, #0
 800658c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006598:	2b40      	cmp	r3, #64	@ 0x40
 800659a:	d007      	beq.n	80065ac <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	681a      	ldr	r2, [r3, #0]
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80065aa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80065b4:	d17e      	bne.n	80066b4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d002      	beq.n	80065c4 <HAL_SPI_TransmitReceive+0xf6>
 80065be:	8afb      	ldrh	r3, [r7, #22]
 80065c0:	2b01      	cmp	r3, #1
 80065c2:	d16c      	bne.n	800669e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065c8:	881a      	ldrh	r2, [r3, #0]
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065d4:	1c9a      	adds	r2, r3, #2
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80065de:	b29b      	uxth	r3, r3
 80065e0:	3b01      	subs	r3, #1
 80065e2:	b29a      	uxth	r2, r3
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80065e8:	e059      	b.n	800669e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	f003 0302 	and.w	r3, r3, #2
 80065f4:	2b02      	cmp	r3, #2
 80065f6:	d11b      	bne.n	8006630 <HAL_SPI_TransmitReceive+0x162>
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80065fc:	b29b      	uxth	r3, r3
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d016      	beq.n	8006630 <HAL_SPI_TransmitReceive+0x162>
 8006602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006604:	2b01      	cmp	r3, #1
 8006606:	d113      	bne.n	8006630 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800660c:	881a      	ldrh	r2, [r3, #0]
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006618:	1c9a      	adds	r2, r3, #2
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006622:	b29b      	uxth	r3, r3
 8006624:	3b01      	subs	r3, #1
 8006626:	b29a      	uxth	r2, r3
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800662c:	2300      	movs	r3, #0
 800662e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	689b      	ldr	r3, [r3, #8]
 8006636:	f003 0301 	and.w	r3, r3, #1
 800663a:	2b01      	cmp	r3, #1
 800663c:	d119      	bne.n	8006672 <HAL_SPI_TransmitReceive+0x1a4>
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006642:	b29b      	uxth	r3, r3
 8006644:	2b00      	cmp	r3, #0
 8006646:	d014      	beq.n	8006672 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	68da      	ldr	r2, [r3, #12]
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006652:	b292      	uxth	r2, r2
 8006654:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800665a:	1c9a      	adds	r2, r3, #2
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006664:	b29b      	uxth	r3, r3
 8006666:	3b01      	subs	r3, #1
 8006668:	b29a      	uxth	r2, r3
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800666e:	2301      	movs	r3, #1
 8006670:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006672:	f7fe f921 	bl	80048b8 <HAL_GetTick>
 8006676:	4602      	mov	r2, r0
 8006678:	6a3b      	ldr	r3, [r7, #32]
 800667a:	1ad3      	subs	r3, r2, r3
 800667c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800667e:	429a      	cmp	r2, r3
 8006680:	d80d      	bhi.n	800669e <HAL_SPI_TransmitReceive+0x1d0>
 8006682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006688:	d009      	beq.n	800669e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	2201      	movs	r2, #1
 800668e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	2200      	movs	r2, #0
 8006696:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800669a:	2303      	movs	r3, #3
 800669c:	e0bc      	b.n	8006818 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d1a0      	bne.n	80065ea <HAL_SPI_TransmitReceive+0x11c>
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d19b      	bne.n	80065ea <HAL_SPI_TransmitReceive+0x11c>
 80066b2:	e082      	b.n	80067ba <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d002      	beq.n	80066c2 <HAL_SPI_TransmitReceive+0x1f4>
 80066bc:	8afb      	ldrh	r3, [r7, #22]
 80066be:	2b01      	cmp	r3, #1
 80066c0:	d171      	bne.n	80067a6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	330c      	adds	r3, #12
 80066cc:	7812      	ldrb	r2, [r2, #0]
 80066ce:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066d4:	1c5a      	adds	r2, r3, #1
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066de:	b29b      	uxth	r3, r3
 80066e0:	3b01      	subs	r3, #1
 80066e2:	b29a      	uxth	r2, r3
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066e8:	e05d      	b.n	80067a6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	f003 0302 	and.w	r3, r3, #2
 80066f4:	2b02      	cmp	r3, #2
 80066f6:	d11c      	bne.n	8006732 <HAL_SPI_TransmitReceive+0x264>
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80066fc:	b29b      	uxth	r3, r3
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d017      	beq.n	8006732 <HAL_SPI_TransmitReceive+0x264>
 8006702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006704:	2b01      	cmp	r3, #1
 8006706:	d114      	bne.n	8006732 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	330c      	adds	r3, #12
 8006712:	7812      	ldrb	r2, [r2, #0]
 8006714:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800671a:	1c5a      	adds	r2, r3, #1
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006724:	b29b      	uxth	r3, r3
 8006726:	3b01      	subs	r3, #1
 8006728:	b29a      	uxth	r2, r3
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800672e:	2300      	movs	r3, #0
 8006730:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	f003 0301 	and.w	r3, r3, #1
 800673c:	2b01      	cmp	r3, #1
 800673e:	d119      	bne.n	8006774 <HAL_SPI_TransmitReceive+0x2a6>
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006744:	b29b      	uxth	r3, r3
 8006746:	2b00      	cmp	r3, #0
 8006748:	d014      	beq.n	8006774 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	68da      	ldr	r2, [r3, #12]
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006754:	b2d2      	uxtb	r2, r2
 8006756:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800675c:	1c5a      	adds	r2, r3, #1
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006766:	b29b      	uxth	r3, r3
 8006768:	3b01      	subs	r3, #1
 800676a:	b29a      	uxth	r2, r3
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006770:	2301      	movs	r3, #1
 8006772:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006774:	f7fe f8a0 	bl	80048b8 <HAL_GetTick>
 8006778:	4602      	mov	r2, r0
 800677a:	6a3b      	ldr	r3, [r7, #32]
 800677c:	1ad3      	subs	r3, r2, r3
 800677e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006780:	429a      	cmp	r2, r3
 8006782:	d803      	bhi.n	800678c <HAL_SPI_TransmitReceive+0x2be>
 8006784:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678a:	d102      	bne.n	8006792 <HAL_SPI_TransmitReceive+0x2c4>
 800678c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800678e:	2b00      	cmp	r3, #0
 8006790:	d109      	bne.n	80067a6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	2201      	movs	r2, #1
 8006796:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	e038      	b.n	8006818 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d19c      	bne.n	80066ea <HAL_SPI_TransmitReceive+0x21c>
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d197      	bne.n	80066ea <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80067ba:	6a3a      	ldr	r2, [r7, #32]
 80067bc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80067be:	68f8      	ldr	r0, [r7, #12]
 80067c0:	f000 f9fe 	bl	8006bc0 <SPI_EndRxTxTransaction>
 80067c4:	4603      	mov	r3, r0
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d008      	beq.n	80067dc <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	2220      	movs	r2, #32
 80067ce:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2200      	movs	r2, #0
 80067d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	e01d      	b.n	8006818 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d10a      	bne.n	80067fa <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80067e4:	2300      	movs	r3, #0
 80067e6:	613b      	str	r3, [r7, #16]
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	68db      	ldr	r3, [r3, #12]
 80067ee:	613b      	str	r3, [r7, #16]
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	613b      	str	r3, [r7, #16]
 80067f8:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2201      	movs	r2, #1
 80067fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	2200      	movs	r2, #0
 8006806:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800680e:	2b00      	cmp	r3, #0
 8006810:	d001      	beq.n	8006816 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	e000      	b.n	8006818 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8006816:	2300      	movs	r3, #0
  }
}
 8006818:	4618      	mov	r0, r3
 800681a:	3728      	adds	r7, #40	@ 0x28
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}

08006820 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b084      	sub	sp, #16
 8006824:	af00      	add	r7, sp, #0
 8006826:	60f8      	str	r0, [r7, #12]
 8006828:	60b9      	str	r1, [r7, #8]
 800682a:	4613      	mov	r3, r2
 800682c:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006834:	b2db      	uxtb	r3, r3
 8006836:	2b01      	cmp	r3, #1
 8006838:	d001      	beq.n	800683e <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800683a:	2302      	movs	r3, #2
 800683c:	e097      	b.n	800696e <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800683e:	68bb      	ldr	r3, [r7, #8]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d002      	beq.n	800684a <HAL_SPI_Transmit_DMA+0x2a>
 8006844:	88fb      	ldrh	r3, [r7, #6]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d101      	bne.n	800684e <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	e08f      	b.n	800696e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006854:	2b01      	cmp	r3, #1
 8006856:	d101      	bne.n	800685c <HAL_SPI_Transmit_DMA+0x3c>
 8006858:	2302      	movs	r3, #2
 800685a:	e088      	b.n	800696e <HAL_SPI_Transmit_DMA+0x14e>
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2201      	movs	r2, #1
 8006860:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2203      	movs	r2, #3
 8006868:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2200      	movs	r2, #0
 8006870:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	68ba      	ldr	r2, [r7, #8]
 8006876:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	88fa      	ldrh	r2, [r7, #6]
 800687c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	88fa      	ldrh	r2, [r7, #6]
 8006882:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2200      	movs	r2, #0
 8006888:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2200      	movs	r2, #0
 800688e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2200      	movs	r2, #0
 8006894:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2200      	movs	r2, #0
 800689a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	2200      	movs	r2, #0
 80068a0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	689b      	ldr	r3, [r3, #8]
 80068a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80068aa:	d10f      	bne.n	80068cc <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	681a      	ldr	r2, [r3, #0]
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068ba:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	681a      	ldr	r2, [r3, #0]
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80068ca:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068d0:	4a29      	ldr	r2, [pc, #164]	@ (8006978 <HAL_SPI_Transmit_DMA+0x158>)
 80068d2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068d8:	4a28      	ldr	r2, [pc, #160]	@ (800697c <HAL_SPI_Transmit_DMA+0x15c>)
 80068da:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068e0:	4a27      	ldr	r2, [pc, #156]	@ (8006980 <HAL_SPI_Transmit_DMA+0x160>)
 80068e2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80068e8:	2200      	movs	r2, #0
 80068ea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068f4:	4619      	mov	r1, r3
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	330c      	adds	r3, #12
 80068fc:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006902:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006904:	f7fe fa14 	bl	8004d30 <HAL_DMA_Start_IT>
 8006908:	4603      	mov	r3, r0
 800690a:	2b00      	cmp	r3, #0
 800690c:	d00b      	beq.n	8006926 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006912:	f043 0210 	orr.w	r2, r3, #16
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2200      	movs	r2, #0
 800691e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	e023      	b.n	800696e <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006930:	2b40      	cmp	r3, #64	@ 0x40
 8006932:	d007      	beq.n	8006944 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	681a      	ldr	r2, [r3, #0]
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006942:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	2200      	movs	r2, #0
 8006948:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	685a      	ldr	r2, [r3, #4]
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f042 0220 	orr.w	r2, r2, #32
 800695a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	685a      	ldr	r2, [r3, #4]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f042 0202 	orr.w	r2, r2, #2
 800696a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800696c:	2300      	movs	r3, #0
}
 800696e:	4618      	mov	r0, r3
 8006970:	3710      	adds	r7, #16
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}
 8006976:	bf00      	nop
 8006978:	08006a55 	.word	0x08006a55
 800697c:	080069ad 	.word	0x080069ad
 8006980:	08006a71 	.word	0x08006a71

08006984 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800698c:	bf00      	nop
 800698e:	370c      	adds	r7, #12
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr

08006998 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006998:	b480      	push	{r7}
 800699a:	b083      	sub	sp, #12
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80069a0:	bf00      	nop
 80069a2:	370c      	adds	r7, #12
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr

080069ac <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b086      	sub	sp, #24
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069b8:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80069ba:	f7fd ff7d 	bl	80048b8 <HAL_GetTick>
 80069be:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069ce:	d03b      	beq.n	8006a48 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	685a      	ldr	r2, [r3, #4]
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f022 0220 	bic.w	r2, r2, #32
 80069de:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	685a      	ldr	r2, [r3, #4]
 80069e6:	697b      	ldr	r3, [r7, #20]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f022 0202 	bic.w	r2, r2, #2
 80069ee:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80069f0:	693a      	ldr	r2, [r7, #16]
 80069f2:	2164      	movs	r1, #100	@ 0x64
 80069f4:	6978      	ldr	r0, [r7, #20]
 80069f6:	f000 f8e3 	bl	8006bc0 <SPI_EndRxTxTransaction>
 80069fa:	4603      	mov	r3, r0
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d005      	beq.n	8006a0c <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a04:	f043 0220 	orr.w	r2, r3, #32
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006a0c:	697b      	ldr	r3, [r7, #20]
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d10a      	bne.n	8006a2a <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006a14:	2300      	movs	r3, #0
 8006a16:	60fb      	str	r3, [r7, #12]
 8006a18:	697b      	ldr	r3, [r7, #20]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	68db      	ldr	r3, [r3, #12]
 8006a1e:	60fb      	str	r3, [r7, #12]
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	689b      	ldr	r3, [r3, #8]
 8006a26:	60fb      	str	r3, [r7, #12]
 8006a28:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8006a2a:	697b      	ldr	r3, [r7, #20]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a38:	697b      	ldr	r3, [r7, #20]
 8006a3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d003      	beq.n	8006a48 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006a40:	6978      	ldr	r0, [r7, #20]
 8006a42:	f7ff ffa9 	bl	8006998 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006a46:	e002      	b.n	8006a4e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8006a48:	6978      	ldr	r0, [r7, #20]
 8006a4a:	f7fa fcb3 	bl	80013b4 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006a4e:	3718      	adds	r7, #24
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bd80      	pop	{r7, pc}

08006a54 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a60:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006a62:	68f8      	ldr	r0, [r7, #12]
 8006a64:	f7ff ff8e 	bl	8006984 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006a68:	bf00      	nop
 8006a6a:	3710      	adds	r7, #16
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b084      	sub	sp, #16
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a7c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	685a      	ldr	r2, [r3, #4]
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f022 0203 	bic.w	r2, r2, #3
 8006a8c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a92:	f043 0210 	orr.w	r2, r3, #16
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	2201      	movs	r2, #1
 8006a9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006aa2:	68f8      	ldr	r0, [r7, #12]
 8006aa4:	f7ff ff78 	bl	8006998 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006aa8:	bf00      	nop
 8006aaa:	3710      	adds	r7, #16
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b088      	sub	sp, #32
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	60f8      	str	r0, [r7, #12]
 8006ab8:	60b9      	str	r1, [r7, #8]
 8006aba:	603b      	str	r3, [r7, #0]
 8006abc:	4613      	mov	r3, r2
 8006abe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006ac0:	f7fd fefa 	bl	80048b8 <HAL_GetTick>
 8006ac4:	4602      	mov	r2, r0
 8006ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ac8:	1a9b      	subs	r3, r3, r2
 8006aca:	683a      	ldr	r2, [r7, #0]
 8006acc:	4413      	add	r3, r2
 8006ace:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006ad0:	f7fd fef2 	bl	80048b8 <HAL_GetTick>
 8006ad4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006ad6:	4b39      	ldr	r3, [pc, #228]	@ (8006bbc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	015b      	lsls	r3, r3, #5
 8006adc:	0d1b      	lsrs	r3, r3, #20
 8006ade:	69fa      	ldr	r2, [r7, #28]
 8006ae0:	fb02 f303 	mul.w	r3, r2, r3
 8006ae4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006ae6:	e054      	b.n	8006b92 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006ae8:	683b      	ldr	r3, [r7, #0]
 8006aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aee:	d050      	beq.n	8006b92 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006af0:	f7fd fee2 	bl	80048b8 <HAL_GetTick>
 8006af4:	4602      	mov	r2, r0
 8006af6:	69bb      	ldr	r3, [r7, #24]
 8006af8:	1ad3      	subs	r3, r2, r3
 8006afa:	69fa      	ldr	r2, [r7, #28]
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d902      	bls.n	8006b06 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006b00:	69fb      	ldr	r3, [r7, #28]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d13d      	bne.n	8006b82 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	685a      	ldr	r2, [r3, #4]
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006b14:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	685b      	ldr	r3, [r3, #4]
 8006b1a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b1e:	d111      	bne.n	8006b44 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b28:	d004      	beq.n	8006b34 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	689b      	ldr	r3, [r3, #8]
 8006b2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b32:	d107      	bne.n	8006b44 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	681a      	ldr	r2, [r3, #0]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b42:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b4c:	d10f      	bne.n	8006b6e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006b5c:	601a      	str	r2, [r3, #0]
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	681a      	ldr	r2, [r3, #0]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006b6c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	2201      	movs	r2, #1
 8006b72:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8006b7e:	2303      	movs	r3, #3
 8006b80:	e017      	b.n	8006bb2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d101      	bne.n	8006b8c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006b8c:	697b      	ldr	r3, [r7, #20]
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	689a      	ldr	r2, [r3, #8]
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	4013      	ands	r3, r2
 8006b9c:	68ba      	ldr	r2, [r7, #8]
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	bf0c      	ite	eq
 8006ba2:	2301      	moveq	r3, #1
 8006ba4:	2300      	movne	r3, #0
 8006ba6:	b2db      	uxtb	r3, r3
 8006ba8:	461a      	mov	r2, r3
 8006baa:	79fb      	ldrb	r3, [r7, #7]
 8006bac:	429a      	cmp	r2, r3
 8006bae:	d19b      	bne.n	8006ae8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006bb0:	2300      	movs	r3, #0
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3720      	adds	r7, #32
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}
 8006bba:	bf00      	nop
 8006bbc:	20000018 	.word	0x20000018

08006bc0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b088      	sub	sp, #32
 8006bc4:	af02      	add	r7, sp, #8
 8006bc6:	60f8      	str	r0, [r7, #12]
 8006bc8:	60b9      	str	r1, [r7, #8]
 8006bca:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	9300      	str	r3, [sp, #0]
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	2102      	movs	r1, #2
 8006bd6:	68f8      	ldr	r0, [r7, #12]
 8006bd8:	f7ff ff6a 	bl	8006ab0 <SPI_WaitFlagStateUntilTimeout>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d007      	beq.n	8006bf2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006be6:	f043 0220 	orr.w	r2, r3, #32
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006bee:	2303      	movs	r3, #3
 8006bf0:	e032      	b.n	8006c58 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006bf2:	4b1b      	ldr	r3, [pc, #108]	@ (8006c60 <SPI_EndRxTxTransaction+0xa0>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a1b      	ldr	r2, [pc, #108]	@ (8006c64 <SPI_EndRxTxTransaction+0xa4>)
 8006bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8006bfc:	0d5b      	lsrs	r3, r3, #21
 8006bfe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006c02:	fb02 f303 	mul.w	r3, r2, r3
 8006c06:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	685b      	ldr	r3, [r3, #4]
 8006c0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c10:	d112      	bne.n	8006c38 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	9300      	str	r3, [sp, #0]
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	2180      	movs	r1, #128	@ 0x80
 8006c1c:	68f8      	ldr	r0, [r7, #12]
 8006c1e:	f7ff ff47 	bl	8006ab0 <SPI_WaitFlagStateUntilTimeout>
 8006c22:	4603      	mov	r3, r0
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d016      	beq.n	8006c56 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c2c:	f043 0220 	orr.w	r2, r3, #32
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006c34:	2303      	movs	r3, #3
 8006c36:	e00f      	b.n	8006c58 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006c38:	697b      	ldr	r3, [r7, #20]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d00a      	beq.n	8006c54 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006c3e:	697b      	ldr	r3, [r7, #20]
 8006c40:	3b01      	subs	r3, #1
 8006c42:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	689b      	ldr	r3, [r3, #8]
 8006c4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c4e:	2b80      	cmp	r3, #128	@ 0x80
 8006c50:	d0f2      	beq.n	8006c38 <SPI_EndRxTxTransaction+0x78>
 8006c52:	e000      	b.n	8006c56 <SPI_EndRxTxTransaction+0x96>
        break;
 8006c54:	bf00      	nop
  }

  return HAL_OK;
 8006c56:	2300      	movs	r3, #0
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	3718      	adds	r7, #24
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}
 8006c60:	20000018 	.word	0x20000018
 8006c64:	165e9f81 	.word	0x165e9f81

08006c68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b082      	sub	sp, #8
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d101      	bne.n	8006c7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
 8006c78:	e041      	b.n	8006cfe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d106      	bne.n	8006c94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2200      	movs	r2, #0
 8006c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f7fd fcb6 	bl	8004600 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2202      	movs	r2, #2
 8006c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681a      	ldr	r2, [r3, #0]
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	3304      	adds	r3, #4
 8006ca4:	4619      	mov	r1, r3
 8006ca6:	4610      	mov	r0, r2
 8006ca8:	f000 fb14 	bl	80072d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2201      	movs	r2, #1
 8006cc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2201      	movs	r2, #1
 8006ce0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006cfc:	2300      	movs	r3, #0
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	3708      	adds	r7, #8
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}
	...

08006d08 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006d08:	b480      	push	{r7}
 8006d0a:	b085      	sub	sp, #20
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d16:	b2db      	uxtb	r3, r3
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	d001      	beq.n	8006d20 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e046      	b.n	8006dae <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2202      	movs	r2, #2
 8006d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a23      	ldr	r2, [pc, #140]	@ (8006dbc <HAL_TIM_Base_Start+0xb4>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d022      	beq.n	8006d78 <HAL_TIM_Base_Start+0x70>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d3a:	d01d      	beq.n	8006d78 <HAL_TIM_Base_Start+0x70>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a1f      	ldr	r2, [pc, #124]	@ (8006dc0 <HAL_TIM_Base_Start+0xb8>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d018      	beq.n	8006d78 <HAL_TIM_Base_Start+0x70>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a1e      	ldr	r2, [pc, #120]	@ (8006dc4 <HAL_TIM_Base_Start+0xbc>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d013      	beq.n	8006d78 <HAL_TIM_Base_Start+0x70>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a1c      	ldr	r2, [pc, #112]	@ (8006dc8 <HAL_TIM_Base_Start+0xc0>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d00e      	beq.n	8006d78 <HAL_TIM_Base_Start+0x70>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a1b      	ldr	r2, [pc, #108]	@ (8006dcc <HAL_TIM_Base_Start+0xc4>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d009      	beq.n	8006d78 <HAL_TIM_Base_Start+0x70>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a19      	ldr	r2, [pc, #100]	@ (8006dd0 <HAL_TIM_Base_Start+0xc8>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d004      	beq.n	8006d78 <HAL_TIM_Base_Start+0x70>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a18      	ldr	r2, [pc, #96]	@ (8006dd4 <HAL_TIM_Base_Start+0xcc>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d111      	bne.n	8006d9c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	689b      	ldr	r3, [r3, #8]
 8006d7e:	f003 0307 	and.w	r3, r3, #7
 8006d82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	2b06      	cmp	r3, #6
 8006d88:	d010      	beq.n	8006dac <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	681a      	ldr	r2, [r3, #0]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f042 0201 	orr.w	r2, r2, #1
 8006d98:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d9a:	e007      	b.n	8006dac <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	681a      	ldr	r2, [r3, #0]
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f042 0201 	orr.w	r2, r2, #1
 8006daa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006dac:	2300      	movs	r3, #0
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3714      	adds	r7, #20
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr
 8006dba:	bf00      	nop
 8006dbc:	40010000 	.word	0x40010000
 8006dc0:	40000400 	.word	0x40000400
 8006dc4:	40000800 	.word	0x40000800
 8006dc8:	40000c00 	.word	0x40000c00
 8006dcc:	40010400 	.word	0x40010400
 8006dd0:	40014000 	.word	0x40014000
 8006dd4:	40001800 	.word	0x40001800

08006dd8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b085      	sub	sp, #20
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006de6:	b2db      	uxtb	r3, r3
 8006de8:	2b01      	cmp	r3, #1
 8006dea:	d001      	beq.n	8006df0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006dec:	2301      	movs	r3, #1
 8006dee:	e04e      	b.n	8006e8e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2202      	movs	r2, #2
 8006df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	68da      	ldr	r2, [r3, #12]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f042 0201 	orr.w	r2, r2, #1
 8006e06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a23      	ldr	r2, [pc, #140]	@ (8006e9c <HAL_TIM_Base_Start_IT+0xc4>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d022      	beq.n	8006e58 <HAL_TIM_Base_Start_IT+0x80>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e1a:	d01d      	beq.n	8006e58 <HAL_TIM_Base_Start_IT+0x80>
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a1f      	ldr	r2, [pc, #124]	@ (8006ea0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006e22:	4293      	cmp	r3, r2
 8006e24:	d018      	beq.n	8006e58 <HAL_TIM_Base_Start_IT+0x80>
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a1e      	ldr	r2, [pc, #120]	@ (8006ea4 <HAL_TIM_Base_Start_IT+0xcc>)
 8006e2c:	4293      	cmp	r3, r2
 8006e2e:	d013      	beq.n	8006e58 <HAL_TIM_Base_Start_IT+0x80>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	4a1c      	ldr	r2, [pc, #112]	@ (8006ea8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d00e      	beq.n	8006e58 <HAL_TIM_Base_Start_IT+0x80>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a1b      	ldr	r2, [pc, #108]	@ (8006eac <HAL_TIM_Base_Start_IT+0xd4>)
 8006e40:	4293      	cmp	r3, r2
 8006e42:	d009      	beq.n	8006e58 <HAL_TIM_Base_Start_IT+0x80>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	4a19      	ldr	r2, [pc, #100]	@ (8006eb0 <HAL_TIM_Base_Start_IT+0xd8>)
 8006e4a:	4293      	cmp	r3, r2
 8006e4c:	d004      	beq.n	8006e58 <HAL_TIM_Base_Start_IT+0x80>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a18      	ldr	r2, [pc, #96]	@ (8006eb4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d111      	bne.n	8006e7c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	689b      	ldr	r3, [r3, #8]
 8006e5e:	f003 0307 	and.w	r3, r3, #7
 8006e62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2b06      	cmp	r3, #6
 8006e68:	d010      	beq.n	8006e8c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	681a      	ldr	r2, [r3, #0]
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f042 0201 	orr.w	r2, r2, #1
 8006e78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e7a:	e007      	b.n	8006e8c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	681a      	ldr	r2, [r3, #0]
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f042 0201 	orr.w	r2, r2, #1
 8006e8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e8c:	2300      	movs	r3, #0
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	3714      	adds	r7, #20
 8006e92:	46bd      	mov	sp, r7
 8006e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e98:	4770      	bx	lr
 8006e9a:	bf00      	nop
 8006e9c:	40010000 	.word	0x40010000
 8006ea0:	40000400 	.word	0x40000400
 8006ea4:	40000800 	.word	0x40000800
 8006ea8:	40000c00 	.word	0x40000c00
 8006eac:	40010400 	.word	0x40010400
 8006eb0:	40014000 	.word	0x40014000
 8006eb4:	40001800 	.word	0x40001800

08006eb8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	68da      	ldr	r2, [r3, #12]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f022 0201 	bic.w	r2, r2, #1
 8006ece:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	6a1a      	ldr	r2, [r3, #32]
 8006ed6:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006eda:	4013      	ands	r3, r2
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d10f      	bne.n	8006f00 <HAL_TIM_Base_Stop_IT+0x48>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	6a1a      	ldr	r2, [r3, #32]
 8006ee6:	f240 4344 	movw	r3, #1092	@ 0x444
 8006eea:	4013      	ands	r3, r2
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d107      	bne.n	8006f00 <HAL_TIM_Base_Stop_IT+0x48>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681a      	ldr	r2, [r3, #0]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f022 0201 	bic.w	r2, r2, #1
 8006efe:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006f08:	2300      	movs	r3, #0
}
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	370c      	adds	r7, #12
 8006f0e:	46bd      	mov	sp, r7
 8006f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f14:	4770      	bx	lr

08006f16 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f16:	b580      	push	{r7, lr}
 8006f18:	b084      	sub	sp, #16
 8006f1a:	af00      	add	r7, sp, #0
 8006f1c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	68db      	ldr	r3, [r3, #12]
 8006f24:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	691b      	ldr	r3, [r3, #16]
 8006f2c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	f003 0302 	and.w	r3, r3, #2
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d020      	beq.n	8006f7a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f003 0302 	and.w	r3, r3, #2
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d01b      	beq.n	8006f7a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f06f 0202 	mvn.w	r2, #2
 8006f4a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	699b      	ldr	r3, [r3, #24]
 8006f58:	f003 0303 	and.w	r3, r3, #3
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d003      	beq.n	8006f68 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f000 f999 	bl	8007298 <HAL_TIM_IC_CaptureCallback>
 8006f66:	e005      	b.n	8006f74 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f000 f98b 	bl	8007284 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f000 f99c 	bl	80072ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2200      	movs	r2, #0
 8006f78:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006f7a:	68bb      	ldr	r3, [r7, #8]
 8006f7c:	f003 0304 	and.w	r3, r3, #4
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d020      	beq.n	8006fc6 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f003 0304 	and.w	r3, r3, #4
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d01b      	beq.n	8006fc6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f06f 0204 	mvn.w	r2, #4
 8006f96:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2202      	movs	r2, #2
 8006f9c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	699b      	ldr	r3, [r3, #24]
 8006fa4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d003      	beq.n	8006fb4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f000 f973 	bl	8007298 <HAL_TIM_IC_CaptureCallback>
 8006fb2:	e005      	b.n	8006fc0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f000 f965 	bl	8007284 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fba:	6878      	ldr	r0, [r7, #4]
 8006fbc:	f000 f976 	bl	80072ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	f003 0308 	and.w	r3, r3, #8
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d020      	beq.n	8007012 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	f003 0308 	and.w	r3, r3, #8
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d01b      	beq.n	8007012 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f06f 0208 	mvn.w	r2, #8
 8006fe2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2204      	movs	r2, #4
 8006fe8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	69db      	ldr	r3, [r3, #28]
 8006ff0:	f003 0303 	and.w	r3, r3, #3
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d003      	beq.n	8007000 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ff8:	6878      	ldr	r0, [r7, #4]
 8006ffa:	f000 f94d 	bl	8007298 <HAL_TIM_IC_CaptureCallback>
 8006ffe:	e005      	b.n	800700c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007000:	6878      	ldr	r0, [r7, #4]
 8007002:	f000 f93f 	bl	8007284 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007006:	6878      	ldr	r0, [r7, #4]
 8007008:	f000 f950 	bl	80072ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2200      	movs	r2, #0
 8007010:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	f003 0310 	and.w	r3, r3, #16
 8007018:	2b00      	cmp	r3, #0
 800701a:	d020      	beq.n	800705e <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	f003 0310 	and.w	r3, r3, #16
 8007022:	2b00      	cmp	r3, #0
 8007024:	d01b      	beq.n	800705e <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f06f 0210 	mvn.w	r2, #16
 800702e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2208      	movs	r2, #8
 8007034:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	69db      	ldr	r3, [r3, #28]
 800703c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007040:	2b00      	cmp	r3, #0
 8007042:	d003      	beq.n	800704c <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f000 f927 	bl	8007298 <HAL_TIM_IC_CaptureCallback>
 800704a:	e005      	b.n	8007058 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 f919 	bl	8007284 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f000 f92a 	bl	80072ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2200      	movs	r2, #0
 800705c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	f003 0301 	and.w	r3, r3, #1
 8007064:	2b00      	cmp	r3, #0
 8007066:	d00c      	beq.n	8007082 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	f003 0301 	and.w	r3, r3, #1
 800706e:	2b00      	cmp	r3, #0
 8007070:	d007      	beq.n	8007082 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f06f 0201 	mvn.w	r2, #1
 800707a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800707c:	6878      	ldr	r0, [r7, #4]
 800707e:	f7fc fb55 	bl	800372c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007088:	2b00      	cmp	r3, #0
 800708a:	d00c      	beq.n	80070a6 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007092:	2b00      	cmp	r3, #0
 8007094:	d007      	beq.n	80070a6 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800709e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070a0:	6878      	ldr	r0, [r7, #4]
 80070a2:	f000 fae3 	bl	800766c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d00c      	beq.n	80070ca <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d007      	beq.n	80070ca <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80070c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80070c4:	6878      	ldr	r0, [r7, #4]
 80070c6:	f000 f8fb 	bl	80072c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80070ca:	68bb      	ldr	r3, [r7, #8]
 80070cc:	f003 0320 	and.w	r3, r3, #32
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d00c      	beq.n	80070ee <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	f003 0320 	and.w	r3, r3, #32
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d007      	beq.n	80070ee <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f06f 0220 	mvn.w	r2, #32
 80070e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80070e8:	6878      	ldr	r0, [r7, #4]
 80070ea:	f000 fab5 	bl	8007658 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80070ee:	bf00      	nop
 80070f0:	3710      	adds	r7, #16
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}

080070f6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80070f6:	b580      	push	{r7, lr}
 80070f8:	b084      	sub	sp, #16
 80070fa:	af00      	add	r7, sp, #0
 80070fc:	6078      	str	r0, [r7, #4]
 80070fe:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007100:	2300      	movs	r3, #0
 8007102:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800710a:	2b01      	cmp	r3, #1
 800710c:	d101      	bne.n	8007112 <HAL_TIM_ConfigClockSource+0x1c>
 800710e:	2302      	movs	r3, #2
 8007110:	e0b4      	b.n	800727c <HAL_TIM_ConfigClockSource+0x186>
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2201      	movs	r2, #1
 8007116:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2202      	movs	r2, #2
 800711e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007130:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007138:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	68ba      	ldr	r2, [r7, #8]
 8007140:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007142:	683b      	ldr	r3, [r7, #0]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800714a:	d03e      	beq.n	80071ca <HAL_TIM_ConfigClockSource+0xd4>
 800714c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007150:	f200 8087 	bhi.w	8007262 <HAL_TIM_ConfigClockSource+0x16c>
 8007154:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007158:	f000 8086 	beq.w	8007268 <HAL_TIM_ConfigClockSource+0x172>
 800715c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007160:	d87f      	bhi.n	8007262 <HAL_TIM_ConfigClockSource+0x16c>
 8007162:	2b70      	cmp	r3, #112	@ 0x70
 8007164:	d01a      	beq.n	800719c <HAL_TIM_ConfigClockSource+0xa6>
 8007166:	2b70      	cmp	r3, #112	@ 0x70
 8007168:	d87b      	bhi.n	8007262 <HAL_TIM_ConfigClockSource+0x16c>
 800716a:	2b60      	cmp	r3, #96	@ 0x60
 800716c:	d050      	beq.n	8007210 <HAL_TIM_ConfigClockSource+0x11a>
 800716e:	2b60      	cmp	r3, #96	@ 0x60
 8007170:	d877      	bhi.n	8007262 <HAL_TIM_ConfigClockSource+0x16c>
 8007172:	2b50      	cmp	r3, #80	@ 0x50
 8007174:	d03c      	beq.n	80071f0 <HAL_TIM_ConfigClockSource+0xfa>
 8007176:	2b50      	cmp	r3, #80	@ 0x50
 8007178:	d873      	bhi.n	8007262 <HAL_TIM_ConfigClockSource+0x16c>
 800717a:	2b40      	cmp	r3, #64	@ 0x40
 800717c:	d058      	beq.n	8007230 <HAL_TIM_ConfigClockSource+0x13a>
 800717e:	2b40      	cmp	r3, #64	@ 0x40
 8007180:	d86f      	bhi.n	8007262 <HAL_TIM_ConfigClockSource+0x16c>
 8007182:	2b30      	cmp	r3, #48	@ 0x30
 8007184:	d064      	beq.n	8007250 <HAL_TIM_ConfigClockSource+0x15a>
 8007186:	2b30      	cmp	r3, #48	@ 0x30
 8007188:	d86b      	bhi.n	8007262 <HAL_TIM_ConfigClockSource+0x16c>
 800718a:	2b20      	cmp	r3, #32
 800718c:	d060      	beq.n	8007250 <HAL_TIM_ConfigClockSource+0x15a>
 800718e:	2b20      	cmp	r3, #32
 8007190:	d867      	bhi.n	8007262 <HAL_TIM_ConfigClockSource+0x16c>
 8007192:	2b00      	cmp	r3, #0
 8007194:	d05c      	beq.n	8007250 <HAL_TIM_ConfigClockSource+0x15a>
 8007196:	2b10      	cmp	r3, #16
 8007198:	d05a      	beq.n	8007250 <HAL_TIM_ConfigClockSource+0x15a>
 800719a:	e062      	b.n	8007262 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80071ac:	f000 f9b8 	bl	8007520 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	689b      	ldr	r3, [r3, #8]
 80071b6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80071b8:	68bb      	ldr	r3, [r7, #8]
 80071ba:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80071be:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	68ba      	ldr	r2, [r7, #8]
 80071c6:	609a      	str	r2, [r3, #8]
      break;
 80071c8:	e04f      	b.n	800726a <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80071da:	f000 f9a1 	bl	8007520 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	689a      	ldr	r2, [r3, #8]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80071ec:	609a      	str	r2, [r3, #8]
      break;
 80071ee:	e03c      	b.n	800726a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80071f4:	683b      	ldr	r3, [r7, #0]
 80071f6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80071fc:	461a      	mov	r2, r3
 80071fe:	f000 f915 	bl	800742c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	2150      	movs	r1, #80	@ 0x50
 8007208:	4618      	mov	r0, r3
 800720a:	f000 f96e 	bl	80074ea <TIM_ITRx_SetConfig>
      break;
 800720e:	e02c      	b.n	800726a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007214:	683b      	ldr	r3, [r7, #0]
 8007216:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800721c:	461a      	mov	r2, r3
 800721e:	f000 f934 	bl	800748a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	2160      	movs	r1, #96	@ 0x60
 8007228:	4618      	mov	r0, r3
 800722a:	f000 f95e 	bl	80074ea <TIM_ITRx_SetConfig>
      break;
 800722e:	e01c      	b.n	800726a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800723c:	461a      	mov	r2, r3
 800723e:	f000 f8f5 	bl	800742c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	2140      	movs	r1, #64	@ 0x40
 8007248:	4618      	mov	r0, r3
 800724a:	f000 f94e 	bl	80074ea <TIM_ITRx_SetConfig>
      break;
 800724e:	e00c      	b.n	800726a <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681a      	ldr	r2, [r3, #0]
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4619      	mov	r1, r3
 800725a:	4610      	mov	r0, r2
 800725c:	f000 f945 	bl	80074ea <TIM_ITRx_SetConfig>
      break;
 8007260:	e003      	b.n	800726a <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007262:	2301      	movs	r3, #1
 8007264:	73fb      	strb	r3, [r7, #15]
      break;
 8007266:	e000      	b.n	800726a <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007268:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2201      	movs	r2, #1
 800726e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2200      	movs	r2, #0
 8007276:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800727a:	7bfb      	ldrb	r3, [r7, #15]
}
 800727c:	4618      	mov	r0, r3
 800727e:	3710      	adds	r7, #16
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}

08007284 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007284:	b480      	push	{r7}
 8007286:	b083      	sub	sp, #12
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800728c:	bf00      	nop
 800728e:	370c      	adds	r7, #12
 8007290:	46bd      	mov	sp, r7
 8007292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007296:	4770      	bx	lr

08007298 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007298:	b480      	push	{r7}
 800729a:	b083      	sub	sp, #12
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80072a0:	bf00      	nop
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b083      	sub	sp, #12
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80072b4:	bf00      	nop
 80072b6:	370c      	adds	r7, #12
 80072b8:	46bd      	mov	sp, r7
 80072ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072be:	4770      	bx	lr

080072c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b083      	sub	sp, #12
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80072c8:	bf00      	nop
 80072ca:	370c      	adds	r7, #12
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b085      	sub	sp, #20
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	4a46      	ldr	r2, [pc, #280]	@ (8007400 <TIM_Base_SetConfig+0x12c>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d013      	beq.n	8007314 <TIM_Base_SetConfig+0x40>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072f2:	d00f      	beq.n	8007314 <TIM_Base_SetConfig+0x40>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	4a43      	ldr	r2, [pc, #268]	@ (8007404 <TIM_Base_SetConfig+0x130>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d00b      	beq.n	8007314 <TIM_Base_SetConfig+0x40>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	4a42      	ldr	r2, [pc, #264]	@ (8007408 <TIM_Base_SetConfig+0x134>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d007      	beq.n	8007314 <TIM_Base_SetConfig+0x40>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	4a41      	ldr	r2, [pc, #260]	@ (800740c <TIM_Base_SetConfig+0x138>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d003      	beq.n	8007314 <TIM_Base_SetConfig+0x40>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	4a40      	ldr	r2, [pc, #256]	@ (8007410 <TIM_Base_SetConfig+0x13c>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d108      	bne.n	8007326 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800731a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800731c:	683b      	ldr	r3, [r7, #0]
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	68fa      	ldr	r2, [r7, #12]
 8007322:	4313      	orrs	r3, r2
 8007324:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	4a35      	ldr	r2, [pc, #212]	@ (8007400 <TIM_Base_SetConfig+0x12c>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d02b      	beq.n	8007386 <TIM_Base_SetConfig+0xb2>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007334:	d027      	beq.n	8007386 <TIM_Base_SetConfig+0xb2>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	4a32      	ldr	r2, [pc, #200]	@ (8007404 <TIM_Base_SetConfig+0x130>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d023      	beq.n	8007386 <TIM_Base_SetConfig+0xb2>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	4a31      	ldr	r2, [pc, #196]	@ (8007408 <TIM_Base_SetConfig+0x134>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d01f      	beq.n	8007386 <TIM_Base_SetConfig+0xb2>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	4a30      	ldr	r2, [pc, #192]	@ (800740c <TIM_Base_SetConfig+0x138>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d01b      	beq.n	8007386 <TIM_Base_SetConfig+0xb2>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a2f      	ldr	r2, [pc, #188]	@ (8007410 <TIM_Base_SetConfig+0x13c>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d017      	beq.n	8007386 <TIM_Base_SetConfig+0xb2>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	4a2e      	ldr	r2, [pc, #184]	@ (8007414 <TIM_Base_SetConfig+0x140>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d013      	beq.n	8007386 <TIM_Base_SetConfig+0xb2>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	4a2d      	ldr	r2, [pc, #180]	@ (8007418 <TIM_Base_SetConfig+0x144>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d00f      	beq.n	8007386 <TIM_Base_SetConfig+0xb2>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	4a2c      	ldr	r2, [pc, #176]	@ (800741c <TIM_Base_SetConfig+0x148>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d00b      	beq.n	8007386 <TIM_Base_SetConfig+0xb2>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	4a2b      	ldr	r2, [pc, #172]	@ (8007420 <TIM_Base_SetConfig+0x14c>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d007      	beq.n	8007386 <TIM_Base_SetConfig+0xb2>
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	4a2a      	ldr	r2, [pc, #168]	@ (8007424 <TIM_Base_SetConfig+0x150>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d003      	beq.n	8007386 <TIM_Base_SetConfig+0xb2>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	4a29      	ldr	r2, [pc, #164]	@ (8007428 <TIM_Base_SetConfig+0x154>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d108      	bne.n	8007398 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800738c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	68db      	ldr	r3, [r3, #12]
 8007392:	68fa      	ldr	r2, [r7, #12]
 8007394:	4313      	orrs	r3, r2
 8007396:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	695b      	ldr	r3, [r3, #20]
 80073a2:	4313      	orrs	r3, r2
 80073a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	68fa      	ldr	r2, [r7, #12]
 80073aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	689a      	ldr	r2, [r3, #8]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	681a      	ldr	r2, [r3, #0]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	4a10      	ldr	r2, [pc, #64]	@ (8007400 <TIM_Base_SetConfig+0x12c>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d003      	beq.n	80073cc <TIM_Base_SetConfig+0xf8>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4a12      	ldr	r2, [pc, #72]	@ (8007410 <TIM_Base_SetConfig+0x13c>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d103      	bne.n	80073d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	691a      	ldr	r2, [r3, #16]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2201      	movs	r2, #1
 80073d8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	691b      	ldr	r3, [r3, #16]
 80073de:	f003 0301 	and.w	r3, r3, #1
 80073e2:	2b01      	cmp	r3, #1
 80073e4:	d105      	bne.n	80073f2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	691b      	ldr	r3, [r3, #16]
 80073ea:	f023 0201 	bic.w	r2, r3, #1
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	611a      	str	r2, [r3, #16]
  }
}
 80073f2:	bf00      	nop
 80073f4:	3714      	adds	r7, #20
 80073f6:	46bd      	mov	sp, r7
 80073f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fc:	4770      	bx	lr
 80073fe:	bf00      	nop
 8007400:	40010000 	.word	0x40010000
 8007404:	40000400 	.word	0x40000400
 8007408:	40000800 	.word	0x40000800
 800740c:	40000c00 	.word	0x40000c00
 8007410:	40010400 	.word	0x40010400
 8007414:	40014000 	.word	0x40014000
 8007418:	40014400 	.word	0x40014400
 800741c:	40014800 	.word	0x40014800
 8007420:	40001800 	.word	0x40001800
 8007424:	40001c00 	.word	0x40001c00
 8007428:	40002000 	.word	0x40002000

0800742c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800742c:	b480      	push	{r7}
 800742e:	b087      	sub	sp, #28
 8007430:	af00      	add	r7, sp, #0
 8007432:	60f8      	str	r0, [r7, #12]
 8007434:	60b9      	str	r1, [r7, #8]
 8007436:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	6a1b      	ldr	r3, [r3, #32]
 800743c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	6a1b      	ldr	r3, [r3, #32]
 8007442:	f023 0201 	bic.w	r2, r3, #1
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	699b      	ldr	r3, [r3, #24]
 800744e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007450:	693b      	ldr	r3, [r7, #16]
 8007452:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007456:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	011b      	lsls	r3, r3, #4
 800745c:	693a      	ldr	r2, [r7, #16]
 800745e:	4313      	orrs	r3, r2
 8007460:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	f023 030a 	bic.w	r3, r3, #10
 8007468:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800746a:	697a      	ldr	r2, [r7, #20]
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	4313      	orrs	r3, r2
 8007470:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	693a      	ldr	r2, [r7, #16]
 8007476:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	697a      	ldr	r2, [r7, #20]
 800747c:	621a      	str	r2, [r3, #32]
}
 800747e:	bf00      	nop
 8007480:	371c      	adds	r7, #28
 8007482:	46bd      	mov	sp, r7
 8007484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007488:	4770      	bx	lr

0800748a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800748a:	b480      	push	{r7}
 800748c:	b087      	sub	sp, #28
 800748e:	af00      	add	r7, sp, #0
 8007490:	60f8      	str	r0, [r7, #12]
 8007492:	60b9      	str	r1, [r7, #8]
 8007494:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	6a1b      	ldr	r3, [r3, #32]
 800749a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	6a1b      	ldr	r3, [r3, #32]
 80074a0:	f023 0210 	bic.w	r2, r3, #16
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	699b      	ldr	r3, [r3, #24]
 80074ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80074b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	031b      	lsls	r3, r3, #12
 80074ba:	693a      	ldr	r2, [r7, #16]
 80074bc:	4313      	orrs	r3, r2
 80074be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80074c0:	697b      	ldr	r3, [r7, #20]
 80074c2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80074c6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80074c8:	68bb      	ldr	r3, [r7, #8]
 80074ca:	011b      	lsls	r3, r3, #4
 80074cc:	697a      	ldr	r2, [r7, #20]
 80074ce:	4313      	orrs	r3, r2
 80074d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	693a      	ldr	r2, [r7, #16]
 80074d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	697a      	ldr	r2, [r7, #20]
 80074dc:	621a      	str	r2, [r3, #32]
}
 80074de:	bf00      	nop
 80074e0:	371c      	adds	r7, #28
 80074e2:	46bd      	mov	sp, r7
 80074e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e8:	4770      	bx	lr

080074ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80074ea:	b480      	push	{r7}
 80074ec:	b085      	sub	sp, #20
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
 80074f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	689b      	ldr	r3, [r3, #8]
 80074f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007500:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007502:	683a      	ldr	r2, [r7, #0]
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	4313      	orrs	r3, r2
 8007508:	f043 0307 	orr.w	r3, r3, #7
 800750c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	68fa      	ldr	r2, [r7, #12]
 8007512:	609a      	str	r2, [r3, #8]
}
 8007514:	bf00      	nop
 8007516:	3714      	adds	r7, #20
 8007518:	46bd      	mov	sp, r7
 800751a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800751e:	4770      	bx	lr

08007520 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007520:	b480      	push	{r7}
 8007522:	b087      	sub	sp, #28
 8007524:	af00      	add	r7, sp, #0
 8007526:	60f8      	str	r0, [r7, #12]
 8007528:	60b9      	str	r1, [r7, #8]
 800752a:	607a      	str	r2, [r7, #4]
 800752c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007534:	697b      	ldr	r3, [r7, #20]
 8007536:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800753a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	021a      	lsls	r2, r3, #8
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	431a      	orrs	r2, r3
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	4313      	orrs	r3, r2
 8007548:	697a      	ldr	r2, [r7, #20]
 800754a:	4313      	orrs	r3, r2
 800754c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	697a      	ldr	r2, [r7, #20]
 8007552:	609a      	str	r2, [r3, #8]
}
 8007554:	bf00      	nop
 8007556:	371c      	adds	r7, #28
 8007558:	46bd      	mov	sp, r7
 800755a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800755e:	4770      	bx	lr

08007560 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007560:	b480      	push	{r7}
 8007562:	b085      	sub	sp, #20
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
 8007568:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007570:	2b01      	cmp	r3, #1
 8007572:	d101      	bne.n	8007578 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007574:	2302      	movs	r3, #2
 8007576:	e05a      	b.n	800762e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2201      	movs	r2, #1
 800757c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2202      	movs	r2, #2
 8007584:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	685b      	ldr	r3, [r3, #4]
 800758e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	689b      	ldr	r3, [r3, #8]
 8007596:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800759e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	68fa      	ldr	r2, [r7, #12]
 80075a6:	4313      	orrs	r3, r2
 80075a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	68fa      	ldr	r2, [r7, #12]
 80075b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a21      	ldr	r2, [pc, #132]	@ (800763c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d022      	beq.n	8007602 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075c4:	d01d      	beq.n	8007602 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a1d      	ldr	r2, [pc, #116]	@ (8007640 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d018      	beq.n	8007602 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4a1b      	ldr	r2, [pc, #108]	@ (8007644 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d013      	beq.n	8007602 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a1a      	ldr	r2, [pc, #104]	@ (8007648 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d00e      	beq.n	8007602 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	4a18      	ldr	r2, [pc, #96]	@ (800764c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80075ea:	4293      	cmp	r3, r2
 80075ec:	d009      	beq.n	8007602 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a17      	ldr	r2, [pc, #92]	@ (8007650 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d004      	beq.n	8007602 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a15      	ldr	r2, [pc, #84]	@ (8007654 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d10c      	bne.n	800761c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007608:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	685b      	ldr	r3, [r3, #4]
 800760e:	68ba      	ldr	r2, [r7, #8]
 8007610:	4313      	orrs	r3, r2
 8007612:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	68ba      	ldr	r2, [r7, #8]
 800761a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2201      	movs	r2, #1
 8007620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2200      	movs	r2, #0
 8007628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800762c:	2300      	movs	r3, #0
}
 800762e:	4618      	mov	r0, r3
 8007630:	3714      	adds	r7, #20
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr
 800763a:	bf00      	nop
 800763c:	40010000 	.word	0x40010000
 8007640:	40000400 	.word	0x40000400
 8007644:	40000800 	.word	0x40000800
 8007648:	40000c00 	.word	0x40000c00
 800764c:	40010400 	.word	0x40010400
 8007650:	40014000 	.word	0x40014000
 8007654:	40001800 	.word	0x40001800

08007658 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007658:	b480      	push	{r7}
 800765a:	b083      	sub	sp, #12
 800765c:	af00      	add	r7, sp, #0
 800765e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007660:	bf00      	nop
 8007662:	370c      	adds	r7, #12
 8007664:	46bd      	mov	sp, r7
 8007666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766a:	4770      	bx	lr

0800766c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800766c:	b480      	push	{r7}
 800766e:	b083      	sub	sp, #12
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007674:	bf00      	nop
 8007676:	370c      	adds	r7, #12
 8007678:	46bd      	mov	sp, r7
 800767a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767e:	4770      	bx	lr

08007680 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b082      	sub	sp, #8
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d101      	bne.n	8007692 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800768e:	2301      	movs	r3, #1
 8007690:	e042      	b.n	8007718 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007698:	b2db      	uxtb	r3, r3
 800769a:	2b00      	cmp	r3, #0
 800769c:	d106      	bne.n	80076ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2200      	movs	r2, #0
 80076a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	f7fd f82e 	bl	8004708 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2224      	movs	r2, #36	@ 0x24
 80076b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	68da      	ldr	r2, [r3, #12]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80076c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80076c4:	6878      	ldr	r0, [r7, #4]
 80076c6:	f000 fa09 	bl	8007adc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	691a      	ldr	r2, [r3, #16]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80076d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	695a      	ldr	r2, [r3, #20]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80076e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	68da      	ldr	r2, [r3, #12]
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80076f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2200      	movs	r2, #0
 80076fe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2220      	movs	r2, #32
 8007704:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2220      	movs	r2, #32
 800770c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2200      	movs	r2, #0
 8007714:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007716:	2300      	movs	r3, #0
}
 8007718:	4618      	mov	r0, r3
 800771a:	3708      	adds	r7, #8
 800771c:	46bd      	mov	sp, r7
 800771e:	bd80      	pop	{r7, pc}

08007720 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	b08a      	sub	sp, #40	@ 0x28
 8007724:	af02      	add	r7, sp, #8
 8007726:	60f8      	str	r0, [r7, #12]
 8007728:	60b9      	str	r1, [r7, #8]
 800772a:	603b      	str	r3, [r7, #0]
 800772c:	4613      	mov	r3, r2
 800772e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007730:	2300      	movs	r3, #0
 8007732:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800773a:	b2db      	uxtb	r3, r3
 800773c:	2b20      	cmp	r3, #32
 800773e:	d175      	bne.n	800782c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d002      	beq.n	800774c <HAL_UART_Transmit+0x2c>
 8007746:	88fb      	ldrh	r3, [r7, #6]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d101      	bne.n	8007750 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800774c:	2301      	movs	r3, #1
 800774e:	e06e      	b.n	800782e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	2200      	movs	r2, #0
 8007754:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	2221      	movs	r2, #33	@ 0x21
 800775a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800775e:	f7fd f8ab 	bl	80048b8 <HAL_GetTick>
 8007762:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	88fa      	ldrh	r2, [r7, #6]
 8007768:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	88fa      	ldrh	r2, [r7, #6]
 800776e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	689b      	ldr	r3, [r3, #8]
 8007774:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007778:	d108      	bne.n	800778c <HAL_UART_Transmit+0x6c>
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	691b      	ldr	r3, [r3, #16]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d104      	bne.n	800778c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007782:	2300      	movs	r3, #0
 8007784:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	61bb      	str	r3, [r7, #24]
 800778a:	e003      	b.n	8007794 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007790:	2300      	movs	r3, #0
 8007792:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007794:	e02e      	b.n	80077f4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	9300      	str	r3, [sp, #0]
 800779a:	697b      	ldr	r3, [r7, #20]
 800779c:	2200      	movs	r2, #0
 800779e:	2180      	movs	r1, #128	@ 0x80
 80077a0:	68f8      	ldr	r0, [r7, #12]
 80077a2:	f000 f8df 	bl	8007964 <UART_WaitOnFlagUntilTimeout>
 80077a6:	4603      	mov	r3, r0
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d005      	beq.n	80077b8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2220      	movs	r2, #32
 80077b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80077b4:	2303      	movs	r3, #3
 80077b6:	e03a      	b.n	800782e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80077b8:	69fb      	ldr	r3, [r7, #28]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d10b      	bne.n	80077d6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80077be:	69bb      	ldr	r3, [r7, #24]
 80077c0:	881b      	ldrh	r3, [r3, #0]
 80077c2:	461a      	mov	r2, r3
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80077cc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80077ce:	69bb      	ldr	r3, [r7, #24]
 80077d0:	3302      	adds	r3, #2
 80077d2:	61bb      	str	r3, [r7, #24]
 80077d4:	e007      	b.n	80077e6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80077d6:	69fb      	ldr	r3, [r7, #28]
 80077d8:	781a      	ldrb	r2, [r3, #0]
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80077e0:	69fb      	ldr	r3, [r7, #28]
 80077e2:	3301      	adds	r3, #1
 80077e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80077ea:	b29b      	uxth	r3, r3
 80077ec:	3b01      	subs	r3, #1
 80077ee:	b29a      	uxth	r2, r3
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80077f8:	b29b      	uxth	r3, r3
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d1cb      	bne.n	8007796 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	9300      	str	r3, [sp, #0]
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	2200      	movs	r2, #0
 8007806:	2140      	movs	r1, #64	@ 0x40
 8007808:	68f8      	ldr	r0, [r7, #12]
 800780a:	f000 f8ab 	bl	8007964 <UART_WaitOnFlagUntilTimeout>
 800780e:	4603      	mov	r3, r0
 8007810:	2b00      	cmp	r3, #0
 8007812:	d005      	beq.n	8007820 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	2220      	movs	r2, #32
 8007818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800781c:	2303      	movs	r3, #3
 800781e:	e006      	b.n	800782e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	2220      	movs	r2, #32
 8007824:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007828:	2300      	movs	r3, #0
 800782a:	e000      	b.n	800782e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800782c:	2302      	movs	r3, #2
  }
}
 800782e:	4618      	mov	r0, r3
 8007830:	3720      	adds	r7, #32
 8007832:	46bd      	mov	sp, r7
 8007834:	bd80      	pop	{r7, pc}

08007836 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007836:	b580      	push	{r7, lr}
 8007838:	b08a      	sub	sp, #40	@ 0x28
 800783a:	af02      	add	r7, sp, #8
 800783c:	60f8      	str	r0, [r7, #12]
 800783e:	60b9      	str	r1, [r7, #8]
 8007840:	603b      	str	r3, [r7, #0]
 8007842:	4613      	mov	r3, r2
 8007844:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007846:	2300      	movs	r3, #0
 8007848:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007850:	b2db      	uxtb	r3, r3
 8007852:	2b20      	cmp	r3, #32
 8007854:	f040 8081 	bne.w	800795a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d002      	beq.n	8007864 <HAL_UART_Receive+0x2e>
 800785e:	88fb      	ldrh	r3, [r7, #6]
 8007860:	2b00      	cmp	r3, #0
 8007862:	d101      	bne.n	8007868 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8007864:	2301      	movs	r3, #1
 8007866:	e079      	b.n	800795c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	2200      	movs	r2, #0
 800786c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2222      	movs	r2, #34	@ 0x22
 8007872:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	2200      	movs	r2, #0
 800787a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800787c:	f7fd f81c 	bl	80048b8 <HAL_GetTick>
 8007880:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	88fa      	ldrh	r2, [r7, #6]
 8007886:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	88fa      	ldrh	r2, [r7, #6]
 800788c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	689b      	ldr	r3, [r3, #8]
 8007892:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007896:	d108      	bne.n	80078aa <HAL_UART_Receive+0x74>
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	691b      	ldr	r3, [r3, #16]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d104      	bne.n	80078aa <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80078a0:	2300      	movs	r3, #0
 80078a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	61bb      	str	r3, [r7, #24]
 80078a8:	e003      	b.n	80078b2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80078aa:	68bb      	ldr	r3, [r7, #8]
 80078ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80078ae:	2300      	movs	r3, #0
 80078b0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80078b2:	e047      	b.n	8007944 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	9300      	str	r3, [sp, #0]
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	2200      	movs	r2, #0
 80078bc:	2120      	movs	r1, #32
 80078be:	68f8      	ldr	r0, [r7, #12]
 80078c0:	f000 f850 	bl	8007964 <UART_WaitOnFlagUntilTimeout>
 80078c4:	4603      	mov	r3, r0
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d005      	beq.n	80078d6 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	2220      	movs	r2, #32
 80078ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80078d2:	2303      	movs	r3, #3
 80078d4:	e042      	b.n	800795c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80078d6:	69fb      	ldr	r3, [r7, #28]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d10c      	bne.n	80078f6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	b29b      	uxth	r3, r3
 80078e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078e8:	b29a      	uxth	r2, r3
 80078ea:	69bb      	ldr	r3, [r7, #24]
 80078ec:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80078ee:	69bb      	ldr	r3, [r7, #24]
 80078f0:	3302      	adds	r3, #2
 80078f2:	61bb      	str	r3, [r7, #24]
 80078f4:	e01f      	b.n	8007936 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	689b      	ldr	r3, [r3, #8]
 80078fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80078fe:	d007      	beq.n	8007910 <HAL_UART_Receive+0xda>
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	2b00      	cmp	r3, #0
 8007906:	d10a      	bne.n	800791e <HAL_UART_Receive+0xe8>
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	691b      	ldr	r3, [r3, #16]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d106      	bne.n	800791e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	b2da      	uxtb	r2, r3
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	701a      	strb	r2, [r3, #0]
 800791c:	e008      	b.n	8007930 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	b2db      	uxtb	r3, r3
 8007926:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800792a:	b2da      	uxtb	r2, r3
 800792c:	69fb      	ldr	r3, [r7, #28]
 800792e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8007930:	69fb      	ldr	r3, [r7, #28]
 8007932:	3301      	adds	r3, #1
 8007934:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800793a:	b29b      	uxth	r3, r3
 800793c:	3b01      	subs	r3, #1
 800793e:	b29a      	uxth	r2, r3
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007948:	b29b      	uxth	r3, r3
 800794a:	2b00      	cmp	r3, #0
 800794c:	d1b2      	bne.n	80078b4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2220      	movs	r2, #32
 8007952:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8007956:	2300      	movs	r3, #0
 8007958:	e000      	b.n	800795c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800795a:	2302      	movs	r3, #2
  }
}
 800795c:	4618      	mov	r0, r3
 800795e:	3720      	adds	r7, #32
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}

08007964 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b086      	sub	sp, #24
 8007968:	af00      	add	r7, sp, #0
 800796a:	60f8      	str	r0, [r7, #12]
 800796c:	60b9      	str	r1, [r7, #8]
 800796e:	603b      	str	r3, [r7, #0]
 8007970:	4613      	mov	r3, r2
 8007972:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007974:	e03b      	b.n	80079ee <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007976:	6a3b      	ldr	r3, [r7, #32]
 8007978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800797c:	d037      	beq.n	80079ee <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800797e:	f7fc ff9b 	bl	80048b8 <HAL_GetTick>
 8007982:	4602      	mov	r2, r0
 8007984:	683b      	ldr	r3, [r7, #0]
 8007986:	1ad3      	subs	r3, r2, r3
 8007988:	6a3a      	ldr	r2, [r7, #32]
 800798a:	429a      	cmp	r2, r3
 800798c:	d302      	bcc.n	8007994 <UART_WaitOnFlagUntilTimeout+0x30>
 800798e:	6a3b      	ldr	r3, [r7, #32]
 8007990:	2b00      	cmp	r3, #0
 8007992:	d101      	bne.n	8007998 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007994:	2303      	movs	r3, #3
 8007996:	e03a      	b.n	8007a0e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	68db      	ldr	r3, [r3, #12]
 800799e:	f003 0304 	and.w	r3, r3, #4
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d023      	beq.n	80079ee <UART_WaitOnFlagUntilTimeout+0x8a>
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	2b80      	cmp	r3, #128	@ 0x80
 80079aa:	d020      	beq.n	80079ee <UART_WaitOnFlagUntilTimeout+0x8a>
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	2b40      	cmp	r3, #64	@ 0x40
 80079b0:	d01d      	beq.n	80079ee <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f003 0308 	and.w	r3, r3, #8
 80079bc:	2b08      	cmp	r3, #8
 80079be:	d116      	bne.n	80079ee <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80079c0:	2300      	movs	r3, #0
 80079c2:	617b      	str	r3, [r7, #20]
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	617b      	str	r3, [r7, #20]
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	617b      	str	r3, [r7, #20]
 80079d4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80079d6:	68f8      	ldr	r0, [r7, #12]
 80079d8:	f000 f81d 	bl	8007a16 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2208      	movs	r2, #8
 80079e0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	2200      	movs	r2, #0
 80079e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80079ea:	2301      	movs	r3, #1
 80079ec:	e00f      	b.n	8007a0e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	4013      	ands	r3, r2
 80079f8:	68ba      	ldr	r2, [r7, #8]
 80079fa:	429a      	cmp	r2, r3
 80079fc:	bf0c      	ite	eq
 80079fe:	2301      	moveq	r3, #1
 8007a00:	2300      	movne	r3, #0
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	461a      	mov	r2, r3
 8007a06:	79fb      	ldrb	r3, [r7, #7]
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d0b4      	beq.n	8007976 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007a0c:	2300      	movs	r3, #0
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	3718      	adds	r7, #24
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}

08007a16 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007a16:	b480      	push	{r7}
 8007a18:	b095      	sub	sp, #84	@ 0x54
 8007a1a:	af00      	add	r7, sp, #0
 8007a1c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	330c      	adds	r3, #12
 8007a24:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a28:	e853 3f00 	ldrex	r3, [r3]
 8007a2c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a30:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a34:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	330c      	adds	r3, #12
 8007a3c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007a3e:	643a      	str	r2, [r7, #64]	@ 0x40
 8007a40:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a42:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007a44:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007a46:	e841 2300 	strex	r3, r2, [r1]
 8007a4a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d1e5      	bne.n	8007a1e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	3314      	adds	r3, #20
 8007a58:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a5a:	6a3b      	ldr	r3, [r7, #32]
 8007a5c:	e853 3f00 	ldrex	r3, [r3]
 8007a60:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a62:	69fb      	ldr	r3, [r7, #28]
 8007a64:	f023 0301 	bic.w	r3, r3, #1
 8007a68:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	3314      	adds	r3, #20
 8007a70:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a72:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007a74:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a76:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a7a:	e841 2300 	strex	r3, r2, [r1]
 8007a7e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d1e5      	bne.n	8007a52 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a8a:	2b01      	cmp	r3, #1
 8007a8c:	d119      	bne.n	8007ac2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	330c      	adds	r3, #12
 8007a94:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	e853 3f00 	ldrex	r3, [r3]
 8007a9c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	f023 0310 	bic.w	r3, r3, #16
 8007aa4:	647b      	str	r3, [r7, #68]	@ 0x44
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	330c      	adds	r3, #12
 8007aac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007aae:	61ba      	str	r2, [r7, #24]
 8007ab0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ab2:	6979      	ldr	r1, [r7, #20]
 8007ab4:	69ba      	ldr	r2, [r7, #24]
 8007ab6:	e841 2300 	strex	r3, r2, [r1]
 8007aba:	613b      	str	r3, [r7, #16]
   return(result);
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d1e5      	bne.n	8007a8e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	2220      	movs	r2, #32
 8007ac6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	2200      	movs	r2, #0
 8007ace:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007ad0:	bf00      	nop
 8007ad2:	3754      	adds	r7, #84	@ 0x54
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr

08007adc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007adc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ae0:	b0c0      	sub	sp, #256	@ 0x100
 8007ae2:	af00      	add	r7, sp, #0
 8007ae4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	691b      	ldr	r3, [r3, #16]
 8007af0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007af8:	68d9      	ldr	r1, [r3, #12]
 8007afa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007afe:	681a      	ldr	r2, [r3, #0]
 8007b00:	ea40 0301 	orr.w	r3, r0, r1
 8007b04:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007b06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b0a:	689a      	ldr	r2, [r3, #8]
 8007b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b10:	691b      	ldr	r3, [r3, #16]
 8007b12:	431a      	orrs	r2, r3
 8007b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b18:	695b      	ldr	r3, [r3, #20]
 8007b1a:	431a      	orrs	r2, r3
 8007b1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b20:	69db      	ldr	r3, [r3, #28]
 8007b22:	4313      	orrs	r3, r2
 8007b24:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007b28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	68db      	ldr	r3, [r3, #12]
 8007b30:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007b34:	f021 010c 	bic.w	r1, r1, #12
 8007b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b3c:	681a      	ldr	r2, [r3, #0]
 8007b3e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007b42:	430b      	orrs	r3, r1
 8007b44:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007b46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	695b      	ldr	r3, [r3, #20]
 8007b4e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b56:	6999      	ldr	r1, [r3, #24]
 8007b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b5c:	681a      	ldr	r2, [r3, #0]
 8007b5e:	ea40 0301 	orr.w	r3, r0, r1
 8007b62:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007b64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b68:	681a      	ldr	r2, [r3, #0]
 8007b6a:	4b8f      	ldr	r3, [pc, #572]	@ (8007da8 <UART_SetConfig+0x2cc>)
 8007b6c:	429a      	cmp	r2, r3
 8007b6e:	d005      	beq.n	8007b7c <UART_SetConfig+0xa0>
 8007b70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b74:	681a      	ldr	r2, [r3, #0]
 8007b76:	4b8d      	ldr	r3, [pc, #564]	@ (8007dac <UART_SetConfig+0x2d0>)
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	d104      	bne.n	8007b86 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007b7c:	f7fd fe7e 	bl	800587c <HAL_RCC_GetPCLK2Freq>
 8007b80:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007b84:	e003      	b.n	8007b8e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007b86:	f7fd fe65 	bl	8005854 <HAL_RCC_GetPCLK1Freq>
 8007b8a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007b8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b92:	69db      	ldr	r3, [r3, #28]
 8007b94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b98:	f040 810c 	bne.w	8007db4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007b9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007ba6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007baa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007bae:	4622      	mov	r2, r4
 8007bb0:	462b      	mov	r3, r5
 8007bb2:	1891      	adds	r1, r2, r2
 8007bb4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007bb6:	415b      	adcs	r3, r3
 8007bb8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007bba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007bbe:	4621      	mov	r1, r4
 8007bc0:	eb12 0801 	adds.w	r8, r2, r1
 8007bc4:	4629      	mov	r1, r5
 8007bc6:	eb43 0901 	adc.w	r9, r3, r1
 8007bca:	f04f 0200 	mov.w	r2, #0
 8007bce:	f04f 0300 	mov.w	r3, #0
 8007bd2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007bd6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007bda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007bde:	4690      	mov	r8, r2
 8007be0:	4699      	mov	r9, r3
 8007be2:	4623      	mov	r3, r4
 8007be4:	eb18 0303 	adds.w	r3, r8, r3
 8007be8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007bec:	462b      	mov	r3, r5
 8007bee:	eb49 0303 	adc.w	r3, r9, r3
 8007bf2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007bf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bfa:	685b      	ldr	r3, [r3, #4]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007c02:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007c06:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007c0a:	460b      	mov	r3, r1
 8007c0c:	18db      	adds	r3, r3, r3
 8007c0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007c10:	4613      	mov	r3, r2
 8007c12:	eb42 0303 	adc.w	r3, r2, r3
 8007c16:	657b      	str	r3, [r7, #84]	@ 0x54
 8007c18:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007c1c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007c20:	f7f9 f8b2 	bl	8000d88 <__aeabi_uldivmod>
 8007c24:	4602      	mov	r2, r0
 8007c26:	460b      	mov	r3, r1
 8007c28:	4b61      	ldr	r3, [pc, #388]	@ (8007db0 <UART_SetConfig+0x2d4>)
 8007c2a:	fba3 2302 	umull	r2, r3, r3, r2
 8007c2e:	095b      	lsrs	r3, r3, #5
 8007c30:	011c      	lsls	r4, r3, #4
 8007c32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c36:	2200      	movs	r2, #0
 8007c38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007c3c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007c40:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007c44:	4642      	mov	r2, r8
 8007c46:	464b      	mov	r3, r9
 8007c48:	1891      	adds	r1, r2, r2
 8007c4a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007c4c:	415b      	adcs	r3, r3
 8007c4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c50:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007c54:	4641      	mov	r1, r8
 8007c56:	eb12 0a01 	adds.w	sl, r2, r1
 8007c5a:	4649      	mov	r1, r9
 8007c5c:	eb43 0b01 	adc.w	fp, r3, r1
 8007c60:	f04f 0200 	mov.w	r2, #0
 8007c64:	f04f 0300 	mov.w	r3, #0
 8007c68:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007c6c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007c70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007c74:	4692      	mov	sl, r2
 8007c76:	469b      	mov	fp, r3
 8007c78:	4643      	mov	r3, r8
 8007c7a:	eb1a 0303 	adds.w	r3, sl, r3
 8007c7e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007c82:	464b      	mov	r3, r9
 8007c84:	eb4b 0303 	adc.w	r3, fp, r3
 8007c88:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c90:	685b      	ldr	r3, [r3, #4]
 8007c92:	2200      	movs	r2, #0
 8007c94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007c98:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007c9c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007ca0:	460b      	mov	r3, r1
 8007ca2:	18db      	adds	r3, r3, r3
 8007ca4:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ca6:	4613      	mov	r3, r2
 8007ca8:	eb42 0303 	adc.w	r3, r2, r3
 8007cac:	647b      	str	r3, [r7, #68]	@ 0x44
 8007cae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007cb2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007cb6:	f7f9 f867 	bl	8000d88 <__aeabi_uldivmod>
 8007cba:	4602      	mov	r2, r0
 8007cbc:	460b      	mov	r3, r1
 8007cbe:	4611      	mov	r1, r2
 8007cc0:	4b3b      	ldr	r3, [pc, #236]	@ (8007db0 <UART_SetConfig+0x2d4>)
 8007cc2:	fba3 2301 	umull	r2, r3, r3, r1
 8007cc6:	095b      	lsrs	r3, r3, #5
 8007cc8:	2264      	movs	r2, #100	@ 0x64
 8007cca:	fb02 f303 	mul.w	r3, r2, r3
 8007cce:	1acb      	subs	r3, r1, r3
 8007cd0:	00db      	lsls	r3, r3, #3
 8007cd2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007cd6:	4b36      	ldr	r3, [pc, #216]	@ (8007db0 <UART_SetConfig+0x2d4>)
 8007cd8:	fba3 2302 	umull	r2, r3, r3, r2
 8007cdc:	095b      	lsrs	r3, r3, #5
 8007cde:	005b      	lsls	r3, r3, #1
 8007ce0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007ce4:	441c      	add	r4, r3
 8007ce6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007cea:	2200      	movs	r2, #0
 8007cec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007cf0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007cf4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007cf8:	4642      	mov	r2, r8
 8007cfa:	464b      	mov	r3, r9
 8007cfc:	1891      	adds	r1, r2, r2
 8007cfe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007d00:	415b      	adcs	r3, r3
 8007d02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007d04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007d08:	4641      	mov	r1, r8
 8007d0a:	1851      	adds	r1, r2, r1
 8007d0c:	6339      	str	r1, [r7, #48]	@ 0x30
 8007d0e:	4649      	mov	r1, r9
 8007d10:	414b      	adcs	r3, r1
 8007d12:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d14:	f04f 0200 	mov.w	r2, #0
 8007d18:	f04f 0300 	mov.w	r3, #0
 8007d1c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007d20:	4659      	mov	r1, fp
 8007d22:	00cb      	lsls	r3, r1, #3
 8007d24:	4651      	mov	r1, sl
 8007d26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007d2a:	4651      	mov	r1, sl
 8007d2c:	00ca      	lsls	r2, r1, #3
 8007d2e:	4610      	mov	r0, r2
 8007d30:	4619      	mov	r1, r3
 8007d32:	4603      	mov	r3, r0
 8007d34:	4642      	mov	r2, r8
 8007d36:	189b      	adds	r3, r3, r2
 8007d38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007d3c:	464b      	mov	r3, r9
 8007d3e:	460a      	mov	r2, r1
 8007d40:	eb42 0303 	adc.w	r3, r2, r3
 8007d44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d4c:	685b      	ldr	r3, [r3, #4]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007d54:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007d58:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007d5c:	460b      	mov	r3, r1
 8007d5e:	18db      	adds	r3, r3, r3
 8007d60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007d62:	4613      	mov	r3, r2
 8007d64:	eb42 0303 	adc.w	r3, r2, r3
 8007d68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007d6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007d6e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007d72:	f7f9 f809 	bl	8000d88 <__aeabi_uldivmod>
 8007d76:	4602      	mov	r2, r0
 8007d78:	460b      	mov	r3, r1
 8007d7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007db0 <UART_SetConfig+0x2d4>)
 8007d7c:	fba3 1302 	umull	r1, r3, r3, r2
 8007d80:	095b      	lsrs	r3, r3, #5
 8007d82:	2164      	movs	r1, #100	@ 0x64
 8007d84:	fb01 f303 	mul.w	r3, r1, r3
 8007d88:	1ad3      	subs	r3, r2, r3
 8007d8a:	00db      	lsls	r3, r3, #3
 8007d8c:	3332      	adds	r3, #50	@ 0x32
 8007d8e:	4a08      	ldr	r2, [pc, #32]	@ (8007db0 <UART_SetConfig+0x2d4>)
 8007d90:	fba2 2303 	umull	r2, r3, r2, r3
 8007d94:	095b      	lsrs	r3, r3, #5
 8007d96:	f003 0207 	and.w	r2, r3, #7
 8007d9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4422      	add	r2, r4
 8007da2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007da4:	e106      	b.n	8007fb4 <UART_SetConfig+0x4d8>
 8007da6:	bf00      	nop
 8007da8:	40011000 	.word	0x40011000
 8007dac:	40011400 	.word	0x40011400
 8007db0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007db4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007db8:	2200      	movs	r2, #0
 8007dba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007dbe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007dc2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007dc6:	4642      	mov	r2, r8
 8007dc8:	464b      	mov	r3, r9
 8007dca:	1891      	adds	r1, r2, r2
 8007dcc:	6239      	str	r1, [r7, #32]
 8007dce:	415b      	adcs	r3, r3
 8007dd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8007dd2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007dd6:	4641      	mov	r1, r8
 8007dd8:	1854      	adds	r4, r2, r1
 8007dda:	4649      	mov	r1, r9
 8007ddc:	eb43 0501 	adc.w	r5, r3, r1
 8007de0:	f04f 0200 	mov.w	r2, #0
 8007de4:	f04f 0300 	mov.w	r3, #0
 8007de8:	00eb      	lsls	r3, r5, #3
 8007dea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007dee:	00e2      	lsls	r2, r4, #3
 8007df0:	4614      	mov	r4, r2
 8007df2:	461d      	mov	r5, r3
 8007df4:	4643      	mov	r3, r8
 8007df6:	18e3      	adds	r3, r4, r3
 8007df8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007dfc:	464b      	mov	r3, r9
 8007dfe:	eb45 0303 	adc.w	r3, r5, r3
 8007e02:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e0a:	685b      	ldr	r3, [r3, #4]
 8007e0c:	2200      	movs	r2, #0
 8007e0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007e12:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007e16:	f04f 0200 	mov.w	r2, #0
 8007e1a:	f04f 0300 	mov.w	r3, #0
 8007e1e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007e22:	4629      	mov	r1, r5
 8007e24:	008b      	lsls	r3, r1, #2
 8007e26:	4621      	mov	r1, r4
 8007e28:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007e2c:	4621      	mov	r1, r4
 8007e2e:	008a      	lsls	r2, r1, #2
 8007e30:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007e34:	f7f8 ffa8 	bl	8000d88 <__aeabi_uldivmod>
 8007e38:	4602      	mov	r2, r0
 8007e3a:	460b      	mov	r3, r1
 8007e3c:	4b60      	ldr	r3, [pc, #384]	@ (8007fc0 <UART_SetConfig+0x4e4>)
 8007e3e:	fba3 2302 	umull	r2, r3, r3, r2
 8007e42:	095b      	lsrs	r3, r3, #5
 8007e44:	011c      	lsls	r4, r3, #4
 8007e46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007e50:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007e54:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007e58:	4642      	mov	r2, r8
 8007e5a:	464b      	mov	r3, r9
 8007e5c:	1891      	adds	r1, r2, r2
 8007e5e:	61b9      	str	r1, [r7, #24]
 8007e60:	415b      	adcs	r3, r3
 8007e62:	61fb      	str	r3, [r7, #28]
 8007e64:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007e68:	4641      	mov	r1, r8
 8007e6a:	1851      	adds	r1, r2, r1
 8007e6c:	6139      	str	r1, [r7, #16]
 8007e6e:	4649      	mov	r1, r9
 8007e70:	414b      	adcs	r3, r1
 8007e72:	617b      	str	r3, [r7, #20]
 8007e74:	f04f 0200 	mov.w	r2, #0
 8007e78:	f04f 0300 	mov.w	r3, #0
 8007e7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007e80:	4659      	mov	r1, fp
 8007e82:	00cb      	lsls	r3, r1, #3
 8007e84:	4651      	mov	r1, sl
 8007e86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e8a:	4651      	mov	r1, sl
 8007e8c:	00ca      	lsls	r2, r1, #3
 8007e8e:	4610      	mov	r0, r2
 8007e90:	4619      	mov	r1, r3
 8007e92:	4603      	mov	r3, r0
 8007e94:	4642      	mov	r2, r8
 8007e96:	189b      	adds	r3, r3, r2
 8007e98:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007e9c:	464b      	mov	r3, r9
 8007e9e:	460a      	mov	r2, r1
 8007ea0:	eb42 0303 	adc.w	r3, r2, r3
 8007ea4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007eb2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007eb4:	f04f 0200 	mov.w	r2, #0
 8007eb8:	f04f 0300 	mov.w	r3, #0
 8007ebc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007ec0:	4649      	mov	r1, r9
 8007ec2:	008b      	lsls	r3, r1, #2
 8007ec4:	4641      	mov	r1, r8
 8007ec6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007eca:	4641      	mov	r1, r8
 8007ecc:	008a      	lsls	r2, r1, #2
 8007ece:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007ed2:	f7f8 ff59 	bl	8000d88 <__aeabi_uldivmod>
 8007ed6:	4602      	mov	r2, r0
 8007ed8:	460b      	mov	r3, r1
 8007eda:	4611      	mov	r1, r2
 8007edc:	4b38      	ldr	r3, [pc, #224]	@ (8007fc0 <UART_SetConfig+0x4e4>)
 8007ede:	fba3 2301 	umull	r2, r3, r3, r1
 8007ee2:	095b      	lsrs	r3, r3, #5
 8007ee4:	2264      	movs	r2, #100	@ 0x64
 8007ee6:	fb02 f303 	mul.w	r3, r2, r3
 8007eea:	1acb      	subs	r3, r1, r3
 8007eec:	011b      	lsls	r3, r3, #4
 8007eee:	3332      	adds	r3, #50	@ 0x32
 8007ef0:	4a33      	ldr	r2, [pc, #204]	@ (8007fc0 <UART_SetConfig+0x4e4>)
 8007ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ef6:	095b      	lsrs	r3, r3, #5
 8007ef8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007efc:	441c      	add	r4, r3
 8007efe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f02:	2200      	movs	r2, #0
 8007f04:	673b      	str	r3, [r7, #112]	@ 0x70
 8007f06:	677a      	str	r2, [r7, #116]	@ 0x74
 8007f08:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007f0c:	4642      	mov	r2, r8
 8007f0e:	464b      	mov	r3, r9
 8007f10:	1891      	adds	r1, r2, r2
 8007f12:	60b9      	str	r1, [r7, #8]
 8007f14:	415b      	adcs	r3, r3
 8007f16:	60fb      	str	r3, [r7, #12]
 8007f18:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007f1c:	4641      	mov	r1, r8
 8007f1e:	1851      	adds	r1, r2, r1
 8007f20:	6039      	str	r1, [r7, #0]
 8007f22:	4649      	mov	r1, r9
 8007f24:	414b      	adcs	r3, r1
 8007f26:	607b      	str	r3, [r7, #4]
 8007f28:	f04f 0200 	mov.w	r2, #0
 8007f2c:	f04f 0300 	mov.w	r3, #0
 8007f30:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007f34:	4659      	mov	r1, fp
 8007f36:	00cb      	lsls	r3, r1, #3
 8007f38:	4651      	mov	r1, sl
 8007f3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007f3e:	4651      	mov	r1, sl
 8007f40:	00ca      	lsls	r2, r1, #3
 8007f42:	4610      	mov	r0, r2
 8007f44:	4619      	mov	r1, r3
 8007f46:	4603      	mov	r3, r0
 8007f48:	4642      	mov	r2, r8
 8007f4a:	189b      	adds	r3, r3, r2
 8007f4c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007f4e:	464b      	mov	r3, r9
 8007f50:	460a      	mov	r2, r1
 8007f52:	eb42 0303 	adc.w	r3, r2, r3
 8007f56:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f5c:	685b      	ldr	r3, [r3, #4]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	663b      	str	r3, [r7, #96]	@ 0x60
 8007f62:	667a      	str	r2, [r7, #100]	@ 0x64
 8007f64:	f04f 0200 	mov.w	r2, #0
 8007f68:	f04f 0300 	mov.w	r3, #0
 8007f6c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007f70:	4649      	mov	r1, r9
 8007f72:	008b      	lsls	r3, r1, #2
 8007f74:	4641      	mov	r1, r8
 8007f76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f7a:	4641      	mov	r1, r8
 8007f7c:	008a      	lsls	r2, r1, #2
 8007f7e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007f82:	f7f8 ff01 	bl	8000d88 <__aeabi_uldivmod>
 8007f86:	4602      	mov	r2, r0
 8007f88:	460b      	mov	r3, r1
 8007f8a:	4b0d      	ldr	r3, [pc, #52]	@ (8007fc0 <UART_SetConfig+0x4e4>)
 8007f8c:	fba3 1302 	umull	r1, r3, r3, r2
 8007f90:	095b      	lsrs	r3, r3, #5
 8007f92:	2164      	movs	r1, #100	@ 0x64
 8007f94:	fb01 f303 	mul.w	r3, r1, r3
 8007f98:	1ad3      	subs	r3, r2, r3
 8007f9a:	011b      	lsls	r3, r3, #4
 8007f9c:	3332      	adds	r3, #50	@ 0x32
 8007f9e:	4a08      	ldr	r2, [pc, #32]	@ (8007fc0 <UART_SetConfig+0x4e4>)
 8007fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8007fa4:	095b      	lsrs	r3, r3, #5
 8007fa6:	f003 020f 	and.w	r2, r3, #15
 8007faa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4422      	add	r2, r4
 8007fb2:	609a      	str	r2, [r3, #8]
}
 8007fb4:	bf00      	nop
 8007fb6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007fc0:	51eb851f 	.word	0x51eb851f

08007fc4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007fc8:	4904      	ldr	r1, [pc, #16]	@ (8007fdc <MX_FATFS_Init+0x18>)
 8007fca:	4805      	ldr	r0, [pc, #20]	@ (8007fe0 <MX_FATFS_Init+0x1c>)
 8007fcc:	f003 fb42 	bl	800b654 <FATFS_LinkDriver>
 8007fd0:	4603      	mov	r3, r0
 8007fd2:	461a      	mov	r2, r3
 8007fd4:	4b03      	ldr	r3, [pc, #12]	@ (8007fe4 <MX_FATFS_Init+0x20>)
 8007fd6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007fd8:	bf00      	nop
 8007fda:	bd80      	pop	{r7, pc}
 8007fdc:	20001028 	.word	0x20001028
 8007fe0:	20000024 	.word	0x20000024
 8007fe4:	20001024 	.word	0x20001024

08007fe8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007fec:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007fee:	4618      	mov	r0, r3
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr

08007ff8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b082      	sub	sp, #8
 8007ffc:	af00      	add	r7, sp, #0
 8007ffe:	4603      	mov	r3, r0
 8008000:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8008002:	79fb      	ldrb	r3, [r7, #7]
 8008004:	4618      	mov	r0, r3
 8008006:	f000 f9d7 	bl	80083b8 <USER_SPI_initialize>
 800800a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800800c:	4618      	mov	r0, r3
 800800e:	3708      	adds	r7, #8
 8008010:	46bd      	mov	sp, r7
 8008012:	bd80      	pop	{r7, pc}

08008014 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b082      	sub	sp, #8
 8008018:	af00      	add	r7, sp, #0
 800801a:	4603      	mov	r3, r0
 800801c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 800801e:	79fb      	ldrb	r3, [r7, #7]
 8008020:	4618      	mov	r0, r3
 8008022:	f000 fab5 	bl	8008590 <USER_SPI_status>
 8008026:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8008028:	4618      	mov	r0, r3
 800802a:	3708      	adds	r7, #8
 800802c:	46bd      	mov	sp, r7
 800802e:	bd80      	pop	{r7, pc}

08008030 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b084      	sub	sp, #16
 8008034:	af00      	add	r7, sp, #0
 8008036:	60b9      	str	r1, [r7, #8]
 8008038:	607a      	str	r2, [r7, #4]
 800803a:	603b      	str	r3, [r7, #0]
 800803c:	4603      	mov	r3, r0
 800803e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 8008040:	7bf8      	ldrb	r0, [r7, #15]
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	68b9      	ldr	r1, [r7, #8]
 8008048:	f000 fab8 	bl	80085bc <USER_SPI_read>
 800804c:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800804e:	4618      	mov	r0, r3
 8008050:	3710      	adds	r7, #16
 8008052:	46bd      	mov	sp, r7
 8008054:	bd80      	pop	{r7, pc}

08008056 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8008056:	b580      	push	{r7, lr}
 8008058:	b084      	sub	sp, #16
 800805a:	af00      	add	r7, sp, #0
 800805c:	60b9      	str	r1, [r7, #8]
 800805e:	607a      	str	r2, [r7, #4]
 8008060:	603b      	str	r3, [r7, #0]
 8008062:	4603      	mov	r3, r0
 8008064:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count);
 8008066:	7bf8      	ldrb	r0, [r7, #15]
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	687a      	ldr	r2, [r7, #4]
 800806c:	68b9      	ldr	r1, [r7, #8]
 800806e:	f000 fb0b 	bl	8008688 <USER_SPI_write>
 8008072:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8008074:	4618      	mov	r0, r3
 8008076:	3710      	adds	r7, #16
 8008078:	46bd      	mov	sp, r7
 800807a:	bd80      	pop	{r7, pc}

0800807c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b082      	sub	sp, #8
 8008080:	af00      	add	r7, sp, #0
 8008082:	4603      	mov	r3, r0
 8008084:	603a      	str	r2, [r7, #0]
 8008086:	71fb      	strb	r3, [r7, #7]
 8008088:	460b      	mov	r3, r1
 800808a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff);
 800808c:	79b9      	ldrb	r1, [r7, #6]
 800808e:	79fb      	ldrb	r3, [r7, #7]
 8008090:	683a      	ldr	r2, [r7, #0]
 8008092:	4618      	mov	r0, r3
 8008094:	f000 fb74 	bl	8008780 <USER_SPI_ioctl>
 8008098:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800809a:	4618      	mov	r0, r3
 800809c:	3708      	adds	r7, #8
 800809e:	46bd      	mov	sp, r7
 80080a0:	bd80      	pop	{r7, pc}
	...

080080a4 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 80080a4:	b580      	push	{r7, lr}
 80080a6:	b082      	sub	sp, #8
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 80080ac:	f7fc fc04 	bl	80048b8 <HAL_GetTick>
 80080b0:	4603      	mov	r3, r0
 80080b2:	4a04      	ldr	r2, [pc, #16]	@ (80080c4 <SPI_Timer_On+0x20>)
 80080b4:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 80080b6:	4a04      	ldr	r2, [pc, #16]	@ (80080c8 <SPI_Timer_On+0x24>)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6013      	str	r3, [r2, #0]
}
 80080bc:	bf00      	nop
 80080be:	3708      	adds	r7, #8
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}
 80080c4:	20001030 	.word	0x20001030
 80080c8:	20001034 	.word	0x20001034

080080cc <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 80080cc:	b580      	push	{r7, lr}
 80080ce:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 80080d0:	f7fc fbf2 	bl	80048b8 <HAL_GetTick>
 80080d4:	4602      	mov	r2, r0
 80080d6:	4b06      	ldr	r3, [pc, #24]	@ (80080f0 <SPI_Timer_Status+0x24>)
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	1ad2      	subs	r2, r2, r3
 80080dc:	4b05      	ldr	r3, [pc, #20]	@ (80080f4 <SPI_Timer_Status+0x28>)
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	429a      	cmp	r2, r3
 80080e2:	bf34      	ite	cc
 80080e4:	2301      	movcc	r3, #1
 80080e6:	2300      	movcs	r3, #0
 80080e8:	b2db      	uxtb	r3, r3
}
 80080ea:	4618      	mov	r0, r3
 80080ec:	bd80      	pop	{r7, pc}
 80080ee:	bf00      	nop
 80080f0:	20001030 	.word	0x20001030
 80080f4:	20001034 	.word	0x20001034

080080f8 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b086      	sub	sp, #24
 80080fc:	af02      	add	r7, sp, #8
 80080fe:	4603      	mov	r3, r0
 8008100:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8008102:	f107 020f 	add.w	r2, r7, #15
 8008106:	1df9      	adds	r1, r7, #7
 8008108:	2332      	movs	r3, #50	@ 0x32
 800810a:	9300      	str	r3, [sp, #0]
 800810c:	2301      	movs	r3, #1
 800810e:	4804      	ldr	r0, [pc, #16]	@ (8008120 <xchg_spi+0x28>)
 8008110:	f7fe f9dd 	bl	80064ce <HAL_SPI_TransmitReceive>
    return rxDat;
 8008114:	7bfb      	ldrb	r3, [r7, #15]
}
 8008116:	4618      	mov	r0, r3
 8008118:	3710      	adds	r7, #16
 800811a:	46bd      	mov	sp, r7
 800811c:	bd80      	pop	{r7, pc}
 800811e:	bf00      	nop
 8008120:	20000dec 	.word	0x20000dec

08008124 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8008124:	b590      	push	{r4, r7, lr}
 8008126:	b085      	sub	sp, #20
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
 800812c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800812e:	2300      	movs	r3, #0
 8008130:	60fb      	str	r3, [r7, #12]
 8008132:	e00a      	b.n	800814a <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8008134:	687a      	ldr	r2, [r7, #4]
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	18d4      	adds	r4, r2, r3
 800813a:	20ff      	movs	r0, #255	@ 0xff
 800813c:	f7ff ffdc 	bl	80080f8 <xchg_spi>
 8008140:	4603      	mov	r3, r0
 8008142:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	3301      	adds	r3, #1
 8008148:	60fb      	str	r3, [r7, #12]
 800814a:	68fa      	ldr	r2, [r7, #12]
 800814c:	683b      	ldr	r3, [r7, #0]
 800814e:	429a      	cmp	r2, r3
 8008150:	d3f0      	bcc.n	8008134 <rcvr_spi_multi+0x10>
	}
}
 8008152:	bf00      	nop
 8008154:	bf00      	nop
 8008156:	3714      	adds	r7, #20
 8008158:	46bd      	mov	sp, r7
 800815a:	bd90      	pop	{r4, r7, pc}

0800815c <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b082      	sub	sp, #8
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
 8008164:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	b29a      	uxth	r2, r3
 800816a:	f04f 33ff 	mov.w	r3, #4294967295
 800816e:	6879      	ldr	r1, [r7, #4]
 8008170:	4803      	ldr	r0, [pc, #12]	@ (8008180 <xmit_spi_multi+0x24>)
 8008172:	f7fe f868 	bl	8006246 <HAL_SPI_Transmit>
}
 8008176:	bf00      	nop
 8008178:	3708      	adds	r7, #8
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}
 800817e:	bf00      	nop
 8008180:	20000dec 	.word	0x20000dec

08008184 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b086      	sub	sp, #24
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800818c:	f7fc fb94 	bl	80048b8 <HAL_GetTick>
 8008190:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8008196:	20ff      	movs	r0, #255	@ 0xff
 8008198:	f7ff ffae 	bl	80080f8 <xchg_spi>
 800819c:	4603      	mov	r3, r0
 800819e:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 80081a0:	7bfb      	ldrb	r3, [r7, #15]
 80081a2:	2bff      	cmp	r3, #255	@ 0xff
 80081a4:	d007      	beq.n	80081b6 <wait_ready+0x32>
 80081a6:	f7fc fb87 	bl	80048b8 <HAL_GetTick>
 80081aa:	4602      	mov	r2, r0
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	1ad3      	subs	r3, r2, r3
 80081b0:	693a      	ldr	r2, [r7, #16]
 80081b2:	429a      	cmp	r2, r3
 80081b4:	d8ef      	bhi.n	8008196 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80081b6:	7bfb      	ldrb	r3, [r7, #15]
 80081b8:	2bff      	cmp	r3, #255	@ 0xff
 80081ba:	bf0c      	ite	eq
 80081bc:	2301      	moveq	r3, #1
 80081be:	2300      	movne	r3, #0
 80081c0:	b2db      	uxtb	r3, r3
}
 80081c2:	4618      	mov	r0, r3
 80081c4:	3718      	adds	r7, #24
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}
	...

080081cc <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 80081d0:	2201      	movs	r2, #1
 80081d2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80081d6:	4804      	ldr	r0, [pc, #16]	@ (80081e8 <despiselect+0x1c>)
 80081d8:	f7fd fa18 	bl	800560c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 80081dc:	20ff      	movs	r0, #255	@ 0xff
 80081de:	f7ff ff8b 	bl	80080f8 <xchg_spi>

}
 80081e2:	bf00      	nop
 80081e4:	bd80      	pop	{r7, pc}
 80081e6:	bf00      	nop
 80081e8:	40020000 	.word	0x40020000

080081ec <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 80081f0:	2200      	movs	r2, #0
 80081f2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80081f6:	480a      	ldr	r0, [pc, #40]	@ (8008220 <spiselect+0x34>)
 80081f8:	f7fd fa08 	bl	800560c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 80081fc:	20ff      	movs	r0, #255	@ 0xff
 80081fe:	f7ff ff7b 	bl	80080f8 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8008202:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8008206:	f7ff ffbd 	bl	8008184 <wait_ready>
 800820a:	4603      	mov	r3, r0
 800820c:	2b00      	cmp	r3, #0
 800820e:	d001      	beq.n	8008214 <spiselect+0x28>
 8008210:	2301      	movs	r3, #1
 8008212:	e002      	b.n	800821a <spiselect+0x2e>

	despiselect();
 8008214:	f7ff ffda 	bl	80081cc <despiselect>
	return 0;	/* Timeout */
 8008218:	2300      	movs	r3, #0
}
 800821a:	4618      	mov	r0, r3
 800821c:	bd80      	pop	{r7, pc}
 800821e:	bf00      	nop
 8008220:	40020000 	.word	0x40020000

08008224 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b084      	sub	sp, #16
 8008228:	af00      	add	r7, sp, #0
 800822a:	6078      	str	r0, [r7, #4]
 800822c:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800822e:	20c8      	movs	r0, #200	@ 0xc8
 8008230:	f7ff ff38 	bl	80080a4 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8008234:	20ff      	movs	r0, #255	@ 0xff
 8008236:	f7ff ff5f 	bl	80080f8 <xchg_spi>
 800823a:	4603      	mov	r3, r0
 800823c:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800823e:	7bfb      	ldrb	r3, [r7, #15]
 8008240:	2bff      	cmp	r3, #255	@ 0xff
 8008242:	d104      	bne.n	800824e <rcvr_datablock+0x2a>
 8008244:	f7ff ff42 	bl	80080cc <SPI_Timer_Status>
 8008248:	4603      	mov	r3, r0
 800824a:	2b00      	cmp	r3, #0
 800824c:	d1f2      	bne.n	8008234 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800824e:	7bfb      	ldrb	r3, [r7, #15]
 8008250:	2bfe      	cmp	r3, #254	@ 0xfe
 8008252:	d001      	beq.n	8008258 <rcvr_datablock+0x34>
 8008254:	2300      	movs	r3, #0
 8008256:	e00a      	b.n	800826e <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8008258:	6839      	ldr	r1, [r7, #0]
 800825a:	6878      	ldr	r0, [r7, #4]
 800825c:	f7ff ff62 	bl	8008124 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8008260:	20ff      	movs	r0, #255	@ 0xff
 8008262:	f7ff ff49 	bl	80080f8 <xchg_spi>
 8008266:	20ff      	movs	r0, #255	@ 0xff
 8008268:	f7ff ff46 	bl	80080f8 <xchg_spi>

	return 1;						/* Function succeeded */
 800826c:	2301      	movs	r3, #1
}
 800826e:	4618      	mov	r0, r3
 8008270:	3710      	adds	r7, #16
 8008272:	46bd      	mov	sp, r7
 8008274:	bd80      	pop	{r7, pc}

08008276 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8008276:	b580      	push	{r7, lr}
 8008278:	b084      	sub	sp, #16
 800827a:	af00      	add	r7, sp, #0
 800827c:	6078      	str	r0, [r7, #4]
 800827e:	460b      	mov	r3, r1
 8008280:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8008282:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8008286:	f7ff ff7d 	bl	8008184 <wait_ready>
 800828a:	4603      	mov	r3, r0
 800828c:	2b00      	cmp	r3, #0
 800828e:	d101      	bne.n	8008294 <xmit_datablock+0x1e>
 8008290:	2300      	movs	r3, #0
 8008292:	e01e      	b.n	80082d2 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8008294:	78fb      	ldrb	r3, [r7, #3]
 8008296:	4618      	mov	r0, r3
 8008298:	f7ff ff2e 	bl	80080f8 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800829c:	78fb      	ldrb	r3, [r7, #3]
 800829e:	2bfd      	cmp	r3, #253	@ 0xfd
 80082a0:	d016      	beq.n	80082d0 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 80082a2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f7ff ff58 	bl	800815c <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80082ac:	20ff      	movs	r0, #255	@ 0xff
 80082ae:	f7ff ff23 	bl	80080f8 <xchg_spi>
 80082b2:	20ff      	movs	r0, #255	@ 0xff
 80082b4:	f7ff ff20 	bl	80080f8 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80082b8:	20ff      	movs	r0, #255	@ 0xff
 80082ba:	f7ff ff1d 	bl	80080f8 <xchg_spi>
 80082be:	4603      	mov	r3, r0
 80082c0:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80082c2:	7bfb      	ldrb	r3, [r7, #15]
 80082c4:	f003 031f 	and.w	r3, r3, #31
 80082c8:	2b05      	cmp	r3, #5
 80082ca:	d001      	beq.n	80082d0 <xmit_datablock+0x5a>
 80082cc:	2300      	movs	r3, #0
 80082ce:	e000      	b.n	80082d2 <xmit_datablock+0x5c>
	}
	return 1;
 80082d0:	2301      	movs	r3, #1
}
 80082d2:	4618      	mov	r0, r3
 80082d4:	3710      	adds	r7, #16
 80082d6:	46bd      	mov	sp, r7
 80082d8:	bd80      	pop	{r7, pc}

080082da <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 80082da:	b580      	push	{r7, lr}
 80082dc:	b084      	sub	sp, #16
 80082de:	af00      	add	r7, sp, #0
 80082e0:	4603      	mov	r3, r0
 80082e2:	6039      	str	r1, [r7, #0]
 80082e4:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 80082e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	da0e      	bge.n	800830c <send_cmd+0x32>
		cmd &= 0x7F;
 80082ee:	79fb      	ldrb	r3, [r7, #7]
 80082f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80082f4:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 80082f6:	2100      	movs	r1, #0
 80082f8:	2037      	movs	r0, #55	@ 0x37
 80082fa:	f7ff ffee 	bl	80082da <send_cmd>
 80082fe:	4603      	mov	r3, r0
 8008300:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8008302:	7bbb      	ldrb	r3, [r7, #14]
 8008304:	2b01      	cmp	r3, #1
 8008306:	d901      	bls.n	800830c <send_cmd+0x32>
 8008308:	7bbb      	ldrb	r3, [r7, #14]
 800830a:	e051      	b.n	80083b0 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800830c:	79fb      	ldrb	r3, [r7, #7]
 800830e:	2b0c      	cmp	r3, #12
 8008310:	d008      	beq.n	8008324 <send_cmd+0x4a>
		despiselect();
 8008312:	f7ff ff5b 	bl	80081cc <despiselect>
		if (!spiselect()) return 0xFF;
 8008316:	f7ff ff69 	bl	80081ec <spiselect>
 800831a:	4603      	mov	r3, r0
 800831c:	2b00      	cmp	r3, #0
 800831e:	d101      	bne.n	8008324 <send_cmd+0x4a>
 8008320:	23ff      	movs	r3, #255	@ 0xff
 8008322:	e045      	b.n	80083b0 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8008324:	79fb      	ldrb	r3, [r7, #7]
 8008326:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800832a:	b2db      	uxtb	r3, r3
 800832c:	4618      	mov	r0, r3
 800832e:	f7ff fee3 	bl	80080f8 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8008332:	683b      	ldr	r3, [r7, #0]
 8008334:	0e1b      	lsrs	r3, r3, #24
 8008336:	b2db      	uxtb	r3, r3
 8008338:	4618      	mov	r0, r3
 800833a:	f7ff fedd 	bl	80080f8 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	0c1b      	lsrs	r3, r3, #16
 8008342:	b2db      	uxtb	r3, r3
 8008344:	4618      	mov	r0, r3
 8008346:	f7ff fed7 	bl	80080f8 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	0a1b      	lsrs	r3, r3, #8
 800834e:	b2db      	uxtb	r3, r3
 8008350:	4618      	mov	r0, r3
 8008352:	f7ff fed1 	bl	80080f8 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	b2db      	uxtb	r3, r3
 800835a:	4618      	mov	r0, r3
 800835c:	f7ff fecc 	bl	80080f8 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8008360:	2301      	movs	r3, #1
 8008362:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8008364:	79fb      	ldrb	r3, [r7, #7]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d101      	bne.n	800836e <send_cmd+0x94>
 800836a:	2395      	movs	r3, #149	@ 0x95
 800836c:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800836e:	79fb      	ldrb	r3, [r7, #7]
 8008370:	2b08      	cmp	r3, #8
 8008372:	d101      	bne.n	8008378 <send_cmd+0x9e>
 8008374:	2387      	movs	r3, #135	@ 0x87
 8008376:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8008378:	7bfb      	ldrb	r3, [r7, #15]
 800837a:	4618      	mov	r0, r3
 800837c:	f7ff febc 	bl	80080f8 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8008380:	79fb      	ldrb	r3, [r7, #7]
 8008382:	2b0c      	cmp	r3, #12
 8008384:	d102      	bne.n	800838c <send_cmd+0xb2>
 8008386:	20ff      	movs	r0, #255	@ 0xff
 8008388:	f7ff feb6 	bl	80080f8 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800838c:	230a      	movs	r3, #10
 800838e:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8008390:	20ff      	movs	r0, #255	@ 0xff
 8008392:	f7ff feb1 	bl	80080f8 <xchg_spi>
 8008396:	4603      	mov	r3, r0
 8008398:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800839a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	da05      	bge.n	80083ae <send_cmd+0xd4>
 80083a2:	7bfb      	ldrb	r3, [r7, #15]
 80083a4:	3b01      	subs	r3, #1
 80083a6:	73fb      	strb	r3, [r7, #15]
 80083a8:	7bfb      	ldrb	r3, [r7, #15]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d1f0      	bne.n	8008390 <send_cmd+0xb6>

	return res;							/* Return received response */
 80083ae:	7bbb      	ldrb	r3, [r7, #14]
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3710      	adds	r7, #16
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80083b8:	b590      	push	{r4, r7, lr}
 80083ba:	b085      	sub	sp, #20
 80083bc:	af00      	add	r7, sp, #0
 80083be:	4603      	mov	r3, r0
 80083c0:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80083c2:	79fb      	ldrb	r3, [r7, #7]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d001      	beq.n	80083cc <USER_SPI_initialize+0x14>
 80083c8:	2301      	movs	r3, #1
 80083ca:	e0d6      	b.n	800857a <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80083cc:	4b6d      	ldr	r3, [pc, #436]	@ (8008584 <USER_SPI_initialize+0x1cc>)
 80083ce:	781b      	ldrb	r3, [r3, #0]
 80083d0:	b2db      	uxtb	r3, r3
 80083d2:	f003 0302 	and.w	r3, r3, #2
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d003      	beq.n	80083e2 <USER_SPI_initialize+0x2a>
 80083da:	4b6a      	ldr	r3, [pc, #424]	@ (8008584 <USER_SPI_initialize+0x1cc>)
 80083dc:	781b      	ldrb	r3, [r3, #0]
 80083de:	b2db      	uxtb	r3, r3
 80083e0:	e0cb      	b.n	800857a <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 80083e2:	4b69      	ldr	r3, [pc, #420]	@ (8008588 <USER_SPI_initialize+0x1d0>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80083ec:	4b66      	ldr	r3, [pc, #408]	@ (8008588 <USER_SPI_initialize+0x1d0>)
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	f042 0230 	orr.w	r2, r2, #48	@ 0x30
 80083f4:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 80083f6:	230a      	movs	r3, #10
 80083f8:	73fb      	strb	r3, [r7, #15]
 80083fa:	e005      	b.n	8008408 <USER_SPI_initialize+0x50>
 80083fc:	20ff      	movs	r0, #255	@ 0xff
 80083fe:	f7ff fe7b 	bl	80080f8 <xchg_spi>
 8008402:	7bfb      	ldrb	r3, [r7, #15]
 8008404:	3b01      	subs	r3, #1
 8008406:	73fb      	strb	r3, [r7, #15]
 8008408:	7bfb      	ldrb	r3, [r7, #15]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d1f6      	bne.n	80083fc <USER_SPI_initialize+0x44>

	ty = 0;
 800840e:	2300      	movs	r3, #0
 8008410:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8008412:	2100      	movs	r1, #0
 8008414:	2000      	movs	r0, #0
 8008416:	f7ff ff60 	bl	80082da <send_cmd>
 800841a:	4603      	mov	r3, r0
 800841c:	2b01      	cmp	r3, #1
 800841e:	f040 808b 	bne.w	8008538 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8008422:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8008426:	f7ff fe3d 	bl	80080a4 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800842a:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800842e:	2008      	movs	r0, #8
 8008430:	f7ff ff53 	bl	80082da <send_cmd>
 8008434:	4603      	mov	r3, r0
 8008436:	2b01      	cmp	r3, #1
 8008438:	d151      	bne.n	80084de <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800843a:	2300      	movs	r3, #0
 800843c:	73fb      	strb	r3, [r7, #15]
 800843e:	e00d      	b.n	800845c <USER_SPI_initialize+0xa4>
 8008440:	7bfc      	ldrb	r4, [r7, #15]
 8008442:	20ff      	movs	r0, #255	@ 0xff
 8008444:	f7ff fe58 	bl	80080f8 <xchg_spi>
 8008448:	4603      	mov	r3, r0
 800844a:	461a      	mov	r2, r3
 800844c:	f104 0310 	add.w	r3, r4, #16
 8008450:	443b      	add	r3, r7
 8008452:	f803 2c08 	strb.w	r2, [r3, #-8]
 8008456:	7bfb      	ldrb	r3, [r7, #15]
 8008458:	3301      	adds	r3, #1
 800845a:	73fb      	strb	r3, [r7, #15]
 800845c:	7bfb      	ldrb	r3, [r7, #15]
 800845e:	2b03      	cmp	r3, #3
 8008460:	d9ee      	bls.n	8008440 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8008462:	7abb      	ldrb	r3, [r7, #10]
 8008464:	2b01      	cmp	r3, #1
 8008466:	d167      	bne.n	8008538 <USER_SPI_initialize+0x180>
 8008468:	7afb      	ldrb	r3, [r7, #11]
 800846a:	2baa      	cmp	r3, #170	@ 0xaa
 800846c:	d164      	bne.n	8008538 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800846e:	bf00      	nop
 8008470:	f7ff fe2c 	bl	80080cc <SPI_Timer_Status>
 8008474:	4603      	mov	r3, r0
 8008476:	2b00      	cmp	r3, #0
 8008478:	d007      	beq.n	800848a <USER_SPI_initialize+0xd2>
 800847a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800847e:	20a9      	movs	r0, #169	@ 0xa9
 8008480:	f7ff ff2b 	bl	80082da <send_cmd>
 8008484:	4603      	mov	r3, r0
 8008486:	2b00      	cmp	r3, #0
 8008488:	d1f2      	bne.n	8008470 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800848a:	f7ff fe1f 	bl	80080cc <SPI_Timer_Status>
 800848e:	4603      	mov	r3, r0
 8008490:	2b00      	cmp	r3, #0
 8008492:	d051      	beq.n	8008538 <USER_SPI_initialize+0x180>
 8008494:	2100      	movs	r1, #0
 8008496:	203a      	movs	r0, #58	@ 0x3a
 8008498:	f7ff ff1f 	bl	80082da <send_cmd>
 800849c:	4603      	mov	r3, r0
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d14a      	bne.n	8008538 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80084a2:	2300      	movs	r3, #0
 80084a4:	73fb      	strb	r3, [r7, #15]
 80084a6:	e00d      	b.n	80084c4 <USER_SPI_initialize+0x10c>
 80084a8:	7bfc      	ldrb	r4, [r7, #15]
 80084aa:	20ff      	movs	r0, #255	@ 0xff
 80084ac:	f7ff fe24 	bl	80080f8 <xchg_spi>
 80084b0:	4603      	mov	r3, r0
 80084b2:	461a      	mov	r2, r3
 80084b4:	f104 0310 	add.w	r3, r4, #16
 80084b8:	443b      	add	r3, r7
 80084ba:	f803 2c08 	strb.w	r2, [r3, #-8]
 80084be:	7bfb      	ldrb	r3, [r7, #15]
 80084c0:	3301      	adds	r3, #1
 80084c2:	73fb      	strb	r3, [r7, #15]
 80084c4:	7bfb      	ldrb	r3, [r7, #15]
 80084c6:	2b03      	cmp	r3, #3
 80084c8:	d9ee      	bls.n	80084a8 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80084ca:	7a3b      	ldrb	r3, [r7, #8]
 80084cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d001      	beq.n	80084d8 <USER_SPI_initialize+0x120>
 80084d4:	230c      	movs	r3, #12
 80084d6:	e000      	b.n	80084da <USER_SPI_initialize+0x122>
 80084d8:	2304      	movs	r3, #4
 80084da:	737b      	strb	r3, [r7, #13]
 80084dc:	e02c      	b.n	8008538 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 80084de:	2100      	movs	r1, #0
 80084e0:	20a9      	movs	r0, #169	@ 0xa9
 80084e2:	f7ff fefa 	bl	80082da <send_cmd>
 80084e6:	4603      	mov	r3, r0
 80084e8:	2b01      	cmp	r3, #1
 80084ea:	d804      	bhi.n	80084f6 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 80084ec:	2302      	movs	r3, #2
 80084ee:	737b      	strb	r3, [r7, #13]
 80084f0:	23a9      	movs	r3, #169	@ 0xa9
 80084f2:	73bb      	strb	r3, [r7, #14]
 80084f4:	e003      	b.n	80084fe <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 80084f6:	2301      	movs	r3, #1
 80084f8:	737b      	strb	r3, [r7, #13]
 80084fa:	2301      	movs	r3, #1
 80084fc:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 80084fe:	bf00      	nop
 8008500:	f7ff fde4 	bl	80080cc <SPI_Timer_Status>
 8008504:	4603      	mov	r3, r0
 8008506:	2b00      	cmp	r3, #0
 8008508:	d007      	beq.n	800851a <USER_SPI_initialize+0x162>
 800850a:	7bbb      	ldrb	r3, [r7, #14]
 800850c:	2100      	movs	r1, #0
 800850e:	4618      	mov	r0, r3
 8008510:	f7ff fee3 	bl	80082da <send_cmd>
 8008514:	4603      	mov	r3, r0
 8008516:	2b00      	cmp	r3, #0
 8008518:	d1f2      	bne.n	8008500 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800851a:	f7ff fdd7 	bl	80080cc <SPI_Timer_Status>
 800851e:	4603      	mov	r3, r0
 8008520:	2b00      	cmp	r3, #0
 8008522:	d007      	beq.n	8008534 <USER_SPI_initialize+0x17c>
 8008524:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008528:	2010      	movs	r0, #16
 800852a:	f7ff fed6 	bl	80082da <send_cmd>
 800852e:	4603      	mov	r3, r0
 8008530:	2b00      	cmp	r3, #0
 8008532:	d001      	beq.n	8008538 <USER_SPI_initialize+0x180>
				ty = 0;
 8008534:	2300      	movs	r3, #0
 8008536:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8008538:	4a14      	ldr	r2, [pc, #80]	@ (800858c <USER_SPI_initialize+0x1d4>)
 800853a:	7b7b      	ldrb	r3, [r7, #13]
 800853c:	7013      	strb	r3, [r2, #0]
	despiselect();
 800853e:	f7ff fe45 	bl	80081cc <despiselect>

	if (ty) {			/* OK */
 8008542:	7b7b      	ldrb	r3, [r7, #13]
 8008544:	2b00      	cmp	r3, #0
 8008546:	d012      	beq.n	800856e <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8008548:	4b0f      	ldr	r3, [pc, #60]	@ (8008588 <USER_SPI_initialize+0x1d0>)
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 8008552:	4b0d      	ldr	r3, [pc, #52]	@ (8008588 <USER_SPI_initialize+0x1d0>)
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f042 0210 	orr.w	r2, r2, #16
 800855a:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800855c:	4b09      	ldr	r3, [pc, #36]	@ (8008584 <USER_SPI_initialize+0x1cc>)
 800855e:	781b      	ldrb	r3, [r3, #0]
 8008560:	b2db      	uxtb	r3, r3
 8008562:	f023 0301 	bic.w	r3, r3, #1
 8008566:	b2da      	uxtb	r2, r3
 8008568:	4b06      	ldr	r3, [pc, #24]	@ (8008584 <USER_SPI_initialize+0x1cc>)
 800856a:	701a      	strb	r2, [r3, #0]
 800856c:	e002      	b.n	8008574 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800856e:	4b05      	ldr	r3, [pc, #20]	@ (8008584 <USER_SPI_initialize+0x1cc>)
 8008570:	2201      	movs	r2, #1
 8008572:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8008574:	4b03      	ldr	r3, [pc, #12]	@ (8008584 <USER_SPI_initialize+0x1cc>)
 8008576:	781b      	ldrb	r3, [r3, #0]
 8008578:	b2db      	uxtb	r3, r3
}
 800857a:	4618      	mov	r0, r3
 800857c:	3714      	adds	r7, #20
 800857e:	46bd      	mov	sp, r7
 8008580:	bd90      	pop	{r4, r7, pc}
 8008582:	bf00      	nop
 8008584:	20000038 	.word	0x20000038
 8008588:	20000dec 	.word	0x20000dec
 800858c:	2000102c 	.word	0x2000102c

08008590 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8008590:	b480      	push	{r7}
 8008592:	b083      	sub	sp, #12
 8008594:	af00      	add	r7, sp, #0
 8008596:	4603      	mov	r3, r0
 8008598:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800859a:	79fb      	ldrb	r3, [r7, #7]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d001      	beq.n	80085a4 <USER_SPI_status+0x14>
 80085a0:	2301      	movs	r3, #1
 80085a2:	e002      	b.n	80085aa <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80085a4:	4b04      	ldr	r3, [pc, #16]	@ (80085b8 <USER_SPI_status+0x28>)
 80085a6:	781b      	ldrb	r3, [r3, #0]
 80085a8:	b2db      	uxtb	r3, r3
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	370c      	adds	r7, #12
 80085ae:	46bd      	mov	sp, r7
 80085b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b4:	4770      	bx	lr
 80085b6:	bf00      	nop
 80085b8:	20000038 	.word	0x20000038

080085bc <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b084      	sub	sp, #16
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	60b9      	str	r1, [r7, #8]
 80085c4:	607a      	str	r2, [r7, #4]
 80085c6:	603b      	str	r3, [r7, #0]
 80085c8:	4603      	mov	r3, r0
 80085ca:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80085cc:	7bfb      	ldrb	r3, [r7, #15]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d102      	bne.n	80085d8 <USER_SPI_read+0x1c>
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d101      	bne.n	80085dc <USER_SPI_read+0x20>
 80085d8:	2304      	movs	r3, #4
 80085da:	e04d      	b.n	8008678 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80085dc:	4b28      	ldr	r3, [pc, #160]	@ (8008680 <USER_SPI_read+0xc4>)
 80085de:	781b      	ldrb	r3, [r3, #0]
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	f003 0301 	and.w	r3, r3, #1
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d001      	beq.n	80085ee <USER_SPI_read+0x32>
 80085ea:	2303      	movs	r3, #3
 80085ec:	e044      	b.n	8008678 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80085ee:	4b25      	ldr	r3, [pc, #148]	@ (8008684 <USER_SPI_read+0xc8>)
 80085f0:	781b      	ldrb	r3, [r3, #0]
 80085f2:	f003 0308 	and.w	r3, r3, #8
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d102      	bne.n	8008600 <USER_SPI_read+0x44>
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	025b      	lsls	r3, r3, #9
 80085fe:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	2b01      	cmp	r3, #1
 8008604:	d111      	bne.n	800862a <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8008606:	6879      	ldr	r1, [r7, #4]
 8008608:	2011      	movs	r0, #17
 800860a:	f7ff fe66 	bl	80082da <send_cmd>
 800860e:	4603      	mov	r3, r0
 8008610:	2b00      	cmp	r3, #0
 8008612:	d129      	bne.n	8008668 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8008614:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008618:	68b8      	ldr	r0, [r7, #8]
 800861a:	f7ff fe03 	bl	8008224 <rcvr_datablock>
 800861e:	4603      	mov	r3, r0
 8008620:	2b00      	cmp	r3, #0
 8008622:	d021      	beq.n	8008668 <USER_SPI_read+0xac>
			count = 0;
 8008624:	2300      	movs	r3, #0
 8008626:	603b      	str	r3, [r7, #0]
 8008628:	e01e      	b.n	8008668 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800862a:	6879      	ldr	r1, [r7, #4]
 800862c:	2012      	movs	r0, #18
 800862e:	f7ff fe54 	bl	80082da <send_cmd>
 8008632:	4603      	mov	r3, r0
 8008634:	2b00      	cmp	r3, #0
 8008636:	d117      	bne.n	8008668 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8008638:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800863c:	68b8      	ldr	r0, [r7, #8]
 800863e:	f7ff fdf1 	bl	8008224 <rcvr_datablock>
 8008642:	4603      	mov	r3, r0
 8008644:	2b00      	cmp	r3, #0
 8008646:	d00a      	beq.n	800865e <USER_SPI_read+0xa2>
				buff += 512;
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800864e:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8008650:	683b      	ldr	r3, [r7, #0]
 8008652:	3b01      	subs	r3, #1
 8008654:	603b      	str	r3, [r7, #0]
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	2b00      	cmp	r3, #0
 800865a:	d1ed      	bne.n	8008638 <USER_SPI_read+0x7c>
 800865c:	e000      	b.n	8008660 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800865e:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8008660:	2100      	movs	r1, #0
 8008662:	200c      	movs	r0, #12
 8008664:	f7ff fe39 	bl	80082da <send_cmd>
		}
	}
	despiselect();
 8008668:	f7ff fdb0 	bl	80081cc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800866c:	683b      	ldr	r3, [r7, #0]
 800866e:	2b00      	cmp	r3, #0
 8008670:	bf14      	ite	ne
 8008672:	2301      	movne	r3, #1
 8008674:	2300      	moveq	r3, #0
 8008676:	b2db      	uxtb	r3, r3
}
 8008678:	4618      	mov	r0, r3
 800867a:	3710      	adds	r7, #16
 800867c:	46bd      	mov	sp, r7
 800867e:	bd80      	pop	{r7, pc}
 8008680:	20000038 	.word	0x20000038
 8008684:	2000102c 	.word	0x2000102c

08008688 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b084      	sub	sp, #16
 800868c:	af00      	add	r7, sp, #0
 800868e:	60b9      	str	r1, [r7, #8]
 8008690:	607a      	str	r2, [r7, #4]
 8008692:	603b      	str	r3, [r7, #0]
 8008694:	4603      	mov	r3, r0
 8008696:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8008698:	7bfb      	ldrb	r3, [r7, #15]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d102      	bne.n	80086a4 <USER_SPI_write+0x1c>
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d101      	bne.n	80086a8 <USER_SPI_write+0x20>
 80086a4:	2304      	movs	r3, #4
 80086a6:	e063      	b.n	8008770 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80086a8:	4b33      	ldr	r3, [pc, #204]	@ (8008778 <USER_SPI_write+0xf0>)
 80086aa:	781b      	ldrb	r3, [r3, #0]
 80086ac:	b2db      	uxtb	r3, r3
 80086ae:	f003 0301 	and.w	r3, r3, #1
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d001      	beq.n	80086ba <USER_SPI_write+0x32>
 80086b6:	2303      	movs	r3, #3
 80086b8:	e05a      	b.n	8008770 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80086ba:	4b2f      	ldr	r3, [pc, #188]	@ (8008778 <USER_SPI_write+0xf0>)
 80086bc:	781b      	ldrb	r3, [r3, #0]
 80086be:	b2db      	uxtb	r3, r3
 80086c0:	f003 0304 	and.w	r3, r3, #4
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d001      	beq.n	80086cc <USER_SPI_write+0x44>
 80086c8:	2302      	movs	r3, #2
 80086ca:	e051      	b.n	8008770 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80086cc:	4b2b      	ldr	r3, [pc, #172]	@ (800877c <USER_SPI_write+0xf4>)
 80086ce:	781b      	ldrb	r3, [r3, #0]
 80086d0:	f003 0308 	and.w	r3, r3, #8
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d102      	bne.n	80086de <USER_SPI_write+0x56>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	025b      	lsls	r3, r3, #9
 80086dc:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d110      	bne.n	8008706 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80086e4:	6879      	ldr	r1, [r7, #4]
 80086e6:	2018      	movs	r0, #24
 80086e8:	f7ff fdf7 	bl	80082da <send_cmd>
 80086ec:	4603      	mov	r3, r0
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d136      	bne.n	8008760 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80086f2:	21fe      	movs	r1, #254	@ 0xfe
 80086f4:	68b8      	ldr	r0, [r7, #8]
 80086f6:	f7ff fdbe 	bl	8008276 <xmit_datablock>
 80086fa:	4603      	mov	r3, r0
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d02f      	beq.n	8008760 <USER_SPI_write+0xd8>
			count = 0;
 8008700:	2300      	movs	r3, #0
 8008702:	603b      	str	r3, [r7, #0]
 8008704:	e02c      	b.n	8008760 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8008706:	4b1d      	ldr	r3, [pc, #116]	@ (800877c <USER_SPI_write+0xf4>)
 8008708:	781b      	ldrb	r3, [r3, #0]
 800870a:	f003 0306 	and.w	r3, r3, #6
 800870e:	2b00      	cmp	r3, #0
 8008710:	d003      	beq.n	800871a <USER_SPI_write+0x92>
 8008712:	6839      	ldr	r1, [r7, #0]
 8008714:	2097      	movs	r0, #151	@ 0x97
 8008716:	f7ff fde0 	bl	80082da <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800871a:	6879      	ldr	r1, [r7, #4]
 800871c:	2019      	movs	r0, #25
 800871e:	f7ff fddc 	bl	80082da <send_cmd>
 8008722:	4603      	mov	r3, r0
 8008724:	2b00      	cmp	r3, #0
 8008726:	d11b      	bne.n	8008760 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8008728:	21fc      	movs	r1, #252	@ 0xfc
 800872a:	68b8      	ldr	r0, [r7, #8]
 800872c:	f7ff fda3 	bl	8008276 <xmit_datablock>
 8008730:	4603      	mov	r3, r0
 8008732:	2b00      	cmp	r3, #0
 8008734:	d00a      	beq.n	800874c <USER_SPI_write+0xc4>
				buff += 512;
 8008736:	68bb      	ldr	r3, [r7, #8]
 8008738:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800873c:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	3b01      	subs	r3, #1
 8008742:	603b      	str	r3, [r7, #0]
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d1ee      	bne.n	8008728 <USER_SPI_write+0xa0>
 800874a:	e000      	b.n	800874e <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800874c:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800874e:	21fd      	movs	r1, #253	@ 0xfd
 8008750:	2000      	movs	r0, #0
 8008752:	f7ff fd90 	bl	8008276 <xmit_datablock>
 8008756:	4603      	mov	r3, r0
 8008758:	2b00      	cmp	r3, #0
 800875a:	d101      	bne.n	8008760 <USER_SPI_write+0xd8>
 800875c:	2301      	movs	r3, #1
 800875e:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8008760:	f7ff fd34 	bl	80081cc <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	2b00      	cmp	r3, #0
 8008768:	bf14      	ite	ne
 800876a:	2301      	movne	r3, #1
 800876c:	2300      	moveq	r3, #0
 800876e:	b2db      	uxtb	r3, r3
}
 8008770:	4618      	mov	r0, r3
 8008772:	3710      	adds	r7, #16
 8008774:	46bd      	mov	sp, r7
 8008776:	bd80      	pop	{r7, pc}
 8008778:	20000038 	.word	0x20000038
 800877c:	2000102c 	.word	0x2000102c

08008780 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b08c      	sub	sp, #48	@ 0x30
 8008784:	af00      	add	r7, sp, #0
 8008786:	4603      	mov	r3, r0
 8008788:	603a      	str	r2, [r7, #0]
 800878a:	71fb      	strb	r3, [r7, #7]
 800878c:	460b      	mov	r3, r1
 800878e:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8008790:	79fb      	ldrb	r3, [r7, #7]
 8008792:	2b00      	cmp	r3, #0
 8008794:	d001      	beq.n	800879a <USER_SPI_ioctl+0x1a>
 8008796:	2304      	movs	r3, #4
 8008798:	e15a      	b.n	8008a50 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800879a:	4baf      	ldr	r3, [pc, #700]	@ (8008a58 <USER_SPI_ioctl+0x2d8>)
 800879c:	781b      	ldrb	r3, [r3, #0]
 800879e:	b2db      	uxtb	r3, r3
 80087a0:	f003 0301 	and.w	r3, r3, #1
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d001      	beq.n	80087ac <USER_SPI_ioctl+0x2c>
 80087a8:	2303      	movs	r3, #3
 80087aa:	e151      	b.n	8008a50 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80087ac:	2301      	movs	r3, #1
 80087ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 80087b2:	79bb      	ldrb	r3, [r7, #6]
 80087b4:	2b04      	cmp	r3, #4
 80087b6:	f200 8136 	bhi.w	8008a26 <USER_SPI_ioctl+0x2a6>
 80087ba:	a201      	add	r2, pc, #4	@ (adr r2, 80087c0 <USER_SPI_ioctl+0x40>)
 80087bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087c0:	080087d5 	.word	0x080087d5
 80087c4:	080087e9 	.word	0x080087e9
 80087c8:	08008a27 	.word	0x08008a27
 80087cc:	08008895 	.word	0x08008895
 80087d0:	0800898b 	.word	0x0800898b
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80087d4:	f7ff fd0a 	bl	80081ec <spiselect>
 80087d8:	4603      	mov	r3, r0
 80087da:	2b00      	cmp	r3, #0
 80087dc:	f000 8127 	beq.w	8008a2e <USER_SPI_ioctl+0x2ae>
 80087e0:	2300      	movs	r3, #0
 80087e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 80087e6:	e122      	b.n	8008a2e <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80087e8:	2100      	movs	r1, #0
 80087ea:	2009      	movs	r0, #9
 80087ec:	f7ff fd75 	bl	80082da <send_cmd>
 80087f0:	4603      	mov	r3, r0
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	f040 811d 	bne.w	8008a32 <USER_SPI_ioctl+0x2b2>
 80087f8:	f107 030c 	add.w	r3, r7, #12
 80087fc:	2110      	movs	r1, #16
 80087fe:	4618      	mov	r0, r3
 8008800:	f7ff fd10 	bl	8008224 <rcvr_datablock>
 8008804:	4603      	mov	r3, r0
 8008806:	2b00      	cmp	r3, #0
 8008808:	f000 8113 	beq.w	8008a32 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800880c:	7b3b      	ldrb	r3, [r7, #12]
 800880e:	099b      	lsrs	r3, r3, #6
 8008810:	b2db      	uxtb	r3, r3
 8008812:	2b01      	cmp	r3, #1
 8008814:	d111      	bne.n	800883a <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8008816:	7d7b      	ldrb	r3, [r7, #21]
 8008818:	461a      	mov	r2, r3
 800881a:	7d3b      	ldrb	r3, [r7, #20]
 800881c:	021b      	lsls	r3, r3, #8
 800881e:	4413      	add	r3, r2
 8008820:	461a      	mov	r2, r3
 8008822:	7cfb      	ldrb	r3, [r7, #19]
 8008824:	041b      	lsls	r3, r3, #16
 8008826:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 800882a:	4413      	add	r3, r2
 800882c:	3301      	adds	r3, #1
 800882e:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8008830:	69fb      	ldr	r3, [r7, #28]
 8008832:	029a      	lsls	r2, r3, #10
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	601a      	str	r2, [r3, #0]
 8008838:	e028      	b.n	800888c <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800883a:	7c7b      	ldrb	r3, [r7, #17]
 800883c:	f003 030f 	and.w	r3, r3, #15
 8008840:	b2da      	uxtb	r2, r3
 8008842:	7dbb      	ldrb	r3, [r7, #22]
 8008844:	09db      	lsrs	r3, r3, #7
 8008846:	b2db      	uxtb	r3, r3
 8008848:	4413      	add	r3, r2
 800884a:	b2da      	uxtb	r2, r3
 800884c:	7d7b      	ldrb	r3, [r7, #21]
 800884e:	005b      	lsls	r3, r3, #1
 8008850:	b2db      	uxtb	r3, r3
 8008852:	f003 0306 	and.w	r3, r3, #6
 8008856:	b2db      	uxtb	r3, r3
 8008858:	4413      	add	r3, r2
 800885a:	b2db      	uxtb	r3, r3
 800885c:	3302      	adds	r3, #2
 800885e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8008862:	7d3b      	ldrb	r3, [r7, #20]
 8008864:	099b      	lsrs	r3, r3, #6
 8008866:	b2db      	uxtb	r3, r3
 8008868:	461a      	mov	r2, r3
 800886a:	7cfb      	ldrb	r3, [r7, #19]
 800886c:	009b      	lsls	r3, r3, #2
 800886e:	441a      	add	r2, r3
 8008870:	7cbb      	ldrb	r3, [r7, #18]
 8008872:	029b      	lsls	r3, r3, #10
 8008874:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008878:	4413      	add	r3, r2
 800887a:	3301      	adds	r3, #1
 800887c:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800887e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008882:	3b09      	subs	r3, #9
 8008884:	69fa      	ldr	r2, [r7, #28]
 8008886:	409a      	lsls	r2, r3
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800888c:	2300      	movs	r3, #0
 800888e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8008892:	e0ce      	b.n	8008a32 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8008894:	4b71      	ldr	r3, [pc, #452]	@ (8008a5c <USER_SPI_ioctl+0x2dc>)
 8008896:	781b      	ldrb	r3, [r3, #0]
 8008898:	f003 0304 	and.w	r3, r3, #4
 800889c:	2b00      	cmp	r3, #0
 800889e:	d031      	beq.n	8008904 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80088a0:	2100      	movs	r1, #0
 80088a2:	208d      	movs	r0, #141	@ 0x8d
 80088a4:	f7ff fd19 	bl	80082da <send_cmd>
 80088a8:	4603      	mov	r3, r0
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	f040 80c3 	bne.w	8008a36 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80088b0:	20ff      	movs	r0, #255	@ 0xff
 80088b2:	f7ff fc21 	bl	80080f8 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80088b6:	f107 030c 	add.w	r3, r7, #12
 80088ba:	2110      	movs	r1, #16
 80088bc:	4618      	mov	r0, r3
 80088be:	f7ff fcb1 	bl	8008224 <rcvr_datablock>
 80088c2:	4603      	mov	r3, r0
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	f000 80b6 	beq.w	8008a36 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80088ca:	2330      	movs	r3, #48	@ 0x30
 80088cc:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80088d0:	e007      	b.n	80088e2 <USER_SPI_ioctl+0x162>
 80088d2:	20ff      	movs	r0, #255	@ 0xff
 80088d4:	f7ff fc10 	bl	80080f8 <xchg_spi>
 80088d8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80088dc:	3b01      	subs	r3, #1
 80088de:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80088e2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80088e6:	2b00      	cmp	r3, #0
 80088e8:	d1f3      	bne.n	80088d2 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80088ea:	7dbb      	ldrb	r3, [r7, #22]
 80088ec:	091b      	lsrs	r3, r3, #4
 80088ee:	b2db      	uxtb	r3, r3
 80088f0:	461a      	mov	r2, r3
 80088f2:	2310      	movs	r3, #16
 80088f4:	fa03 f202 	lsl.w	r2, r3, r2
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80088fc:	2300      	movs	r3, #0
 80088fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8008902:	e098      	b.n	8008a36 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8008904:	2100      	movs	r1, #0
 8008906:	2009      	movs	r0, #9
 8008908:	f7ff fce7 	bl	80082da <send_cmd>
 800890c:	4603      	mov	r3, r0
 800890e:	2b00      	cmp	r3, #0
 8008910:	f040 8091 	bne.w	8008a36 <USER_SPI_ioctl+0x2b6>
 8008914:	f107 030c 	add.w	r3, r7, #12
 8008918:	2110      	movs	r1, #16
 800891a:	4618      	mov	r0, r3
 800891c:	f7ff fc82 	bl	8008224 <rcvr_datablock>
 8008920:	4603      	mov	r3, r0
 8008922:	2b00      	cmp	r3, #0
 8008924:	f000 8087 	beq.w	8008a36 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8008928:	4b4c      	ldr	r3, [pc, #304]	@ (8008a5c <USER_SPI_ioctl+0x2dc>)
 800892a:	781b      	ldrb	r3, [r3, #0]
 800892c:	f003 0302 	and.w	r3, r3, #2
 8008930:	2b00      	cmp	r3, #0
 8008932:	d012      	beq.n	800895a <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8008934:	7dbb      	ldrb	r3, [r7, #22]
 8008936:	005b      	lsls	r3, r3, #1
 8008938:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800893c:	7dfa      	ldrb	r2, [r7, #23]
 800893e:	09d2      	lsrs	r2, r2, #7
 8008940:	b2d2      	uxtb	r2, r2
 8008942:	4413      	add	r3, r2
 8008944:	1c5a      	adds	r2, r3, #1
 8008946:	7e7b      	ldrb	r3, [r7, #25]
 8008948:	099b      	lsrs	r3, r3, #6
 800894a:	b2db      	uxtb	r3, r3
 800894c:	3b01      	subs	r3, #1
 800894e:	fa02 f303 	lsl.w	r3, r2, r3
 8008952:	461a      	mov	r2, r3
 8008954:	683b      	ldr	r3, [r7, #0]
 8008956:	601a      	str	r2, [r3, #0]
 8008958:	e013      	b.n	8008982 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800895a:	7dbb      	ldrb	r3, [r7, #22]
 800895c:	109b      	asrs	r3, r3, #2
 800895e:	b29b      	uxth	r3, r3
 8008960:	f003 031f 	and.w	r3, r3, #31
 8008964:	3301      	adds	r3, #1
 8008966:	7dfa      	ldrb	r2, [r7, #23]
 8008968:	00d2      	lsls	r2, r2, #3
 800896a:	f002 0218 	and.w	r2, r2, #24
 800896e:	7df9      	ldrb	r1, [r7, #23]
 8008970:	0949      	lsrs	r1, r1, #5
 8008972:	b2c9      	uxtb	r1, r1
 8008974:	440a      	add	r2, r1
 8008976:	3201      	adds	r2, #1
 8008978:	fb02 f303 	mul.w	r3, r2, r3
 800897c:	461a      	mov	r2, r3
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8008982:	2300      	movs	r3, #0
 8008984:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 8008988:	e055      	b.n	8008a36 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800898a:	4b34      	ldr	r3, [pc, #208]	@ (8008a5c <USER_SPI_ioctl+0x2dc>)
 800898c:	781b      	ldrb	r3, [r3, #0]
 800898e:	f003 0306 	and.w	r3, r3, #6
 8008992:	2b00      	cmp	r3, #0
 8008994:	d051      	beq.n	8008a3a <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008996:	f107 020c 	add.w	r2, r7, #12
 800899a:	79fb      	ldrb	r3, [r7, #7]
 800899c:	210b      	movs	r1, #11
 800899e:	4618      	mov	r0, r3
 80089a0:	f7ff feee 	bl	8008780 <USER_SPI_ioctl>
 80089a4:	4603      	mov	r3, r0
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d149      	bne.n	8008a3e <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80089aa:	7b3b      	ldrb	r3, [r7, #12]
 80089ac:	099b      	lsrs	r3, r3, #6
 80089ae:	b2db      	uxtb	r3, r3
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d104      	bne.n	80089be <USER_SPI_ioctl+0x23e>
 80089b4:	7dbb      	ldrb	r3, [r7, #22]
 80089b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d041      	beq.n	8008a42 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	623b      	str	r3, [r7, #32]
 80089c2:	6a3b      	ldr	r3, [r7, #32]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80089c8:	6a3b      	ldr	r3, [r7, #32]
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 80089ce:	4b23      	ldr	r3, [pc, #140]	@ (8008a5c <USER_SPI_ioctl+0x2dc>)
 80089d0:	781b      	ldrb	r3, [r3, #0]
 80089d2:	f003 0308 	and.w	r3, r3, #8
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d105      	bne.n	80089e6 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80089da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089dc:	025b      	lsls	r3, r3, #9
 80089de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80089e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089e2:	025b      	lsls	r3, r3, #9
 80089e4:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80089e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80089e8:	2020      	movs	r0, #32
 80089ea:	f7ff fc76 	bl	80082da <send_cmd>
 80089ee:	4603      	mov	r3, r0
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d128      	bne.n	8008a46 <USER_SPI_ioctl+0x2c6>
 80089f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80089f6:	2021      	movs	r0, #33	@ 0x21
 80089f8:	f7ff fc6f 	bl	80082da <send_cmd>
 80089fc:	4603      	mov	r3, r0
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d121      	bne.n	8008a46 <USER_SPI_ioctl+0x2c6>
 8008a02:	2100      	movs	r1, #0
 8008a04:	2026      	movs	r0, #38	@ 0x26
 8008a06:	f7ff fc68 	bl	80082da <send_cmd>
 8008a0a:	4603      	mov	r3, r0
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d11a      	bne.n	8008a46 <USER_SPI_ioctl+0x2c6>
 8008a10:	f247 5030 	movw	r0, #30000	@ 0x7530
 8008a14:	f7ff fbb6 	bl	8008184 <wait_ready>
 8008a18:	4603      	mov	r3, r0
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d013      	beq.n	8008a46 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8008a1e:	2300      	movs	r3, #0
 8008a20:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 8008a24:	e00f      	b.n	8008a46 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8008a26:	2304      	movs	r3, #4
 8008a28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008a2c:	e00c      	b.n	8008a48 <USER_SPI_ioctl+0x2c8>
		break;
 8008a2e:	bf00      	nop
 8008a30:	e00a      	b.n	8008a48 <USER_SPI_ioctl+0x2c8>
		break;
 8008a32:	bf00      	nop
 8008a34:	e008      	b.n	8008a48 <USER_SPI_ioctl+0x2c8>
		break;
 8008a36:	bf00      	nop
 8008a38:	e006      	b.n	8008a48 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8008a3a:	bf00      	nop
 8008a3c:	e004      	b.n	8008a48 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8008a3e:	bf00      	nop
 8008a40:	e002      	b.n	8008a48 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8008a42:	bf00      	nop
 8008a44:	e000      	b.n	8008a48 <USER_SPI_ioctl+0x2c8>
		break;
 8008a46:	bf00      	nop
	}

	despiselect();
 8008a48:	f7ff fbc0 	bl	80081cc <despiselect>

	return res;
 8008a4c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3730      	adds	r7, #48	@ 0x30
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}
 8008a58:	20000038 	.word	0x20000038
 8008a5c:	2000102c 	.word	0x2000102c

08008a60 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b084      	sub	sp, #16
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	4603      	mov	r3, r0
 8008a68:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8008a6a:	79fb      	ldrb	r3, [r7, #7]
 8008a6c:	4a08      	ldr	r2, [pc, #32]	@ (8008a90 <disk_status+0x30>)
 8008a6e:	009b      	lsls	r3, r3, #2
 8008a70:	4413      	add	r3, r2
 8008a72:	685b      	ldr	r3, [r3, #4]
 8008a74:	685b      	ldr	r3, [r3, #4]
 8008a76:	79fa      	ldrb	r2, [r7, #7]
 8008a78:	4905      	ldr	r1, [pc, #20]	@ (8008a90 <disk_status+0x30>)
 8008a7a:	440a      	add	r2, r1
 8008a7c:	7a12      	ldrb	r2, [r2, #8]
 8008a7e:	4610      	mov	r0, r2
 8008a80:	4798      	blx	r3
 8008a82:	4603      	mov	r3, r0
 8008a84:	73fb      	strb	r3, [r7, #15]
  return stat;
 8008a86:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	3710      	adds	r7, #16
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}
 8008a90:	20001060 	.word	0x20001060

08008a94 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008a94:	b580      	push	{r7, lr}
 8008a96:	b084      	sub	sp, #16
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	4603      	mov	r3, r0
 8008a9c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8008aa2:	79fb      	ldrb	r3, [r7, #7]
 8008aa4:	4a0e      	ldr	r2, [pc, #56]	@ (8008ae0 <disk_initialize+0x4c>)
 8008aa6:	5cd3      	ldrb	r3, [r2, r3]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d114      	bne.n	8008ad6 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8008aac:	79fb      	ldrb	r3, [r7, #7]
 8008aae:	4a0c      	ldr	r2, [pc, #48]	@ (8008ae0 <disk_initialize+0x4c>)
 8008ab0:	009b      	lsls	r3, r3, #2
 8008ab2:	4413      	add	r3, r2
 8008ab4:	685b      	ldr	r3, [r3, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	79fa      	ldrb	r2, [r7, #7]
 8008aba:	4909      	ldr	r1, [pc, #36]	@ (8008ae0 <disk_initialize+0x4c>)
 8008abc:	440a      	add	r2, r1
 8008abe:	7a12      	ldrb	r2, [r2, #8]
 8008ac0:	4610      	mov	r0, r2
 8008ac2:	4798      	blx	r3
 8008ac4:	4603      	mov	r3, r0
 8008ac6:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8008ac8:	7bfb      	ldrb	r3, [r7, #15]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d103      	bne.n	8008ad6 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8008ace:	79fb      	ldrb	r3, [r7, #7]
 8008ad0:	4a03      	ldr	r2, [pc, #12]	@ (8008ae0 <disk_initialize+0x4c>)
 8008ad2:	2101      	movs	r1, #1
 8008ad4:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8008ad6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ad8:	4618      	mov	r0, r3
 8008ada:	3710      	adds	r7, #16
 8008adc:	46bd      	mov	sp, r7
 8008ade:	bd80      	pop	{r7, pc}
 8008ae0:	20001060 	.word	0x20001060

08008ae4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8008ae4:	b590      	push	{r4, r7, lr}
 8008ae6:	b087      	sub	sp, #28
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	60b9      	str	r1, [r7, #8]
 8008aec:	607a      	str	r2, [r7, #4]
 8008aee:	603b      	str	r3, [r7, #0]
 8008af0:	4603      	mov	r3, r0
 8008af2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8008af4:	7bfb      	ldrb	r3, [r7, #15]
 8008af6:	4a0a      	ldr	r2, [pc, #40]	@ (8008b20 <disk_read+0x3c>)
 8008af8:	009b      	lsls	r3, r3, #2
 8008afa:	4413      	add	r3, r2
 8008afc:	685b      	ldr	r3, [r3, #4]
 8008afe:	689c      	ldr	r4, [r3, #8]
 8008b00:	7bfb      	ldrb	r3, [r7, #15]
 8008b02:	4a07      	ldr	r2, [pc, #28]	@ (8008b20 <disk_read+0x3c>)
 8008b04:	4413      	add	r3, r2
 8008b06:	7a18      	ldrb	r0, [r3, #8]
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	687a      	ldr	r2, [r7, #4]
 8008b0c:	68b9      	ldr	r1, [r7, #8]
 8008b0e:	47a0      	blx	r4
 8008b10:	4603      	mov	r3, r0
 8008b12:	75fb      	strb	r3, [r7, #23]
  return res;
 8008b14:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b16:	4618      	mov	r0, r3
 8008b18:	371c      	adds	r7, #28
 8008b1a:	46bd      	mov	sp, r7
 8008b1c:	bd90      	pop	{r4, r7, pc}
 8008b1e:	bf00      	nop
 8008b20:	20001060 	.word	0x20001060

08008b24 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8008b24:	b590      	push	{r4, r7, lr}
 8008b26:	b087      	sub	sp, #28
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	60b9      	str	r1, [r7, #8]
 8008b2c:	607a      	str	r2, [r7, #4]
 8008b2e:	603b      	str	r3, [r7, #0]
 8008b30:	4603      	mov	r3, r0
 8008b32:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008b34:	7bfb      	ldrb	r3, [r7, #15]
 8008b36:	4a0a      	ldr	r2, [pc, #40]	@ (8008b60 <disk_write+0x3c>)
 8008b38:	009b      	lsls	r3, r3, #2
 8008b3a:	4413      	add	r3, r2
 8008b3c:	685b      	ldr	r3, [r3, #4]
 8008b3e:	68dc      	ldr	r4, [r3, #12]
 8008b40:	7bfb      	ldrb	r3, [r7, #15]
 8008b42:	4a07      	ldr	r2, [pc, #28]	@ (8008b60 <disk_write+0x3c>)
 8008b44:	4413      	add	r3, r2
 8008b46:	7a18      	ldrb	r0, [r3, #8]
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	687a      	ldr	r2, [r7, #4]
 8008b4c:	68b9      	ldr	r1, [r7, #8]
 8008b4e:	47a0      	blx	r4
 8008b50:	4603      	mov	r3, r0
 8008b52:	75fb      	strb	r3, [r7, #23]
  return res;
 8008b54:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b56:	4618      	mov	r0, r3
 8008b58:	371c      	adds	r7, #28
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	bd90      	pop	{r4, r7, pc}
 8008b5e:	bf00      	nop
 8008b60:	20001060 	.word	0x20001060

08008b64 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008b64:	b580      	push	{r7, lr}
 8008b66:	b084      	sub	sp, #16
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	603a      	str	r2, [r7, #0]
 8008b6e:	71fb      	strb	r3, [r7, #7]
 8008b70:	460b      	mov	r3, r1
 8008b72:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008b74:	79fb      	ldrb	r3, [r7, #7]
 8008b76:	4a09      	ldr	r2, [pc, #36]	@ (8008b9c <disk_ioctl+0x38>)
 8008b78:	009b      	lsls	r3, r3, #2
 8008b7a:	4413      	add	r3, r2
 8008b7c:	685b      	ldr	r3, [r3, #4]
 8008b7e:	691b      	ldr	r3, [r3, #16]
 8008b80:	79fa      	ldrb	r2, [r7, #7]
 8008b82:	4906      	ldr	r1, [pc, #24]	@ (8008b9c <disk_ioctl+0x38>)
 8008b84:	440a      	add	r2, r1
 8008b86:	7a10      	ldrb	r0, [r2, #8]
 8008b88:	79b9      	ldrb	r1, [r7, #6]
 8008b8a:	683a      	ldr	r2, [r7, #0]
 8008b8c:	4798      	blx	r3
 8008b8e:	4603      	mov	r3, r0
 8008b90:	73fb      	strb	r3, [r7, #15]
  return res;
 8008b92:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	3710      	adds	r7, #16
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	bd80      	pop	{r7, pc}
 8008b9c:	20001060 	.word	0x20001060

08008ba0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b085      	sub	sp, #20
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	3301      	adds	r3, #1
 8008bac:	781b      	ldrb	r3, [r3, #0]
 8008bae:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8008bb0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008bb4:	021b      	lsls	r3, r3, #8
 8008bb6:	b21a      	sxth	r2, r3
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	781b      	ldrb	r3, [r3, #0]
 8008bbc:	b21b      	sxth	r3, r3
 8008bbe:	4313      	orrs	r3, r2
 8008bc0:	b21b      	sxth	r3, r3
 8008bc2:	81fb      	strh	r3, [r7, #14]
	return rv;
 8008bc4:	89fb      	ldrh	r3, [r7, #14]
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3714      	adds	r7, #20
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd0:	4770      	bx	lr

08008bd2 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008bd2:	b480      	push	{r7}
 8008bd4:	b085      	sub	sp, #20
 8008bd6:	af00      	add	r7, sp, #0
 8008bd8:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	3303      	adds	r3, #3
 8008bde:	781b      	ldrb	r3, [r3, #0]
 8008be0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	021b      	lsls	r3, r3, #8
 8008be6:	687a      	ldr	r2, [r7, #4]
 8008be8:	3202      	adds	r2, #2
 8008bea:	7812      	ldrb	r2, [r2, #0]
 8008bec:	4313      	orrs	r3, r2
 8008bee:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	021b      	lsls	r3, r3, #8
 8008bf4:	687a      	ldr	r2, [r7, #4]
 8008bf6:	3201      	adds	r2, #1
 8008bf8:	7812      	ldrb	r2, [r2, #0]
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	021b      	lsls	r3, r3, #8
 8008c02:	687a      	ldr	r2, [r7, #4]
 8008c04:	7812      	ldrb	r2, [r2, #0]
 8008c06:	4313      	orrs	r3, r2
 8008c08:	60fb      	str	r3, [r7, #12]
	return rv;
 8008c0a:	68fb      	ldr	r3, [r7, #12]
}
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	3714      	adds	r7, #20
 8008c10:	46bd      	mov	sp, r7
 8008c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c16:	4770      	bx	lr

08008c18 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8008c18:	b480      	push	{r7}
 8008c1a:	b083      	sub	sp, #12
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
 8008c20:	460b      	mov	r3, r1
 8008c22:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	1c5a      	adds	r2, r3, #1
 8008c28:	607a      	str	r2, [r7, #4]
 8008c2a:	887a      	ldrh	r2, [r7, #2]
 8008c2c:	b2d2      	uxtb	r2, r2
 8008c2e:	701a      	strb	r2, [r3, #0]
 8008c30:	887b      	ldrh	r3, [r7, #2]
 8008c32:	0a1b      	lsrs	r3, r3, #8
 8008c34:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	1c5a      	adds	r2, r3, #1
 8008c3a:	607a      	str	r2, [r7, #4]
 8008c3c:	887a      	ldrh	r2, [r7, #2]
 8008c3e:	b2d2      	uxtb	r2, r2
 8008c40:	701a      	strb	r2, [r3, #0]
}
 8008c42:	bf00      	nop
 8008c44:	370c      	adds	r7, #12
 8008c46:	46bd      	mov	sp, r7
 8008c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4c:	4770      	bx	lr

08008c4e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8008c4e:	b480      	push	{r7}
 8008c50:	b083      	sub	sp, #12
 8008c52:	af00      	add	r7, sp, #0
 8008c54:	6078      	str	r0, [r7, #4]
 8008c56:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	1c5a      	adds	r2, r3, #1
 8008c5c:	607a      	str	r2, [r7, #4]
 8008c5e:	683a      	ldr	r2, [r7, #0]
 8008c60:	b2d2      	uxtb	r2, r2
 8008c62:	701a      	strb	r2, [r3, #0]
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	0a1b      	lsrs	r3, r3, #8
 8008c68:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	1c5a      	adds	r2, r3, #1
 8008c6e:	607a      	str	r2, [r7, #4]
 8008c70:	683a      	ldr	r2, [r7, #0]
 8008c72:	b2d2      	uxtb	r2, r2
 8008c74:	701a      	strb	r2, [r3, #0]
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	0a1b      	lsrs	r3, r3, #8
 8008c7a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	1c5a      	adds	r2, r3, #1
 8008c80:	607a      	str	r2, [r7, #4]
 8008c82:	683a      	ldr	r2, [r7, #0]
 8008c84:	b2d2      	uxtb	r2, r2
 8008c86:	701a      	strb	r2, [r3, #0]
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	0a1b      	lsrs	r3, r3, #8
 8008c8c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	1c5a      	adds	r2, r3, #1
 8008c92:	607a      	str	r2, [r7, #4]
 8008c94:	683a      	ldr	r2, [r7, #0]
 8008c96:	b2d2      	uxtb	r2, r2
 8008c98:	701a      	strb	r2, [r3, #0]
}
 8008c9a:	bf00      	nop
 8008c9c:	370c      	adds	r7, #12
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca4:	4770      	bx	lr

08008ca6 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008ca6:	b480      	push	{r7}
 8008ca8:	b087      	sub	sp, #28
 8008caa:	af00      	add	r7, sp, #0
 8008cac:	60f8      	str	r0, [r7, #12]
 8008cae:	60b9      	str	r1, [r7, #8]
 8008cb0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8008cb6:	68bb      	ldr	r3, [r7, #8]
 8008cb8:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d00d      	beq.n	8008cdc <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8008cc0:	693a      	ldr	r2, [r7, #16]
 8008cc2:	1c53      	adds	r3, r2, #1
 8008cc4:	613b      	str	r3, [r7, #16]
 8008cc6:	697b      	ldr	r3, [r7, #20]
 8008cc8:	1c59      	adds	r1, r3, #1
 8008cca:	6179      	str	r1, [r7, #20]
 8008ccc:	7812      	ldrb	r2, [r2, #0]
 8008cce:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	3b01      	subs	r3, #1
 8008cd4:	607b      	str	r3, [r7, #4]
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d1f1      	bne.n	8008cc0 <mem_cpy+0x1a>
	}
}
 8008cdc:	bf00      	nop
 8008cde:	371c      	adds	r7, #28
 8008ce0:	46bd      	mov	sp, r7
 8008ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce6:	4770      	bx	lr

08008ce8 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008ce8:	b480      	push	{r7}
 8008cea:	b087      	sub	sp, #28
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	60f8      	str	r0, [r7, #12]
 8008cf0:	60b9      	str	r1, [r7, #8]
 8008cf2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	1c5a      	adds	r2, r3, #1
 8008cfc:	617a      	str	r2, [r7, #20]
 8008cfe:	68ba      	ldr	r2, [r7, #8]
 8008d00:	b2d2      	uxtb	r2, r2
 8008d02:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	3b01      	subs	r3, #1
 8008d08:	607b      	str	r3, [r7, #4]
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d1f3      	bne.n	8008cf8 <mem_set+0x10>
}
 8008d10:	bf00      	nop
 8008d12:	bf00      	nop
 8008d14:	371c      	adds	r7, #28
 8008d16:	46bd      	mov	sp, r7
 8008d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1c:	4770      	bx	lr

08008d1e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008d1e:	b480      	push	{r7}
 8008d20:	b089      	sub	sp, #36	@ 0x24
 8008d22:	af00      	add	r7, sp, #0
 8008d24:	60f8      	str	r0, [r7, #12]
 8008d26:	60b9      	str	r1, [r7, #8]
 8008d28:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	61fb      	str	r3, [r7, #28]
 8008d2e:	68bb      	ldr	r3, [r7, #8]
 8008d30:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008d32:	2300      	movs	r3, #0
 8008d34:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008d36:	69fb      	ldr	r3, [r7, #28]
 8008d38:	1c5a      	adds	r2, r3, #1
 8008d3a:	61fa      	str	r2, [r7, #28]
 8008d3c:	781b      	ldrb	r3, [r3, #0]
 8008d3e:	4619      	mov	r1, r3
 8008d40:	69bb      	ldr	r3, [r7, #24]
 8008d42:	1c5a      	adds	r2, r3, #1
 8008d44:	61ba      	str	r2, [r7, #24]
 8008d46:	781b      	ldrb	r3, [r3, #0]
 8008d48:	1acb      	subs	r3, r1, r3
 8008d4a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	3b01      	subs	r3, #1
 8008d50:	607b      	str	r3, [r7, #4]
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d002      	beq.n	8008d5e <mem_cmp+0x40>
 8008d58:	697b      	ldr	r3, [r7, #20]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d0eb      	beq.n	8008d36 <mem_cmp+0x18>

	return r;
 8008d5e:	697b      	ldr	r3, [r7, #20]
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3724      	adds	r7, #36	@ 0x24
 8008d64:	46bd      	mov	sp, r7
 8008d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6a:	4770      	bx	lr

08008d6c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008d6c:	b480      	push	{r7}
 8008d6e:	b083      	sub	sp, #12
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
 8008d74:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008d76:	e002      	b.n	8008d7e <chk_chr+0x12>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	3301      	adds	r3, #1
 8008d7c:	607b      	str	r3, [r7, #4]
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	781b      	ldrb	r3, [r3, #0]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d005      	beq.n	8008d92 <chk_chr+0x26>
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	781b      	ldrb	r3, [r3, #0]
 8008d8a:	461a      	mov	r2, r3
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d1f2      	bne.n	8008d78 <chk_chr+0xc>
	return *str;
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	781b      	ldrb	r3, [r3, #0]
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	370c      	adds	r7, #12
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da0:	4770      	bx	lr
	...

08008da4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008da4:	b480      	push	{r7}
 8008da6:	b085      	sub	sp, #20
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
 8008dac:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008dae:	2300      	movs	r3, #0
 8008db0:	60bb      	str	r3, [r7, #8]
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	60fb      	str	r3, [r7, #12]
 8008db6:	e029      	b.n	8008e0c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008db8:	4a27      	ldr	r2, [pc, #156]	@ (8008e58 <chk_lock+0xb4>)
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	011b      	lsls	r3, r3, #4
 8008dbe:	4413      	add	r3, r2
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d01d      	beq.n	8008e02 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008dc6:	4a24      	ldr	r2, [pc, #144]	@ (8008e58 <chk_lock+0xb4>)
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	011b      	lsls	r3, r3, #4
 8008dcc:	4413      	add	r3, r2
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	429a      	cmp	r2, r3
 8008dd6:	d116      	bne.n	8008e06 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008dd8:	4a1f      	ldr	r2, [pc, #124]	@ (8008e58 <chk_lock+0xb4>)
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	011b      	lsls	r3, r3, #4
 8008dde:	4413      	add	r3, r2
 8008de0:	3304      	adds	r3, #4
 8008de2:	681a      	ldr	r2, [r3, #0]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008de8:	429a      	cmp	r2, r3
 8008dea:	d10c      	bne.n	8008e06 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008dec:	4a1a      	ldr	r2, [pc, #104]	@ (8008e58 <chk_lock+0xb4>)
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	011b      	lsls	r3, r3, #4
 8008df2:	4413      	add	r3, r2
 8008df4:	3308      	adds	r3, #8
 8008df6:	681a      	ldr	r2, [r3, #0]
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008dfc:	429a      	cmp	r2, r3
 8008dfe:	d102      	bne.n	8008e06 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008e00:	e007      	b.n	8008e12 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008e02:	2301      	movs	r3, #1
 8008e04:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	3301      	adds	r3, #1
 8008e0a:	60fb      	str	r3, [r7, #12]
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	2b01      	cmp	r3, #1
 8008e10:	d9d2      	bls.n	8008db8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	2b02      	cmp	r3, #2
 8008e16:	d109      	bne.n	8008e2c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d102      	bne.n	8008e24 <chk_lock+0x80>
 8008e1e:	683b      	ldr	r3, [r7, #0]
 8008e20:	2b02      	cmp	r3, #2
 8008e22:	d101      	bne.n	8008e28 <chk_lock+0x84>
 8008e24:	2300      	movs	r3, #0
 8008e26:	e010      	b.n	8008e4a <chk_lock+0xa6>
 8008e28:	2312      	movs	r3, #18
 8008e2a:	e00e      	b.n	8008e4a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d108      	bne.n	8008e44 <chk_lock+0xa0>
 8008e32:	4a09      	ldr	r2, [pc, #36]	@ (8008e58 <chk_lock+0xb4>)
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	011b      	lsls	r3, r3, #4
 8008e38:	4413      	add	r3, r2
 8008e3a:	330c      	adds	r3, #12
 8008e3c:	881b      	ldrh	r3, [r3, #0]
 8008e3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008e42:	d101      	bne.n	8008e48 <chk_lock+0xa4>
 8008e44:	2310      	movs	r3, #16
 8008e46:	e000      	b.n	8008e4a <chk_lock+0xa6>
 8008e48:	2300      	movs	r3, #0
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3714      	adds	r7, #20
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e54:	4770      	bx	lr
 8008e56:	bf00      	nop
 8008e58:	20001040 	.word	0x20001040

08008e5c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b083      	sub	sp, #12
 8008e60:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008e62:	2300      	movs	r3, #0
 8008e64:	607b      	str	r3, [r7, #4]
 8008e66:	e002      	b.n	8008e6e <enq_lock+0x12>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	3301      	adds	r3, #1
 8008e6c:	607b      	str	r3, [r7, #4]
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	2b01      	cmp	r3, #1
 8008e72:	d806      	bhi.n	8008e82 <enq_lock+0x26>
 8008e74:	4a09      	ldr	r2, [pc, #36]	@ (8008e9c <enq_lock+0x40>)
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	011b      	lsls	r3, r3, #4
 8008e7a:	4413      	add	r3, r2
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d1f2      	bne.n	8008e68 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2b02      	cmp	r3, #2
 8008e86:	bf14      	ite	ne
 8008e88:	2301      	movne	r3, #1
 8008e8a:	2300      	moveq	r3, #0
 8008e8c:	b2db      	uxtb	r3, r3
}
 8008e8e:	4618      	mov	r0, r3
 8008e90:	370c      	adds	r7, #12
 8008e92:	46bd      	mov	sp, r7
 8008e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e98:	4770      	bx	lr
 8008e9a:	bf00      	nop
 8008e9c:	20001040 	.word	0x20001040

08008ea0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008ea0:	b480      	push	{r7}
 8008ea2:	b085      	sub	sp, #20
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
 8008ea8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008eaa:	2300      	movs	r3, #0
 8008eac:	60fb      	str	r3, [r7, #12]
 8008eae:	e01f      	b.n	8008ef0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008eb0:	4a41      	ldr	r2, [pc, #260]	@ (8008fb8 <inc_lock+0x118>)
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	011b      	lsls	r3, r3, #4
 8008eb6:	4413      	add	r3, r2
 8008eb8:	681a      	ldr	r2, [r3, #0]
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	429a      	cmp	r2, r3
 8008ec0:	d113      	bne.n	8008eea <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008ec2:	4a3d      	ldr	r2, [pc, #244]	@ (8008fb8 <inc_lock+0x118>)
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	011b      	lsls	r3, r3, #4
 8008ec8:	4413      	add	r3, r2
 8008eca:	3304      	adds	r3, #4
 8008ecc:	681a      	ldr	r2, [r3, #0]
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008ed2:	429a      	cmp	r2, r3
 8008ed4:	d109      	bne.n	8008eea <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8008ed6:	4a38      	ldr	r2, [pc, #224]	@ (8008fb8 <inc_lock+0x118>)
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	011b      	lsls	r3, r3, #4
 8008edc:	4413      	add	r3, r2
 8008ede:	3308      	adds	r3, #8
 8008ee0:	681a      	ldr	r2, [r3, #0]
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8008ee6:	429a      	cmp	r2, r3
 8008ee8:	d006      	beq.n	8008ef8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	3301      	adds	r3, #1
 8008eee:	60fb      	str	r3, [r7, #12]
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2b01      	cmp	r3, #1
 8008ef4:	d9dc      	bls.n	8008eb0 <inc_lock+0x10>
 8008ef6:	e000      	b.n	8008efa <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008ef8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	2b02      	cmp	r3, #2
 8008efe:	d132      	bne.n	8008f66 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008f00:	2300      	movs	r3, #0
 8008f02:	60fb      	str	r3, [r7, #12]
 8008f04:	e002      	b.n	8008f0c <inc_lock+0x6c>
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	3301      	adds	r3, #1
 8008f0a:	60fb      	str	r3, [r7, #12]
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	2b01      	cmp	r3, #1
 8008f10:	d806      	bhi.n	8008f20 <inc_lock+0x80>
 8008f12:	4a29      	ldr	r2, [pc, #164]	@ (8008fb8 <inc_lock+0x118>)
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	011b      	lsls	r3, r3, #4
 8008f18:	4413      	add	r3, r2
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d1f2      	bne.n	8008f06 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2b02      	cmp	r3, #2
 8008f24:	d101      	bne.n	8008f2a <inc_lock+0x8a>
 8008f26:	2300      	movs	r3, #0
 8008f28:	e040      	b.n	8008fac <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681a      	ldr	r2, [r3, #0]
 8008f2e:	4922      	ldr	r1, [pc, #136]	@ (8008fb8 <inc_lock+0x118>)
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	011b      	lsls	r3, r3, #4
 8008f34:	440b      	add	r3, r1
 8008f36:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	689a      	ldr	r2, [r3, #8]
 8008f3c:	491e      	ldr	r1, [pc, #120]	@ (8008fb8 <inc_lock+0x118>)
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	011b      	lsls	r3, r3, #4
 8008f42:	440b      	add	r3, r1
 8008f44:	3304      	adds	r3, #4
 8008f46:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	695a      	ldr	r2, [r3, #20]
 8008f4c:	491a      	ldr	r1, [pc, #104]	@ (8008fb8 <inc_lock+0x118>)
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	011b      	lsls	r3, r3, #4
 8008f52:	440b      	add	r3, r1
 8008f54:	3308      	adds	r3, #8
 8008f56:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008f58:	4a17      	ldr	r2, [pc, #92]	@ (8008fb8 <inc_lock+0x118>)
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	011b      	lsls	r3, r3, #4
 8008f5e:	4413      	add	r3, r2
 8008f60:	330c      	adds	r3, #12
 8008f62:	2200      	movs	r2, #0
 8008f64:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d009      	beq.n	8008f80 <inc_lock+0xe0>
 8008f6c:	4a12      	ldr	r2, [pc, #72]	@ (8008fb8 <inc_lock+0x118>)
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	011b      	lsls	r3, r3, #4
 8008f72:	4413      	add	r3, r2
 8008f74:	330c      	adds	r3, #12
 8008f76:	881b      	ldrh	r3, [r3, #0]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d001      	beq.n	8008f80 <inc_lock+0xe0>
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	e015      	b.n	8008fac <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d108      	bne.n	8008f98 <inc_lock+0xf8>
 8008f86:	4a0c      	ldr	r2, [pc, #48]	@ (8008fb8 <inc_lock+0x118>)
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	011b      	lsls	r3, r3, #4
 8008f8c:	4413      	add	r3, r2
 8008f8e:	330c      	adds	r3, #12
 8008f90:	881b      	ldrh	r3, [r3, #0]
 8008f92:	3301      	adds	r3, #1
 8008f94:	b29a      	uxth	r2, r3
 8008f96:	e001      	b.n	8008f9c <inc_lock+0xfc>
 8008f98:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008f9c:	4906      	ldr	r1, [pc, #24]	@ (8008fb8 <inc_lock+0x118>)
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	011b      	lsls	r3, r3, #4
 8008fa2:	440b      	add	r3, r1
 8008fa4:	330c      	adds	r3, #12
 8008fa6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	3301      	adds	r3, #1
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	3714      	adds	r7, #20
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb6:	4770      	bx	lr
 8008fb8:	20001040 	.word	0x20001040

08008fbc <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008fbc:	b480      	push	{r7}
 8008fbe:	b085      	sub	sp, #20
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	3b01      	subs	r3, #1
 8008fc8:	607b      	str	r3, [r7, #4]
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2b01      	cmp	r3, #1
 8008fce:	d825      	bhi.n	800901c <dec_lock+0x60>
		n = Files[i].ctr;
 8008fd0:	4a17      	ldr	r2, [pc, #92]	@ (8009030 <dec_lock+0x74>)
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	011b      	lsls	r3, r3, #4
 8008fd6:	4413      	add	r3, r2
 8008fd8:	330c      	adds	r3, #12
 8008fda:	881b      	ldrh	r3, [r3, #0]
 8008fdc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008fde:	89fb      	ldrh	r3, [r7, #14]
 8008fe0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008fe4:	d101      	bne.n	8008fea <dec_lock+0x2e>
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8008fea:	89fb      	ldrh	r3, [r7, #14]
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d002      	beq.n	8008ff6 <dec_lock+0x3a>
 8008ff0:	89fb      	ldrh	r3, [r7, #14]
 8008ff2:	3b01      	subs	r3, #1
 8008ff4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8008ff6:	4a0e      	ldr	r2, [pc, #56]	@ (8009030 <dec_lock+0x74>)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	011b      	lsls	r3, r3, #4
 8008ffc:	4413      	add	r3, r2
 8008ffe:	330c      	adds	r3, #12
 8009000:	89fa      	ldrh	r2, [r7, #14]
 8009002:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8009004:	89fb      	ldrh	r3, [r7, #14]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d105      	bne.n	8009016 <dec_lock+0x5a>
 800900a:	4a09      	ldr	r2, [pc, #36]	@ (8009030 <dec_lock+0x74>)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	011b      	lsls	r3, r3, #4
 8009010:	4413      	add	r3, r2
 8009012:	2200      	movs	r2, #0
 8009014:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8009016:	2300      	movs	r3, #0
 8009018:	737b      	strb	r3, [r7, #13]
 800901a:	e001      	b.n	8009020 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800901c:	2302      	movs	r3, #2
 800901e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8009020:	7b7b      	ldrb	r3, [r7, #13]
}
 8009022:	4618      	mov	r0, r3
 8009024:	3714      	adds	r7, #20
 8009026:	46bd      	mov	sp, r7
 8009028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902c:	4770      	bx	lr
 800902e:	bf00      	nop
 8009030:	20001040 	.word	0x20001040

08009034 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8009034:	b480      	push	{r7}
 8009036:	b085      	sub	sp, #20
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800903c:	2300      	movs	r3, #0
 800903e:	60fb      	str	r3, [r7, #12]
 8009040:	e010      	b.n	8009064 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8009042:	4a0d      	ldr	r2, [pc, #52]	@ (8009078 <clear_lock+0x44>)
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	011b      	lsls	r3, r3, #4
 8009048:	4413      	add	r3, r2
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	687a      	ldr	r2, [r7, #4]
 800904e:	429a      	cmp	r2, r3
 8009050:	d105      	bne.n	800905e <clear_lock+0x2a>
 8009052:	4a09      	ldr	r2, [pc, #36]	@ (8009078 <clear_lock+0x44>)
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	011b      	lsls	r3, r3, #4
 8009058:	4413      	add	r3, r2
 800905a:	2200      	movs	r2, #0
 800905c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	3301      	adds	r3, #1
 8009062:	60fb      	str	r3, [r7, #12]
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	2b01      	cmp	r3, #1
 8009068:	d9eb      	bls.n	8009042 <clear_lock+0xe>
	}
}
 800906a:	bf00      	nop
 800906c:	bf00      	nop
 800906e:	3714      	adds	r7, #20
 8009070:	46bd      	mov	sp, r7
 8009072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009076:	4770      	bx	lr
 8009078:	20001040 	.word	0x20001040

0800907c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800907c:	b580      	push	{r7, lr}
 800907e:	b086      	sub	sp, #24
 8009080:	af00      	add	r7, sp, #0
 8009082:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8009084:	2300      	movs	r3, #0
 8009086:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	78db      	ldrb	r3, [r3, #3]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d034      	beq.n	80090fa <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009094:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	7858      	ldrb	r0, [r3, #1]
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80090a0:	2301      	movs	r3, #1
 80090a2:	697a      	ldr	r2, [r7, #20]
 80090a4:	f7ff fd3e 	bl	8008b24 <disk_write>
 80090a8:	4603      	mov	r3, r0
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d002      	beq.n	80090b4 <sync_window+0x38>
			res = FR_DISK_ERR;
 80090ae:	2301      	movs	r3, #1
 80090b0:	73fb      	strb	r3, [r7, #15]
 80090b2:	e022      	b.n	80090fa <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2200      	movs	r2, #0
 80090b8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6a1b      	ldr	r3, [r3, #32]
 80090be:	697a      	ldr	r2, [r7, #20]
 80090c0:	1ad2      	subs	r2, r2, r3
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	699b      	ldr	r3, [r3, #24]
 80090c6:	429a      	cmp	r2, r3
 80090c8:	d217      	bcs.n	80090fa <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	789b      	ldrb	r3, [r3, #2]
 80090ce:	613b      	str	r3, [r7, #16]
 80090d0:	e010      	b.n	80090f4 <sync_window+0x78>
					wsect += fs->fsize;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	699b      	ldr	r3, [r3, #24]
 80090d6:	697a      	ldr	r2, [r7, #20]
 80090d8:	4413      	add	r3, r2
 80090da:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	7858      	ldrb	r0, [r3, #1]
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80090e6:	2301      	movs	r3, #1
 80090e8:	697a      	ldr	r2, [r7, #20]
 80090ea:	f7ff fd1b 	bl	8008b24 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80090ee:	693b      	ldr	r3, [r7, #16]
 80090f0:	3b01      	subs	r3, #1
 80090f2:	613b      	str	r3, [r7, #16]
 80090f4:	693b      	ldr	r3, [r7, #16]
 80090f6:	2b01      	cmp	r3, #1
 80090f8:	d8eb      	bhi.n	80090d2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80090fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	3718      	adds	r7, #24
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}

08009104 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b084      	sub	sp, #16
 8009108:	af00      	add	r7, sp, #0
 800910a:	6078      	str	r0, [r7, #4]
 800910c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800910e:	2300      	movs	r3, #0
 8009110:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009116:	683a      	ldr	r2, [r7, #0]
 8009118:	429a      	cmp	r2, r3
 800911a:	d01b      	beq.n	8009154 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f7ff ffad 	bl	800907c <sync_window>
 8009122:	4603      	mov	r3, r0
 8009124:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8009126:	7bfb      	ldrb	r3, [r7, #15]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d113      	bne.n	8009154 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	7858      	ldrb	r0, [r3, #1]
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009136:	2301      	movs	r3, #1
 8009138:	683a      	ldr	r2, [r7, #0]
 800913a:	f7ff fcd3 	bl	8008ae4 <disk_read>
 800913e:	4603      	mov	r3, r0
 8009140:	2b00      	cmp	r3, #0
 8009142:	d004      	beq.n	800914e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8009144:	f04f 33ff 	mov.w	r3, #4294967295
 8009148:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800914a:	2301      	movs	r3, #1
 800914c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	683a      	ldr	r2, [r7, #0]
 8009152:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8009154:	7bfb      	ldrb	r3, [r7, #15]
}
 8009156:	4618      	mov	r0, r3
 8009158:	3710      	adds	r7, #16
 800915a:	46bd      	mov	sp, r7
 800915c:	bd80      	pop	{r7, pc}
	...

08009160 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b084      	sub	sp, #16
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8009168:	6878      	ldr	r0, [r7, #4]
 800916a:	f7ff ff87 	bl	800907c <sync_window>
 800916e:	4603      	mov	r3, r0
 8009170:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009172:	7bfb      	ldrb	r3, [r7, #15]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d158      	bne.n	800922a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	781b      	ldrb	r3, [r3, #0]
 800917c:	2b03      	cmp	r3, #3
 800917e:	d148      	bne.n	8009212 <sync_fs+0xb2>
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	791b      	ldrb	r3, [r3, #4]
 8009184:	2b01      	cmp	r3, #1
 8009186:	d144      	bne.n	8009212 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	3330      	adds	r3, #48	@ 0x30
 800918c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009190:	2100      	movs	r1, #0
 8009192:	4618      	mov	r0, r3
 8009194:	f7ff fda8 	bl	8008ce8 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	3330      	adds	r3, #48	@ 0x30
 800919c:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80091a0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80091a4:	4618      	mov	r0, r3
 80091a6:	f7ff fd37 	bl	8008c18 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	3330      	adds	r3, #48	@ 0x30
 80091ae:	4921      	ldr	r1, [pc, #132]	@ (8009234 <sync_fs+0xd4>)
 80091b0:	4618      	mov	r0, r3
 80091b2:	f7ff fd4c 	bl	8008c4e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	3330      	adds	r3, #48	@ 0x30
 80091ba:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80091be:	491e      	ldr	r1, [pc, #120]	@ (8009238 <sync_fs+0xd8>)
 80091c0:	4618      	mov	r0, r3
 80091c2:	f7ff fd44 	bl	8008c4e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	3330      	adds	r3, #48	@ 0x30
 80091ca:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	691b      	ldr	r3, [r3, #16]
 80091d2:	4619      	mov	r1, r3
 80091d4:	4610      	mov	r0, r2
 80091d6:	f7ff fd3a 	bl	8008c4e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	3330      	adds	r3, #48	@ 0x30
 80091de:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	68db      	ldr	r3, [r3, #12]
 80091e6:	4619      	mov	r1, r3
 80091e8:	4610      	mov	r0, r2
 80091ea:	f7ff fd30 	bl	8008c4e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	69db      	ldr	r3, [r3, #28]
 80091f2:	1c5a      	adds	r2, r3, #1
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	7858      	ldrb	r0, [r3, #1]
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009206:	2301      	movs	r3, #1
 8009208:	f7ff fc8c 	bl	8008b24 <disk_write>
			fs->fsi_flag = 0;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2200      	movs	r2, #0
 8009210:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	785b      	ldrb	r3, [r3, #1]
 8009216:	2200      	movs	r2, #0
 8009218:	2100      	movs	r1, #0
 800921a:	4618      	mov	r0, r3
 800921c:	f7ff fca2 	bl	8008b64 <disk_ioctl>
 8009220:	4603      	mov	r3, r0
 8009222:	2b00      	cmp	r3, #0
 8009224:	d001      	beq.n	800922a <sync_fs+0xca>
 8009226:	2301      	movs	r3, #1
 8009228:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800922a:	7bfb      	ldrb	r3, [r7, #15]
}
 800922c:	4618      	mov	r0, r3
 800922e:	3710      	adds	r7, #16
 8009230:	46bd      	mov	sp, r7
 8009232:	bd80      	pop	{r7, pc}
 8009234:	41615252 	.word	0x41615252
 8009238:	61417272 	.word	0x61417272

0800923c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800923c:	b480      	push	{r7}
 800923e:	b083      	sub	sp, #12
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
 8009244:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	3b02      	subs	r3, #2
 800924a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	695b      	ldr	r3, [r3, #20]
 8009250:	3b02      	subs	r3, #2
 8009252:	683a      	ldr	r2, [r7, #0]
 8009254:	429a      	cmp	r2, r3
 8009256:	d301      	bcc.n	800925c <clust2sect+0x20>
 8009258:	2300      	movs	r3, #0
 800925a:	e008      	b.n	800926e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	895b      	ldrh	r3, [r3, #10]
 8009260:	461a      	mov	r2, r3
 8009262:	683b      	ldr	r3, [r7, #0]
 8009264:	fb03 f202 	mul.w	r2, r3, r2
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800926c:	4413      	add	r3, r2
}
 800926e:	4618      	mov	r0, r3
 8009270:	370c      	adds	r7, #12
 8009272:	46bd      	mov	sp, r7
 8009274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009278:	4770      	bx	lr

0800927a <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800927a:	b580      	push	{r7, lr}
 800927c:	b086      	sub	sp, #24
 800927e:	af00      	add	r7, sp, #0
 8009280:	6078      	str	r0, [r7, #4]
 8009282:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	2b01      	cmp	r3, #1
 800928e:	d904      	bls.n	800929a <get_fat+0x20>
 8009290:	693b      	ldr	r3, [r7, #16]
 8009292:	695b      	ldr	r3, [r3, #20]
 8009294:	683a      	ldr	r2, [r7, #0]
 8009296:	429a      	cmp	r2, r3
 8009298:	d302      	bcc.n	80092a0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800929a:	2301      	movs	r3, #1
 800929c:	617b      	str	r3, [r7, #20]
 800929e:	e08e      	b.n	80093be <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80092a0:	f04f 33ff 	mov.w	r3, #4294967295
 80092a4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80092a6:	693b      	ldr	r3, [r7, #16]
 80092a8:	781b      	ldrb	r3, [r3, #0]
 80092aa:	2b03      	cmp	r3, #3
 80092ac:	d061      	beq.n	8009372 <get_fat+0xf8>
 80092ae:	2b03      	cmp	r3, #3
 80092b0:	dc7b      	bgt.n	80093aa <get_fat+0x130>
 80092b2:	2b01      	cmp	r3, #1
 80092b4:	d002      	beq.n	80092bc <get_fat+0x42>
 80092b6:	2b02      	cmp	r3, #2
 80092b8:	d041      	beq.n	800933e <get_fat+0xc4>
 80092ba:	e076      	b.n	80093aa <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	60fb      	str	r3, [r7, #12]
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	085b      	lsrs	r3, r3, #1
 80092c4:	68fa      	ldr	r2, [r7, #12]
 80092c6:	4413      	add	r3, r2
 80092c8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80092ca:	693b      	ldr	r3, [r7, #16]
 80092cc:	6a1a      	ldr	r2, [r3, #32]
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	0a5b      	lsrs	r3, r3, #9
 80092d2:	4413      	add	r3, r2
 80092d4:	4619      	mov	r1, r3
 80092d6:	6938      	ldr	r0, [r7, #16]
 80092d8:	f7ff ff14 	bl	8009104 <move_window>
 80092dc:	4603      	mov	r3, r0
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d166      	bne.n	80093b0 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	1c5a      	adds	r2, r3, #1
 80092e6:	60fa      	str	r2, [r7, #12]
 80092e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092ec:	693a      	ldr	r2, [r7, #16]
 80092ee:	4413      	add	r3, r2
 80092f0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80092f4:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80092f6:	693b      	ldr	r3, [r7, #16]
 80092f8:	6a1a      	ldr	r2, [r3, #32]
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	0a5b      	lsrs	r3, r3, #9
 80092fe:	4413      	add	r3, r2
 8009300:	4619      	mov	r1, r3
 8009302:	6938      	ldr	r0, [r7, #16]
 8009304:	f7ff fefe 	bl	8009104 <move_window>
 8009308:	4603      	mov	r3, r0
 800930a:	2b00      	cmp	r3, #0
 800930c:	d152      	bne.n	80093b4 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009314:	693a      	ldr	r2, [r7, #16]
 8009316:	4413      	add	r3, r2
 8009318:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800931c:	021b      	lsls	r3, r3, #8
 800931e:	68ba      	ldr	r2, [r7, #8]
 8009320:	4313      	orrs	r3, r2
 8009322:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8009324:	683b      	ldr	r3, [r7, #0]
 8009326:	f003 0301 	and.w	r3, r3, #1
 800932a:	2b00      	cmp	r3, #0
 800932c:	d002      	beq.n	8009334 <get_fat+0xba>
 800932e:	68bb      	ldr	r3, [r7, #8]
 8009330:	091b      	lsrs	r3, r3, #4
 8009332:	e002      	b.n	800933a <get_fat+0xc0>
 8009334:	68bb      	ldr	r3, [r7, #8]
 8009336:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800933a:	617b      	str	r3, [r7, #20]
			break;
 800933c:	e03f      	b.n	80093be <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800933e:	693b      	ldr	r3, [r7, #16]
 8009340:	6a1a      	ldr	r2, [r3, #32]
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	0a1b      	lsrs	r3, r3, #8
 8009346:	4413      	add	r3, r2
 8009348:	4619      	mov	r1, r3
 800934a:	6938      	ldr	r0, [r7, #16]
 800934c:	f7ff feda 	bl	8009104 <move_window>
 8009350:	4603      	mov	r3, r0
 8009352:	2b00      	cmp	r3, #0
 8009354:	d130      	bne.n	80093b8 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8009356:	693b      	ldr	r3, [r7, #16]
 8009358:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	005b      	lsls	r3, r3, #1
 8009360:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8009364:	4413      	add	r3, r2
 8009366:	4618      	mov	r0, r3
 8009368:	f7ff fc1a 	bl	8008ba0 <ld_word>
 800936c:	4603      	mov	r3, r0
 800936e:	617b      	str	r3, [r7, #20]
			break;
 8009370:	e025      	b.n	80093be <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009372:	693b      	ldr	r3, [r7, #16]
 8009374:	6a1a      	ldr	r2, [r3, #32]
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	09db      	lsrs	r3, r3, #7
 800937a:	4413      	add	r3, r2
 800937c:	4619      	mov	r1, r3
 800937e:	6938      	ldr	r0, [r7, #16]
 8009380:	f7ff fec0 	bl	8009104 <move_window>
 8009384:	4603      	mov	r3, r0
 8009386:	2b00      	cmp	r3, #0
 8009388:	d118      	bne.n	80093bc <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	009b      	lsls	r3, r3, #2
 8009394:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8009398:	4413      	add	r3, r2
 800939a:	4618      	mov	r0, r3
 800939c:	f7ff fc19 	bl	8008bd2 <ld_dword>
 80093a0:	4603      	mov	r3, r0
 80093a2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80093a6:	617b      	str	r3, [r7, #20]
			break;
 80093a8:	e009      	b.n	80093be <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80093aa:	2301      	movs	r3, #1
 80093ac:	617b      	str	r3, [r7, #20]
 80093ae:	e006      	b.n	80093be <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80093b0:	bf00      	nop
 80093b2:	e004      	b.n	80093be <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80093b4:	bf00      	nop
 80093b6:	e002      	b.n	80093be <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80093b8:	bf00      	nop
 80093ba:	e000      	b.n	80093be <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80093bc:	bf00      	nop
		}
	}

	return val;
 80093be:	697b      	ldr	r3, [r7, #20]
}
 80093c0:	4618      	mov	r0, r3
 80093c2:	3718      	adds	r7, #24
 80093c4:	46bd      	mov	sp, r7
 80093c6:	bd80      	pop	{r7, pc}

080093c8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80093c8:	b590      	push	{r4, r7, lr}
 80093ca:	b089      	sub	sp, #36	@ 0x24
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	60f8      	str	r0, [r7, #12]
 80093d0:	60b9      	str	r1, [r7, #8]
 80093d2:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80093d4:	2302      	movs	r3, #2
 80093d6:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	2b01      	cmp	r3, #1
 80093dc:	f240 80d9 	bls.w	8009592 <put_fat+0x1ca>
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	695b      	ldr	r3, [r3, #20]
 80093e4:	68ba      	ldr	r2, [r7, #8]
 80093e6:	429a      	cmp	r2, r3
 80093e8:	f080 80d3 	bcs.w	8009592 <put_fat+0x1ca>
		switch (fs->fs_type) {
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	781b      	ldrb	r3, [r3, #0]
 80093f0:	2b03      	cmp	r3, #3
 80093f2:	f000 8096 	beq.w	8009522 <put_fat+0x15a>
 80093f6:	2b03      	cmp	r3, #3
 80093f8:	f300 80cb 	bgt.w	8009592 <put_fat+0x1ca>
 80093fc:	2b01      	cmp	r3, #1
 80093fe:	d002      	beq.n	8009406 <put_fat+0x3e>
 8009400:	2b02      	cmp	r3, #2
 8009402:	d06e      	beq.n	80094e2 <put_fat+0x11a>
 8009404:	e0c5      	b.n	8009592 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8009406:	68bb      	ldr	r3, [r7, #8]
 8009408:	61bb      	str	r3, [r7, #24]
 800940a:	69bb      	ldr	r3, [r7, #24]
 800940c:	085b      	lsrs	r3, r3, #1
 800940e:	69ba      	ldr	r2, [r7, #24]
 8009410:	4413      	add	r3, r2
 8009412:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	6a1a      	ldr	r2, [r3, #32]
 8009418:	69bb      	ldr	r3, [r7, #24]
 800941a:	0a5b      	lsrs	r3, r3, #9
 800941c:	4413      	add	r3, r2
 800941e:	4619      	mov	r1, r3
 8009420:	68f8      	ldr	r0, [r7, #12]
 8009422:	f7ff fe6f 	bl	8009104 <move_window>
 8009426:	4603      	mov	r3, r0
 8009428:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800942a:	7ffb      	ldrb	r3, [r7, #31]
 800942c:	2b00      	cmp	r3, #0
 800942e:	f040 80a9 	bne.w	8009584 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009438:	69bb      	ldr	r3, [r7, #24]
 800943a:	1c59      	adds	r1, r3, #1
 800943c:	61b9      	str	r1, [r7, #24]
 800943e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009442:	4413      	add	r3, r2
 8009444:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8009446:	68bb      	ldr	r3, [r7, #8]
 8009448:	f003 0301 	and.w	r3, r3, #1
 800944c:	2b00      	cmp	r3, #0
 800944e:	d00d      	beq.n	800946c <put_fat+0xa4>
 8009450:	697b      	ldr	r3, [r7, #20]
 8009452:	781b      	ldrb	r3, [r3, #0]
 8009454:	b25b      	sxtb	r3, r3
 8009456:	f003 030f 	and.w	r3, r3, #15
 800945a:	b25a      	sxtb	r2, r3
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	b25b      	sxtb	r3, r3
 8009460:	011b      	lsls	r3, r3, #4
 8009462:	b25b      	sxtb	r3, r3
 8009464:	4313      	orrs	r3, r2
 8009466:	b25b      	sxtb	r3, r3
 8009468:	b2db      	uxtb	r3, r3
 800946a:	e001      	b.n	8009470 <put_fat+0xa8>
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	b2db      	uxtb	r3, r3
 8009470:	697a      	ldr	r2, [r7, #20]
 8009472:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	2201      	movs	r2, #1
 8009478:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	6a1a      	ldr	r2, [r3, #32]
 800947e:	69bb      	ldr	r3, [r7, #24]
 8009480:	0a5b      	lsrs	r3, r3, #9
 8009482:	4413      	add	r3, r2
 8009484:	4619      	mov	r1, r3
 8009486:	68f8      	ldr	r0, [r7, #12]
 8009488:	f7ff fe3c 	bl	8009104 <move_window>
 800948c:	4603      	mov	r3, r0
 800948e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009490:	7ffb      	ldrb	r3, [r7, #31]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d178      	bne.n	8009588 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800949c:	69bb      	ldr	r3, [r7, #24]
 800949e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094a2:	4413      	add	r3, r2
 80094a4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80094a6:	68bb      	ldr	r3, [r7, #8]
 80094a8:	f003 0301 	and.w	r3, r3, #1
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d003      	beq.n	80094b8 <put_fat+0xf0>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	091b      	lsrs	r3, r3, #4
 80094b4:	b2db      	uxtb	r3, r3
 80094b6:	e00e      	b.n	80094d6 <put_fat+0x10e>
 80094b8:	697b      	ldr	r3, [r7, #20]
 80094ba:	781b      	ldrb	r3, [r3, #0]
 80094bc:	b25b      	sxtb	r3, r3
 80094be:	f023 030f 	bic.w	r3, r3, #15
 80094c2:	b25a      	sxtb	r2, r3
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	0a1b      	lsrs	r3, r3, #8
 80094c8:	b25b      	sxtb	r3, r3
 80094ca:	f003 030f 	and.w	r3, r3, #15
 80094ce:	b25b      	sxtb	r3, r3
 80094d0:	4313      	orrs	r3, r2
 80094d2:	b25b      	sxtb	r3, r3
 80094d4:	b2db      	uxtb	r3, r3
 80094d6:	697a      	ldr	r2, [r7, #20]
 80094d8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	2201      	movs	r2, #1
 80094de:	70da      	strb	r2, [r3, #3]
			break;
 80094e0:	e057      	b.n	8009592 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	6a1a      	ldr	r2, [r3, #32]
 80094e6:	68bb      	ldr	r3, [r7, #8]
 80094e8:	0a1b      	lsrs	r3, r3, #8
 80094ea:	4413      	add	r3, r2
 80094ec:	4619      	mov	r1, r3
 80094ee:	68f8      	ldr	r0, [r7, #12]
 80094f0:	f7ff fe08 	bl	8009104 <move_window>
 80094f4:	4603      	mov	r3, r0
 80094f6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80094f8:	7ffb      	ldrb	r3, [r7, #31]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d146      	bne.n	800958c <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	005b      	lsls	r3, r3, #1
 8009508:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800950c:	4413      	add	r3, r2
 800950e:	687a      	ldr	r2, [r7, #4]
 8009510:	b292      	uxth	r2, r2
 8009512:	4611      	mov	r1, r2
 8009514:	4618      	mov	r0, r3
 8009516:	f7ff fb7f 	bl	8008c18 <st_word>
			fs->wflag = 1;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	2201      	movs	r2, #1
 800951e:	70da      	strb	r2, [r3, #3]
			break;
 8009520:	e037      	b.n	8009592 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	6a1a      	ldr	r2, [r3, #32]
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	09db      	lsrs	r3, r3, #7
 800952a:	4413      	add	r3, r2
 800952c:	4619      	mov	r1, r3
 800952e:	68f8      	ldr	r0, [r7, #12]
 8009530:	f7ff fde8 	bl	8009104 <move_window>
 8009534:	4603      	mov	r3, r0
 8009536:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009538:	7ffb      	ldrb	r3, [r7, #31]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d128      	bne.n	8009590 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800954a:	68bb      	ldr	r3, [r7, #8]
 800954c:	009b      	lsls	r3, r3, #2
 800954e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8009552:	4413      	add	r3, r2
 8009554:	4618      	mov	r0, r3
 8009556:	f7ff fb3c 	bl	8008bd2 <ld_dword>
 800955a:	4603      	mov	r3, r0
 800955c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8009560:	4323      	orrs	r3, r4
 8009562:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	009b      	lsls	r3, r3, #2
 800956e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8009572:	4413      	add	r3, r2
 8009574:	6879      	ldr	r1, [r7, #4]
 8009576:	4618      	mov	r0, r3
 8009578:	f7ff fb69 	bl	8008c4e <st_dword>
			fs->wflag = 1;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	2201      	movs	r2, #1
 8009580:	70da      	strb	r2, [r3, #3]
			break;
 8009582:	e006      	b.n	8009592 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009584:	bf00      	nop
 8009586:	e004      	b.n	8009592 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009588:	bf00      	nop
 800958a:	e002      	b.n	8009592 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800958c:	bf00      	nop
 800958e:	e000      	b.n	8009592 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8009590:	bf00      	nop
		}
	}
	return res;
 8009592:	7ffb      	ldrb	r3, [r7, #31]
}
 8009594:	4618      	mov	r0, r3
 8009596:	3724      	adds	r7, #36	@ 0x24
 8009598:	46bd      	mov	sp, r7
 800959a:	bd90      	pop	{r4, r7, pc}

0800959c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b088      	sub	sp, #32
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	60f8      	str	r0, [r7, #12]
 80095a4:	60b9      	str	r1, [r7, #8]
 80095a6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80095a8:	2300      	movs	r3, #0
 80095aa:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	2b01      	cmp	r3, #1
 80095b6:	d904      	bls.n	80095c2 <remove_chain+0x26>
 80095b8:	69bb      	ldr	r3, [r7, #24]
 80095ba:	695b      	ldr	r3, [r3, #20]
 80095bc:	68ba      	ldr	r2, [r7, #8]
 80095be:	429a      	cmp	r2, r3
 80095c0:	d301      	bcc.n	80095c6 <remove_chain+0x2a>
 80095c2:	2302      	movs	r3, #2
 80095c4:	e04b      	b.n	800965e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d00c      	beq.n	80095e6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80095cc:	f04f 32ff 	mov.w	r2, #4294967295
 80095d0:	6879      	ldr	r1, [r7, #4]
 80095d2:	69b8      	ldr	r0, [r7, #24]
 80095d4:	f7ff fef8 	bl	80093c8 <put_fat>
 80095d8:	4603      	mov	r3, r0
 80095da:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80095dc:	7ffb      	ldrb	r3, [r7, #31]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d001      	beq.n	80095e6 <remove_chain+0x4a>
 80095e2:	7ffb      	ldrb	r3, [r7, #31]
 80095e4:	e03b      	b.n	800965e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80095e6:	68b9      	ldr	r1, [r7, #8]
 80095e8:	68f8      	ldr	r0, [r7, #12]
 80095ea:	f7ff fe46 	bl	800927a <get_fat>
 80095ee:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80095f0:	697b      	ldr	r3, [r7, #20]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d031      	beq.n	800965a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80095f6:	697b      	ldr	r3, [r7, #20]
 80095f8:	2b01      	cmp	r3, #1
 80095fa:	d101      	bne.n	8009600 <remove_chain+0x64>
 80095fc:	2302      	movs	r3, #2
 80095fe:	e02e      	b.n	800965e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009600:	697b      	ldr	r3, [r7, #20]
 8009602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009606:	d101      	bne.n	800960c <remove_chain+0x70>
 8009608:	2301      	movs	r3, #1
 800960a:	e028      	b.n	800965e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800960c:	2200      	movs	r2, #0
 800960e:	68b9      	ldr	r1, [r7, #8]
 8009610:	69b8      	ldr	r0, [r7, #24]
 8009612:	f7ff fed9 	bl	80093c8 <put_fat>
 8009616:	4603      	mov	r3, r0
 8009618:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800961a:	7ffb      	ldrb	r3, [r7, #31]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d001      	beq.n	8009624 <remove_chain+0x88>
 8009620:	7ffb      	ldrb	r3, [r7, #31]
 8009622:	e01c      	b.n	800965e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8009624:	69bb      	ldr	r3, [r7, #24]
 8009626:	691a      	ldr	r2, [r3, #16]
 8009628:	69bb      	ldr	r3, [r7, #24]
 800962a:	695b      	ldr	r3, [r3, #20]
 800962c:	3b02      	subs	r3, #2
 800962e:	429a      	cmp	r2, r3
 8009630:	d20b      	bcs.n	800964a <remove_chain+0xae>
			fs->free_clst++;
 8009632:	69bb      	ldr	r3, [r7, #24]
 8009634:	691b      	ldr	r3, [r3, #16]
 8009636:	1c5a      	adds	r2, r3, #1
 8009638:	69bb      	ldr	r3, [r7, #24]
 800963a:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800963c:	69bb      	ldr	r3, [r7, #24]
 800963e:	791b      	ldrb	r3, [r3, #4]
 8009640:	f043 0301 	orr.w	r3, r3, #1
 8009644:	b2da      	uxtb	r2, r3
 8009646:	69bb      	ldr	r3, [r7, #24]
 8009648:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800964e:	69bb      	ldr	r3, [r7, #24]
 8009650:	695b      	ldr	r3, [r3, #20]
 8009652:	68ba      	ldr	r2, [r7, #8]
 8009654:	429a      	cmp	r2, r3
 8009656:	d3c6      	bcc.n	80095e6 <remove_chain+0x4a>
 8009658:	e000      	b.n	800965c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800965a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800965c:	2300      	movs	r3, #0
}
 800965e:	4618      	mov	r0, r3
 8009660:	3720      	adds	r7, #32
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}

08009666 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8009666:	b580      	push	{r7, lr}
 8009668:	b088      	sub	sp, #32
 800966a:	af00      	add	r7, sp, #0
 800966c:	6078      	str	r0, [r7, #4]
 800966e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d10d      	bne.n	8009698 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800967c:	693b      	ldr	r3, [r7, #16]
 800967e:	68db      	ldr	r3, [r3, #12]
 8009680:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8009682:	69bb      	ldr	r3, [r7, #24]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d004      	beq.n	8009692 <create_chain+0x2c>
 8009688:	693b      	ldr	r3, [r7, #16]
 800968a:	695b      	ldr	r3, [r3, #20]
 800968c:	69ba      	ldr	r2, [r7, #24]
 800968e:	429a      	cmp	r2, r3
 8009690:	d31b      	bcc.n	80096ca <create_chain+0x64>
 8009692:	2301      	movs	r3, #1
 8009694:	61bb      	str	r3, [r7, #24]
 8009696:	e018      	b.n	80096ca <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8009698:	6839      	ldr	r1, [r7, #0]
 800969a:	6878      	ldr	r0, [r7, #4]
 800969c:	f7ff fded 	bl	800927a <get_fat>
 80096a0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	2b01      	cmp	r3, #1
 80096a6:	d801      	bhi.n	80096ac <create_chain+0x46>
 80096a8:	2301      	movs	r3, #1
 80096aa:	e070      	b.n	800978e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096b2:	d101      	bne.n	80096b8 <create_chain+0x52>
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	e06a      	b.n	800978e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80096b8:	693b      	ldr	r3, [r7, #16]
 80096ba:	695b      	ldr	r3, [r3, #20]
 80096bc:	68fa      	ldr	r2, [r7, #12]
 80096be:	429a      	cmp	r2, r3
 80096c0:	d201      	bcs.n	80096c6 <create_chain+0x60>
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	e063      	b.n	800978e <create_chain+0x128>
		scl = clst;
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80096ca:	69bb      	ldr	r3, [r7, #24]
 80096cc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80096ce:	69fb      	ldr	r3, [r7, #28]
 80096d0:	3301      	adds	r3, #1
 80096d2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	695b      	ldr	r3, [r3, #20]
 80096d8:	69fa      	ldr	r2, [r7, #28]
 80096da:	429a      	cmp	r2, r3
 80096dc:	d307      	bcc.n	80096ee <create_chain+0x88>
				ncl = 2;
 80096de:	2302      	movs	r3, #2
 80096e0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80096e2:	69fa      	ldr	r2, [r7, #28]
 80096e4:	69bb      	ldr	r3, [r7, #24]
 80096e6:	429a      	cmp	r2, r3
 80096e8:	d901      	bls.n	80096ee <create_chain+0x88>
 80096ea:	2300      	movs	r3, #0
 80096ec:	e04f      	b.n	800978e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80096ee:	69f9      	ldr	r1, [r7, #28]
 80096f0:	6878      	ldr	r0, [r7, #4]
 80096f2:	f7ff fdc2 	bl	800927a <get_fat>
 80096f6:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d00e      	beq.n	800971c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	2b01      	cmp	r3, #1
 8009702:	d003      	beq.n	800970c <create_chain+0xa6>
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	f1b3 3fff 	cmp.w	r3, #4294967295
 800970a:	d101      	bne.n	8009710 <create_chain+0xaa>
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	e03e      	b.n	800978e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8009710:	69fa      	ldr	r2, [r7, #28]
 8009712:	69bb      	ldr	r3, [r7, #24]
 8009714:	429a      	cmp	r2, r3
 8009716:	d1da      	bne.n	80096ce <create_chain+0x68>
 8009718:	2300      	movs	r3, #0
 800971a:	e038      	b.n	800978e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800971c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800971e:	f04f 32ff 	mov.w	r2, #4294967295
 8009722:	69f9      	ldr	r1, [r7, #28]
 8009724:	6938      	ldr	r0, [r7, #16]
 8009726:	f7ff fe4f 	bl	80093c8 <put_fat>
 800972a:	4603      	mov	r3, r0
 800972c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800972e:	7dfb      	ldrb	r3, [r7, #23]
 8009730:	2b00      	cmp	r3, #0
 8009732:	d109      	bne.n	8009748 <create_chain+0xe2>
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d006      	beq.n	8009748 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800973a:	69fa      	ldr	r2, [r7, #28]
 800973c:	6839      	ldr	r1, [r7, #0]
 800973e:	6938      	ldr	r0, [r7, #16]
 8009740:	f7ff fe42 	bl	80093c8 <put_fat>
 8009744:	4603      	mov	r3, r0
 8009746:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8009748:	7dfb      	ldrb	r3, [r7, #23]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d116      	bne.n	800977c <create_chain+0x116>
		fs->last_clst = ncl;
 800974e:	693b      	ldr	r3, [r7, #16]
 8009750:	69fa      	ldr	r2, [r7, #28]
 8009752:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009754:	693b      	ldr	r3, [r7, #16]
 8009756:	691a      	ldr	r2, [r3, #16]
 8009758:	693b      	ldr	r3, [r7, #16]
 800975a:	695b      	ldr	r3, [r3, #20]
 800975c:	3b02      	subs	r3, #2
 800975e:	429a      	cmp	r2, r3
 8009760:	d804      	bhi.n	800976c <create_chain+0x106>
 8009762:	693b      	ldr	r3, [r7, #16]
 8009764:	691b      	ldr	r3, [r3, #16]
 8009766:	1e5a      	subs	r2, r3, #1
 8009768:	693b      	ldr	r3, [r7, #16]
 800976a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800976c:	693b      	ldr	r3, [r7, #16]
 800976e:	791b      	ldrb	r3, [r3, #4]
 8009770:	f043 0301 	orr.w	r3, r3, #1
 8009774:	b2da      	uxtb	r2, r3
 8009776:	693b      	ldr	r3, [r7, #16]
 8009778:	711a      	strb	r2, [r3, #4]
 800977a:	e007      	b.n	800978c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800977c:	7dfb      	ldrb	r3, [r7, #23]
 800977e:	2b01      	cmp	r3, #1
 8009780:	d102      	bne.n	8009788 <create_chain+0x122>
 8009782:	f04f 33ff 	mov.w	r3, #4294967295
 8009786:	e000      	b.n	800978a <create_chain+0x124>
 8009788:	2301      	movs	r3, #1
 800978a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800978c:	69fb      	ldr	r3, [r7, #28]
}
 800978e:	4618      	mov	r0, r3
 8009790:	3720      	adds	r7, #32
 8009792:	46bd      	mov	sp, r7
 8009794:	bd80      	pop	{r7, pc}

08009796 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8009796:	b480      	push	{r7}
 8009798:	b087      	sub	sp, #28
 800979a:	af00      	add	r7, sp, #0
 800979c:	6078      	str	r0, [r7, #4]
 800979e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097aa:	3304      	adds	r3, #4
 80097ac:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	0a5b      	lsrs	r3, r3, #9
 80097b2:	68fa      	ldr	r2, [r7, #12]
 80097b4:	8952      	ldrh	r2, [r2, #10]
 80097b6:	fbb3 f3f2 	udiv	r3, r3, r2
 80097ba:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80097bc:	693b      	ldr	r3, [r7, #16]
 80097be:	1d1a      	adds	r2, r3, #4
 80097c0:	613a      	str	r2, [r7, #16]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80097c6:	68bb      	ldr	r3, [r7, #8]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d101      	bne.n	80097d0 <clmt_clust+0x3a>
 80097cc:	2300      	movs	r3, #0
 80097ce:	e010      	b.n	80097f2 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80097d0:	697a      	ldr	r2, [r7, #20]
 80097d2:	68bb      	ldr	r3, [r7, #8]
 80097d4:	429a      	cmp	r2, r3
 80097d6:	d307      	bcc.n	80097e8 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80097d8:	697a      	ldr	r2, [r7, #20]
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	1ad3      	subs	r3, r2, r3
 80097de:	617b      	str	r3, [r7, #20]
 80097e0:	693b      	ldr	r3, [r7, #16]
 80097e2:	3304      	adds	r3, #4
 80097e4:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80097e6:	e7e9      	b.n	80097bc <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 80097e8:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 80097ea:	693b      	ldr	r3, [r7, #16]
 80097ec:	681a      	ldr	r2, [r3, #0]
 80097ee:	697b      	ldr	r3, [r7, #20]
 80097f0:	4413      	add	r3, r2
}
 80097f2:	4618      	mov	r0, r3
 80097f4:	371c      	adds	r7, #28
 80097f6:	46bd      	mov	sp, r7
 80097f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fc:	4770      	bx	lr

080097fe <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 80097fe:	b580      	push	{r7, lr}
 8009800:	b086      	sub	sp, #24
 8009802:	af00      	add	r7, sp, #0
 8009804:	6078      	str	r0, [r7, #4]
 8009806:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009814:	d204      	bcs.n	8009820 <dir_sdi+0x22>
 8009816:	683b      	ldr	r3, [r7, #0]
 8009818:	f003 031f 	and.w	r3, r3, #31
 800981c:	2b00      	cmp	r3, #0
 800981e:	d001      	beq.n	8009824 <dir_sdi+0x26>
		return FR_INT_ERR;
 8009820:	2302      	movs	r3, #2
 8009822:	e063      	b.n	80098ec <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	683a      	ldr	r2, [r7, #0]
 8009828:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	689b      	ldr	r3, [r3, #8]
 800982e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009830:	697b      	ldr	r3, [r7, #20]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d106      	bne.n	8009844 <dir_sdi+0x46>
 8009836:	693b      	ldr	r3, [r7, #16]
 8009838:	781b      	ldrb	r3, [r3, #0]
 800983a:	2b02      	cmp	r3, #2
 800983c:	d902      	bls.n	8009844 <dir_sdi+0x46>
		clst = fs->dirbase;
 800983e:	693b      	ldr	r3, [r7, #16]
 8009840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009842:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	2b00      	cmp	r3, #0
 8009848:	d10c      	bne.n	8009864 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	095b      	lsrs	r3, r3, #5
 800984e:	693a      	ldr	r2, [r7, #16]
 8009850:	8912      	ldrh	r2, [r2, #8]
 8009852:	4293      	cmp	r3, r2
 8009854:	d301      	bcc.n	800985a <dir_sdi+0x5c>
 8009856:	2302      	movs	r3, #2
 8009858:	e048      	b.n	80098ec <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800985a:	693b      	ldr	r3, [r7, #16]
 800985c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	61da      	str	r2, [r3, #28]
 8009862:	e029      	b.n	80098b8 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009864:	693b      	ldr	r3, [r7, #16]
 8009866:	895b      	ldrh	r3, [r3, #10]
 8009868:	025b      	lsls	r3, r3, #9
 800986a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800986c:	e019      	b.n	80098a2 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	6979      	ldr	r1, [r7, #20]
 8009872:	4618      	mov	r0, r3
 8009874:	f7ff fd01 	bl	800927a <get_fat>
 8009878:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800987a:	697b      	ldr	r3, [r7, #20]
 800987c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009880:	d101      	bne.n	8009886 <dir_sdi+0x88>
 8009882:	2301      	movs	r3, #1
 8009884:	e032      	b.n	80098ec <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8009886:	697b      	ldr	r3, [r7, #20]
 8009888:	2b01      	cmp	r3, #1
 800988a:	d904      	bls.n	8009896 <dir_sdi+0x98>
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	695b      	ldr	r3, [r3, #20]
 8009890:	697a      	ldr	r2, [r7, #20]
 8009892:	429a      	cmp	r2, r3
 8009894:	d301      	bcc.n	800989a <dir_sdi+0x9c>
 8009896:	2302      	movs	r3, #2
 8009898:	e028      	b.n	80098ec <dir_sdi+0xee>
			ofs -= csz;
 800989a:	683a      	ldr	r2, [r7, #0]
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	1ad3      	subs	r3, r2, r3
 80098a0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80098a2:	683a      	ldr	r2, [r7, #0]
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	429a      	cmp	r2, r3
 80098a8:	d2e1      	bcs.n	800986e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80098aa:	6979      	ldr	r1, [r7, #20]
 80098ac:	6938      	ldr	r0, [r7, #16]
 80098ae:	f7ff fcc5 	bl	800923c <clust2sect>
 80098b2:	4602      	mov	r2, r0
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	697a      	ldr	r2, [r7, #20]
 80098bc:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	69db      	ldr	r3, [r3, #28]
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d101      	bne.n	80098ca <dir_sdi+0xcc>
 80098c6:	2302      	movs	r3, #2
 80098c8:	e010      	b.n	80098ec <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	69da      	ldr	r2, [r3, #28]
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	0a5b      	lsrs	r3, r3, #9
 80098d2:	441a      	add	r2, r3
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80098d8:	693b      	ldr	r3, [r7, #16]
 80098da:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80098de:	683b      	ldr	r3, [r7, #0]
 80098e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098e4:	441a      	add	r2, r3
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80098ea:	2300      	movs	r3, #0
}
 80098ec:	4618      	mov	r0, r3
 80098ee:	3718      	adds	r7, #24
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bd80      	pop	{r7, pc}

080098f4 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b086      	sub	sp, #24
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
 80098fc:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	695b      	ldr	r3, [r3, #20]
 8009908:	3320      	adds	r3, #32
 800990a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	69db      	ldr	r3, [r3, #28]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d003      	beq.n	800991c <dir_next+0x28>
 8009914:	68bb      	ldr	r3, [r7, #8]
 8009916:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800991a:	d301      	bcc.n	8009920 <dir_next+0x2c>
 800991c:	2304      	movs	r3, #4
 800991e:	e0aa      	b.n	8009a76 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009926:	2b00      	cmp	r3, #0
 8009928:	f040 8098 	bne.w	8009a5c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	69db      	ldr	r3, [r3, #28]
 8009930:	1c5a      	adds	r2, r3, #1
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	699b      	ldr	r3, [r3, #24]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d10b      	bne.n	8009956 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	095b      	lsrs	r3, r3, #5
 8009942:	68fa      	ldr	r2, [r7, #12]
 8009944:	8912      	ldrh	r2, [r2, #8]
 8009946:	4293      	cmp	r3, r2
 8009948:	f0c0 8088 	bcc.w	8009a5c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2200      	movs	r2, #0
 8009950:	61da      	str	r2, [r3, #28]
 8009952:	2304      	movs	r3, #4
 8009954:	e08f      	b.n	8009a76 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8009956:	68bb      	ldr	r3, [r7, #8]
 8009958:	0a5b      	lsrs	r3, r3, #9
 800995a:	68fa      	ldr	r2, [r7, #12]
 800995c:	8952      	ldrh	r2, [r2, #10]
 800995e:	3a01      	subs	r2, #1
 8009960:	4013      	ands	r3, r2
 8009962:	2b00      	cmp	r3, #0
 8009964:	d17a      	bne.n	8009a5c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8009966:	687a      	ldr	r2, [r7, #4]
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	699b      	ldr	r3, [r3, #24]
 800996c:	4619      	mov	r1, r3
 800996e:	4610      	mov	r0, r2
 8009970:	f7ff fc83 	bl	800927a <get_fat>
 8009974:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8009976:	697b      	ldr	r3, [r7, #20]
 8009978:	2b01      	cmp	r3, #1
 800997a:	d801      	bhi.n	8009980 <dir_next+0x8c>
 800997c:	2302      	movs	r3, #2
 800997e:	e07a      	b.n	8009a76 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8009980:	697b      	ldr	r3, [r7, #20]
 8009982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009986:	d101      	bne.n	800998c <dir_next+0x98>
 8009988:	2301      	movs	r3, #1
 800998a:	e074      	b.n	8009a76 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	695b      	ldr	r3, [r3, #20]
 8009990:	697a      	ldr	r2, [r7, #20]
 8009992:	429a      	cmp	r2, r3
 8009994:	d358      	bcc.n	8009a48 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d104      	bne.n	80099a6 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	2200      	movs	r2, #0
 80099a0:	61da      	str	r2, [r3, #28]
 80099a2:	2304      	movs	r3, #4
 80099a4:	e067      	b.n	8009a76 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80099a6:	687a      	ldr	r2, [r7, #4]
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	699b      	ldr	r3, [r3, #24]
 80099ac:	4619      	mov	r1, r3
 80099ae:	4610      	mov	r0, r2
 80099b0:	f7ff fe59 	bl	8009666 <create_chain>
 80099b4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80099b6:	697b      	ldr	r3, [r7, #20]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d101      	bne.n	80099c0 <dir_next+0xcc>
 80099bc:	2307      	movs	r3, #7
 80099be:	e05a      	b.n	8009a76 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80099c0:	697b      	ldr	r3, [r7, #20]
 80099c2:	2b01      	cmp	r3, #1
 80099c4:	d101      	bne.n	80099ca <dir_next+0xd6>
 80099c6:	2302      	movs	r3, #2
 80099c8:	e055      	b.n	8009a76 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80099ca:	697b      	ldr	r3, [r7, #20]
 80099cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099d0:	d101      	bne.n	80099d6 <dir_next+0xe2>
 80099d2:	2301      	movs	r3, #1
 80099d4:	e04f      	b.n	8009a76 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80099d6:	68f8      	ldr	r0, [r7, #12]
 80099d8:	f7ff fb50 	bl	800907c <sync_window>
 80099dc:	4603      	mov	r3, r0
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d001      	beq.n	80099e6 <dir_next+0xf2>
 80099e2:	2301      	movs	r3, #1
 80099e4:	e047      	b.n	8009a76 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	3330      	adds	r3, #48	@ 0x30
 80099ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80099ee:	2100      	movs	r1, #0
 80099f0:	4618      	mov	r0, r3
 80099f2:	f7ff f979 	bl	8008ce8 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80099f6:	2300      	movs	r3, #0
 80099f8:	613b      	str	r3, [r7, #16]
 80099fa:	6979      	ldr	r1, [r7, #20]
 80099fc:	68f8      	ldr	r0, [r7, #12]
 80099fe:	f7ff fc1d 	bl	800923c <clust2sect>
 8009a02:	4602      	mov	r2, r0
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	62da      	str	r2, [r3, #44]	@ 0x2c
 8009a08:	e012      	b.n	8009a30 <dir_next+0x13c>
						fs->wflag = 1;
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	2201      	movs	r2, #1
 8009a0e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009a10:	68f8      	ldr	r0, [r7, #12]
 8009a12:	f7ff fb33 	bl	800907c <sync_window>
 8009a16:	4603      	mov	r3, r0
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d001      	beq.n	8009a20 <dir_next+0x12c>
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	e02a      	b.n	8009a76 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009a20:	693b      	ldr	r3, [r7, #16]
 8009a22:	3301      	adds	r3, #1
 8009a24:	613b      	str	r3, [r7, #16]
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a2a:	1c5a      	adds	r2, r3, #1
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	895b      	ldrh	r3, [r3, #10]
 8009a34:	461a      	mov	r2, r3
 8009a36:	693b      	ldr	r3, [r7, #16]
 8009a38:	4293      	cmp	r3, r2
 8009a3a:	d3e6      	bcc.n	8009a0a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a40:	693b      	ldr	r3, [r7, #16]
 8009a42:	1ad2      	subs	r2, r2, r3
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	697a      	ldr	r2, [r7, #20]
 8009a4c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8009a4e:	6979      	ldr	r1, [r7, #20]
 8009a50:	68f8      	ldr	r0, [r7, #12]
 8009a52:	f7ff fbf3 	bl	800923c <clust2sect>
 8009a56:	4602      	mov	r2, r0
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	68ba      	ldr	r2, [r7, #8]
 8009a60:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009a68:	68bb      	ldr	r3, [r7, #8]
 8009a6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a6e:	441a      	add	r2, r3
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009a74:	2300      	movs	r3, #0
}
 8009a76:	4618      	mov	r0, r3
 8009a78:	3718      	adds	r7, #24
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	bd80      	pop	{r7, pc}

08009a7e <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8009a7e:	b580      	push	{r7, lr}
 8009a80:	b086      	sub	sp, #24
 8009a82:	af00      	add	r7, sp, #0
 8009a84:	6078      	str	r0, [r7, #4]
 8009a86:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8009a8e:	2100      	movs	r1, #0
 8009a90:	6878      	ldr	r0, [r7, #4]
 8009a92:	f7ff feb4 	bl	80097fe <dir_sdi>
 8009a96:	4603      	mov	r3, r0
 8009a98:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009a9a:	7dfb      	ldrb	r3, [r7, #23]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d12b      	bne.n	8009af8 <dir_alloc+0x7a>
		n = 0;
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	69db      	ldr	r3, [r3, #28]
 8009aa8:	4619      	mov	r1, r3
 8009aaa:	68f8      	ldr	r0, [r7, #12]
 8009aac:	f7ff fb2a 	bl	8009104 <move_window>
 8009ab0:	4603      	mov	r3, r0
 8009ab2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009ab4:	7dfb      	ldrb	r3, [r7, #23]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d11d      	bne.n	8009af6 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	6a1b      	ldr	r3, [r3, #32]
 8009abe:	781b      	ldrb	r3, [r3, #0]
 8009ac0:	2be5      	cmp	r3, #229	@ 0xe5
 8009ac2:	d004      	beq.n	8009ace <dir_alloc+0x50>
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	6a1b      	ldr	r3, [r3, #32]
 8009ac8:	781b      	ldrb	r3, [r3, #0]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d107      	bne.n	8009ade <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009ace:	693b      	ldr	r3, [r7, #16]
 8009ad0:	3301      	adds	r3, #1
 8009ad2:	613b      	str	r3, [r7, #16]
 8009ad4:	693a      	ldr	r2, [r7, #16]
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	429a      	cmp	r2, r3
 8009ada:	d102      	bne.n	8009ae2 <dir_alloc+0x64>
 8009adc:	e00c      	b.n	8009af8 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8009ade:	2300      	movs	r3, #0
 8009ae0:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8009ae2:	2101      	movs	r1, #1
 8009ae4:	6878      	ldr	r0, [r7, #4]
 8009ae6:	f7ff ff05 	bl	80098f4 <dir_next>
 8009aea:	4603      	mov	r3, r0
 8009aec:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009aee:	7dfb      	ldrb	r3, [r7, #23]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d0d7      	beq.n	8009aa4 <dir_alloc+0x26>
 8009af4:	e000      	b.n	8009af8 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009af6:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009af8:	7dfb      	ldrb	r3, [r7, #23]
 8009afa:	2b04      	cmp	r3, #4
 8009afc:	d101      	bne.n	8009b02 <dir_alloc+0x84>
 8009afe:	2307      	movs	r3, #7
 8009b00:	75fb      	strb	r3, [r7, #23]
	return res;
 8009b02:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b04:	4618      	mov	r0, r3
 8009b06:	3718      	adds	r7, #24
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	bd80      	pop	{r7, pc}

08009b0c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b084      	sub	sp, #16
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
 8009b14:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	331a      	adds	r3, #26
 8009b1a:	4618      	mov	r0, r3
 8009b1c:	f7ff f840 	bl	8008ba0 <ld_word>
 8009b20:	4603      	mov	r3, r0
 8009b22:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	781b      	ldrb	r3, [r3, #0]
 8009b28:	2b03      	cmp	r3, #3
 8009b2a:	d109      	bne.n	8009b40 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009b2c:	683b      	ldr	r3, [r7, #0]
 8009b2e:	3314      	adds	r3, #20
 8009b30:	4618      	mov	r0, r3
 8009b32:	f7ff f835 	bl	8008ba0 <ld_word>
 8009b36:	4603      	mov	r3, r0
 8009b38:	041b      	lsls	r3, r3, #16
 8009b3a:	68fa      	ldr	r2, [r7, #12]
 8009b3c:	4313      	orrs	r3, r2
 8009b3e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009b40:	68fb      	ldr	r3, [r7, #12]
}
 8009b42:	4618      	mov	r0, r3
 8009b44:	3710      	adds	r7, #16
 8009b46:	46bd      	mov	sp, r7
 8009b48:	bd80      	pop	{r7, pc}

08009b4a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009b4a:	b580      	push	{r7, lr}
 8009b4c:	b084      	sub	sp, #16
 8009b4e:	af00      	add	r7, sp, #0
 8009b50:	60f8      	str	r0, [r7, #12]
 8009b52:	60b9      	str	r1, [r7, #8]
 8009b54:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8009b56:	68bb      	ldr	r3, [r7, #8]
 8009b58:	331a      	adds	r3, #26
 8009b5a:	687a      	ldr	r2, [r7, #4]
 8009b5c:	b292      	uxth	r2, r2
 8009b5e:	4611      	mov	r1, r2
 8009b60:	4618      	mov	r0, r3
 8009b62:	f7ff f859 	bl	8008c18 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	781b      	ldrb	r3, [r3, #0]
 8009b6a:	2b03      	cmp	r3, #3
 8009b6c:	d109      	bne.n	8009b82 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8009b6e:	68bb      	ldr	r3, [r7, #8]
 8009b70:	f103 0214 	add.w	r2, r3, #20
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	0c1b      	lsrs	r3, r3, #16
 8009b78:	b29b      	uxth	r3, r3
 8009b7a:	4619      	mov	r1, r3
 8009b7c:	4610      	mov	r0, r2
 8009b7e:	f7ff f84b 	bl	8008c18 <st_word>
	}
}
 8009b82:	bf00      	nop
 8009b84:	3710      	adds	r7, #16
 8009b86:	46bd      	mov	sp, r7
 8009b88:	bd80      	pop	{r7, pc}

08009b8a <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8009b8a:	b580      	push	{r7, lr}
 8009b8c:	b086      	sub	sp, #24
 8009b8e:	af00      	add	r7, sp, #0
 8009b90:	6078      	str	r0, [r7, #4]
 8009b92:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8009b94:	2304      	movs	r3, #4
 8009b96:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8009b9e:	e03c      	b.n	8009c1a <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	69db      	ldr	r3, [r3, #28]
 8009ba4:	4619      	mov	r1, r3
 8009ba6:	6938      	ldr	r0, [r7, #16]
 8009ba8:	f7ff faac 	bl	8009104 <move_window>
 8009bac:	4603      	mov	r3, r0
 8009bae:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009bb0:	7dfb      	ldrb	r3, [r7, #23]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d136      	bne.n	8009c24 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6a1b      	ldr	r3, [r3, #32]
 8009bba:	781b      	ldrb	r3, [r3, #0]
 8009bbc:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8009bbe:	7bfb      	ldrb	r3, [r7, #15]
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d102      	bne.n	8009bca <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8009bc4:	2304      	movs	r3, #4
 8009bc6:	75fb      	strb	r3, [r7, #23]
 8009bc8:	e031      	b.n	8009c2e <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6a1b      	ldr	r3, [r3, #32]
 8009bce:	330b      	adds	r3, #11
 8009bd0:	781b      	ldrb	r3, [r3, #0]
 8009bd2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009bd6:	73bb      	strb	r3, [r7, #14]
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	7bba      	ldrb	r2, [r7, #14]
 8009bdc:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8009bde:	7bfb      	ldrb	r3, [r7, #15]
 8009be0:	2be5      	cmp	r3, #229	@ 0xe5
 8009be2:	d011      	beq.n	8009c08 <dir_read+0x7e>
 8009be4:	7bfb      	ldrb	r3, [r7, #15]
 8009be6:	2b2e      	cmp	r3, #46	@ 0x2e
 8009be8:	d00e      	beq.n	8009c08 <dir_read+0x7e>
 8009bea:	7bbb      	ldrb	r3, [r7, #14]
 8009bec:	2b0f      	cmp	r3, #15
 8009bee:	d00b      	beq.n	8009c08 <dir_read+0x7e>
 8009bf0:	7bbb      	ldrb	r3, [r7, #14]
 8009bf2:	f023 0320 	bic.w	r3, r3, #32
 8009bf6:	2b08      	cmp	r3, #8
 8009bf8:	bf0c      	ite	eq
 8009bfa:	2301      	moveq	r3, #1
 8009bfc:	2300      	movne	r3, #0
 8009bfe:	b2db      	uxtb	r3, r3
 8009c00:	461a      	mov	r2, r3
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	4293      	cmp	r3, r2
 8009c06:	d00f      	beq.n	8009c28 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8009c08:	2100      	movs	r1, #0
 8009c0a:	6878      	ldr	r0, [r7, #4]
 8009c0c:	f7ff fe72 	bl	80098f4 <dir_next>
 8009c10:	4603      	mov	r3, r0
 8009c12:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009c14:	7dfb      	ldrb	r3, [r7, #23]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d108      	bne.n	8009c2c <dir_read+0xa2>
	while (dp->sect) {
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	69db      	ldr	r3, [r3, #28]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d1be      	bne.n	8009ba0 <dir_read+0x16>
 8009c22:	e004      	b.n	8009c2e <dir_read+0xa4>
		if (res != FR_OK) break;
 8009c24:	bf00      	nop
 8009c26:	e002      	b.n	8009c2e <dir_read+0xa4>
				break;
 8009c28:	bf00      	nop
 8009c2a:	e000      	b.n	8009c2e <dir_read+0xa4>
		if (res != FR_OK) break;
 8009c2c:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8009c2e:	7dfb      	ldrb	r3, [r7, #23]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d002      	beq.n	8009c3a <dir_read+0xb0>
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2200      	movs	r2, #0
 8009c38:	61da      	str	r2, [r3, #28]
	return res;
 8009c3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	3718      	adds	r7, #24
 8009c40:	46bd      	mov	sp, r7
 8009c42:	bd80      	pop	{r7, pc}

08009c44 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8009c44:	b580      	push	{r7, lr}
 8009c46:	b086      	sub	sp, #24
 8009c48:	af00      	add	r7, sp, #0
 8009c4a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8009c52:	2100      	movs	r1, #0
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	f7ff fdd2 	bl	80097fe <dir_sdi>
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8009c5e:	7dfb      	ldrb	r3, [r7, #23]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d001      	beq.n	8009c68 <dir_find+0x24>
 8009c64:	7dfb      	ldrb	r3, [r7, #23]
 8009c66:	e03e      	b.n	8009ce6 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	69db      	ldr	r3, [r3, #28]
 8009c6c:	4619      	mov	r1, r3
 8009c6e:	6938      	ldr	r0, [r7, #16]
 8009c70:	f7ff fa48 	bl	8009104 <move_window>
 8009c74:	4603      	mov	r3, r0
 8009c76:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8009c78:	7dfb      	ldrb	r3, [r7, #23]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d12f      	bne.n	8009cde <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	6a1b      	ldr	r3, [r3, #32]
 8009c82:	781b      	ldrb	r3, [r3, #0]
 8009c84:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009c86:	7bfb      	ldrb	r3, [r7, #15]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d102      	bne.n	8009c92 <dir_find+0x4e>
 8009c8c:	2304      	movs	r3, #4
 8009c8e:	75fb      	strb	r3, [r7, #23]
 8009c90:	e028      	b.n	8009ce4 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	6a1b      	ldr	r3, [r3, #32]
 8009c96:	330b      	adds	r3, #11
 8009c98:	781b      	ldrb	r3, [r3, #0]
 8009c9a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009c9e:	b2da      	uxtb	r2, r3
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	6a1b      	ldr	r3, [r3, #32]
 8009ca8:	330b      	adds	r3, #11
 8009caa:	781b      	ldrb	r3, [r3, #0]
 8009cac:	f003 0308 	and.w	r3, r3, #8
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d10a      	bne.n	8009cca <dir_find+0x86>
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6a18      	ldr	r0, [r3, #32]
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	3324      	adds	r3, #36	@ 0x24
 8009cbc:	220b      	movs	r2, #11
 8009cbe:	4619      	mov	r1, r3
 8009cc0:	f7ff f82d 	bl	8008d1e <mem_cmp>
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d00b      	beq.n	8009ce2 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009cca:	2100      	movs	r1, #0
 8009ccc:	6878      	ldr	r0, [r7, #4]
 8009cce:	f7ff fe11 	bl	80098f4 <dir_next>
 8009cd2:	4603      	mov	r3, r0
 8009cd4:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009cd6:	7dfb      	ldrb	r3, [r7, #23]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d0c5      	beq.n	8009c68 <dir_find+0x24>
 8009cdc:	e002      	b.n	8009ce4 <dir_find+0xa0>
		if (res != FR_OK) break;
 8009cde:	bf00      	nop
 8009ce0:	e000      	b.n	8009ce4 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8009ce2:	bf00      	nop

	return res;
 8009ce4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	3718      	adds	r7, #24
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}

08009cee <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009cee:	b580      	push	{r7, lr}
 8009cf0:	b084      	sub	sp, #16
 8009cf2:	af00      	add	r7, sp, #0
 8009cf4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8009cfc:	2101      	movs	r1, #1
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	f7ff febd 	bl	8009a7e <dir_alloc>
 8009d04:	4603      	mov	r3, r0
 8009d06:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009d08:	7bfb      	ldrb	r3, [r7, #15]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d11c      	bne.n	8009d48 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	69db      	ldr	r3, [r3, #28]
 8009d12:	4619      	mov	r1, r3
 8009d14:	68b8      	ldr	r0, [r7, #8]
 8009d16:	f7ff f9f5 	bl	8009104 <move_window>
 8009d1a:	4603      	mov	r3, r0
 8009d1c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009d1e:	7bfb      	ldrb	r3, [r7, #15]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d111      	bne.n	8009d48 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6a1b      	ldr	r3, [r3, #32]
 8009d28:	2220      	movs	r2, #32
 8009d2a:	2100      	movs	r1, #0
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	f7fe ffdb 	bl	8008ce8 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6a18      	ldr	r0, [r3, #32]
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	3324      	adds	r3, #36	@ 0x24
 8009d3a:	220b      	movs	r2, #11
 8009d3c:	4619      	mov	r1, r3
 8009d3e:	f7fe ffb2 	bl	8008ca6 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8009d42:	68bb      	ldr	r3, [r7, #8]
 8009d44:	2201      	movs	r2, #1
 8009d46:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8009d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	3710      	adds	r7, #16
 8009d4e:	46bd      	mov	sp, r7
 8009d50:	bd80      	pop	{r7, pc}

08009d52 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 8009d52:	b580      	push	{r7, lr}
 8009d54:	b084      	sub	sp, #16
 8009d56:	af00      	add	r7, sp, #0
 8009d58:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	60fb      	str	r3, [r7, #12]
		} while (res == FR_OK);
		if (res == FR_NO_FILE) res = FR_INT_ERR;
	}
#else			/* Non LFN configuration */

	res = move_window(fs, dp->sect);
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	69db      	ldr	r3, [r3, #28]
 8009d64:	4619      	mov	r1, r3
 8009d66:	68f8      	ldr	r0, [r7, #12]
 8009d68:	f7ff f9cc 	bl	8009104 <move_window>
 8009d6c:	4603      	mov	r3, r0
 8009d6e:	72fb      	strb	r3, [r7, #11]
	if (res == FR_OK) {
 8009d70:	7afb      	ldrb	r3, [r7, #11]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d106      	bne.n	8009d84 <dir_remove+0x32>
		dp->dir[DIR_Name] = DDEM;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6a1b      	ldr	r3, [r3, #32]
 8009d7a:	22e5      	movs	r2, #229	@ 0xe5
 8009d7c:	701a      	strb	r2, [r3, #0]
		fs->wflag = 1;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	2201      	movs	r2, #1
 8009d82:	70da      	strb	r2, [r3, #3]
	}
#endif

	return res;
 8009d84:	7afb      	ldrb	r3, [r7, #11]
}
 8009d86:	4618      	mov	r0, r3
 8009d88:	3710      	adds	r7, #16
 8009d8a:	46bd      	mov	sp, r7
 8009d8c:	bd80      	pop	{r7, pc}
	...

08009d90 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b088      	sub	sp, #32
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
 8009d98:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8009d9a:	683b      	ldr	r3, [r7, #0]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	60fb      	str	r3, [r7, #12]
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	3324      	adds	r3, #36	@ 0x24
 8009da4:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8009da6:	220b      	movs	r2, #11
 8009da8:	2120      	movs	r1, #32
 8009daa:	68b8      	ldr	r0, [r7, #8]
 8009dac:	f7fe ff9c 	bl	8008ce8 <mem_set>
	si = i = 0; ni = 8;
 8009db0:	2300      	movs	r3, #0
 8009db2:	613b      	str	r3, [r7, #16]
 8009db4:	693b      	ldr	r3, [r7, #16]
 8009db6:	61fb      	str	r3, [r7, #28]
 8009db8:	2308      	movs	r3, #8
 8009dba:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8009dbc:	69fb      	ldr	r3, [r7, #28]
 8009dbe:	1c5a      	adds	r2, r3, #1
 8009dc0:	61fa      	str	r2, [r7, #28]
 8009dc2:	68fa      	ldr	r2, [r7, #12]
 8009dc4:	4413      	add	r3, r2
 8009dc6:	781b      	ldrb	r3, [r3, #0]
 8009dc8:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8009dca:	7efb      	ldrb	r3, [r7, #27]
 8009dcc:	2b20      	cmp	r3, #32
 8009dce:	d94e      	bls.n	8009e6e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8009dd0:	7efb      	ldrb	r3, [r7, #27]
 8009dd2:	2b2f      	cmp	r3, #47	@ 0x2f
 8009dd4:	d006      	beq.n	8009de4 <create_name+0x54>
 8009dd6:	7efb      	ldrb	r3, [r7, #27]
 8009dd8:	2b5c      	cmp	r3, #92	@ 0x5c
 8009dda:	d110      	bne.n	8009dfe <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009ddc:	e002      	b.n	8009de4 <create_name+0x54>
 8009dde:	69fb      	ldr	r3, [r7, #28]
 8009de0:	3301      	adds	r3, #1
 8009de2:	61fb      	str	r3, [r7, #28]
 8009de4:	68fa      	ldr	r2, [r7, #12]
 8009de6:	69fb      	ldr	r3, [r7, #28]
 8009de8:	4413      	add	r3, r2
 8009dea:	781b      	ldrb	r3, [r3, #0]
 8009dec:	2b2f      	cmp	r3, #47	@ 0x2f
 8009dee:	d0f6      	beq.n	8009dde <create_name+0x4e>
 8009df0:	68fa      	ldr	r2, [r7, #12]
 8009df2:	69fb      	ldr	r3, [r7, #28]
 8009df4:	4413      	add	r3, r2
 8009df6:	781b      	ldrb	r3, [r3, #0]
 8009df8:	2b5c      	cmp	r3, #92	@ 0x5c
 8009dfa:	d0f0      	beq.n	8009dde <create_name+0x4e>
			break;
 8009dfc:	e038      	b.n	8009e70 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8009dfe:	7efb      	ldrb	r3, [r7, #27]
 8009e00:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e02:	d003      	beq.n	8009e0c <create_name+0x7c>
 8009e04:	693a      	ldr	r2, [r7, #16]
 8009e06:	697b      	ldr	r3, [r7, #20]
 8009e08:	429a      	cmp	r2, r3
 8009e0a:	d30c      	bcc.n	8009e26 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8009e0c:	697b      	ldr	r3, [r7, #20]
 8009e0e:	2b0b      	cmp	r3, #11
 8009e10:	d002      	beq.n	8009e18 <create_name+0x88>
 8009e12:	7efb      	ldrb	r3, [r7, #27]
 8009e14:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e16:	d001      	beq.n	8009e1c <create_name+0x8c>
 8009e18:	2306      	movs	r3, #6
 8009e1a:	e044      	b.n	8009ea6 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8009e1c:	2308      	movs	r3, #8
 8009e1e:	613b      	str	r3, [r7, #16]
 8009e20:	230b      	movs	r3, #11
 8009e22:	617b      	str	r3, [r7, #20]
			continue;
 8009e24:	e022      	b.n	8009e6c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8009e26:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	da04      	bge.n	8009e38 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8009e2e:	7efb      	ldrb	r3, [r7, #27]
 8009e30:	3b80      	subs	r3, #128	@ 0x80
 8009e32:	4a1f      	ldr	r2, [pc, #124]	@ (8009eb0 <create_name+0x120>)
 8009e34:	5cd3      	ldrb	r3, [r2, r3]
 8009e36:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8009e38:	7efb      	ldrb	r3, [r7, #27]
 8009e3a:	4619      	mov	r1, r3
 8009e3c:	481d      	ldr	r0, [pc, #116]	@ (8009eb4 <create_name+0x124>)
 8009e3e:	f7fe ff95 	bl	8008d6c <chk_chr>
 8009e42:	4603      	mov	r3, r0
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d001      	beq.n	8009e4c <create_name+0xbc>
 8009e48:	2306      	movs	r3, #6
 8009e4a:	e02c      	b.n	8009ea6 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8009e4c:	7efb      	ldrb	r3, [r7, #27]
 8009e4e:	2b60      	cmp	r3, #96	@ 0x60
 8009e50:	d905      	bls.n	8009e5e <create_name+0xce>
 8009e52:	7efb      	ldrb	r3, [r7, #27]
 8009e54:	2b7a      	cmp	r3, #122	@ 0x7a
 8009e56:	d802      	bhi.n	8009e5e <create_name+0xce>
 8009e58:	7efb      	ldrb	r3, [r7, #27]
 8009e5a:	3b20      	subs	r3, #32
 8009e5c:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8009e5e:	693b      	ldr	r3, [r7, #16]
 8009e60:	1c5a      	adds	r2, r3, #1
 8009e62:	613a      	str	r2, [r7, #16]
 8009e64:	68ba      	ldr	r2, [r7, #8]
 8009e66:	4413      	add	r3, r2
 8009e68:	7efa      	ldrb	r2, [r7, #27]
 8009e6a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8009e6c:	e7a6      	b.n	8009dbc <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8009e6e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8009e70:	68fa      	ldr	r2, [r7, #12]
 8009e72:	69fb      	ldr	r3, [r7, #28]
 8009e74:	441a      	add	r2, r3
 8009e76:	683b      	ldr	r3, [r7, #0]
 8009e78:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8009e7a:	693b      	ldr	r3, [r7, #16]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d101      	bne.n	8009e84 <create_name+0xf4>
 8009e80:	2306      	movs	r3, #6
 8009e82:	e010      	b.n	8009ea6 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8009e84:	68bb      	ldr	r3, [r7, #8]
 8009e86:	781b      	ldrb	r3, [r3, #0]
 8009e88:	2be5      	cmp	r3, #229	@ 0xe5
 8009e8a:	d102      	bne.n	8009e92 <create_name+0x102>
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	2205      	movs	r2, #5
 8009e90:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8009e92:	7efb      	ldrb	r3, [r7, #27]
 8009e94:	2b20      	cmp	r3, #32
 8009e96:	d801      	bhi.n	8009e9c <create_name+0x10c>
 8009e98:	2204      	movs	r2, #4
 8009e9a:	e000      	b.n	8009e9e <create_name+0x10e>
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	68bb      	ldr	r3, [r7, #8]
 8009ea0:	330b      	adds	r3, #11
 8009ea2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8009ea4:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8009ea6:	4618      	mov	r0, r3
 8009ea8:	3720      	adds	r7, #32
 8009eaa:	46bd      	mov	sp, r7
 8009eac:	bd80      	pop	{r7, pc}
 8009eae:	bf00      	nop
 8009eb0:	08011b9c 	.word	0x08011b9c
 8009eb4:	080107fc 	.word	0x080107fc

08009eb8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b086      	sub	sp, #24
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
 8009ec0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8009ec6:	693b      	ldr	r3, [r7, #16]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009ecc:	e002      	b.n	8009ed4 <follow_path+0x1c>
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	3301      	adds	r3, #1
 8009ed2:	603b      	str	r3, [r7, #0]
 8009ed4:	683b      	ldr	r3, [r7, #0]
 8009ed6:	781b      	ldrb	r3, [r3, #0]
 8009ed8:	2b2f      	cmp	r3, #47	@ 0x2f
 8009eda:	d0f8      	beq.n	8009ece <follow_path+0x16>
 8009edc:	683b      	ldr	r3, [r7, #0]
 8009ede:	781b      	ldrb	r3, [r3, #0]
 8009ee0:	2b5c      	cmp	r3, #92	@ 0x5c
 8009ee2:	d0f4      	beq.n	8009ece <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8009ee4:	693b      	ldr	r3, [r7, #16]
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	781b      	ldrb	r3, [r3, #0]
 8009eee:	2b1f      	cmp	r3, #31
 8009ef0:	d80a      	bhi.n	8009f08 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	2280      	movs	r2, #128	@ 0x80
 8009ef6:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8009efa:	2100      	movs	r1, #0
 8009efc:	6878      	ldr	r0, [r7, #4]
 8009efe:	f7ff fc7e 	bl	80097fe <dir_sdi>
 8009f02:	4603      	mov	r3, r0
 8009f04:	75fb      	strb	r3, [r7, #23]
 8009f06:	e043      	b.n	8009f90 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009f08:	463b      	mov	r3, r7
 8009f0a:	4619      	mov	r1, r3
 8009f0c:	6878      	ldr	r0, [r7, #4]
 8009f0e:	f7ff ff3f 	bl	8009d90 <create_name>
 8009f12:	4603      	mov	r3, r0
 8009f14:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009f16:	7dfb      	ldrb	r3, [r7, #23]
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d134      	bne.n	8009f86 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f7ff fe91 	bl	8009c44 <dir_find>
 8009f22:	4603      	mov	r3, r0
 8009f24:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009f2c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8009f2e:	7dfb      	ldrb	r3, [r7, #23]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d00a      	beq.n	8009f4a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009f34:	7dfb      	ldrb	r3, [r7, #23]
 8009f36:	2b04      	cmp	r3, #4
 8009f38:	d127      	bne.n	8009f8a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009f3a:	7afb      	ldrb	r3, [r7, #11]
 8009f3c:	f003 0304 	and.w	r3, r3, #4
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d122      	bne.n	8009f8a <follow_path+0xd2>
 8009f44:	2305      	movs	r3, #5
 8009f46:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8009f48:	e01f      	b.n	8009f8a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009f4a:	7afb      	ldrb	r3, [r7, #11]
 8009f4c:	f003 0304 	and.w	r3, r3, #4
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d11c      	bne.n	8009f8e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009f54:	693b      	ldr	r3, [r7, #16]
 8009f56:	799b      	ldrb	r3, [r3, #6]
 8009f58:	f003 0310 	and.w	r3, r3, #16
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d102      	bne.n	8009f66 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009f60:	2305      	movs	r3, #5
 8009f62:	75fb      	strb	r3, [r7, #23]
 8009f64:	e014      	b.n	8009f90 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	695b      	ldr	r3, [r3, #20]
 8009f70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f74:	4413      	add	r3, r2
 8009f76:	4619      	mov	r1, r3
 8009f78:	68f8      	ldr	r0, [r7, #12]
 8009f7a:	f7ff fdc7 	bl	8009b0c <ld_clust>
 8009f7e:	4602      	mov	r2, r0
 8009f80:	693b      	ldr	r3, [r7, #16]
 8009f82:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009f84:	e7c0      	b.n	8009f08 <follow_path+0x50>
			if (res != FR_OK) break;
 8009f86:	bf00      	nop
 8009f88:	e002      	b.n	8009f90 <follow_path+0xd8>
				break;
 8009f8a:	bf00      	nop
 8009f8c:	e000      	b.n	8009f90 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009f8e:	bf00      	nop
			}
		}
	}

	return res;
 8009f90:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f92:	4618      	mov	r0, r3
 8009f94:	3718      	adds	r7, #24
 8009f96:	46bd      	mov	sp, r7
 8009f98:	bd80      	pop	{r7, pc}

08009f9a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8009f9a:	b480      	push	{r7}
 8009f9c:	b087      	sub	sp, #28
 8009f9e:	af00      	add	r7, sp, #0
 8009fa0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8009fa6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d031      	beq.n	800a014 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	617b      	str	r3, [r7, #20]
 8009fb6:	e002      	b.n	8009fbe <get_ldnumber+0x24>
 8009fb8:	697b      	ldr	r3, [r7, #20]
 8009fba:	3301      	adds	r3, #1
 8009fbc:	617b      	str	r3, [r7, #20]
 8009fbe:	697b      	ldr	r3, [r7, #20]
 8009fc0:	781b      	ldrb	r3, [r3, #0]
 8009fc2:	2b20      	cmp	r3, #32
 8009fc4:	d903      	bls.n	8009fce <get_ldnumber+0x34>
 8009fc6:	697b      	ldr	r3, [r7, #20]
 8009fc8:	781b      	ldrb	r3, [r3, #0]
 8009fca:	2b3a      	cmp	r3, #58	@ 0x3a
 8009fcc:	d1f4      	bne.n	8009fb8 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8009fce:	697b      	ldr	r3, [r7, #20]
 8009fd0:	781b      	ldrb	r3, [r3, #0]
 8009fd2:	2b3a      	cmp	r3, #58	@ 0x3a
 8009fd4:	d11c      	bne.n	800a010 <get_ldnumber+0x76>
			tp = *path;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8009fdc:	68fb      	ldr	r3, [r7, #12]
 8009fde:	1c5a      	adds	r2, r3, #1
 8009fe0:	60fa      	str	r2, [r7, #12]
 8009fe2:	781b      	ldrb	r3, [r3, #0]
 8009fe4:	3b30      	subs	r3, #48	@ 0x30
 8009fe6:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8009fe8:	68bb      	ldr	r3, [r7, #8]
 8009fea:	2b09      	cmp	r3, #9
 8009fec:	d80e      	bhi.n	800a00c <get_ldnumber+0x72>
 8009fee:	68fa      	ldr	r2, [r7, #12]
 8009ff0:	697b      	ldr	r3, [r7, #20]
 8009ff2:	429a      	cmp	r2, r3
 8009ff4:	d10a      	bne.n	800a00c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d107      	bne.n	800a00c <get_ldnumber+0x72>
					vol = (int)i;
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800a000:	697b      	ldr	r3, [r7, #20]
 800a002:	3301      	adds	r3, #1
 800a004:	617b      	str	r3, [r7, #20]
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	697a      	ldr	r2, [r7, #20]
 800a00a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800a00c:	693b      	ldr	r3, [r7, #16]
 800a00e:	e002      	b.n	800a016 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800a010:	2300      	movs	r3, #0
 800a012:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800a014:	693b      	ldr	r3, [r7, #16]
}
 800a016:	4618      	mov	r0, r3
 800a018:	371c      	adds	r7, #28
 800a01a:	46bd      	mov	sp, r7
 800a01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a020:	4770      	bx	lr
	...

0800a024 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b082      	sub	sp, #8
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
 800a02c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2200      	movs	r2, #0
 800a032:	70da      	strb	r2, [r3, #3]
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	f04f 32ff 	mov.w	r2, #4294967295
 800a03a:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800a03c:	6839      	ldr	r1, [r7, #0]
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	f7ff f860 	bl	8009104 <move_window>
 800a044:	4603      	mov	r3, r0
 800a046:	2b00      	cmp	r3, #0
 800a048:	d001      	beq.n	800a04e <check_fs+0x2a>
 800a04a:	2304      	movs	r3, #4
 800a04c:	e038      	b.n	800a0c0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	3330      	adds	r3, #48	@ 0x30
 800a052:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a056:	4618      	mov	r0, r3
 800a058:	f7fe fda2 	bl	8008ba0 <ld_word>
 800a05c:	4603      	mov	r3, r0
 800a05e:	461a      	mov	r2, r3
 800a060:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a064:	429a      	cmp	r2, r3
 800a066:	d001      	beq.n	800a06c <check_fs+0x48>
 800a068:	2303      	movs	r3, #3
 800a06a:	e029      	b.n	800a0c0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a072:	2be9      	cmp	r3, #233	@ 0xe9
 800a074:	d009      	beq.n	800a08a <check_fs+0x66>
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800a07c:	2beb      	cmp	r3, #235	@ 0xeb
 800a07e:	d11e      	bne.n	800a0be <check_fs+0x9a>
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800a086:	2b90      	cmp	r3, #144	@ 0x90
 800a088:	d119      	bne.n	800a0be <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	3330      	adds	r3, #48	@ 0x30
 800a08e:	3336      	adds	r3, #54	@ 0x36
 800a090:	4618      	mov	r0, r3
 800a092:	f7fe fd9e 	bl	8008bd2 <ld_dword>
 800a096:	4603      	mov	r3, r0
 800a098:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800a09c:	4a0a      	ldr	r2, [pc, #40]	@ (800a0c8 <check_fs+0xa4>)
 800a09e:	4293      	cmp	r3, r2
 800a0a0:	d101      	bne.n	800a0a6 <check_fs+0x82>
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	e00c      	b.n	800a0c0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	3330      	adds	r3, #48	@ 0x30
 800a0aa:	3352      	adds	r3, #82	@ 0x52
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	f7fe fd90 	bl	8008bd2 <ld_dword>
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	4a05      	ldr	r2, [pc, #20]	@ (800a0cc <check_fs+0xa8>)
 800a0b6:	4293      	cmp	r3, r2
 800a0b8:	d101      	bne.n	800a0be <check_fs+0x9a>
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	e000      	b.n	800a0c0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800a0be:	2302      	movs	r3, #2
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3708      	adds	r7, #8
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}
 800a0c8:	00544146 	.word	0x00544146
 800a0cc:	33544146 	.word	0x33544146

0800a0d0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b096      	sub	sp, #88	@ 0x58
 800a0d4:	af00      	add	r7, sp, #0
 800a0d6:	60f8      	str	r0, [r7, #12]
 800a0d8:	60b9      	str	r1, [r7, #8]
 800a0da:	4613      	mov	r3, r2
 800a0dc:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800a0de:	68bb      	ldr	r3, [r7, #8]
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800a0e4:	68f8      	ldr	r0, [r7, #12]
 800a0e6:	f7ff ff58 	bl	8009f9a <get_ldnumber>
 800a0ea:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800a0ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	da01      	bge.n	800a0f6 <find_volume+0x26>
 800a0f2:	230b      	movs	r3, #11
 800a0f4:	e22d      	b.n	800a552 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800a0f6:	4aa1      	ldr	r2, [pc, #644]	@ (800a37c <find_volume+0x2ac>)
 800a0f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a0fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a0fe:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800a100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a102:	2b00      	cmp	r3, #0
 800a104:	d101      	bne.n	800a10a <find_volume+0x3a>
 800a106:	230c      	movs	r3, #12
 800a108:	e223      	b.n	800a552 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a10e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800a110:	79fb      	ldrb	r3, [r7, #7]
 800a112:	f023 0301 	bic.w	r3, r3, #1
 800a116:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800a118:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a11a:	781b      	ldrb	r3, [r3, #0]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d01a      	beq.n	800a156 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800a120:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a122:	785b      	ldrb	r3, [r3, #1]
 800a124:	4618      	mov	r0, r3
 800a126:	f7fe fc9b 	bl	8008a60 <disk_status>
 800a12a:	4603      	mov	r3, r0
 800a12c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800a130:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a134:	f003 0301 	and.w	r3, r3, #1
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d10c      	bne.n	800a156 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800a13c:	79fb      	ldrb	r3, [r7, #7]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d007      	beq.n	800a152 <find_volume+0x82>
 800a142:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a146:	f003 0304 	and.w	r3, r3, #4
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d001      	beq.n	800a152 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800a14e:	230a      	movs	r3, #10
 800a150:	e1ff      	b.n	800a552 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800a152:	2300      	movs	r3, #0
 800a154:	e1fd      	b.n	800a552 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800a156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a158:	2200      	movs	r2, #0
 800a15a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800a15c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a15e:	b2da      	uxtb	r2, r3
 800a160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a162:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800a164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a166:	785b      	ldrb	r3, [r3, #1]
 800a168:	4618      	mov	r0, r3
 800a16a:	f7fe fc93 	bl	8008a94 <disk_initialize>
 800a16e:	4603      	mov	r3, r0
 800a170:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800a174:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a178:	f003 0301 	and.w	r3, r3, #1
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d001      	beq.n	800a184 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800a180:	2303      	movs	r3, #3
 800a182:	e1e6      	b.n	800a552 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800a184:	79fb      	ldrb	r3, [r7, #7]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d007      	beq.n	800a19a <find_volume+0xca>
 800a18a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a18e:	f003 0304 	and.w	r3, r3, #4
 800a192:	2b00      	cmp	r3, #0
 800a194:	d001      	beq.n	800a19a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800a196:	230a      	movs	r3, #10
 800a198:	e1db      	b.n	800a552 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800a19a:	2300      	movs	r3, #0
 800a19c:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800a19e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a1a0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a1a2:	f7ff ff3f 	bl	800a024 <check_fs>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800a1ac:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a1b0:	2b02      	cmp	r3, #2
 800a1b2:	d149      	bne.n	800a248 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a1b4:	2300      	movs	r3, #0
 800a1b6:	643b      	str	r3, [r7, #64]	@ 0x40
 800a1b8:	e01e      	b.n	800a1f8 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800a1ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1bc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a1c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1c2:	011b      	lsls	r3, r3, #4
 800a1c4:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800a1c8:	4413      	add	r3, r2
 800a1ca:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800a1cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1ce:	3304      	adds	r3, #4
 800a1d0:	781b      	ldrb	r3, [r3, #0]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d006      	beq.n	800a1e4 <find_volume+0x114>
 800a1d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1d8:	3308      	adds	r3, #8
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f7fe fcf9 	bl	8008bd2 <ld_dword>
 800a1e0:	4602      	mov	r2, r0
 800a1e2:	e000      	b.n	800a1e6 <find_volume+0x116>
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1e8:	009b      	lsls	r3, r3, #2
 800a1ea:	3358      	adds	r3, #88	@ 0x58
 800a1ec:	443b      	add	r3, r7
 800a1ee:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800a1f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1f4:	3301      	adds	r3, #1
 800a1f6:	643b      	str	r3, [r7, #64]	@ 0x40
 800a1f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1fa:	2b03      	cmp	r3, #3
 800a1fc:	d9dd      	bls.n	800a1ba <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800a1fe:	2300      	movs	r3, #0
 800a200:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800a202:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a204:	2b00      	cmp	r3, #0
 800a206:	d002      	beq.n	800a20e <find_volume+0x13e>
 800a208:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a20a:	3b01      	subs	r3, #1
 800a20c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800a20e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a210:	009b      	lsls	r3, r3, #2
 800a212:	3358      	adds	r3, #88	@ 0x58
 800a214:	443b      	add	r3, r7
 800a216:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800a21a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800a21c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d005      	beq.n	800a22e <find_volume+0x15e>
 800a222:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a224:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a226:	f7ff fefd 	bl	800a024 <check_fs>
 800a22a:	4603      	mov	r3, r0
 800a22c:	e000      	b.n	800a230 <find_volume+0x160>
 800a22e:	2303      	movs	r3, #3
 800a230:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800a234:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a238:	2b01      	cmp	r3, #1
 800a23a:	d905      	bls.n	800a248 <find_volume+0x178>
 800a23c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a23e:	3301      	adds	r3, #1
 800a240:	643b      	str	r3, [r7, #64]	@ 0x40
 800a242:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a244:	2b03      	cmp	r3, #3
 800a246:	d9e2      	bls.n	800a20e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800a248:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a24c:	2b04      	cmp	r3, #4
 800a24e:	d101      	bne.n	800a254 <find_volume+0x184>
 800a250:	2301      	movs	r3, #1
 800a252:	e17e      	b.n	800a552 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800a254:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a258:	2b01      	cmp	r3, #1
 800a25a:	d901      	bls.n	800a260 <find_volume+0x190>
 800a25c:	230d      	movs	r3, #13
 800a25e:	e178      	b.n	800a552 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800a260:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a262:	3330      	adds	r3, #48	@ 0x30
 800a264:	330b      	adds	r3, #11
 800a266:	4618      	mov	r0, r3
 800a268:	f7fe fc9a 	bl	8008ba0 <ld_word>
 800a26c:	4603      	mov	r3, r0
 800a26e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a272:	d001      	beq.n	800a278 <find_volume+0x1a8>
 800a274:	230d      	movs	r3, #13
 800a276:	e16c      	b.n	800a552 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800a278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a27a:	3330      	adds	r3, #48	@ 0x30
 800a27c:	3316      	adds	r3, #22
 800a27e:	4618      	mov	r0, r3
 800a280:	f7fe fc8e 	bl	8008ba0 <ld_word>
 800a284:	4603      	mov	r3, r0
 800a286:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800a288:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d106      	bne.n	800a29c <find_volume+0x1cc>
 800a28e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a290:	3330      	adds	r3, #48	@ 0x30
 800a292:	3324      	adds	r3, #36	@ 0x24
 800a294:	4618      	mov	r0, r3
 800a296:	f7fe fc9c 	bl	8008bd2 <ld_dword>
 800a29a:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800a29c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a29e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a2a0:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800a2a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2a4:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800a2a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2aa:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800a2ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2ae:	789b      	ldrb	r3, [r3, #2]
 800a2b0:	2b01      	cmp	r3, #1
 800a2b2:	d005      	beq.n	800a2c0 <find_volume+0x1f0>
 800a2b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2b6:	789b      	ldrb	r3, [r3, #2]
 800a2b8:	2b02      	cmp	r3, #2
 800a2ba:	d001      	beq.n	800a2c0 <find_volume+0x1f0>
 800a2bc:	230d      	movs	r3, #13
 800a2be:	e148      	b.n	800a552 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800a2c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2c2:	789b      	ldrb	r3, [r3, #2]
 800a2c4:	461a      	mov	r2, r3
 800a2c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2c8:	fb02 f303 	mul.w	r3, r2, r3
 800a2cc:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800a2ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a2d4:	461a      	mov	r2, r3
 800a2d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2d8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800a2da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2dc:	895b      	ldrh	r3, [r3, #10]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d008      	beq.n	800a2f4 <find_volume+0x224>
 800a2e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2e4:	895b      	ldrh	r3, [r3, #10]
 800a2e6:	461a      	mov	r2, r3
 800a2e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2ea:	895b      	ldrh	r3, [r3, #10]
 800a2ec:	3b01      	subs	r3, #1
 800a2ee:	4013      	ands	r3, r2
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d001      	beq.n	800a2f8 <find_volume+0x228>
 800a2f4:	230d      	movs	r3, #13
 800a2f6:	e12c      	b.n	800a552 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800a2f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2fa:	3330      	adds	r3, #48	@ 0x30
 800a2fc:	3311      	adds	r3, #17
 800a2fe:	4618      	mov	r0, r3
 800a300:	f7fe fc4e 	bl	8008ba0 <ld_word>
 800a304:	4603      	mov	r3, r0
 800a306:	461a      	mov	r2, r3
 800a308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a30a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800a30c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a30e:	891b      	ldrh	r3, [r3, #8]
 800a310:	f003 030f 	and.w	r3, r3, #15
 800a314:	b29b      	uxth	r3, r3
 800a316:	2b00      	cmp	r3, #0
 800a318:	d001      	beq.n	800a31e <find_volume+0x24e>
 800a31a:	230d      	movs	r3, #13
 800a31c:	e119      	b.n	800a552 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800a31e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a320:	3330      	adds	r3, #48	@ 0x30
 800a322:	3313      	adds	r3, #19
 800a324:	4618      	mov	r0, r3
 800a326:	f7fe fc3b 	bl	8008ba0 <ld_word>
 800a32a:	4603      	mov	r3, r0
 800a32c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800a32e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a330:	2b00      	cmp	r3, #0
 800a332:	d106      	bne.n	800a342 <find_volume+0x272>
 800a334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a336:	3330      	adds	r3, #48	@ 0x30
 800a338:	3320      	adds	r3, #32
 800a33a:	4618      	mov	r0, r3
 800a33c:	f7fe fc49 	bl	8008bd2 <ld_dword>
 800a340:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800a342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a344:	3330      	adds	r3, #48	@ 0x30
 800a346:	330e      	adds	r3, #14
 800a348:	4618      	mov	r0, r3
 800a34a:	f7fe fc29 	bl	8008ba0 <ld_word>
 800a34e:	4603      	mov	r3, r0
 800a350:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800a352:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800a354:	2b00      	cmp	r3, #0
 800a356:	d101      	bne.n	800a35c <find_volume+0x28c>
 800a358:	230d      	movs	r3, #13
 800a35a:	e0fa      	b.n	800a552 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800a35c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a35e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a360:	4413      	add	r3, r2
 800a362:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a364:	8912      	ldrh	r2, [r2, #8]
 800a366:	0912      	lsrs	r2, r2, #4
 800a368:	b292      	uxth	r2, r2
 800a36a:	4413      	add	r3, r2
 800a36c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800a36e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a372:	429a      	cmp	r2, r3
 800a374:	d204      	bcs.n	800a380 <find_volume+0x2b0>
 800a376:	230d      	movs	r3, #13
 800a378:	e0eb      	b.n	800a552 <find_volume+0x482>
 800a37a:	bf00      	nop
 800a37c:	20001038 	.word	0x20001038
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800a380:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a384:	1ad3      	subs	r3, r2, r3
 800a386:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a388:	8952      	ldrh	r2, [r2, #10]
 800a38a:	fbb3 f3f2 	udiv	r3, r3, r2
 800a38e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800a390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a392:	2b00      	cmp	r3, #0
 800a394:	d101      	bne.n	800a39a <find_volume+0x2ca>
 800a396:	230d      	movs	r3, #13
 800a398:	e0db      	b.n	800a552 <find_volume+0x482>
		fmt = FS_FAT32;
 800a39a:	2303      	movs	r3, #3
 800a39c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800a3a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3a2:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d802      	bhi.n	800a3b0 <find_volume+0x2e0>
 800a3aa:	2302      	movs	r3, #2
 800a3ac:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800a3b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3b2:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800a3b6:	4293      	cmp	r3, r2
 800a3b8:	d802      	bhi.n	800a3c0 <find_volume+0x2f0>
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800a3c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3c2:	1c9a      	adds	r2, r3, #2
 800a3c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3c6:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800a3c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3ca:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a3cc:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800a3ce:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800a3d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a3d2:	441a      	add	r2, r3
 800a3d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3d6:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800a3d8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a3da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3dc:	441a      	add	r2, r3
 800a3de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3e0:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800a3e2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a3e6:	2b03      	cmp	r3, #3
 800a3e8:	d11e      	bne.n	800a428 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800a3ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3ec:	3330      	adds	r3, #48	@ 0x30
 800a3ee:	332a      	adds	r3, #42	@ 0x2a
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	f7fe fbd5 	bl	8008ba0 <ld_word>
 800a3f6:	4603      	mov	r3, r0
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d001      	beq.n	800a400 <find_volume+0x330>
 800a3fc:	230d      	movs	r3, #13
 800a3fe:	e0a8      	b.n	800a552 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800a400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a402:	891b      	ldrh	r3, [r3, #8]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d001      	beq.n	800a40c <find_volume+0x33c>
 800a408:	230d      	movs	r3, #13
 800a40a:	e0a2      	b.n	800a552 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800a40c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a40e:	3330      	adds	r3, #48	@ 0x30
 800a410:	332c      	adds	r3, #44	@ 0x2c
 800a412:	4618      	mov	r0, r3
 800a414:	f7fe fbdd 	bl	8008bd2 <ld_dword>
 800a418:	4602      	mov	r2, r0
 800a41a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a41c:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800a41e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a420:	695b      	ldr	r3, [r3, #20]
 800a422:	009b      	lsls	r3, r3, #2
 800a424:	647b      	str	r3, [r7, #68]	@ 0x44
 800a426:	e01f      	b.n	800a468 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800a428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a42a:	891b      	ldrh	r3, [r3, #8]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d101      	bne.n	800a434 <find_volume+0x364>
 800a430:	230d      	movs	r3, #13
 800a432:	e08e      	b.n	800a552 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800a434:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a436:	6a1a      	ldr	r2, [r3, #32]
 800a438:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a43a:	441a      	add	r2, r3
 800a43c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a43e:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800a440:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a444:	2b02      	cmp	r3, #2
 800a446:	d103      	bne.n	800a450 <find_volume+0x380>
 800a448:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a44a:	695b      	ldr	r3, [r3, #20]
 800a44c:	005b      	lsls	r3, r3, #1
 800a44e:	e00a      	b.n	800a466 <find_volume+0x396>
 800a450:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a452:	695a      	ldr	r2, [r3, #20]
 800a454:	4613      	mov	r3, r2
 800a456:	005b      	lsls	r3, r3, #1
 800a458:	4413      	add	r3, r2
 800a45a:	085a      	lsrs	r2, r3, #1
 800a45c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a45e:	695b      	ldr	r3, [r3, #20]
 800a460:	f003 0301 	and.w	r3, r3, #1
 800a464:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800a466:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800a468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a46a:	699a      	ldr	r2, [r3, #24]
 800a46c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a46e:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800a472:	0a5b      	lsrs	r3, r3, #9
 800a474:	429a      	cmp	r2, r3
 800a476:	d201      	bcs.n	800a47c <find_volume+0x3ac>
 800a478:	230d      	movs	r3, #13
 800a47a:	e06a      	b.n	800a552 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800a47c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a47e:	f04f 32ff 	mov.w	r2, #4294967295
 800a482:	611a      	str	r2, [r3, #16]
 800a484:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a486:	691a      	ldr	r2, [r3, #16]
 800a488:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a48a:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800a48c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a48e:	2280      	movs	r2, #128	@ 0x80
 800a490:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800a492:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800a496:	2b03      	cmp	r3, #3
 800a498:	d149      	bne.n	800a52e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800a49a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a49c:	3330      	adds	r3, #48	@ 0x30
 800a49e:	3330      	adds	r3, #48	@ 0x30
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	f7fe fb7d 	bl	8008ba0 <ld_word>
 800a4a6:	4603      	mov	r3, r0
 800a4a8:	2b01      	cmp	r3, #1
 800a4aa:	d140      	bne.n	800a52e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800a4ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a4ae:	3301      	adds	r3, #1
 800a4b0:	4619      	mov	r1, r3
 800a4b2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a4b4:	f7fe fe26 	bl	8009104 <move_window>
 800a4b8:	4603      	mov	r3, r0
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d137      	bne.n	800a52e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800a4be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800a4c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4c6:	3330      	adds	r3, #48	@ 0x30
 800a4c8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a4cc:	4618      	mov	r0, r3
 800a4ce:	f7fe fb67 	bl	8008ba0 <ld_word>
 800a4d2:	4603      	mov	r3, r0
 800a4d4:	461a      	mov	r2, r3
 800a4d6:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800a4da:	429a      	cmp	r2, r3
 800a4dc:	d127      	bne.n	800a52e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800a4de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4e0:	3330      	adds	r3, #48	@ 0x30
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	f7fe fb75 	bl	8008bd2 <ld_dword>
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	4a1c      	ldr	r2, [pc, #112]	@ (800a55c <find_volume+0x48c>)
 800a4ec:	4293      	cmp	r3, r2
 800a4ee:	d11e      	bne.n	800a52e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a4f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a4f2:	3330      	adds	r3, #48	@ 0x30
 800a4f4:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	f7fe fb6a 	bl	8008bd2 <ld_dword>
 800a4fe:	4603      	mov	r3, r0
 800a500:	4a17      	ldr	r2, [pc, #92]	@ (800a560 <find_volume+0x490>)
 800a502:	4293      	cmp	r3, r2
 800a504:	d113      	bne.n	800a52e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a506:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a508:	3330      	adds	r3, #48	@ 0x30
 800a50a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800a50e:	4618      	mov	r0, r3
 800a510:	f7fe fb5f 	bl	8008bd2 <ld_dword>
 800a514:	4602      	mov	r2, r0
 800a516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a518:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a51a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a51c:	3330      	adds	r3, #48	@ 0x30
 800a51e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800a522:	4618      	mov	r0, r3
 800a524:	f7fe fb55 	bl	8008bd2 <ld_dword>
 800a528:	4602      	mov	r2, r0
 800a52a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a52c:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a52e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a530:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800a534:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a536:	4b0b      	ldr	r3, [pc, #44]	@ (800a564 <find_volume+0x494>)
 800a538:	881b      	ldrh	r3, [r3, #0]
 800a53a:	3301      	adds	r3, #1
 800a53c:	b29a      	uxth	r2, r3
 800a53e:	4b09      	ldr	r3, [pc, #36]	@ (800a564 <find_volume+0x494>)
 800a540:	801a      	strh	r2, [r3, #0]
 800a542:	4b08      	ldr	r3, [pc, #32]	@ (800a564 <find_volume+0x494>)
 800a544:	881a      	ldrh	r2, [r3, #0]
 800a546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a548:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a54a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a54c:	f7fe fd72 	bl	8009034 <clear_lock>
#endif
	return FR_OK;
 800a550:	2300      	movs	r3, #0
}
 800a552:	4618      	mov	r0, r3
 800a554:	3758      	adds	r7, #88	@ 0x58
 800a556:	46bd      	mov	sp, r7
 800a558:	bd80      	pop	{r7, pc}
 800a55a:	bf00      	nop
 800a55c:	41615252 	.word	0x41615252
 800a560:	61417272 	.word	0x61417272
 800a564:	2000103c 	.word	0x2000103c

0800a568 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b084      	sub	sp, #16
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
 800a570:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a572:	2309      	movs	r3, #9
 800a574:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d01c      	beq.n	800a5b6 <validate+0x4e>
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d018      	beq.n	800a5b6 <validate+0x4e>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	781b      	ldrb	r3, [r3, #0]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d013      	beq.n	800a5b6 <validate+0x4e>
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	889a      	ldrh	r2, [r3, #4]
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	88db      	ldrh	r3, [r3, #6]
 800a598:	429a      	cmp	r2, r3
 800a59a:	d10c      	bne.n	800a5b6 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	785b      	ldrb	r3, [r3, #1]
 800a5a2:	4618      	mov	r0, r3
 800a5a4:	f7fe fa5c 	bl	8008a60 <disk_status>
 800a5a8:	4603      	mov	r3, r0
 800a5aa:	f003 0301 	and.w	r3, r3, #1
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d101      	bne.n	800a5b6 <validate+0x4e>
			res = FR_OK;
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800a5b6:	7bfb      	ldrb	r3, [r7, #15]
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d102      	bne.n	800a5c2 <validate+0x5a>
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	e000      	b.n	800a5c4 <validate+0x5c>
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	683a      	ldr	r2, [r7, #0]
 800a5c6:	6013      	str	r3, [r2, #0]
	return res;
 800a5c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	3710      	adds	r7, #16
 800a5ce:	46bd      	mov	sp, r7
 800a5d0:	bd80      	pop	{r7, pc}
	...

0800a5d4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b088      	sub	sp, #32
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	60f8      	str	r0, [r7, #12]
 800a5dc:	60b9      	str	r1, [r7, #8]
 800a5de:	4613      	mov	r3, r2
 800a5e0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a5e2:	68bb      	ldr	r3, [r7, #8]
 800a5e4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a5e6:	f107 0310 	add.w	r3, r7, #16
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f7ff fcd5 	bl	8009f9a <get_ldnumber>
 800a5f0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a5f2:	69fb      	ldr	r3, [r7, #28]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	da01      	bge.n	800a5fc <f_mount+0x28>
 800a5f8:	230b      	movs	r3, #11
 800a5fa:	e02b      	b.n	800a654 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a5fc:	4a17      	ldr	r2, [pc, #92]	@ (800a65c <f_mount+0x88>)
 800a5fe:	69fb      	ldr	r3, [r7, #28]
 800a600:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a604:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a606:	69bb      	ldr	r3, [r7, #24]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d005      	beq.n	800a618 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a60c:	69b8      	ldr	r0, [r7, #24]
 800a60e:	f7fe fd11 	bl	8009034 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a612:	69bb      	ldr	r3, [r7, #24]
 800a614:	2200      	movs	r2, #0
 800a616:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d002      	beq.n	800a624 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	2200      	movs	r2, #0
 800a622:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a624:	68fa      	ldr	r2, [r7, #12]
 800a626:	490d      	ldr	r1, [pc, #52]	@ (800a65c <f_mount+0x88>)
 800a628:	69fb      	ldr	r3, [r7, #28]
 800a62a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d002      	beq.n	800a63a <f_mount+0x66>
 800a634:	79fb      	ldrb	r3, [r7, #7]
 800a636:	2b01      	cmp	r3, #1
 800a638:	d001      	beq.n	800a63e <f_mount+0x6a>
 800a63a:	2300      	movs	r3, #0
 800a63c:	e00a      	b.n	800a654 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a63e:	f107 010c 	add.w	r1, r7, #12
 800a642:	f107 0308 	add.w	r3, r7, #8
 800a646:	2200      	movs	r2, #0
 800a648:	4618      	mov	r0, r3
 800a64a:	f7ff fd41 	bl	800a0d0 <find_volume>
 800a64e:	4603      	mov	r3, r0
 800a650:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800a652:	7dfb      	ldrb	r3, [r7, #23]
}
 800a654:	4618      	mov	r0, r3
 800a656:	3720      	adds	r7, #32
 800a658:	46bd      	mov	sp, r7
 800a65a:	bd80      	pop	{r7, pc}
 800a65c:	20001038 	.word	0x20001038

0800a660 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a660:	b580      	push	{r7, lr}
 800a662:	b098      	sub	sp, #96	@ 0x60
 800a664:	af00      	add	r7, sp, #0
 800a666:	60f8      	str	r0, [r7, #12]
 800a668:	60b9      	str	r1, [r7, #8]
 800a66a:	4613      	mov	r3, r2
 800a66c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d101      	bne.n	800a678 <f_open+0x18>
 800a674:	2309      	movs	r3, #9
 800a676:	e1a9      	b.n	800a9cc <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800a678:	79fb      	ldrb	r3, [r7, #7]
 800a67a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a67e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800a680:	79fa      	ldrb	r2, [r7, #7]
 800a682:	f107 0110 	add.w	r1, r7, #16
 800a686:	f107 0308 	add.w	r3, r7, #8
 800a68a:	4618      	mov	r0, r3
 800a68c:	f7ff fd20 	bl	800a0d0 <find_volume>
 800a690:	4603      	mov	r3, r0
 800a692:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800a696:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	f040 818d 	bne.w	800a9ba <f_open+0x35a>
		dj.obj.fs = fs;
 800a6a0:	693b      	ldr	r3, [r7, #16]
 800a6a2:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800a6a4:	68ba      	ldr	r2, [r7, #8]
 800a6a6:	f107 0314 	add.w	r3, r7, #20
 800a6aa:	4611      	mov	r1, r2
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	f7ff fc03 	bl	8009eb8 <follow_path>
 800a6b2:	4603      	mov	r3, r0
 800a6b4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a6b8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d118      	bne.n	800a6f2 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800a6c0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a6c4:	b25b      	sxtb	r3, r3
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	da03      	bge.n	800a6d2 <f_open+0x72>
				res = FR_INVALID_NAME;
 800a6ca:	2306      	movs	r3, #6
 800a6cc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800a6d0:	e00f      	b.n	800a6f2 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a6d2:	79fb      	ldrb	r3, [r7, #7]
 800a6d4:	2b01      	cmp	r3, #1
 800a6d6:	bf8c      	ite	hi
 800a6d8:	2301      	movhi	r3, #1
 800a6da:	2300      	movls	r3, #0
 800a6dc:	b2db      	uxtb	r3, r3
 800a6de:	461a      	mov	r2, r3
 800a6e0:	f107 0314 	add.w	r3, r7, #20
 800a6e4:	4611      	mov	r1, r2
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f7fe fb5c 	bl	8008da4 <chk_lock>
 800a6ec:	4603      	mov	r3, r0
 800a6ee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a6f2:	79fb      	ldrb	r3, [r7, #7]
 800a6f4:	f003 031c 	and.w	r3, r3, #28
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d07f      	beq.n	800a7fc <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800a6fc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a700:	2b00      	cmp	r3, #0
 800a702:	d017      	beq.n	800a734 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800a704:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a708:	2b04      	cmp	r3, #4
 800a70a:	d10e      	bne.n	800a72a <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a70c:	f7fe fba6 	bl	8008e5c <enq_lock>
 800a710:	4603      	mov	r3, r0
 800a712:	2b00      	cmp	r3, #0
 800a714:	d006      	beq.n	800a724 <f_open+0xc4>
 800a716:	f107 0314 	add.w	r3, r7, #20
 800a71a:	4618      	mov	r0, r3
 800a71c:	f7ff fae7 	bl	8009cee <dir_register>
 800a720:	4603      	mov	r3, r0
 800a722:	e000      	b.n	800a726 <f_open+0xc6>
 800a724:	2312      	movs	r3, #18
 800a726:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a72a:	79fb      	ldrb	r3, [r7, #7]
 800a72c:	f043 0308 	orr.w	r3, r3, #8
 800a730:	71fb      	strb	r3, [r7, #7]
 800a732:	e010      	b.n	800a756 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a734:	7ebb      	ldrb	r3, [r7, #26]
 800a736:	f003 0311 	and.w	r3, r3, #17
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d003      	beq.n	800a746 <f_open+0xe6>
					res = FR_DENIED;
 800a73e:	2307      	movs	r3, #7
 800a740:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800a744:	e007      	b.n	800a756 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800a746:	79fb      	ldrb	r3, [r7, #7]
 800a748:	f003 0304 	and.w	r3, r3, #4
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d002      	beq.n	800a756 <f_open+0xf6>
 800a750:	2308      	movs	r3, #8
 800a752:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a756:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d168      	bne.n	800a830 <f_open+0x1d0>
 800a75e:	79fb      	ldrb	r3, [r7, #7]
 800a760:	f003 0308 	and.w	r3, r3, #8
 800a764:	2b00      	cmp	r3, #0
 800a766:	d063      	beq.n	800a830 <f_open+0x1d0>
				dw = GET_FATTIME();
 800a768:	f7fd fc3e 	bl	8007fe8 <get_fattime>
 800a76c:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800a76e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a770:	330e      	adds	r3, #14
 800a772:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a774:	4618      	mov	r0, r3
 800a776:	f7fe fa6a 	bl	8008c4e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800a77a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a77c:	3316      	adds	r3, #22
 800a77e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a780:	4618      	mov	r0, r3
 800a782:	f7fe fa64 	bl	8008c4e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800a786:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a788:	330b      	adds	r3, #11
 800a78a:	2220      	movs	r2, #32
 800a78c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800a78e:	693b      	ldr	r3, [r7, #16]
 800a790:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a792:	4611      	mov	r1, r2
 800a794:	4618      	mov	r0, r3
 800a796:	f7ff f9b9 	bl	8009b0c <ld_clust>
 800a79a:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800a79c:	693b      	ldr	r3, [r7, #16]
 800a79e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	f7ff f9d1 	bl	8009b4a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800a7a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7aa:	331c      	adds	r3, #28
 800a7ac:	2100      	movs	r1, #0
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	f7fe fa4d 	bl	8008c4e <st_dword>
					fs->wflag = 1;
 800a7b4:	693b      	ldr	r3, [r7, #16]
 800a7b6:	2201      	movs	r2, #1
 800a7b8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800a7ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d037      	beq.n	800a830 <f_open+0x1d0>
						dw = fs->winsect;
 800a7c0:	693b      	ldr	r3, [r7, #16]
 800a7c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7c4:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800a7c6:	f107 0314 	add.w	r3, r7, #20
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	f7fe fee4 	bl	800959c <remove_chain>
 800a7d4:	4603      	mov	r3, r0
 800a7d6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800a7da:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d126      	bne.n	800a830 <f_open+0x1d0>
							res = move_window(fs, dw);
 800a7e2:	693b      	ldr	r3, [r7, #16]
 800a7e4:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	f7fe fc8c 	bl	8009104 <move_window>
 800a7ec:	4603      	mov	r3, r0
 800a7ee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800a7f2:	693b      	ldr	r3, [r7, #16]
 800a7f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a7f6:	3a01      	subs	r2, #1
 800a7f8:	60da      	str	r2, [r3, #12]
 800a7fa:	e019      	b.n	800a830 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800a7fc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a800:	2b00      	cmp	r3, #0
 800a802:	d115      	bne.n	800a830 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800a804:	7ebb      	ldrb	r3, [r7, #26]
 800a806:	f003 0310 	and.w	r3, r3, #16
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d003      	beq.n	800a816 <f_open+0x1b6>
					res = FR_NO_FILE;
 800a80e:	2304      	movs	r3, #4
 800a810:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800a814:	e00c      	b.n	800a830 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800a816:	79fb      	ldrb	r3, [r7, #7]
 800a818:	f003 0302 	and.w	r3, r3, #2
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d007      	beq.n	800a830 <f_open+0x1d0>
 800a820:	7ebb      	ldrb	r3, [r7, #26]
 800a822:	f003 0301 	and.w	r3, r3, #1
 800a826:	2b00      	cmp	r3, #0
 800a828:	d002      	beq.n	800a830 <f_open+0x1d0>
						res = FR_DENIED;
 800a82a:	2307      	movs	r3, #7
 800a82c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800a830:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a834:	2b00      	cmp	r3, #0
 800a836:	d126      	bne.n	800a886 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a838:	79fb      	ldrb	r3, [r7, #7]
 800a83a:	f003 0308 	and.w	r3, r3, #8
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d003      	beq.n	800a84a <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800a842:	79fb      	ldrb	r3, [r7, #7]
 800a844:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a848:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800a84a:	693b      	ldr	r3, [r7, #16]
 800a84c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800a852:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a858:	79fb      	ldrb	r3, [r7, #7]
 800a85a:	2b01      	cmp	r3, #1
 800a85c:	bf8c      	ite	hi
 800a85e:	2301      	movhi	r3, #1
 800a860:	2300      	movls	r3, #0
 800a862:	b2db      	uxtb	r3, r3
 800a864:	461a      	mov	r2, r3
 800a866:	f107 0314 	add.w	r3, r7, #20
 800a86a:	4611      	mov	r1, r2
 800a86c:	4618      	mov	r0, r3
 800a86e:	f7fe fb17 	bl	8008ea0 <inc_lock>
 800a872:	4602      	mov	r2, r0
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	691b      	ldr	r3, [r3, #16]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d102      	bne.n	800a886 <f_open+0x226>
 800a880:	2302      	movs	r3, #2
 800a882:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800a886:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	f040 8095 	bne.w	800a9ba <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800a890:	693b      	ldr	r3, [r7, #16]
 800a892:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a894:	4611      	mov	r1, r2
 800a896:	4618      	mov	r0, r3
 800a898:	f7ff f938 	bl	8009b0c <ld_clust>
 800a89c:	4602      	mov	r2, r0
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800a8a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8a4:	331c      	adds	r3, #28
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	f7fe f993 	bl	8008bd2 <ld_dword>
 800a8ac:	4602      	mov	r2, r0
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800a8b8:	693a      	ldr	r2, [r7, #16]
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800a8be:	693b      	ldr	r3, [r7, #16]
 800a8c0:	88da      	ldrh	r2, [r3, #6]
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	79fa      	ldrb	r2, [r7, #7]
 800a8ca:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	2200      	movs	r2, #0
 800a8dc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	3330      	adds	r3, #48	@ 0x30
 800a8e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a8e6:	2100      	movs	r1, #0
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	f7fe f9fd 	bl	8008ce8 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800a8ee:	79fb      	ldrb	r3, [r7, #7]
 800a8f0:	f003 0320 	and.w	r3, r3, #32
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d060      	beq.n	800a9ba <f_open+0x35a>
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	68db      	ldr	r3, [r3, #12]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d05c      	beq.n	800a9ba <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	68da      	ldr	r2, [r3, #12]
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800a908:	693b      	ldr	r3, [r7, #16]
 800a90a:	895b      	ldrh	r3, [r3, #10]
 800a90c:	025b      	lsls	r3, r3, #9
 800a90e:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	689b      	ldr	r3, [r3, #8]
 800a914:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a916:	68fb      	ldr	r3, [r7, #12]
 800a918:	68db      	ldr	r3, [r3, #12]
 800a91a:	657b      	str	r3, [r7, #84]	@ 0x54
 800a91c:	e016      	b.n	800a94c <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a922:	4618      	mov	r0, r3
 800a924:	f7fe fca9 	bl	800927a <get_fat>
 800a928:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800a92a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a92c:	2b01      	cmp	r3, #1
 800a92e:	d802      	bhi.n	800a936 <f_open+0x2d6>
 800a930:	2302      	movs	r3, #2
 800a932:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a936:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a93c:	d102      	bne.n	800a944 <f_open+0x2e4>
 800a93e:	2301      	movs	r3, #1
 800a940:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a944:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a946:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a948:	1ad3      	subs	r3, r2, r3
 800a94a:	657b      	str	r3, [r7, #84]	@ 0x54
 800a94c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a950:	2b00      	cmp	r3, #0
 800a952:	d103      	bne.n	800a95c <f_open+0x2fc>
 800a954:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a956:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a958:	429a      	cmp	r2, r3
 800a95a:	d8e0      	bhi.n	800a91e <f_open+0x2be>
				}
				fp->clust = clst;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a960:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800a962:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a966:	2b00      	cmp	r3, #0
 800a968:	d127      	bne.n	800a9ba <f_open+0x35a>
 800a96a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a96c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a970:	2b00      	cmp	r3, #0
 800a972:	d022      	beq.n	800a9ba <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800a974:	693b      	ldr	r3, [r7, #16]
 800a976:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a978:	4618      	mov	r0, r3
 800a97a:	f7fe fc5f 	bl	800923c <clust2sect>
 800a97e:	6478      	str	r0, [r7, #68]	@ 0x44
 800a980:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a982:	2b00      	cmp	r3, #0
 800a984:	d103      	bne.n	800a98e <f_open+0x32e>
						res = FR_INT_ERR;
 800a986:	2302      	movs	r3, #2
 800a988:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800a98c:	e015      	b.n	800a9ba <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800a98e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a990:	0a5a      	lsrs	r2, r3, #9
 800a992:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a994:	441a      	add	r2, r3
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800a99a:	693b      	ldr	r3, [r7, #16]
 800a99c:	7858      	ldrb	r0, [r3, #1]
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	6a1a      	ldr	r2, [r3, #32]
 800a9a8:	2301      	movs	r3, #1
 800a9aa:	f7fe f89b 	bl	8008ae4 <disk_read>
 800a9ae:	4603      	mov	r3, r0
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d002      	beq.n	800a9ba <f_open+0x35a>
 800a9b4:	2301      	movs	r3, #1
 800a9b6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800a9ba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d002      	beq.n	800a9c8 <f_open+0x368>
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800a9c8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800a9cc:	4618      	mov	r0, r3
 800a9ce:	3760      	adds	r7, #96	@ 0x60
 800a9d0:	46bd      	mov	sp, r7
 800a9d2:	bd80      	pop	{r7, pc}

0800a9d4 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800a9d4:	b580      	push	{r7, lr}
 800a9d6:	b08e      	sub	sp, #56	@ 0x38
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	60f8      	str	r0, [r7, #12]
 800a9dc:	60b9      	str	r1, [r7, #8]
 800a9de:	607a      	str	r2, [r7, #4]
 800a9e0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800a9e2:	68bb      	ldr	r3, [r7, #8]
 800a9e4:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800a9e6:	683b      	ldr	r3, [r7, #0]
 800a9e8:	2200      	movs	r2, #0
 800a9ea:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	f107 0214 	add.w	r2, r7, #20
 800a9f2:	4611      	mov	r1, r2
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	f7ff fdb7 	bl	800a568 <validate>
 800a9fa:	4603      	mov	r3, r0
 800a9fc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800aa00:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d107      	bne.n	800aa18 <f_read+0x44>
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	7d5b      	ldrb	r3, [r3, #21]
 800aa0c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800aa10:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d002      	beq.n	800aa1e <f_read+0x4a>
 800aa18:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800aa1c:	e115      	b.n	800ac4a <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	7d1b      	ldrb	r3, [r3, #20]
 800aa22:	f003 0301 	and.w	r3, r3, #1
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d101      	bne.n	800aa2e <f_read+0x5a>
 800aa2a:	2307      	movs	r3, #7
 800aa2c:	e10d      	b.n	800ac4a <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	68da      	ldr	r2, [r3, #12]
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	699b      	ldr	r3, [r3, #24]
 800aa36:	1ad3      	subs	r3, r2, r3
 800aa38:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800aa3a:	687a      	ldr	r2, [r7, #4]
 800aa3c:	6a3b      	ldr	r3, [r7, #32]
 800aa3e:	429a      	cmp	r2, r3
 800aa40:	f240 80fe 	bls.w	800ac40 <f_read+0x26c>
 800aa44:	6a3b      	ldr	r3, [r7, #32]
 800aa46:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800aa48:	e0fa      	b.n	800ac40 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	699b      	ldr	r3, [r3, #24]
 800aa4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	f040 80c6 	bne.w	800abe4 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	699b      	ldr	r3, [r3, #24]
 800aa5c:	0a5b      	lsrs	r3, r3, #9
 800aa5e:	697a      	ldr	r2, [r7, #20]
 800aa60:	8952      	ldrh	r2, [r2, #10]
 800aa62:	3a01      	subs	r2, #1
 800aa64:	4013      	ands	r3, r2
 800aa66:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800aa68:	69fb      	ldr	r3, [r7, #28]
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d12f      	bne.n	800aace <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	699b      	ldr	r3, [r3, #24]
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d103      	bne.n	800aa7e <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	689b      	ldr	r3, [r3, #8]
 800aa7a:	633b      	str	r3, [r7, #48]	@ 0x30
 800aa7c:	e013      	b.n	800aaa6 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d007      	beq.n	800aa96 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	699b      	ldr	r3, [r3, #24]
 800aa8a:	4619      	mov	r1, r3
 800aa8c:	68f8      	ldr	r0, [r7, #12]
 800aa8e:	f7fe fe82 	bl	8009796 <clmt_clust>
 800aa92:	6338      	str	r0, [r7, #48]	@ 0x30
 800aa94:	e007      	b.n	800aaa6 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800aa96:	68fa      	ldr	r2, [r7, #12]
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	69db      	ldr	r3, [r3, #28]
 800aa9c:	4619      	mov	r1, r3
 800aa9e:	4610      	mov	r0, r2
 800aaa0:	f7fe fbeb 	bl	800927a <get_fat>
 800aaa4:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800aaa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaa8:	2b01      	cmp	r3, #1
 800aaaa:	d804      	bhi.n	800aab6 <f_read+0xe2>
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	2202      	movs	r2, #2
 800aab0:	755a      	strb	r2, [r3, #21]
 800aab2:	2302      	movs	r3, #2
 800aab4:	e0c9      	b.n	800ac4a <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800aab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aabc:	d104      	bne.n	800aac8 <f_read+0xf4>
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	2201      	movs	r2, #1
 800aac2:	755a      	strb	r2, [r3, #21]
 800aac4:	2301      	movs	r3, #1
 800aac6:	e0c0      	b.n	800ac4a <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aacc:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800aace:	697a      	ldr	r2, [r7, #20]
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	69db      	ldr	r3, [r3, #28]
 800aad4:	4619      	mov	r1, r3
 800aad6:	4610      	mov	r0, r2
 800aad8:	f7fe fbb0 	bl	800923c <clust2sect>
 800aadc:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800aade:	69bb      	ldr	r3, [r7, #24]
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d104      	bne.n	800aaee <f_read+0x11a>
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	2202      	movs	r2, #2
 800aae8:	755a      	strb	r2, [r3, #21]
 800aaea:	2302      	movs	r3, #2
 800aaec:	e0ad      	b.n	800ac4a <f_read+0x276>
			sect += csect;
 800aaee:	69ba      	ldr	r2, [r7, #24]
 800aaf0:	69fb      	ldr	r3, [r7, #28]
 800aaf2:	4413      	add	r3, r2
 800aaf4:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	0a5b      	lsrs	r3, r3, #9
 800aafa:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800aafc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d039      	beq.n	800ab76 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ab02:	69fa      	ldr	r2, [r7, #28]
 800ab04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab06:	4413      	add	r3, r2
 800ab08:	697a      	ldr	r2, [r7, #20]
 800ab0a:	8952      	ldrh	r2, [r2, #10]
 800ab0c:	4293      	cmp	r3, r2
 800ab0e:	d905      	bls.n	800ab1c <f_read+0x148>
					cc = fs->csize - csect;
 800ab10:	697b      	ldr	r3, [r7, #20]
 800ab12:	895b      	ldrh	r3, [r3, #10]
 800ab14:	461a      	mov	r2, r3
 800ab16:	69fb      	ldr	r3, [r7, #28]
 800ab18:	1ad3      	subs	r3, r2, r3
 800ab1a:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ab1c:	697b      	ldr	r3, [r7, #20]
 800ab1e:	7858      	ldrb	r0, [r3, #1]
 800ab20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab22:	69ba      	ldr	r2, [r7, #24]
 800ab24:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ab26:	f7fd ffdd 	bl	8008ae4 <disk_read>
 800ab2a:	4603      	mov	r3, r0
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d004      	beq.n	800ab3a <f_read+0x166>
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	2201      	movs	r2, #1
 800ab34:	755a      	strb	r2, [r3, #21]
 800ab36:	2301      	movs	r3, #1
 800ab38:	e087      	b.n	800ac4a <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	7d1b      	ldrb	r3, [r3, #20]
 800ab3e:	b25b      	sxtb	r3, r3
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	da14      	bge.n	800ab6e <f_read+0x19a>
 800ab44:	68fb      	ldr	r3, [r7, #12]
 800ab46:	6a1a      	ldr	r2, [r3, #32]
 800ab48:	69bb      	ldr	r3, [r7, #24]
 800ab4a:	1ad3      	subs	r3, r2, r3
 800ab4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ab4e:	429a      	cmp	r2, r3
 800ab50:	d90d      	bls.n	800ab6e <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	6a1a      	ldr	r2, [r3, #32]
 800ab56:	69bb      	ldr	r3, [r7, #24]
 800ab58:	1ad3      	subs	r3, r2, r3
 800ab5a:	025b      	lsls	r3, r3, #9
 800ab5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab5e:	18d0      	adds	r0, r2, r3
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	3330      	adds	r3, #48	@ 0x30
 800ab64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ab68:	4619      	mov	r1, r3
 800ab6a:	f7fe f89c 	bl	8008ca6 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800ab6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab70:	025b      	lsls	r3, r3, #9
 800ab72:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800ab74:	e050      	b.n	800ac18 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	6a1b      	ldr	r3, [r3, #32]
 800ab7a:	69ba      	ldr	r2, [r7, #24]
 800ab7c:	429a      	cmp	r2, r3
 800ab7e:	d02e      	beq.n	800abde <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	7d1b      	ldrb	r3, [r3, #20]
 800ab84:	b25b      	sxtb	r3, r3
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	da18      	bge.n	800abbc <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ab8a:	697b      	ldr	r3, [r7, #20]
 800ab8c:	7858      	ldrb	r0, [r3, #1]
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	6a1a      	ldr	r2, [r3, #32]
 800ab98:	2301      	movs	r3, #1
 800ab9a:	f7fd ffc3 	bl	8008b24 <disk_write>
 800ab9e:	4603      	mov	r3, r0
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d004      	beq.n	800abae <f_read+0x1da>
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	2201      	movs	r2, #1
 800aba8:	755a      	strb	r2, [r3, #21]
 800abaa:	2301      	movs	r3, #1
 800abac:	e04d      	b.n	800ac4a <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	7d1b      	ldrb	r3, [r3, #20]
 800abb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800abb6:	b2da      	uxtb	r2, r3
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800abbc:	697b      	ldr	r3, [r7, #20]
 800abbe:	7858      	ldrb	r0, [r3, #1]
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800abc6:	2301      	movs	r3, #1
 800abc8:	69ba      	ldr	r2, [r7, #24]
 800abca:	f7fd ff8b 	bl	8008ae4 <disk_read>
 800abce:	4603      	mov	r3, r0
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d004      	beq.n	800abde <f_read+0x20a>
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	2201      	movs	r2, #1
 800abd8:	755a      	strb	r2, [r3, #21]
 800abda:	2301      	movs	r3, #1
 800abdc:	e035      	b.n	800ac4a <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	69ba      	ldr	r2, [r7, #24]
 800abe2:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	699b      	ldr	r3, [r3, #24]
 800abe8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800abec:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800abf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800abf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	429a      	cmp	r2, r3
 800abf8:	d901      	bls.n	800abfe <f_read+0x22a>
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	699b      	ldr	r3, [r3, #24]
 800ac08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac0c:	4413      	add	r3, r2
 800ac0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac10:	4619      	mov	r1, r3
 800ac12:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ac14:	f7fe f847 	bl	8008ca6 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800ac18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ac1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac1c:	4413      	add	r3, r2
 800ac1e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	699a      	ldr	r2, [r3, #24]
 800ac24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac26:	441a      	add	r2, r3
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	619a      	str	r2, [r3, #24]
 800ac2c:	683b      	ldr	r3, [r7, #0]
 800ac2e:	681a      	ldr	r2, [r3, #0]
 800ac30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac32:	441a      	add	r2, r3
 800ac34:	683b      	ldr	r3, [r7, #0]
 800ac36:	601a      	str	r2, [r3, #0]
 800ac38:	687a      	ldr	r2, [r7, #4]
 800ac3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ac3c:	1ad3      	subs	r3, r2, r3
 800ac3e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	2b00      	cmp	r3, #0
 800ac44:	f47f af01 	bne.w	800aa4a <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800ac48:	2300      	movs	r3, #0
}
 800ac4a:	4618      	mov	r0, r3
 800ac4c:	3738      	adds	r7, #56	@ 0x38
 800ac4e:	46bd      	mov	sp, r7
 800ac50:	bd80      	pop	{r7, pc}

0800ac52 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800ac52:	b580      	push	{r7, lr}
 800ac54:	b08c      	sub	sp, #48	@ 0x30
 800ac56:	af00      	add	r7, sp, #0
 800ac58:	60f8      	str	r0, [r7, #12]
 800ac5a:	60b9      	str	r1, [r7, #8]
 800ac5c:	607a      	str	r2, [r7, #4]
 800ac5e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800ac60:	68bb      	ldr	r3, [r7, #8]
 800ac62:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800ac64:	683b      	ldr	r3, [r7, #0]
 800ac66:	2200      	movs	r2, #0
 800ac68:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	f107 0210 	add.w	r2, r7, #16
 800ac70:	4611      	mov	r1, r2
 800ac72:	4618      	mov	r0, r3
 800ac74:	f7ff fc78 	bl	800a568 <validate>
 800ac78:	4603      	mov	r3, r0
 800ac7a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ac7e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d107      	bne.n	800ac96 <f_write+0x44>
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	7d5b      	ldrb	r3, [r3, #21]
 800ac8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800ac8e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d002      	beq.n	800ac9c <f_write+0x4a>
 800ac96:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ac9a:	e14b      	b.n	800af34 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	7d1b      	ldrb	r3, [r3, #20]
 800aca0:	f003 0302 	and.w	r3, r3, #2
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d101      	bne.n	800acac <f_write+0x5a>
 800aca8:	2307      	movs	r3, #7
 800acaa:	e143      	b.n	800af34 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	699a      	ldr	r2, [r3, #24]
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	441a      	add	r2, r3
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	699b      	ldr	r3, [r3, #24]
 800acb8:	429a      	cmp	r2, r3
 800acba:	f080 812d 	bcs.w	800af18 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	699b      	ldr	r3, [r3, #24]
 800acc2:	43db      	mvns	r3, r3
 800acc4:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800acc6:	e127      	b.n	800af18 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	699b      	ldr	r3, [r3, #24]
 800accc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	f040 80e3 	bne.w	800ae9c <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	699b      	ldr	r3, [r3, #24]
 800acda:	0a5b      	lsrs	r3, r3, #9
 800acdc:	693a      	ldr	r2, [r7, #16]
 800acde:	8952      	ldrh	r2, [r2, #10]
 800ace0:	3a01      	subs	r2, #1
 800ace2:	4013      	ands	r3, r2
 800ace4:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800ace6:	69bb      	ldr	r3, [r7, #24]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d143      	bne.n	800ad74 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	699b      	ldr	r3, [r3, #24]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d10c      	bne.n	800ad0e <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	689b      	ldr	r3, [r3, #8]
 800acf8:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800acfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d11a      	bne.n	800ad36 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	2100      	movs	r1, #0
 800ad04:	4618      	mov	r0, r3
 800ad06:	f7fe fcae 	bl	8009666 <create_chain>
 800ad0a:	62b8      	str	r0, [r7, #40]	@ 0x28
 800ad0c:	e013      	b.n	800ad36 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d007      	beq.n	800ad26 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	699b      	ldr	r3, [r3, #24]
 800ad1a:	4619      	mov	r1, r3
 800ad1c:	68f8      	ldr	r0, [r7, #12]
 800ad1e:	f7fe fd3a 	bl	8009796 <clmt_clust>
 800ad22:	62b8      	str	r0, [r7, #40]	@ 0x28
 800ad24:	e007      	b.n	800ad36 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800ad26:	68fa      	ldr	r2, [r7, #12]
 800ad28:	68fb      	ldr	r3, [r7, #12]
 800ad2a:	69db      	ldr	r3, [r3, #28]
 800ad2c:	4619      	mov	r1, r3
 800ad2e:	4610      	mov	r0, r2
 800ad30:	f7fe fc99 	bl	8009666 <create_chain>
 800ad34:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ad36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	f000 80f2 	beq.w	800af22 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ad3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad40:	2b01      	cmp	r3, #1
 800ad42:	d104      	bne.n	800ad4e <f_write+0xfc>
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	2202      	movs	r2, #2
 800ad48:	755a      	strb	r2, [r3, #21]
 800ad4a:	2302      	movs	r3, #2
 800ad4c:	e0f2      	b.n	800af34 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ad4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad54:	d104      	bne.n	800ad60 <f_write+0x10e>
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	2201      	movs	r2, #1
 800ad5a:	755a      	strb	r2, [r3, #21]
 800ad5c:	2301      	movs	r3, #1
 800ad5e:	e0e9      	b.n	800af34 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad64:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	689b      	ldr	r3, [r3, #8]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d102      	bne.n	800ad74 <f_write+0x122>
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ad72:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	7d1b      	ldrb	r3, [r3, #20]
 800ad78:	b25b      	sxtb	r3, r3
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	da18      	bge.n	800adb0 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ad7e:	693b      	ldr	r3, [r7, #16]
 800ad80:	7858      	ldrb	r0, [r3, #1]
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	6a1a      	ldr	r2, [r3, #32]
 800ad8c:	2301      	movs	r3, #1
 800ad8e:	f7fd fec9 	bl	8008b24 <disk_write>
 800ad92:	4603      	mov	r3, r0
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d004      	beq.n	800ada2 <f_write+0x150>
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	2201      	movs	r2, #1
 800ad9c:	755a      	strb	r2, [r3, #21]
 800ad9e:	2301      	movs	r3, #1
 800ada0:	e0c8      	b.n	800af34 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	7d1b      	ldrb	r3, [r3, #20]
 800ada6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800adaa:	b2da      	uxtb	r2, r3
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800adb0:	693a      	ldr	r2, [r7, #16]
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	69db      	ldr	r3, [r3, #28]
 800adb6:	4619      	mov	r1, r3
 800adb8:	4610      	mov	r0, r2
 800adba:	f7fe fa3f 	bl	800923c <clust2sect>
 800adbe:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800adc0:	697b      	ldr	r3, [r7, #20]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d104      	bne.n	800add0 <f_write+0x17e>
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	2202      	movs	r2, #2
 800adca:	755a      	strb	r2, [r3, #21]
 800adcc:	2302      	movs	r3, #2
 800adce:	e0b1      	b.n	800af34 <f_write+0x2e2>
			sect += csect;
 800add0:	697a      	ldr	r2, [r7, #20]
 800add2:	69bb      	ldr	r3, [r7, #24]
 800add4:	4413      	add	r3, r2
 800add6:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	0a5b      	lsrs	r3, r3, #9
 800addc:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800adde:	6a3b      	ldr	r3, [r7, #32]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d03c      	beq.n	800ae5e <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ade4:	69ba      	ldr	r2, [r7, #24]
 800ade6:	6a3b      	ldr	r3, [r7, #32]
 800ade8:	4413      	add	r3, r2
 800adea:	693a      	ldr	r2, [r7, #16]
 800adec:	8952      	ldrh	r2, [r2, #10]
 800adee:	4293      	cmp	r3, r2
 800adf0:	d905      	bls.n	800adfe <f_write+0x1ac>
					cc = fs->csize - csect;
 800adf2:	693b      	ldr	r3, [r7, #16]
 800adf4:	895b      	ldrh	r3, [r3, #10]
 800adf6:	461a      	mov	r2, r3
 800adf8:	69bb      	ldr	r3, [r7, #24]
 800adfa:	1ad3      	subs	r3, r2, r3
 800adfc:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800adfe:	693b      	ldr	r3, [r7, #16]
 800ae00:	7858      	ldrb	r0, [r3, #1]
 800ae02:	6a3b      	ldr	r3, [r7, #32]
 800ae04:	697a      	ldr	r2, [r7, #20]
 800ae06:	69f9      	ldr	r1, [r7, #28]
 800ae08:	f7fd fe8c 	bl	8008b24 <disk_write>
 800ae0c:	4603      	mov	r3, r0
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d004      	beq.n	800ae1c <f_write+0x1ca>
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	2201      	movs	r2, #1
 800ae16:	755a      	strb	r2, [r3, #21]
 800ae18:	2301      	movs	r3, #1
 800ae1a:	e08b      	b.n	800af34 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	6a1a      	ldr	r2, [r3, #32]
 800ae20:	697b      	ldr	r3, [r7, #20]
 800ae22:	1ad3      	subs	r3, r2, r3
 800ae24:	6a3a      	ldr	r2, [r7, #32]
 800ae26:	429a      	cmp	r2, r3
 800ae28:	d915      	bls.n	800ae56 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	6a1a      	ldr	r2, [r3, #32]
 800ae34:	697b      	ldr	r3, [r7, #20]
 800ae36:	1ad3      	subs	r3, r2, r3
 800ae38:	025b      	lsls	r3, r3, #9
 800ae3a:	69fa      	ldr	r2, [r7, #28]
 800ae3c:	4413      	add	r3, r2
 800ae3e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ae42:	4619      	mov	r1, r3
 800ae44:	f7fd ff2f 	bl	8008ca6 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	7d1b      	ldrb	r3, [r3, #20]
 800ae4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ae50:	b2da      	uxtb	r2, r3
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800ae56:	6a3b      	ldr	r3, [r7, #32]
 800ae58:	025b      	lsls	r3, r3, #9
 800ae5a:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800ae5c:	e03f      	b.n	800aede <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	6a1b      	ldr	r3, [r3, #32]
 800ae62:	697a      	ldr	r2, [r7, #20]
 800ae64:	429a      	cmp	r2, r3
 800ae66:	d016      	beq.n	800ae96 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	699a      	ldr	r2, [r3, #24]
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800ae70:	429a      	cmp	r2, r3
 800ae72:	d210      	bcs.n	800ae96 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800ae74:	693b      	ldr	r3, [r7, #16]
 800ae76:	7858      	ldrb	r0, [r3, #1]
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ae7e:	2301      	movs	r3, #1
 800ae80:	697a      	ldr	r2, [r7, #20]
 800ae82:	f7fd fe2f 	bl	8008ae4 <disk_read>
 800ae86:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d004      	beq.n	800ae96 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	2201      	movs	r2, #1
 800ae90:	755a      	strb	r2, [r3, #21]
 800ae92:	2301      	movs	r3, #1
 800ae94:	e04e      	b.n	800af34 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	697a      	ldr	r2, [r7, #20]
 800ae9a:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	699b      	ldr	r3, [r3, #24]
 800aea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aea4:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800aea8:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800aeaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	429a      	cmp	r2, r3
 800aeb0:	d901      	bls.n	800aeb6 <f_write+0x264>
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	699b      	ldr	r3, [r3, #24]
 800aec0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aec4:	4413      	add	r3, r2
 800aec6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aec8:	69f9      	ldr	r1, [r7, #28]
 800aeca:	4618      	mov	r0, r3
 800aecc:	f7fd feeb 	bl	8008ca6 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	7d1b      	ldrb	r3, [r3, #20]
 800aed4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800aed8:	b2da      	uxtb	r2, r3
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800aede:	69fa      	ldr	r2, [r7, #28]
 800aee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aee2:	4413      	add	r3, r2
 800aee4:	61fb      	str	r3, [r7, #28]
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	699a      	ldr	r2, [r3, #24]
 800aeea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeec:	441a      	add	r2, r3
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	619a      	str	r2, [r3, #24]
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	68da      	ldr	r2, [r3, #12]
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	699b      	ldr	r3, [r3, #24]
 800aefa:	429a      	cmp	r2, r3
 800aefc:	bf38      	it	cc
 800aefe:	461a      	movcc	r2, r3
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	60da      	str	r2, [r3, #12]
 800af04:	683b      	ldr	r3, [r7, #0]
 800af06:	681a      	ldr	r2, [r3, #0]
 800af08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af0a:	441a      	add	r2, r3
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	601a      	str	r2, [r3, #0]
 800af10:	687a      	ldr	r2, [r7, #4]
 800af12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af14:	1ad3      	subs	r3, r2, r3
 800af16:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	f47f aed4 	bne.w	800acc8 <f_write+0x76>
 800af20:	e000      	b.n	800af24 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800af22:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	7d1b      	ldrb	r3, [r3, #20]
 800af28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800af2c:	b2da      	uxtb	r2, r3
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800af32:	2300      	movs	r3, #0
}
 800af34:	4618      	mov	r0, r3
 800af36:	3730      	adds	r7, #48	@ 0x30
 800af38:	46bd      	mov	sp, r7
 800af3a:	bd80      	pop	{r7, pc}

0800af3c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800af3c:	b580      	push	{r7, lr}
 800af3e:	b086      	sub	sp, #24
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	f107 0208 	add.w	r2, r7, #8
 800af4a:	4611      	mov	r1, r2
 800af4c:	4618      	mov	r0, r3
 800af4e:	f7ff fb0b 	bl	800a568 <validate>
 800af52:	4603      	mov	r3, r0
 800af54:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800af56:	7dfb      	ldrb	r3, [r7, #23]
 800af58:	2b00      	cmp	r3, #0
 800af5a:	d168      	bne.n	800b02e <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	7d1b      	ldrb	r3, [r3, #20]
 800af60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af64:	2b00      	cmp	r3, #0
 800af66:	d062      	beq.n	800b02e <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	7d1b      	ldrb	r3, [r3, #20]
 800af6c:	b25b      	sxtb	r3, r3
 800af6e:	2b00      	cmp	r3, #0
 800af70:	da15      	bge.n	800af9e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800af72:	68bb      	ldr	r3, [r7, #8]
 800af74:	7858      	ldrb	r0, [r3, #1]
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	6a1a      	ldr	r2, [r3, #32]
 800af80:	2301      	movs	r3, #1
 800af82:	f7fd fdcf 	bl	8008b24 <disk_write>
 800af86:	4603      	mov	r3, r0
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d001      	beq.n	800af90 <f_sync+0x54>
 800af8c:	2301      	movs	r3, #1
 800af8e:	e04f      	b.n	800b030 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	7d1b      	ldrb	r3, [r3, #20]
 800af94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800af98:	b2da      	uxtb	r2, r3
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800af9e:	f7fd f823 	bl	8007fe8 <get_fattime>
 800afa2:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800afa4:	68ba      	ldr	r2, [r7, #8]
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afaa:	4619      	mov	r1, r3
 800afac:	4610      	mov	r0, r2
 800afae:	f7fe f8a9 	bl	8009104 <move_window>
 800afb2:	4603      	mov	r3, r0
 800afb4:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800afb6:	7dfb      	ldrb	r3, [r7, #23]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d138      	bne.n	800b02e <f_sync+0xf2>
					dir = fp->dir_ptr;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800afc0:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	330b      	adds	r3, #11
 800afc6:	781a      	ldrb	r2, [r3, #0]
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	330b      	adds	r3, #11
 800afcc:	f042 0220 	orr.w	r2, r2, #32
 800afd0:	b2d2      	uxtb	r2, r2
 800afd2:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	6818      	ldr	r0, [r3, #0]
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	689b      	ldr	r3, [r3, #8]
 800afdc:	461a      	mov	r2, r3
 800afde:	68f9      	ldr	r1, [r7, #12]
 800afe0:	f7fe fdb3 	bl	8009b4a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	f103 021c 	add.w	r2, r3, #28
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	68db      	ldr	r3, [r3, #12]
 800afee:	4619      	mov	r1, r3
 800aff0:	4610      	mov	r0, r2
 800aff2:	f7fd fe2c 	bl	8008c4e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	3316      	adds	r3, #22
 800affa:	6939      	ldr	r1, [r7, #16]
 800affc:	4618      	mov	r0, r3
 800affe:	f7fd fe26 	bl	8008c4e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	3312      	adds	r3, #18
 800b006:	2100      	movs	r1, #0
 800b008:	4618      	mov	r0, r3
 800b00a:	f7fd fe05 	bl	8008c18 <st_word>
					fs->wflag = 1;
 800b00e:	68bb      	ldr	r3, [r7, #8]
 800b010:	2201      	movs	r2, #1
 800b012:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800b014:	68bb      	ldr	r3, [r7, #8]
 800b016:	4618      	mov	r0, r3
 800b018:	f7fe f8a2 	bl	8009160 <sync_fs>
 800b01c:	4603      	mov	r3, r0
 800b01e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	7d1b      	ldrb	r3, [r3, #20]
 800b024:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b028:	b2da      	uxtb	r2, r3
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800b02e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b030:	4618      	mov	r0, r3
 800b032:	3718      	adds	r7, #24
 800b034:	46bd      	mov	sp, r7
 800b036:	bd80      	pop	{r7, pc}

0800b038 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b084      	sub	sp, #16
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800b040:	6878      	ldr	r0, [r7, #4]
 800b042:	f7ff ff7b 	bl	800af3c <f_sync>
 800b046:	4603      	mov	r3, r0
 800b048:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800b04a:	7bfb      	ldrb	r3, [r7, #15]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d118      	bne.n	800b082 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f107 0208 	add.w	r2, r7, #8
 800b056:	4611      	mov	r1, r2
 800b058:	4618      	mov	r0, r3
 800b05a:	f7ff fa85 	bl	800a568 <validate>
 800b05e:	4603      	mov	r3, r0
 800b060:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b062:	7bfb      	ldrb	r3, [r7, #15]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d10c      	bne.n	800b082 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	691b      	ldr	r3, [r3, #16]
 800b06c:	4618      	mov	r0, r3
 800b06e:	f7fd ffa5 	bl	8008fbc <dec_lock>
 800b072:	4603      	mov	r3, r0
 800b074:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800b076:	7bfb      	ldrb	r3, [r7, #15]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d102      	bne.n	800b082 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	2200      	movs	r2, #0
 800b080:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800b082:	7bfb      	ldrb	r3, [r7, #15]
}
 800b084:	4618      	mov	r0, r3
 800b086:	3710      	adds	r7, #16
 800b088:	46bd      	mov	sp, r7
 800b08a:	bd80      	pop	{r7, pc}

0800b08c <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b092      	sub	sp, #72	@ 0x48
 800b090:	af00      	add	r7, sp, #0
 800b092:	60f8      	str	r0, [r7, #12]
 800b094:	60b9      	str	r1, [r7, #8]
 800b096:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800b098:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800b09c:	f107 030c 	add.w	r3, r7, #12
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	f7ff f814 	bl	800a0d0 <find_volume>
 800b0a8:	4603      	mov	r3, r0
 800b0aa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 800b0ae:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	f040 8099 	bne.w	800b1ea <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800b0b8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800b0be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0c0:	691a      	ldr	r2, [r3, #16]
 800b0c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0c4:	695b      	ldr	r3, [r3, #20]
 800b0c6:	3b02      	subs	r3, #2
 800b0c8:	429a      	cmp	r2, r3
 800b0ca:	d804      	bhi.n	800b0d6 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800b0cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0ce:	691a      	ldr	r2, [r3, #16]
 800b0d0:	68bb      	ldr	r3, [r7, #8]
 800b0d2:	601a      	str	r2, [r3, #0]
 800b0d4:	e089      	b.n	800b1ea <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800b0da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0dc:	781b      	ldrb	r3, [r3, #0]
 800b0de:	2b01      	cmp	r3, #1
 800b0e0:	d128      	bne.n	800b134 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800b0e2:	2302      	movs	r3, #2
 800b0e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b0e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b0e8:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800b0ea:	f107 0314 	add.w	r3, r7, #20
 800b0ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f7fe f8c2 	bl	800927a <get_fat>
 800b0f6:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800b0f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b0fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0fe:	d103      	bne.n	800b108 <f_getfree+0x7c>
 800b100:	2301      	movs	r3, #1
 800b102:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b106:	e063      	b.n	800b1d0 <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800b108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b10a:	2b01      	cmp	r3, #1
 800b10c:	d103      	bne.n	800b116 <f_getfree+0x8a>
 800b10e:	2302      	movs	r3, #2
 800b110:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800b114:	e05c      	b.n	800b1d0 <f_getfree+0x144>
					if (stat == 0) nfree++;
 800b116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d102      	bne.n	800b122 <f_getfree+0x96>
 800b11c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b11e:	3301      	adds	r3, #1
 800b120:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 800b122:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b124:	3301      	adds	r3, #1
 800b126:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b128:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b12a:	695b      	ldr	r3, [r3, #20]
 800b12c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b12e:	429a      	cmp	r2, r3
 800b130:	d3db      	bcc.n	800b0ea <f_getfree+0x5e>
 800b132:	e04d      	b.n	800b1d0 <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800b134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b136:	695b      	ldr	r3, [r3, #20]
 800b138:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b13a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b13c:	6a1b      	ldr	r3, [r3, #32]
 800b13e:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 800b140:	2300      	movs	r3, #0
 800b142:	637b      	str	r3, [r7, #52]	@ 0x34
 800b144:	2300      	movs	r3, #0
 800b146:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 800b148:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d113      	bne.n	800b176 <f_getfree+0xea>
							res = move_window(fs, sect++);
 800b14e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b150:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b152:	1c5a      	adds	r2, r3, #1
 800b154:	63ba      	str	r2, [r7, #56]	@ 0x38
 800b156:	4619      	mov	r1, r3
 800b158:	f7fd ffd4 	bl	8009104 <move_window>
 800b15c:	4603      	mov	r3, r0
 800b15e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 800b162:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800b166:	2b00      	cmp	r3, #0
 800b168:	d131      	bne.n	800b1ce <f_getfree+0x142>
							p = fs->win;
 800b16a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b16c:	3330      	adds	r3, #48	@ 0x30
 800b16e:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 800b170:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b174:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800b176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b178:	781b      	ldrb	r3, [r3, #0]
 800b17a:	2b02      	cmp	r3, #2
 800b17c:	d10f      	bne.n	800b19e <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800b17e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b180:	f7fd fd0e 	bl	8008ba0 <ld_word>
 800b184:	4603      	mov	r3, r0
 800b186:	2b00      	cmp	r3, #0
 800b188:	d102      	bne.n	800b190 <f_getfree+0x104>
 800b18a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b18c:	3301      	adds	r3, #1
 800b18e:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 800b190:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b192:	3302      	adds	r3, #2
 800b194:	633b      	str	r3, [r7, #48]	@ 0x30
 800b196:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b198:	3b02      	subs	r3, #2
 800b19a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b19c:	e010      	b.n	800b1c0 <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800b19e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800b1a0:	f7fd fd17 	bl	8008bd2 <ld_dword>
 800b1a4:	4603      	mov	r3, r0
 800b1a6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d102      	bne.n	800b1b4 <f_getfree+0x128>
 800b1ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b1b0:	3301      	adds	r3, #1
 800b1b2:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 800b1b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1b6:	3304      	adds	r3, #4
 800b1b8:	633b      	str	r3, [r7, #48]	@ 0x30
 800b1ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1bc:	3b04      	subs	r3, #4
 800b1be:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 800b1c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1c2:	3b01      	subs	r3, #1
 800b1c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b1c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d1bd      	bne.n	800b148 <f_getfree+0xbc>
 800b1cc:	e000      	b.n	800b1d0 <f_getfree+0x144>
							if (res != FR_OK) break;
 800b1ce:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800b1d0:	68bb      	ldr	r3, [r7, #8]
 800b1d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b1d4:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800b1d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b1da:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800b1dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1de:	791a      	ldrb	r2, [r3, #4]
 800b1e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1e2:	f042 0201 	orr.w	r2, r2, #1
 800b1e6:	b2d2      	uxtb	r2, r2
 800b1e8:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800b1ea:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	3748      	adds	r7, #72	@ 0x48
 800b1f2:	46bd      	mov	sp, r7
 800b1f4:	bd80      	pop	{r7, pc}

0800b1f6 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800b1f6:	b580      	push	{r7, lr}
 800b1f8:	b09e      	sub	sp, #120	@ 0x78
 800b1fa:	af00      	add	r7, sp, #0
 800b1fc:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 800b1fe:	2300      	movs	r3, #0
 800b200:	673b      	str	r3, [r7, #112]	@ 0x70
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800b202:	f107 010c 	add.w	r1, r7, #12
 800b206:	1d3b      	adds	r3, r7, #4
 800b208:	2202      	movs	r2, #2
 800b20a:	4618      	mov	r0, r3
 800b20c:	f7fe ff60 	bl	800a0d0 <find_volume>
 800b210:	4603      	mov	r3, r0
 800b212:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	dj.obj.fs = fs;
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	643b      	str	r3, [r7, #64]	@ 0x40
	if (res == FR_OK) {
 800b21a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800b21e:	2b00      	cmp	r3, #0
 800b220:	f040 808e 	bne.w	800b340 <f_unlink+0x14a>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);		/* Follow the file path */
 800b224:	687a      	ldr	r2, [r7, #4]
 800b226:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800b22a:	4611      	mov	r1, r2
 800b22c:	4618      	mov	r0, r3
 800b22e:	f7fe fe43 	bl	8009eb8 <follow_path>
 800b232:	4603      	mov	r3, r0
 800b234:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 800b238:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d108      	bne.n	800b252 <f_unlink+0x5c>
 800b240:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800b244:	2102      	movs	r1, #2
 800b246:	4618      	mov	r0, r3
 800b248:	f7fd fdac 	bl	8008da4 <chk_lock>
 800b24c:	4603      	mov	r3, r0
 800b24e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800b252:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800b256:	2b00      	cmp	r3, #0
 800b258:	d172      	bne.n	800b340 <f_unlink+0x14a>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800b25a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800b25e:	b25b      	sxtb	r3, r3
 800b260:	2b00      	cmp	r3, #0
 800b262:	da03      	bge.n	800b26c <f_unlink+0x76>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800b264:	2306      	movs	r3, #6
 800b266:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800b26a:	e008      	b.n	800b27e <f_unlink+0x88>
			} else {
				if (dj.obj.attr & AM_RDO) {
 800b26c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800b270:	f003 0301 	and.w	r3, r3, #1
 800b274:	2b00      	cmp	r3, #0
 800b276:	d002      	beq.n	800b27e <f_unlink+0x88>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800b278:	2307      	movs	r3, #7
 800b27a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
				}
			}
			if (res == FR_OK) {
 800b27e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800b282:	2b00      	cmp	r3, #0
 800b284:	d134      	bne.n	800b2f0 <f_unlink+0xfa>
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b28a:	4611      	mov	r1, r2
 800b28c:	4618      	mov	r0, r3
 800b28e:	f7fe fc3d 	bl	8009b0c <ld_clust>
 800b292:	6738      	str	r0, [r7, #112]	@ 0x70
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 800b294:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800b298:	f003 0310 	and.w	r3, r3, #16
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d027      	beq.n	800b2f0 <f_unlink+0xfa>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	613b      	str	r3, [r7, #16]
						sdj.obj.sclust = dclst;
 800b2a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b2a6:	61bb      	str	r3, [r7, #24]
						if (fs->fs_type == FS_EXFAT) {
							sdj.obj.objsize = obj.objsize;
							sdj.obj.stat = obj.stat;
						}
#endif
						res = dir_sdi(&sdj, 0);
 800b2a8:	f107 0310 	add.w	r3, r7, #16
 800b2ac:	2100      	movs	r1, #0
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f7fe faa5 	bl	80097fe <dir_sdi>
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
						if (res == FR_OK) {
 800b2ba:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d116      	bne.n	800b2f0 <f_unlink+0xfa>
							res = dir_read(&sdj, 0);			/* Read an item */
 800b2c2:	f107 0310 	add.w	r3, r7, #16
 800b2c6:	2100      	movs	r1, #0
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	f7fe fc5e 	bl	8009b8a <dir_read>
 800b2ce:	4603      	mov	r3, r0
 800b2d0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800b2d4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d102      	bne.n	800b2e2 <f_unlink+0xec>
 800b2dc:	2307      	movs	r3, #7
 800b2de:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800b2e2:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800b2e6:	2b04      	cmp	r3, #4
 800b2e8:	d102      	bne.n	800b2f0 <f_unlink+0xfa>
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
						}
					}
				}
			}
			if (res == FR_OK) {
 800b2f0:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800b2f4:	2b00      	cmp	r3, #0
 800b2f6:	d123      	bne.n	800b340 <f_unlink+0x14a>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800b2f8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800b2fc:	4618      	mov	r0, r3
 800b2fe:	f7fe fd28 	bl	8009d52 <dir_remove>
 800b302:	4603      	mov	r3, r0
 800b304:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 800b308:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d10c      	bne.n	800b32a <f_unlink+0x134>
 800b310:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b312:	2b00      	cmp	r3, #0
 800b314:	d009      	beq.n	800b32a <f_unlink+0x134>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
#else
					res = remove_chain(&dj.obj, dclst, 0);
 800b316:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800b31a:	2200      	movs	r2, #0
 800b31c:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800b31e:	4618      	mov	r0, r3
 800b320:	f7fe f93c 	bl	800959c <remove_chain>
 800b324:	4603      	mov	r3, r0
 800b326:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 800b32a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d106      	bne.n	800b340 <f_unlink+0x14a>
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	4618      	mov	r0, r3
 800b336:	f7fd ff13 	bl	8009160 <sync_fs>
 800b33a:	4603      	mov	r3, r0
 800b33c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800b340:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800b344:	4618      	mov	r0, r3
 800b346:	3778      	adds	r7, #120	@ 0x78
 800b348:	46bd      	mov	sp, r7
 800b34a:	bd80      	pop	{r7, pc}

0800b34c <f_rename>:

FRESULT f_rename (
	const TCHAR* path_old,	/* Pointer to the object name to be renamed */
	const TCHAR* path_new	/* Pointer to the new name */
)
{
 800b34c:	b590      	push	{r4, r7, lr}
 800b34e:	b0a5      	sub	sp, #148	@ 0x94
 800b350:	af00      	add	r7, sp, #0
 800b352:	6078      	str	r0, [r7, #4]
 800b354:	6039      	str	r1, [r7, #0]
	BYTE buf[_FS_EXFAT ? SZDIRE * 2 : 24], *dir;
	DWORD dw;
	DEF_NAMBUF


	get_ldnumber(&path_new);						/* Snip drive number of new name off */
 800b356:	463b      	mov	r3, r7
 800b358:	4618      	mov	r0, r3
 800b35a:	f7fe fe1e 	bl	8009f9a <get_ldnumber>
	res = find_volume(&path_old, &fs, FA_WRITE);	/* Get logical drive of the old object */
 800b35e:	f107 0120 	add.w	r1, r7, #32
 800b362:	1d3b      	adds	r3, r7, #4
 800b364:	2202      	movs	r2, #2
 800b366:	4618      	mov	r0, r3
 800b368:	f7fe feb2 	bl	800a0d0 <find_volume>
 800b36c:	4603      	mov	r3, r0
 800b36e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
	if (res == FR_OK) {
 800b372:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800b376:	2b00      	cmp	r3, #0
 800b378:	f040 80db 	bne.w	800b532 <f_rename+0x1e6>
		djo.obj.fs = fs;
 800b37c:	6a3b      	ldr	r3, [r7, #32]
 800b37e:	657b      	str	r3, [r7, #84]	@ 0x54
		INIT_NAMBUF(fs);
		res = follow_path(&djo, path_old);		/* Check old object */
 800b380:	687a      	ldr	r2, [r7, #4]
 800b382:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800b386:	4611      	mov	r1, r2
 800b388:	4618      	mov	r0, r3
 800b38a:	f7fe fd95 	bl	8009eb8 <follow_path>
 800b38e:	4603      	mov	r3, r0
 800b390:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
		if (res == FR_OK && (djo.fn[NSFLAG] & (NS_DOT | NS_NONAME))) res = FR_INVALID_NAME;	/* Check validity of name */
 800b394:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d108      	bne.n	800b3ae <f_rename+0x62>
 800b39c:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 800b3a0:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d002      	beq.n	800b3ae <f_rename+0x62>
 800b3a8:	2306      	movs	r3, #6
 800b3aa:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
#if _FS_LOCK != 0
		if (res == FR_OK) {
 800b3ae:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d108      	bne.n	800b3c8 <f_rename+0x7c>
			res = chk_lock(&djo, 2);
 800b3b6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800b3ba:	2102      	movs	r1, #2
 800b3bc:	4618      	mov	r0, r3
 800b3be:	f7fd fcf1 	bl	8008da4 <chk_lock>
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
		}
#endif
		if (res == FR_OK) {						/* Object to be renamed is found */
 800b3c8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	f040 80b0 	bne.w	800b532 <f_rename+0x1e6>
					}
				}
			} else
#endif
			{	/* At FAT12/FAT16/FAT32 */
				mem_cpy(buf, djo.dir + DIR_Attr, 21);	/* Save information about the object except name */
 800b3d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b3d4:	f103 010b 	add.w	r1, r3, #11
 800b3d8:	f107 0308 	add.w	r3, r7, #8
 800b3dc:	2215      	movs	r2, #21
 800b3de:	4618      	mov	r0, r3
 800b3e0:	f7fd fc61 	bl	8008ca6 <mem_cpy>
				mem_cpy(&djn, &djo, sizeof (DIR));		/* Duplicate the directory object */
 800b3e4:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 800b3e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b3ec:	2230      	movs	r2, #48	@ 0x30
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	f7fd fc59 	bl	8008ca6 <mem_cpy>
				res = follow_path(&djn, path_new);		/* Make sure if new object name is not in use */
 800b3f4:	683a      	ldr	r2, [r7, #0]
 800b3f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b3fa:	4611      	mov	r1, r2
 800b3fc:	4618      	mov	r0, r3
 800b3fe:	f7fe fd5b 	bl	8009eb8 <follow_path>
 800b402:	4603      	mov	r3, r0
 800b404:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
				if (res == FR_OK) {						/* Is new name already in use by any other object? */
 800b408:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d10c      	bne.n	800b42a <f_rename+0xde>
					res = (djn.obj.sclust == djo.obj.sclust && djn.dptr == djo.dptr) ? FR_NO_FILE : FR_EXIST;
 800b410:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b412:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b414:	429a      	cmp	r2, r3
 800b416:	d105      	bne.n	800b424 <f_rename+0xd8>
 800b418:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b41a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b41c:	429a      	cmp	r2, r3
 800b41e:	d101      	bne.n	800b424 <f_rename+0xd8>
 800b420:	2304      	movs	r3, #4
 800b422:	e000      	b.n	800b426 <f_rename+0xda>
 800b424:	2308      	movs	r3, #8
 800b426:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
				}
				if (res == FR_NO_FILE) { 				/* It is a valid path and no name collision */
 800b42a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800b42e:	2b04      	cmp	r3, #4
 800b430:	d168      	bne.n	800b504 <f_rename+0x1b8>
					res = dir_register(&djn);			/* Register the new entry */
 800b432:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b436:	4618      	mov	r0, r3
 800b438:	f7fe fc59 	bl	8009cee <dir_register>
 800b43c:	4603      	mov	r3, r0
 800b43e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
					if (res == FR_OK) {
 800b442:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800b446:	2b00      	cmp	r3, #0
 800b448:	d15c      	bne.n	800b504 <f_rename+0x1b8>
						dir = djn.dir;					/* Copy information about object except name */
 800b44a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b44c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
						mem_cpy(dir + 13, buf + 2, 19);
 800b450:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b454:	f103 000d 	add.w	r0, r3, #13
 800b458:	f107 0308 	add.w	r3, r7, #8
 800b45c:	3302      	adds	r3, #2
 800b45e:	2213      	movs	r2, #19
 800b460:	4619      	mov	r1, r3
 800b462:	f7fd fc20 	bl	8008ca6 <mem_cpy>
						dir[DIR_Attr] = buf[0] | AM_ARC;
 800b466:	7a3a      	ldrb	r2, [r7, #8]
 800b468:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b46c:	330b      	adds	r3, #11
 800b46e:	f042 0220 	orr.w	r2, r2, #32
 800b472:	b2d2      	uxtb	r2, r2
 800b474:	701a      	strb	r2, [r3, #0]
						fs->wflag = 1;
 800b476:	6a3b      	ldr	r3, [r7, #32]
 800b478:	2201      	movs	r2, #1
 800b47a:	70da      	strb	r2, [r3, #3]
						if ((dir[DIR_Attr] & AM_DIR) && djo.obj.sclust != djn.obj.sclust) {	/* Update .. entry in the sub-directory if needed */
 800b47c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b480:	330b      	adds	r3, #11
 800b482:	781b      	ldrb	r3, [r3, #0]
 800b484:	f003 0310 	and.w	r3, r3, #16
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d03b      	beq.n	800b504 <f_rename+0x1b8>
 800b48c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b48e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b490:	429a      	cmp	r2, r3
 800b492:	d037      	beq.n	800b504 <f_rename+0x1b8>
							dw = clust2sect(fs, ld_clust(fs, dir));
 800b494:	6a3c      	ldr	r4, [r7, #32]
 800b496:	6a3b      	ldr	r3, [r7, #32]
 800b498:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800b49c:	4618      	mov	r0, r3
 800b49e:	f7fe fb35 	bl	8009b0c <ld_clust>
 800b4a2:	4603      	mov	r3, r0
 800b4a4:	4619      	mov	r1, r3
 800b4a6:	4620      	mov	r0, r4
 800b4a8:	f7fd fec8 	bl	800923c <clust2sect>
 800b4ac:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
							if (!dw) {
 800b4b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	d103      	bne.n	800b4c0 <f_rename+0x174>
								res = FR_INT_ERR;
 800b4b8:	2302      	movs	r3, #2
 800b4ba:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 800b4be:	e021      	b.n	800b504 <f_rename+0x1b8>
							} else {
/* Start of critical section where an interruption can cause a cross-link */
								res = move_window(fs, dw);
 800b4c0:	6a3b      	ldr	r3, [r7, #32]
 800b4c2:	f8d7 1084 	ldr.w	r1, [r7, #132]	@ 0x84
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	f7fd fe1c 	bl	8009104 <move_window>
 800b4cc:	4603      	mov	r3, r0
 800b4ce:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
								dir = fs->win + SZDIRE * 1;	/* Ptr to .. entry */
 800b4d2:	6a3b      	ldr	r3, [r7, #32]
 800b4d4:	3330      	adds	r3, #48	@ 0x30
 800b4d6:	3320      	adds	r3, #32
 800b4d8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
								if (res == FR_OK && dir[1] == '.') {
 800b4dc:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d10f      	bne.n	800b504 <f_rename+0x1b8>
 800b4e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b4e8:	3301      	adds	r3, #1
 800b4ea:	781b      	ldrb	r3, [r3, #0]
 800b4ec:	2b2e      	cmp	r3, #46	@ 0x2e
 800b4ee:	d109      	bne.n	800b504 <f_rename+0x1b8>
									st_clust(fs, dir, djn.obj.sclust);
 800b4f0:	6a3b      	ldr	r3, [r7, #32]
 800b4f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b4f4:	f8d7 1088 	ldr.w	r1, [r7, #136]	@ 0x88
 800b4f8:	4618      	mov	r0, r3
 800b4fa:	f7fe fb26 	bl	8009b4a <st_clust>
									fs->wflag = 1;
 800b4fe:	6a3b      	ldr	r3, [r7, #32]
 800b500:	2201      	movs	r2, #1
 800b502:	70da      	strb	r2, [r3, #3]
							}
						}
					}
				}
			}
			if (res == FR_OK) {
 800b504:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d112      	bne.n	800b532 <f_rename+0x1e6>
				res = dir_remove(&djo);		/* Remove old entry */
 800b50c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800b510:	4618      	mov	r0, r3
 800b512:	f7fe fc1e 	bl	8009d52 <dir_remove>
 800b516:	4603      	mov	r3, r0
 800b518:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
				if (res == FR_OK) {
 800b51c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800b520:	2b00      	cmp	r3, #0
 800b522:	d106      	bne.n	800b532 <f_rename+0x1e6>
					res = sync_fs(fs);
 800b524:	6a3b      	ldr	r3, [r7, #32]
 800b526:	4618      	mov	r0, r3
 800b528:	f7fd fe1a 	bl	8009160 <sync_fs>
 800b52c:	4603      	mov	r3, r0
 800b52e:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
/* End of the critical section */
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800b532:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 800b536:	4618      	mov	r0, r3
 800b538:	3794      	adds	r7, #148	@ 0x94
 800b53a:	46bd      	mov	sp, r7
 800b53c:	bd90      	pop	{r4, r7, pc}

0800b53e <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 800b53e:	b580      	push	{r7, lr}
 800b540:	b088      	sub	sp, #32
 800b542:	af00      	add	r7, sp, #0
 800b544:	60f8      	str	r0, [r7, #12]
 800b546:	60b9      	str	r1, [r7, #8]
 800b548:	607a      	str	r2, [r7, #4]
	int n = 0;
 800b54a:	2300      	movs	r3, #0
 800b54c:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800b552:	e01c      	b.n	800b58e <f_gets+0x50>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 800b554:	f107 0310 	add.w	r3, r7, #16
 800b558:	f107 0114 	add.w	r1, r7, #20
 800b55c:	2201      	movs	r2, #1
 800b55e:	6878      	ldr	r0, [r7, #4]
 800b560:	f7ff fa38 	bl	800a9d4 <f_read>
		if (rc != 1) break;
 800b564:	693b      	ldr	r3, [r7, #16]
 800b566:	2b01      	cmp	r3, #1
 800b568:	d117      	bne.n	800b59a <f_gets+0x5c>
		c = s[0];
 800b56a:	7d3b      	ldrb	r3, [r7, #20]
 800b56c:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800b56e:	7dfb      	ldrb	r3, [r7, #23]
 800b570:	2b0d      	cmp	r3, #13
 800b572:	d00b      	beq.n	800b58c <f_gets+0x4e>
		*p++ = c;
 800b574:	69bb      	ldr	r3, [r7, #24]
 800b576:	1c5a      	adds	r2, r3, #1
 800b578:	61ba      	str	r2, [r7, #24]
 800b57a:	7dfa      	ldrb	r2, [r7, #23]
 800b57c:	701a      	strb	r2, [r3, #0]
		n++;
 800b57e:	69fb      	ldr	r3, [r7, #28]
 800b580:	3301      	adds	r3, #1
 800b582:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 800b584:	7dfb      	ldrb	r3, [r7, #23]
 800b586:	2b0a      	cmp	r3, #10
 800b588:	d009      	beq.n	800b59e <f_gets+0x60>
 800b58a:	e000      	b.n	800b58e <f_gets+0x50>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800b58c:	bf00      	nop
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800b58e:	68bb      	ldr	r3, [r7, #8]
 800b590:	3b01      	subs	r3, #1
 800b592:	69fa      	ldr	r2, [r7, #28]
 800b594:	429a      	cmp	r2, r3
 800b596:	dbdd      	blt.n	800b554 <f_gets+0x16>
 800b598:	e002      	b.n	800b5a0 <f_gets+0x62>
		if (rc != 1) break;
 800b59a:	bf00      	nop
 800b59c:	e000      	b.n	800b5a0 <f_gets+0x62>
		if (c == '\n') break;		/* Break on EOL */
 800b59e:	bf00      	nop
	}
	*p = 0;
 800b5a0:	69bb      	ldr	r3, [r7, #24]
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 800b5a6:	69fb      	ldr	r3, [r7, #28]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d001      	beq.n	800b5b0 <f_gets+0x72>
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	e000      	b.n	800b5b2 <f_gets+0x74>
 800b5b0:	2300      	movs	r3, #0
}
 800b5b2:	4618      	mov	r0, r3
 800b5b4:	3720      	adds	r7, #32
 800b5b6:	46bd      	mov	sp, r7
 800b5b8:	bd80      	pop	{r7, pc}
	...

0800b5bc <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800b5bc:	b480      	push	{r7}
 800b5be:	b087      	sub	sp, #28
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	60f8      	str	r0, [r7, #12]
 800b5c4:	60b9      	str	r1, [r7, #8]
 800b5c6:	4613      	mov	r3, r2
 800b5c8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800b5ca:	2301      	movs	r3, #1
 800b5cc:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800b5d2:	4b1f      	ldr	r3, [pc, #124]	@ (800b650 <FATFS_LinkDriverEx+0x94>)
 800b5d4:	7a5b      	ldrb	r3, [r3, #9]
 800b5d6:	b2db      	uxtb	r3, r3
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	d131      	bne.n	800b640 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800b5dc:	4b1c      	ldr	r3, [pc, #112]	@ (800b650 <FATFS_LinkDriverEx+0x94>)
 800b5de:	7a5b      	ldrb	r3, [r3, #9]
 800b5e0:	b2db      	uxtb	r3, r3
 800b5e2:	461a      	mov	r2, r3
 800b5e4:	4b1a      	ldr	r3, [pc, #104]	@ (800b650 <FATFS_LinkDriverEx+0x94>)
 800b5e6:	2100      	movs	r1, #0
 800b5e8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800b5ea:	4b19      	ldr	r3, [pc, #100]	@ (800b650 <FATFS_LinkDriverEx+0x94>)
 800b5ec:	7a5b      	ldrb	r3, [r3, #9]
 800b5ee:	b2db      	uxtb	r3, r3
 800b5f0:	4a17      	ldr	r2, [pc, #92]	@ (800b650 <FATFS_LinkDriverEx+0x94>)
 800b5f2:	009b      	lsls	r3, r3, #2
 800b5f4:	4413      	add	r3, r2
 800b5f6:	68fa      	ldr	r2, [r7, #12]
 800b5f8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800b5fa:	4b15      	ldr	r3, [pc, #84]	@ (800b650 <FATFS_LinkDriverEx+0x94>)
 800b5fc:	7a5b      	ldrb	r3, [r3, #9]
 800b5fe:	b2db      	uxtb	r3, r3
 800b600:	461a      	mov	r2, r3
 800b602:	4b13      	ldr	r3, [pc, #76]	@ (800b650 <FATFS_LinkDriverEx+0x94>)
 800b604:	4413      	add	r3, r2
 800b606:	79fa      	ldrb	r2, [r7, #7]
 800b608:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800b60a:	4b11      	ldr	r3, [pc, #68]	@ (800b650 <FATFS_LinkDriverEx+0x94>)
 800b60c:	7a5b      	ldrb	r3, [r3, #9]
 800b60e:	b2db      	uxtb	r3, r3
 800b610:	1c5a      	adds	r2, r3, #1
 800b612:	b2d1      	uxtb	r1, r2
 800b614:	4a0e      	ldr	r2, [pc, #56]	@ (800b650 <FATFS_LinkDriverEx+0x94>)
 800b616:	7251      	strb	r1, [r2, #9]
 800b618:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800b61a:	7dbb      	ldrb	r3, [r7, #22]
 800b61c:	3330      	adds	r3, #48	@ 0x30
 800b61e:	b2da      	uxtb	r2, r3
 800b620:	68bb      	ldr	r3, [r7, #8]
 800b622:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	3301      	adds	r3, #1
 800b628:	223a      	movs	r2, #58	@ 0x3a
 800b62a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	3302      	adds	r3, #2
 800b630:	222f      	movs	r2, #47	@ 0x2f
 800b632:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800b634:	68bb      	ldr	r3, [r7, #8]
 800b636:	3303      	adds	r3, #3
 800b638:	2200      	movs	r2, #0
 800b63a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800b63c:	2300      	movs	r3, #0
 800b63e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800b640:	7dfb      	ldrb	r3, [r7, #23]
}
 800b642:	4618      	mov	r0, r3
 800b644:	371c      	adds	r7, #28
 800b646:	46bd      	mov	sp, r7
 800b648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64c:	4770      	bx	lr
 800b64e:	bf00      	nop
 800b650:	20001060 	.word	0x20001060

0800b654 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b082      	sub	sp, #8
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
 800b65c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800b65e:	2200      	movs	r2, #0
 800b660:	6839      	ldr	r1, [r7, #0]
 800b662:	6878      	ldr	r0, [r7, #4]
 800b664:	f7ff ffaa 	bl	800b5bc <FATFS_LinkDriverEx>
 800b668:	4603      	mov	r3, r0
}
 800b66a:	4618      	mov	r0, r3
 800b66c:	3708      	adds	r7, #8
 800b66e:	46bd      	mov	sp, r7
 800b670:	bd80      	pop	{r7, pc}
	...

0800b674 <_strtol_l.isra.0>:
 800b674:	2b24      	cmp	r3, #36	@ 0x24
 800b676:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b67a:	4686      	mov	lr, r0
 800b67c:	4690      	mov	r8, r2
 800b67e:	d801      	bhi.n	800b684 <_strtol_l.isra.0+0x10>
 800b680:	2b01      	cmp	r3, #1
 800b682:	d106      	bne.n	800b692 <_strtol_l.isra.0+0x1e>
 800b684:	f001 f9b2 	bl	800c9ec <__errno>
 800b688:	2316      	movs	r3, #22
 800b68a:	6003      	str	r3, [r0, #0]
 800b68c:	2000      	movs	r0, #0
 800b68e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b692:	4834      	ldr	r0, [pc, #208]	@ (800b764 <_strtol_l.isra.0+0xf0>)
 800b694:	460d      	mov	r5, r1
 800b696:	462a      	mov	r2, r5
 800b698:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b69c:	5d06      	ldrb	r6, [r0, r4]
 800b69e:	f016 0608 	ands.w	r6, r6, #8
 800b6a2:	d1f8      	bne.n	800b696 <_strtol_l.isra.0+0x22>
 800b6a4:	2c2d      	cmp	r4, #45	@ 0x2d
 800b6a6:	d110      	bne.n	800b6ca <_strtol_l.isra.0+0x56>
 800b6a8:	782c      	ldrb	r4, [r5, #0]
 800b6aa:	2601      	movs	r6, #1
 800b6ac:	1c95      	adds	r5, r2, #2
 800b6ae:	f033 0210 	bics.w	r2, r3, #16
 800b6b2:	d115      	bne.n	800b6e0 <_strtol_l.isra.0+0x6c>
 800b6b4:	2c30      	cmp	r4, #48	@ 0x30
 800b6b6:	d10d      	bne.n	800b6d4 <_strtol_l.isra.0+0x60>
 800b6b8:	782a      	ldrb	r2, [r5, #0]
 800b6ba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b6be:	2a58      	cmp	r2, #88	@ 0x58
 800b6c0:	d108      	bne.n	800b6d4 <_strtol_l.isra.0+0x60>
 800b6c2:	786c      	ldrb	r4, [r5, #1]
 800b6c4:	3502      	adds	r5, #2
 800b6c6:	2310      	movs	r3, #16
 800b6c8:	e00a      	b.n	800b6e0 <_strtol_l.isra.0+0x6c>
 800b6ca:	2c2b      	cmp	r4, #43	@ 0x2b
 800b6cc:	bf04      	itt	eq
 800b6ce:	782c      	ldrbeq	r4, [r5, #0]
 800b6d0:	1c95      	addeq	r5, r2, #2
 800b6d2:	e7ec      	b.n	800b6ae <_strtol_l.isra.0+0x3a>
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d1f6      	bne.n	800b6c6 <_strtol_l.isra.0+0x52>
 800b6d8:	2c30      	cmp	r4, #48	@ 0x30
 800b6da:	bf14      	ite	ne
 800b6dc:	230a      	movne	r3, #10
 800b6de:	2308      	moveq	r3, #8
 800b6e0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b6e4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	fbbc f9f3 	udiv	r9, ip, r3
 800b6ee:	4610      	mov	r0, r2
 800b6f0:	fb03 ca19 	mls	sl, r3, r9, ip
 800b6f4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b6f8:	2f09      	cmp	r7, #9
 800b6fa:	d80f      	bhi.n	800b71c <_strtol_l.isra.0+0xa8>
 800b6fc:	463c      	mov	r4, r7
 800b6fe:	42a3      	cmp	r3, r4
 800b700:	dd1b      	ble.n	800b73a <_strtol_l.isra.0+0xc6>
 800b702:	1c57      	adds	r7, r2, #1
 800b704:	d007      	beq.n	800b716 <_strtol_l.isra.0+0xa2>
 800b706:	4581      	cmp	r9, r0
 800b708:	d314      	bcc.n	800b734 <_strtol_l.isra.0+0xc0>
 800b70a:	d101      	bne.n	800b710 <_strtol_l.isra.0+0x9c>
 800b70c:	45a2      	cmp	sl, r4
 800b70e:	db11      	blt.n	800b734 <_strtol_l.isra.0+0xc0>
 800b710:	fb00 4003 	mla	r0, r0, r3, r4
 800b714:	2201      	movs	r2, #1
 800b716:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b71a:	e7eb      	b.n	800b6f4 <_strtol_l.isra.0+0x80>
 800b71c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b720:	2f19      	cmp	r7, #25
 800b722:	d801      	bhi.n	800b728 <_strtol_l.isra.0+0xb4>
 800b724:	3c37      	subs	r4, #55	@ 0x37
 800b726:	e7ea      	b.n	800b6fe <_strtol_l.isra.0+0x8a>
 800b728:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b72c:	2f19      	cmp	r7, #25
 800b72e:	d804      	bhi.n	800b73a <_strtol_l.isra.0+0xc6>
 800b730:	3c57      	subs	r4, #87	@ 0x57
 800b732:	e7e4      	b.n	800b6fe <_strtol_l.isra.0+0x8a>
 800b734:	f04f 32ff 	mov.w	r2, #4294967295
 800b738:	e7ed      	b.n	800b716 <_strtol_l.isra.0+0xa2>
 800b73a:	1c53      	adds	r3, r2, #1
 800b73c:	d108      	bne.n	800b750 <_strtol_l.isra.0+0xdc>
 800b73e:	2322      	movs	r3, #34	@ 0x22
 800b740:	f8ce 3000 	str.w	r3, [lr]
 800b744:	4660      	mov	r0, ip
 800b746:	f1b8 0f00 	cmp.w	r8, #0
 800b74a:	d0a0      	beq.n	800b68e <_strtol_l.isra.0+0x1a>
 800b74c:	1e69      	subs	r1, r5, #1
 800b74e:	e006      	b.n	800b75e <_strtol_l.isra.0+0xea>
 800b750:	b106      	cbz	r6, 800b754 <_strtol_l.isra.0+0xe0>
 800b752:	4240      	negs	r0, r0
 800b754:	f1b8 0f00 	cmp.w	r8, #0
 800b758:	d099      	beq.n	800b68e <_strtol_l.isra.0+0x1a>
 800b75a:	2a00      	cmp	r2, #0
 800b75c:	d1f6      	bne.n	800b74c <_strtol_l.isra.0+0xd8>
 800b75e:	f8c8 1000 	str.w	r1, [r8]
 800b762:	e794      	b.n	800b68e <_strtol_l.isra.0+0x1a>
 800b764:	08011c1d 	.word	0x08011c1d

0800b768 <_strtol_r>:
 800b768:	f7ff bf84 	b.w	800b674 <_strtol_l.isra.0>

0800b76c <strtol>:
 800b76c:	4613      	mov	r3, r2
 800b76e:	460a      	mov	r2, r1
 800b770:	4601      	mov	r1, r0
 800b772:	4802      	ldr	r0, [pc, #8]	@ (800b77c <strtol+0x10>)
 800b774:	6800      	ldr	r0, [r0, #0]
 800b776:	f7ff bf7d 	b.w	800b674 <_strtol_l.isra.0>
 800b77a:	bf00      	nop
 800b77c:	20000048 	.word	0x20000048

0800b780 <__cvt>:
 800b780:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b784:	ec57 6b10 	vmov	r6, r7, d0
 800b788:	2f00      	cmp	r7, #0
 800b78a:	460c      	mov	r4, r1
 800b78c:	4619      	mov	r1, r3
 800b78e:	463b      	mov	r3, r7
 800b790:	bfbb      	ittet	lt
 800b792:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b796:	461f      	movlt	r7, r3
 800b798:	2300      	movge	r3, #0
 800b79a:	232d      	movlt	r3, #45	@ 0x2d
 800b79c:	700b      	strb	r3, [r1, #0]
 800b79e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b7a0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b7a4:	4691      	mov	r9, r2
 800b7a6:	f023 0820 	bic.w	r8, r3, #32
 800b7aa:	bfbc      	itt	lt
 800b7ac:	4632      	movlt	r2, r6
 800b7ae:	4616      	movlt	r6, r2
 800b7b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b7b4:	d005      	beq.n	800b7c2 <__cvt+0x42>
 800b7b6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b7ba:	d100      	bne.n	800b7be <__cvt+0x3e>
 800b7bc:	3401      	adds	r4, #1
 800b7be:	2102      	movs	r1, #2
 800b7c0:	e000      	b.n	800b7c4 <__cvt+0x44>
 800b7c2:	2103      	movs	r1, #3
 800b7c4:	ab03      	add	r3, sp, #12
 800b7c6:	9301      	str	r3, [sp, #4]
 800b7c8:	ab02      	add	r3, sp, #8
 800b7ca:	9300      	str	r3, [sp, #0]
 800b7cc:	ec47 6b10 	vmov	d0, r6, r7
 800b7d0:	4653      	mov	r3, sl
 800b7d2:	4622      	mov	r2, r4
 800b7d4:	f001 f9e4 	bl	800cba0 <_dtoa_r>
 800b7d8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b7dc:	4605      	mov	r5, r0
 800b7de:	d119      	bne.n	800b814 <__cvt+0x94>
 800b7e0:	f019 0f01 	tst.w	r9, #1
 800b7e4:	d00e      	beq.n	800b804 <__cvt+0x84>
 800b7e6:	eb00 0904 	add.w	r9, r0, r4
 800b7ea:	2200      	movs	r2, #0
 800b7ec:	2300      	movs	r3, #0
 800b7ee:	4630      	mov	r0, r6
 800b7f0:	4639      	mov	r1, r7
 800b7f2:	f7f5 f999 	bl	8000b28 <__aeabi_dcmpeq>
 800b7f6:	b108      	cbz	r0, 800b7fc <__cvt+0x7c>
 800b7f8:	f8cd 900c 	str.w	r9, [sp, #12]
 800b7fc:	2230      	movs	r2, #48	@ 0x30
 800b7fe:	9b03      	ldr	r3, [sp, #12]
 800b800:	454b      	cmp	r3, r9
 800b802:	d31e      	bcc.n	800b842 <__cvt+0xc2>
 800b804:	9b03      	ldr	r3, [sp, #12]
 800b806:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b808:	1b5b      	subs	r3, r3, r5
 800b80a:	4628      	mov	r0, r5
 800b80c:	6013      	str	r3, [r2, #0]
 800b80e:	b004      	add	sp, #16
 800b810:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b814:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b818:	eb00 0904 	add.w	r9, r0, r4
 800b81c:	d1e5      	bne.n	800b7ea <__cvt+0x6a>
 800b81e:	7803      	ldrb	r3, [r0, #0]
 800b820:	2b30      	cmp	r3, #48	@ 0x30
 800b822:	d10a      	bne.n	800b83a <__cvt+0xba>
 800b824:	2200      	movs	r2, #0
 800b826:	2300      	movs	r3, #0
 800b828:	4630      	mov	r0, r6
 800b82a:	4639      	mov	r1, r7
 800b82c:	f7f5 f97c 	bl	8000b28 <__aeabi_dcmpeq>
 800b830:	b918      	cbnz	r0, 800b83a <__cvt+0xba>
 800b832:	f1c4 0401 	rsb	r4, r4, #1
 800b836:	f8ca 4000 	str.w	r4, [sl]
 800b83a:	f8da 3000 	ldr.w	r3, [sl]
 800b83e:	4499      	add	r9, r3
 800b840:	e7d3      	b.n	800b7ea <__cvt+0x6a>
 800b842:	1c59      	adds	r1, r3, #1
 800b844:	9103      	str	r1, [sp, #12]
 800b846:	701a      	strb	r2, [r3, #0]
 800b848:	e7d9      	b.n	800b7fe <__cvt+0x7e>

0800b84a <__exponent>:
 800b84a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b84c:	2900      	cmp	r1, #0
 800b84e:	bfba      	itte	lt
 800b850:	4249      	neglt	r1, r1
 800b852:	232d      	movlt	r3, #45	@ 0x2d
 800b854:	232b      	movge	r3, #43	@ 0x2b
 800b856:	2909      	cmp	r1, #9
 800b858:	7002      	strb	r2, [r0, #0]
 800b85a:	7043      	strb	r3, [r0, #1]
 800b85c:	dd29      	ble.n	800b8b2 <__exponent+0x68>
 800b85e:	f10d 0307 	add.w	r3, sp, #7
 800b862:	461d      	mov	r5, r3
 800b864:	270a      	movs	r7, #10
 800b866:	461a      	mov	r2, r3
 800b868:	fbb1 f6f7 	udiv	r6, r1, r7
 800b86c:	fb07 1416 	mls	r4, r7, r6, r1
 800b870:	3430      	adds	r4, #48	@ 0x30
 800b872:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b876:	460c      	mov	r4, r1
 800b878:	2c63      	cmp	r4, #99	@ 0x63
 800b87a:	f103 33ff 	add.w	r3, r3, #4294967295
 800b87e:	4631      	mov	r1, r6
 800b880:	dcf1      	bgt.n	800b866 <__exponent+0x1c>
 800b882:	3130      	adds	r1, #48	@ 0x30
 800b884:	1e94      	subs	r4, r2, #2
 800b886:	f803 1c01 	strb.w	r1, [r3, #-1]
 800b88a:	1c41      	adds	r1, r0, #1
 800b88c:	4623      	mov	r3, r4
 800b88e:	42ab      	cmp	r3, r5
 800b890:	d30a      	bcc.n	800b8a8 <__exponent+0x5e>
 800b892:	f10d 0309 	add.w	r3, sp, #9
 800b896:	1a9b      	subs	r3, r3, r2
 800b898:	42ac      	cmp	r4, r5
 800b89a:	bf88      	it	hi
 800b89c:	2300      	movhi	r3, #0
 800b89e:	3302      	adds	r3, #2
 800b8a0:	4403      	add	r3, r0
 800b8a2:	1a18      	subs	r0, r3, r0
 800b8a4:	b003      	add	sp, #12
 800b8a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8a8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800b8ac:	f801 6f01 	strb.w	r6, [r1, #1]!
 800b8b0:	e7ed      	b.n	800b88e <__exponent+0x44>
 800b8b2:	2330      	movs	r3, #48	@ 0x30
 800b8b4:	3130      	adds	r1, #48	@ 0x30
 800b8b6:	7083      	strb	r3, [r0, #2]
 800b8b8:	70c1      	strb	r1, [r0, #3]
 800b8ba:	1d03      	adds	r3, r0, #4
 800b8bc:	e7f1      	b.n	800b8a2 <__exponent+0x58>
	...

0800b8c0 <_printf_float>:
 800b8c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8c4:	b08d      	sub	sp, #52	@ 0x34
 800b8c6:	460c      	mov	r4, r1
 800b8c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800b8cc:	4616      	mov	r6, r2
 800b8ce:	461f      	mov	r7, r3
 800b8d0:	4605      	mov	r5, r0
 800b8d2:	f001 f841 	bl	800c958 <_localeconv_r>
 800b8d6:	6803      	ldr	r3, [r0, #0]
 800b8d8:	9304      	str	r3, [sp, #16]
 800b8da:	4618      	mov	r0, r3
 800b8dc:	f7f4 fcf8 	bl	80002d0 <strlen>
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	930a      	str	r3, [sp, #40]	@ 0x28
 800b8e4:	f8d8 3000 	ldr.w	r3, [r8]
 800b8e8:	9005      	str	r0, [sp, #20]
 800b8ea:	3307      	adds	r3, #7
 800b8ec:	f023 0307 	bic.w	r3, r3, #7
 800b8f0:	f103 0208 	add.w	r2, r3, #8
 800b8f4:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b8f8:	f8d4 b000 	ldr.w	fp, [r4]
 800b8fc:	f8c8 2000 	str.w	r2, [r8]
 800b900:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b904:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800b908:	9307      	str	r3, [sp, #28]
 800b90a:	f8cd 8018 	str.w	r8, [sp, #24]
 800b90e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800b912:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b916:	4b9c      	ldr	r3, [pc, #624]	@ (800bb88 <_printf_float+0x2c8>)
 800b918:	f04f 32ff 	mov.w	r2, #4294967295
 800b91c:	f7f5 f936 	bl	8000b8c <__aeabi_dcmpun>
 800b920:	bb70      	cbnz	r0, 800b980 <_printf_float+0xc0>
 800b922:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b926:	4b98      	ldr	r3, [pc, #608]	@ (800bb88 <_printf_float+0x2c8>)
 800b928:	f04f 32ff 	mov.w	r2, #4294967295
 800b92c:	f7f5 f910 	bl	8000b50 <__aeabi_dcmple>
 800b930:	bb30      	cbnz	r0, 800b980 <_printf_float+0xc0>
 800b932:	2200      	movs	r2, #0
 800b934:	2300      	movs	r3, #0
 800b936:	4640      	mov	r0, r8
 800b938:	4649      	mov	r1, r9
 800b93a:	f7f5 f8ff 	bl	8000b3c <__aeabi_dcmplt>
 800b93e:	b110      	cbz	r0, 800b946 <_printf_float+0x86>
 800b940:	232d      	movs	r3, #45	@ 0x2d
 800b942:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b946:	4a91      	ldr	r2, [pc, #580]	@ (800bb8c <_printf_float+0x2cc>)
 800b948:	4b91      	ldr	r3, [pc, #580]	@ (800bb90 <_printf_float+0x2d0>)
 800b94a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800b94e:	bf8c      	ite	hi
 800b950:	4690      	movhi	r8, r2
 800b952:	4698      	movls	r8, r3
 800b954:	2303      	movs	r3, #3
 800b956:	6123      	str	r3, [r4, #16]
 800b958:	f02b 0304 	bic.w	r3, fp, #4
 800b95c:	6023      	str	r3, [r4, #0]
 800b95e:	f04f 0900 	mov.w	r9, #0
 800b962:	9700      	str	r7, [sp, #0]
 800b964:	4633      	mov	r3, r6
 800b966:	aa0b      	add	r2, sp, #44	@ 0x2c
 800b968:	4621      	mov	r1, r4
 800b96a:	4628      	mov	r0, r5
 800b96c:	f000 f9d2 	bl	800bd14 <_printf_common>
 800b970:	3001      	adds	r0, #1
 800b972:	f040 808d 	bne.w	800ba90 <_printf_float+0x1d0>
 800b976:	f04f 30ff 	mov.w	r0, #4294967295
 800b97a:	b00d      	add	sp, #52	@ 0x34
 800b97c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b980:	4642      	mov	r2, r8
 800b982:	464b      	mov	r3, r9
 800b984:	4640      	mov	r0, r8
 800b986:	4649      	mov	r1, r9
 800b988:	f7f5 f900 	bl	8000b8c <__aeabi_dcmpun>
 800b98c:	b140      	cbz	r0, 800b9a0 <_printf_float+0xe0>
 800b98e:	464b      	mov	r3, r9
 800b990:	2b00      	cmp	r3, #0
 800b992:	bfbc      	itt	lt
 800b994:	232d      	movlt	r3, #45	@ 0x2d
 800b996:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b99a:	4a7e      	ldr	r2, [pc, #504]	@ (800bb94 <_printf_float+0x2d4>)
 800b99c:	4b7e      	ldr	r3, [pc, #504]	@ (800bb98 <_printf_float+0x2d8>)
 800b99e:	e7d4      	b.n	800b94a <_printf_float+0x8a>
 800b9a0:	6863      	ldr	r3, [r4, #4]
 800b9a2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b9a6:	9206      	str	r2, [sp, #24]
 800b9a8:	1c5a      	adds	r2, r3, #1
 800b9aa:	d13b      	bne.n	800ba24 <_printf_float+0x164>
 800b9ac:	2306      	movs	r3, #6
 800b9ae:	6063      	str	r3, [r4, #4]
 800b9b0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	6022      	str	r2, [r4, #0]
 800b9b8:	9303      	str	r3, [sp, #12]
 800b9ba:	ab0a      	add	r3, sp, #40	@ 0x28
 800b9bc:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b9c0:	ab09      	add	r3, sp, #36	@ 0x24
 800b9c2:	9300      	str	r3, [sp, #0]
 800b9c4:	6861      	ldr	r1, [r4, #4]
 800b9c6:	ec49 8b10 	vmov	d0, r8, r9
 800b9ca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b9ce:	4628      	mov	r0, r5
 800b9d0:	f7ff fed6 	bl	800b780 <__cvt>
 800b9d4:	9b06      	ldr	r3, [sp, #24]
 800b9d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b9d8:	2b47      	cmp	r3, #71	@ 0x47
 800b9da:	4680      	mov	r8, r0
 800b9dc:	d129      	bne.n	800ba32 <_printf_float+0x172>
 800b9de:	1cc8      	adds	r0, r1, #3
 800b9e0:	db02      	blt.n	800b9e8 <_printf_float+0x128>
 800b9e2:	6863      	ldr	r3, [r4, #4]
 800b9e4:	4299      	cmp	r1, r3
 800b9e6:	dd41      	ble.n	800ba6c <_printf_float+0x1ac>
 800b9e8:	f1aa 0a02 	sub.w	sl, sl, #2
 800b9ec:	fa5f fa8a 	uxtb.w	sl, sl
 800b9f0:	3901      	subs	r1, #1
 800b9f2:	4652      	mov	r2, sl
 800b9f4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b9f8:	9109      	str	r1, [sp, #36]	@ 0x24
 800b9fa:	f7ff ff26 	bl	800b84a <__exponent>
 800b9fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ba00:	1813      	adds	r3, r2, r0
 800ba02:	2a01      	cmp	r2, #1
 800ba04:	4681      	mov	r9, r0
 800ba06:	6123      	str	r3, [r4, #16]
 800ba08:	dc02      	bgt.n	800ba10 <_printf_float+0x150>
 800ba0a:	6822      	ldr	r2, [r4, #0]
 800ba0c:	07d2      	lsls	r2, r2, #31
 800ba0e:	d501      	bpl.n	800ba14 <_printf_float+0x154>
 800ba10:	3301      	adds	r3, #1
 800ba12:	6123      	str	r3, [r4, #16]
 800ba14:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d0a2      	beq.n	800b962 <_printf_float+0xa2>
 800ba1c:	232d      	movs	r3, #45	@ 0x2d
 800ba1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba22:	e79e      	b.n	800b962 <_printf_float+0xa2>
 800ba24:	9a06      	ldr	r2, [sp, #24]
 800ba26:	2a47      	cmp	r2, #71	@ 0x47
 800ba28:	d1c2      	bne.n	800b9b0 <_printf_float+0xf0>
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d1c0      	bne.n	800b9b0 <_printf_float+0xf0>
 800ba2e:	2301      	movs	r3, #1
 800ba30:	e7bd      	b.n	800b9ae <_printf_float+0xee>
 800ba32:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ba36:	d9db      	bls.n	800b9f0 <_printf_float+0x130>
 800ba38:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ba3c:	d118      	bne.n	800ba70 <_printf_float+0x1b0>
 800ba3e:	2900      	cmp	r1, #0
 800ba40:	6863      	ldr	r3, [r4, #4]
 800ba42:	dd0b      	ble.n	800ba5c <_printf_float+0x19c>
 800ba44:	6121      	str	r1, [r4, #16]
 800ba46:	b913      	cbnz	r3, 800ba4e <_printf_float+0x18e>
 800ba48:	6822      	ldr	r2, [r4, #0]
 800ba4a:	07d0      	lsls	r0, r2, #31
 800ba4c:	d502      	bpl.n	800ba54 <_printf_float+0x194>
 800ba4e:	3301      	adds	r3, #1
 800ba50:	440b      	add	r3, r1
 800ba52:	6123      	str	r3, [r4, #16]
 800ba54:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ba56:	f04f 0900 	mov.w	r9, #0
 800ba5a:	e7db      	b.n	800ba14 <_printf_float+0x154>
 800ba5c:	b913      	cbnz	r3, 800ba64 <_printf_float+0x1a4>
 800ba5e:	6822      	ldr	r2, [r4, #0]
 800ba60:	07d2      	lsls	r2, r2, #31
 800ba62:	d501      	bpl.n	800ba68 <_printf_float+0x1a8>
 800ba64:	3302      	adds	r3, #2
 800ba66:	e7f4      	b.n	800ba52 <_printf_float+0x192>
 800ba68:	2301      	movs	r3, #1
 800ba6a:	e7f2      	b.n	800ba52 <_printf_float+0x192>
 800ba6c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ba70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ba72:	4299      	cmp	r1, r3
 800ba74:	db05      	blt.n	800ba82 <_printf_float+0x1c2>
 800ba76:	6823      	ldr	r3, [r4, #0]
 800ba78:	6121      	str	r1, [r4, #16]
 800ba7a:	07d8      	lsls	r0, r3, #31
 800ba7c:	d5ea      	bpl.n	800ba54 <_printf_float+0x194>
 800ba7e:	1c4b      	adds	r3, r1, #1
 800ba80:	e7e7      	b.n	800ba52 <_printf_float+0x192>
 800ba82:	2900      	cmp	r1, #0
 800ba84:	bfd4      	ite	le
 800ba86:	f1c1 0202 	rsble	r2, r1, #2
 800ba8a:	2201      	movgt	r2, #1
 800ba8c:	4413      	add	r3, r2
 800ba8e:	e7e0      	b.n	800ba52 <_printf_float+0x192>
 800ba90:	6823      	ldr	r3, [r4, #0]
 800ba92:	055a      	lsls	r2, r3, #21
 800ba94:	d407      	bmi.n	800baa6 <_printf_float+0x1e6>
 800ba96:	6923      	ldr	r3, [r4, #16]
 800ba98:	4642      	mov	r2, r8
 800ba9a:	4631      	mov	r1, r6
 800ba9c:	4628      	mov	r0, r5
 800ba9e:	47b8      	blx	r7
 800baa0:	3001      	adds	r0, #1
 800baa2:	d12b      	bne.n	800bafc <_printf_float+0x23c>
 800baa4:	e767      	b.n	800b976 <_printf_float+0xb6>
 800baa6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800baaa:	f240 80dd 	bls.w	800bc68 <_printf_float+0x3a8>
 800baae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bab2:	2200      	movs	r2, #0
 800bab4:	2300      	movs	r3, #0
 800bab6:	f7f5 f837 	bl	8000b28 <__aeabi_dcmpeq>
 800baba:	2800      	cmp	r0, #0
 800babc:	d033      	beq.n	800bb26 <_printf_float+0x266>
 800babe:	4a37      	ldr	r2, [pc, #220]	@ (800bb9c <_printf_float+0x2dc>)
 800bac0:	2301      	movs	r3, #1
 800bac2:	4631      	mov	r1, r6
 800bac4:	4628      	mov	r0, r5
 800bac6:	47b8      	blx	r7
 800bac8:	3001      	adds	r0, #1
 800baca:	f43f af54 	beq.w	800b976 <_printf_float+0xb6>
 800bace:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800bad2:	4543      	cmp	r3, r8
 800bad4:	db02      	blt.n	800badc <_printf_float+0x21c>
 800bad6:	6823      	ldr	r3, [r4, #0]
 800bad8:	07d8      	lsls	r0, r3, #31
 800bada:	d50f      	bpl.n	800bafc <_printf_float+0x23c>
 800badc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bae0:	4631      	mov	r1, r6
 800bae2:	4628      	mov	r0, r5
 800bae4:	47b8      	blx	r7
 800bae6:	3001      	adds	r0, #1
 800bae8:	f43f af45 	beq.w	800b976 <_printf_float+0xb6>
 800baec:	f04f 0900 	mov.w	r9, #0
 800baf0:	f108 38ff 	add.w	r8, r8, #4294967295
 800baf4:	f104 0a1a 	add.w	sl, r4, #26
 800baf8:	45c8      	cmp	r8, r9
 800bafa:	dc09      	bgt.n	800bb10 <_printf_float+0x250>
 800bafc:	6823      	ldr	r3, [r4, #0]
 800bafe:	079b      	lsls	r3, r3, #30
 800bb00:	f100 8103 	bmi.w	800bd0a <_printf_float+0x44a>
 800bb04:	68e0      	ldr	r0, [r4, #12]
 800bb06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bb08:	4298      	cmp	r0, r3
 800bb0a:	bfb8      	it	lt
 800bb0c:	4618      	movlt	r0, r3
 800bb0e:	e734      	b.n	800b97a <_printf_float+0xba>
 800bb10:	2301      	movs	r3, #1
 800bb12:	4652      	mov	r2, sl
 800bb14:	4631      	mov	r1, r6
 800bb16:	4628      	mov	r0, r5
 800bb18:	47b8      	blx	r7
 800bb1a:	3001      	adds	r0, #1
 800bb1c:	f43f af2b 	beq.w	800b976 <_printf_float+0xb6>
 800bb20:	f109 0901 	add.w	r9, r9, #1
 800bb24:	e7e8      	b.n	800baf8 <_printf_float+0x238>
 800bb26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb28:	2b00      	cmp	r3, #0
 800bb2a:	dc39      	bgt.n	800bba0 <_printf_float+0x2e0>
 800bb2c:	4a1b      	ldr	r2, [pc, #108]	@ (800bb9c <_printf_float+0x2dc>)
 800bb2e:	2301      	movs	r3, #1
 800bb30:	4631      	mov	r1, r6
 800bb32:	4628      	mov	r0, r5
 800bb34:	47b8      	blx	r7
 800bb36:	3001      	adds	r0, #1
 800bb38:	f43f af1d 	beq.w	800b976 <_printf_float+0xb6>
 800bb3c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bb40:	ea59 0303 	orrs.w	r3, r9, r3
 800bb44:	d102      	bne.n	800bb4c <_printf_float+0x28c>
 800bb46:	6823      	ldr	r3, [r4, #0]
 800bb48:	07d9      	lsls	r1, r3, #31
 800bb4a:	d5d7      	bpl.n	800bafc <_printf_float+0x23c>
 800bb4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bb50:	4631      	mov	r1, r6
 800bb52:	4628      	mov	r0, r5
 800bb54:	47b8      	blx	r7
 800bb56:	3001      	adds	r0, #1
 800bb58:	f43f af0d 	beq.w	800b976 <_printf_float+0xb6>
 800bb5c:	f04f 0a00 	mov.w	sl, #0
 800bb60:	f104 0b1a 	add.w	fp, r4, #26
 800bb64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb66:	425b      	negs	r3, r3
 800bb68:	4553      	cmp	r3, sl
 800bb6a:	dc01      	bgt.n	800bb70 <_printf_float+0x2b0>
 800bb6c:	464b      	mov	r3, r9
 800bb6e:	e793      	b.n	800ba98 <_printf_float+0x1d8>
 800bb70:	2301      	movs	r3, #1
 800bb72:	465a      	mov	r2, fp
 800bb74:	4631      	mov	r1, r6
 800bb76:	4628      	mov	r0, r5
 800bb78:	47b8      	blx	r7
 800bb7a:	3001      	adds	r0, #1
 800bb7c:	f43f aefb 	beq.w	800b976 <_printf_float+0xb6>
 800bb80:	f10a 0a01 	add.w	sl, sl, #1
 800bb84:	e7ee      	b.n	800bb64 <_printf_float+0x2a4>
 800bb86:	bf00      	nop
 800bb88:	7fefffff 	.word	0x7fefffff
 800bb8c:	08011d21 	.word	0x08011d21
 800bb90:	08011d1d 	.word	0x08011d1d
 800bb94:	08011d29 	.word	0x08011d29
 800bb98:	08011d25 	.word	0x08011d25
 800bb9c:	08011d2d 	.word	0x08011d2d
 800bba0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bba2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bba6:	4553      	cmp	r3, sl
 800bba8:	bfa8      	it	ge
 800bbaa:	4653      	movge	r3, sl
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	4699      	mov	r9, r3
 800bbb0:	dc36      	bgt.n	800bc20 <_printf_float+0x360>
 800bbb2:	f04f 0b00 	mov.w	fp, #0
 800bbb6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bbba:	f104 021a 	add.w	r2, r4, #26
 800bbbe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bbc0:	9306      	str	r3, [sp, #24]
 800bbc2:	eba3 0309 	sub.w	r3, r3, r9
 800bbc6:	455b      	cmp	r3, fp
 800bbc8:	dc31      	bgt.n	800bc2e <_printf_float+0x36e>
 800bbca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbcc:	459a      	cmp	sl, r3
 800bbce:	dc3a      	bgt.n	800bc46 <_printf_float+0x386>
 800bbd0:	6823      	ldr	r3, [r4, #0]
 800bbd2:	07da      	lsls	r2, r3, #31
 800bbd4:	d437      	bmi.n	800bc46 <_printf_float+0x386>
 800bbd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbd8:	ebaa 0903 	sub.w	r9, sl, r3
 800bbdc:	9b06      	ldr	r3, [sp, #24]
 800bbde:	ebaa 0303 	sub.w	r3, sl, r3
 800bbe2:	4599      	cmp	r9, r3
 800bbe4:	bfa8      	it	ge
 800bbe6:	4699      	movge	r9, r3
 800bbe8:	f1b9 0f00 	cmp.w	r9, #0
 800bbec:	dc33      	bgt.n	800bc56 <_printf_float+0x396>
 800bbee:	f04f 0800 	mov.w	r8, #0
 800bbf2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bbf6:	f104 0b1a 	add.w	fp, r4, #26
 800bbfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bbfc:	ebaa 0303 	sub.w	r3, sl, r3
 800bc00:	eba3 0309 	sub.w	r3, r3, r9
 800bc04:	4543      	cmp	r3, r8
 800bc06:	f77f af79 	ble.w	800bafc <_printf_float+0x23c>
 800bc0a:	2301      	movs	r3, #1
 800bc0c:	465a      	mov	r2, fp
 800bc0e:	4631      	mov	r1, r6
 800bc10:	4628      	mov	r0, r5
 800bc12:	47b8      	blx	r7
 800bc14:	3001      	adds	r0, #1
 800bc16:	f43f aeae 	beq.w	800b976 <_printf_float+0xb6>
 800bc1a:	f108 0801 	add.w	r8, r8, #1
 800bc1e:	e7ec      	b.n	800bbfa <_printf_float+0x33a>
 800bc20:	4642      	mov	r2, r8
 800bc22:	4631      	mov	r1, r6
 800bc24:	4628      	mov	r0, r5
 800bc26:	47b8      	blx	r7
 800bc28:	3001      	adds	r0, #1
 800bc2a:	d1c2      	bne.n	800bbb2 <_printf_float+0x2f2>
 800bc2c:	e6a3      	b.n	800b976 <_printf_float+0xb6>
 800bc2e:	2301      	movs	r3, #1
 800bc30:	4631      	mov	r1, r6
 800bc32:	4628      	mov	r0, r5
 800bc34:	9206      	str	r2, [sp, #24]
 800bc36:	47b8      	blx	r7
 800bc38:	3001      	adds	r0, #1
 800bc3a:	f43f ae9c 	beq.w	800b976 <_printf_float+0xb6>
 800bc3e:	9a06      	ldr	r2, [sp, #24]
 800bc40:	f10b 0b01 	add.w	fp, fp, #1
 800bc44:	e7bb      	b.n	800bbbe <_printf_float+0x2fe>
 800bc46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc4a:	4631      	mov	r1, r6
 800bc4c:	4628      	mov	r0, r5
 800bc4e:	47b8      	blx	r7
 800bc50:	3001      	adds	r0, #1
 800bc52:	d1c0      	bne.n	800bbd6 <_printf_float+0x316>
 800bc54:	e68f      	b.n	800b976 <_printf_float+0xb6>
 800bc56:	9a06      	ldr	r2, [sp, #24]
 800bc58:	464b      	mov	r3, r9
 800bc5a:	4442      	add	r2, r8
 800bc5c:	4631      	mov	r1, r6
 800bc5e:	4628      	mov	r0, r5
 800bc60:	47b8      	blx	r7
 800bc62:	3001      	adds	r0, #1
 800bc64:	d1c3      	bne.n	800bbee <_printf_float+0x32e>
 800bc66:	e686      	b.n	800b976 <_printf_float+0xb6>
 800bc68:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bc6c:	f1ba 0f01 	cmp.w	sl, #1
 800bc70:	dc01      	bgt.n	800bc76 <_printf_float+0x3b6>
 800bc72:	07db      	lsls	r3, r3, #31
 800bc74:	d536      	bpl.n	800bce4 <_printf_float+0x424>
 800bc76:	2301      	movs	r3, #1
 800bc78:	4642      	mov	r2, r8
 800bc7a:	4631      	mov	r1, r6
 800bc7c:	4628      	mov	r0, r5
 800bc7e:	47b8      	blx	r7
 800bc80:	3001      	adds	r0, #1
 800bc82:	f43f ae78 	beq.w	800b976 <_printf_float+0xb6>
 800bc86:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc8a:	4631      	mov	r1, r6
 800bc8c:	4628      	mov	r0, r5
 800bc8e:	47b8      	blx	r7
 800bc90:	3001      	adds	r0, #1
 800bc92:	f43f ae70 	beq.w	800b976 <_printf_float+0xb6>
 800bc96:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bca2:	f7f4 ff41 	bl	8000b28 <__aeabi_dcmpeq>
 800bca6:	b9c0      	cbnz	r0, 800bcda <_printf_float+0x41a>
 800bca8:	4653      	mov	r3, sl
 800bcaa:	f108 0201 	add.w	r2, r8, #1
 800bcae:	4631      	mov	r1, r6
 800bcb0:	4628      	mov	r0, r5
 800bcb2:	47b8      	blx	r7
 800bcb4:	3001      	adds	r0, #1
 800bcb6:	d10c      	bne.n	800bcd2 <_printf_float+0x412>
 800bcb8:	e65d      	b.n	800b976 <_printf_float+0xb6>
 800bcba:	2301      	movs	r3, #1
 800bcbc:	465a      	mov	r2, fp
 800bcbe:	4631      	mov	r1, r6
 800bcc0:	4628      	mov	r0, r5
 800bcc2:	47b8      	blx	r7
 800bcc4:	3001      	adds	r0, #1
 800bcc6:	f43f ae56 	beq.w	800b976 <_printf_float+0xb6>
 800bcca:	f108 0801 	add.w	r8, r8, #1
 800bcce:	45d0      	cmp	r8, sl
 800bcd0:	dbf3      	blt.n	800bcba <_printf_float+0x3fa>
 800bcd2:	464b      	mov	r3, r9
 800bcd4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800bcd8:	e6df      	b.n	800ba9a <_printf_float+0x1da>
 800bcda:	f04f 0800 	mov.w	r8, #0
 800bcde:	f104 0b1a 	add.w	fp, r4, #26
 800bce2:	e7f4      	b.n	800bcce <_printf_float+0x40e>
 800bce4:	2301      	movs	r3, #1
 800bce6:	4642      	mov	r2, r8
 800bce8:	e7e1      	b.n	800bcae <_printf_float+0x3ee>
 800bcea:	2301      	movs	r3, #1
 800bcec:	464a      	mov	r2, r9
 800bcee:	4631      	mov	r1, r6
 800bcf0:	4628      	mov	r0, r5
 800bcf2:	47b8      	blx	r7
 800bcf4:	3001      	adds	r0, #1
 800bcf6:	f43f ae3e 	beq.w	800b976 <_printf_float+0xb6>
 800bcfa:	f108 0801 	add.w	r8, r8, #1
 800bcfe:	68e3      	ldr	r3, [r4, #12]
 800bd00:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bd02:	1a5b      	subs	r3, r3, r1
 800bd04:	4543      	cmp	r3, r8
 800bd06:	dcf0      	bgt.n	800bcea <_printf_float+0x42a>
 800bd08:	e6fc      	b.n	800bb04 <_printf_float+0x244>
 800bd0a:	f04f 0800 	mov.w	r8, #0
 800bd0e:	f104 0919 	add.w	r9, r4, #25
 800bd12:	e7f4      	b.n	800bcfe <_printf_float+0x43e>

0800bd14 <_printf_common>:
 800bd14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd18:	4616      	mov	r6, r2
 800bd1a:	4698      	mov	r8, r3
 800bd1c:	688a      	ldr	r2, [r1, #8]
 800bd1e:	690b      	ldr	r3, [r1, #16]
 800bd20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800bd24:	4293      	cmp	r3, r2
 800bd26:	bfb8      	it	lt
 800bd28:	4613      	movlt	r3, r2
 800bd2a:	6033      	str	r3, [r6, #0]
 800bd2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800bd30:	4607      	mov	r7, r0
 800bd32:	460c      	mov	r4, r1
 800bd34:	b10a      	cbz	r2, 800bd3a <_printf_common+0x26>
 800bd36:	3301      	adds	r3, #1
 800bd38:	6033      	str	r3, [r6, #0]
 800bd3a:	6823      	ldr	r3, [r4, #0]
 800bd3c:	0699      	lsls	r1, r3, #26
 800bd3e:	bf42      	ittt	mi
 800bd40:	6833      	ldrmi	r3, [r6, #0]
 800bd42:	3302      	addmi	r3, #2
 800bd44:	6033      	strmi	r3, [r6, #0]
 800bd46:	6825      	ldr	r5, [r4, #0]
 800bd48:	f015 0506 	ands.w	r5, r5, #6
 800bd4c:	d106      	bne.n	800bd5c <_printf_common+0x48>
 800bd4e:	f104 0a19 	add.w	sl, r4, #25
 800bd52:	68e3      	ldr	r3, [r4, #12]
 800bd54:	6832      	ldr	r2, [r6, #0]
 800bd56:	1a9b      	subs	r3, r3, r2
 800bd58:	42ab      	cmp	r3, r5
 800bd5a:	dc26      	bgt.n	800bdaa <_printf_common+0x96>
 800bd5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bd60:	6822      	ldr	r2, [r4, #0]
 800bd62:	3b00      	subs	r3, #0
 800bd64:	bf18      	it	ne
 800bd66:	2301      	movne	r3, #1
 800bd68:	0692      	lsls	r2, r2, #26
 800bd6a:	d42b      	bmi.n	800bdc4 <_printf_common+0xb0>
 800bd6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bd70:	4641      	mov	r1, r8
 800bd72:	4638      	mov	r0, r7
 800bd74:	47c8      	blx	r9
 800bd76:	3001      	adds	r0, #1
 800bd78:	d01e      	beq.n	800bdb8 <_printf_common+0xa4>
 800bd7a:	6823      	ldr	r3, [r4, #0]
 800bd7c:	6922      	ldr	r2, [r4, #16]
 800bd7e:	f003 0306 	and.w	r3, r3, #6
 800bd82:	2b04      	cmp	r3, #4
 800bd84:	bf02      	ittt	eq
 800bd86:	68e5      	ldreq	r5, [r4, #12]
 800bd88:	6833      	ldreq	r3, [r6, #0]
 800bd8a:	1aed      	subeq	r5, r5, r3
 800bd8c:	68a3      	ldr	r3, [r4, #8]
 800bd8e:	bf0c      	ite	eq
 800bd90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bd94:	2500      	movne	r5, #0
 800bd96:	4293      	cmp	r3, r2
 800bd98:	bfc4      	itt	gt
 800bd9a:	1a9b      	subgt	r3, r3, r2
 800bd9c:	18ed      	addgt	r5, r5, r3
 800bd9e:	2600      	movs	r6, #0
 800bda0:	341a      	adds	r4, #26
 800bda2:	42b5      	cmp	r5, r6
 800bda4:	d11a      	bne.n	800bddc <_printf_common+0xc8>
 800bda6:	2000      	movs	r0, #0
 800bda8:	e008      	b.n	800bdbc <_printf_common+0xa8>
 800bdaa:	2301      	movs	r3, #1
 800bdac:	4652      	mov	r2, sl
 800bdae:	4641      	mov	r1, r8
 800bdb0:	4638      	mov	r0, r7
 800bdb2:	47c8      	blx	r9
 800bdb4:	3001      	adds	r0, #1
 800bdb6:	d103      	bne.n	800bdc0 <_printf_common+0xac>
 800bdb8:	f04f 30ff 	mov.w	r0, #4294967295
 800bdbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdc0:	3501      	adds	r5, #1
 800bdc2:	e7c6      	b.n	800bd52 <_printf_common+0x3e>
 800bdc4:	18e1      	adds	r1, r4, r3
 800bdc6:	1c5a      	adds	r2, r3, #1
 800bdc8:	2030      	movs	r0, #48	@ 0x30
 800bdca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bdce:	4422      	add	r2, r4
 800bdd0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bdd4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bdd8:	3302      	adds	r3, #2
 800bdda:	e7c7      	b.n	800bd6c <_printf_common+0x58>
 800bddc:	2301      	movs	r3, #1
 800bdde:	4622      	mov	r2, r4
 800bde0:	4641      	mov	r1, r8
 800bde2:	4638      	mov	r0, r7
 800bde4:	47c8      	blx	r9
 800bde6:	3001      	adds	r0, #1
 800bde8:	d0e6      	beq.n	800bdb8 <_printf_common+0xa4>
 800bdea:	3601      	adds	r6, #1
 800bdec:	e7d9      	b.n	800bda2 <_printf_common+0x8e>
	...

0800bdf0 <_printf_i>:
 800bdf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bdf4:	7e0f      	ldrb	r7, [r1, #24]
 800bdf6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bdf8:	2f78      	cmp	r7, #120	@ 0x78
 800bdfa:	4691      	mov	r9, r2
 800bdfc:	4680      	mov	r8, r0
 800bdfe:	460c      	mov	r4, r1
 800be00:	469a      	mov	sl, r3
 800be02:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800be06:	d807      	bhi.n	800be18 <_printf_i+0x28>
 800be08:	2f62      	cmp	r7, #98	@ 0x62
 800be0a:	d80a      	bhi.n	800be22 <_printf_i+0x32>
 800be0c:	2f00      	cmp	r7, #0
 800be0e:	f000 80d1 	beq.w	800bfb4 <_printf_i+0x1c4>
 800be12:	2f58      	cmp	r7, #88	@ 0x58
 800be14:	f000 80b8 	beq.w	800bf88 <_printf_i+0x198>
 800be18:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800be1c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800be20:	e03a      	b.n	800be98 <_printf_i+0xa8>
 800be22:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800be26:	2b15      	cmp	r3, #21
 800be28:	d8f6      	bhi.n	800be18 <_printf_i+0x28>
 800be2a:	a101      	add	r1, pc, #4	@ (adr r1, 800be30 <_printf_i+0x40>)
 800be2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800be30:	0800be89 	.word	0x0800be89
 800be34:	0800be9d 	.word	0x0800be9d
 800be38:	0800be19 	.word	0x0800be19
 800be3c:	0800be19 	.word	0x0800be19
 800be40:	0800be19 	.word	0x0800be19
 800be44:	0800be19 	.word	0x0800be19
 800be48:	0800be9d 	.word	0x0800be9d
 800be4c:	0800be19 	.word	0x0800be19
 800be50:	0800be19 	.word	0x0800be19
 800be54:	0800be19 	.word	0x0800be19
 800be58:	0800be19 	.word	0x0800be19
 800be5c:	0800bf9b 	.word	0x0800bf9b
 800be60:	0800bec7 	.word	0x0800bec7
 800be64:	0800bf55 	.word	0x0800bf55
 800be68:	0800be19 	.word	0x0800be19
 800be6c:	0800be19 	.word	0x0800be19
 800be70:	0800bfbd 	.word	0x0800bfbd
 800be74:	0800be19 	.word	0x0800be19
 800be78:	0800bec7 	.word	0x0800bec7
 800be7c:	0800be19 	.word	0x0800be19
 800be80:	0800be19 	.word	0x0800be19
 800be84:	0800bf5d 	.word	0x0800bf5d
 800be88:	6833      	ldr	r3, [r6, #0]
 800be8a:	1d1a      	adds	r2, r3, #4
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	6032      	str	r2, [r6, #0]
 800be90:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800be94:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800be98:	2301      	movs	r3, #1
 800be9a:	e09c      	b.n	800bfd6 <_printf_i+0x1e6>
 800be9c:	6833      	ldr	r3, [r6, #0]
 800be9e:	6820      	ldr	r0, [r4, #0]
 800bea0:	1d19      	adds	r1, r3, #4
 800bea2:	6031      	str	r1, [r6, #0]
 800bea4:	0606      	lsls	r6, r0, #24
 800bea6:	d501      	bpl.n	800beac <_printf_i+0xbc>
 800bea8:	681d      	ldr	r5, [r3, #0]
 800beaa:	e003      	b.n	800beb4 <_printf_i+0xc4>
 800beac:	0645      	lsls	r5, r0, #25
 800beae:	d5fb      	bpl.n	800bea8 <_printf_i+0xb8>
 800beb0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800beb4:	2d00      	cmp	r5, #0
 800beb6:	da03      	bge.n	800bec0 <_printf_i+0xd0>
 800beb8:	232d      	movs	r3, #45	@ 0x2d
 800beba:	426d      	negs	r5, r5
 800bebc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bec0:	4858      	ldr	r0, [pc, #352]	@ (800c024 <_printf_i+0x234>)
 800bec2:	230a      	movs	r3, #10
 800bec4:	e011      	b.n	800beea <_printf_i+0xfa>
 800bec6:	6821      	ldr	r1, [r4, #0]
 800bec8:	6833      	ldr	r3, [r6, #0]
 800beca:	0608      	lsls	r0, r1, #24
 800becc:	f853 5b04 	ldr.w	r5, [r3], #4
 800bed0:	d402      	bmi.n	800bed8 <_printf_i+0xe8>
 800bed2:	0649      	lsls	r1, r1, #25
 800bed4:	bf48      	it	mi
 800bed6:	b2ad      	uxthmi	r5, r5
 800bed8:	2f6f      	cmp	r7, #111	@ 0x6f
 800beda:	4852      	ldr	r0, [pc, #328]	@ (800c024 <_printf_i+0x234>)
 800bedc:	6033      	str	r3, [r6, #0]
 800bede:	bf14      	ite	ne
 800bee0:	230a      	movne	r3, #10
 800bee2:	2308      	moveq	r3, #8
 800bee4:	2100      	movs	r1, #0
 800bee6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800beea:	6866      	ldr	r6, [r4, #4]
 800beec:	60a6      	str	r6, [r4, #8]
 800beee:	2e00      	cmp	r6, #0
 800bef0:	db05      	blt.n	800befe <_printf_i+0x10e>
 800bef2:	6821      	ldr	r1, [r4, #0]
 800bef4:	432e      	orrs	r6, r5
 800bef6:	f021 0104 	bic.w	r1, r1, #4
 800befa:	6021      	str	r1, [r4, #0]
 800befc:	d04b      	beq.n	800bf96 <_printf_i+0x1a6>
 800befe:	4616      	mov	r6, r2
 800bf00:	fbb5 f1f3 	udiv	r1, r5, r3
 800bf04:	fb03 5711 	mls	r7, r3, r1, r5
 800bf08:	5dc7      	ldrb	r7, [r0, r7]
 800bf0a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bf0e:	462f      	mov	r7, r5
 800bf10:	42bb      	cmp	r3, r7
 800bf12:	460d      	mov	r5, r1
 800bf14:	d9f4      	bls.n	800bf00 <_printf_i+0x110>
 800bf16:	2b08      	cmp	r3, #8
 800bf18:	d10b      	bne.n	800bf32 <_printf_i+0x142>
 800bf1a:	6823      	ldr	r3, [r4, #0]
 800bf1c:	07df      	lsls	r7, r3, #31
 800bf1e:	d508      	bpl.n	800bf32 <_printf_i+0x142>
 800bf20:	6923      	ldr	r3, [r4, #16]
 800bf22:	6861      	ldr	r1, [r4, #4]
 800bf24:	4299      	cmp	r1, r3
 800bf26:	bfde      	ittt	le
 800bf28:	2330      	movle	r3, #48	@ 0x30
 800bf2a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bf2e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bf32:	1b92      	subs	r2, r2, r6
 800bf34:	6122      	str	r2, [r4, #16]
 800bf36:	f8cd a000 	str.w	sl, [sp]
 800bf3a:	464b      	mov	r3, r9
 800bf3c:	aa03      	add	r2, sp, #12
 800bf3e:	4621      	mov	r1, r4
 800bf40:	4640      	mov	r0, r8
 800bf42:	f7ff fee7 	bl	800bd14 <_printf_common>
 800bf46:	3001      	adds	r0, #1
 800bf48:	d14a      	bne.n	800bfe0 <_printf_i+0x1f0>
 800bf4a:	f04f 30ff 	mov.w	r0, #4294967295
 800bf4e:	b004      	add	sp, #16
 800bf50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf54:	6823      	ldr	r3, [r4, #0]
 800bf56:	f043 0320 	orr.w	r3, r3, #32
 800bf5a:	6023      	str	r3, [r4, #0]
 800bf5c:	4832      	ldr	r0, [pc, #200]	@ (800c028 <_printf_i+0x238>)
 800bf5e:	2778      	movs	r7, #120	@ 0x78
 800bf60:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bf64:	6823      	ldr	r3, [r4, #0]
 800bf66:	6831      	ldr	r1, [r6, #0]
 800bf68:	061f      	lsls	r7, r3, #24
 800bf6a:	f851 5b04 	ldr.w	r5, [r1], #4
 800bf6e:	d402      	bmi.n	800bf76 <_printf_i+0x186>
 800bf70:	065f      	lsls	r7, r3, #25
 800bf72:	bf48      	it	mi
 800bf74:	b2ad      	uxthmi	r5, r5
 800bf76:	6031      	str	r1, [r6, #0]
 800bf78:	07d9      	lsls	r1, r3, #31
 800bf7a:	bf44      	itt	mi
 800bf7c:	f043 0320 	orrmi.w	r3, r3, #32
 800bf80:	6023      	strmi	r3, [r4, #0]
 800bf82:	b11d      	cbz	r5, 800bf8c <_printf_i+0x19c>
 800bf84:	2310      	movs	r3, #16
 800bf86:	e7ad      	b.n	800bee4 <_printf_i+0xf4>
 800bf88:	4826      	ldr	r0, [pc, #152]	@ (800c024 <_printf_i+0x234>)
 800bf8a:	e7e9      	b.n	800bf60 <_printf_i+0x170>
 800bf8c:	6823      	ldr	r3, [r4, #0]
 800bf8e:	f023 0320 	bic.w	r3, r3, #32
 800bf92:	6023      	str	r3, [r4, #0]
 800bf94:	e7f6      	b.n	800bf84 <_printf_i+0x194>
 800bf96:	4616      	mov	r6, r2
 800bf98:	e7bd      	b.n	800bf16 <_printf_i+0x126>
 800bf9a:	6833      	ldr	r3, [r6, #0]
 800bf9c:	6825      	ldr	r5, [r4, #0]
 800bf9e:	6961      	ldr	r1, [r4, #20]
 800bfa0:	1d18      	adds	r0, r3, #4
 800bfa2:	6030      	str	r0, [r6, #0]
 800bfa4:	062e      	lsls	r6, r5, #24
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	d501      	bpl.n	800bfae <_printf_i+0x1be>
 800bfaa:	6019      	str	r1, [r3, #0]
 800bfac:	e002      	b.n	800bfb4 <_printf_i+0x1c4>
 800bfae:	0668      	lsls	r0, r5, #25
 800bfb0:	d5fb      	bpl.n	800bfaa <_printf_i+0x1ba>
 800bfb2:	8019      	strh	r1, [r3, #0]
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	6123      	str	r3, [r4, #16]
 800bfb8:	4616      	mov	r6, r2
 800bfba:	e7bc      	b.n	800bf36 <_printf_i+0x146>
 800bfbc:	6833      	ldr	r3, [r6, #0]
 800bfbe:	1d1a      	adds	r2, r3, #4
 800bfc0:	6032      	str	r2, [r6, #0]
 800bfc2:	681e      	ldr	r6, [r3, #0]
 800bfc4:	6862      	ldr	r2, [r4, #4]
 800bfc6:	2100      	movs	r1, #0
 800bfc8:	4630      	mov	r0, r6
 800bfca:	f7f4 f931 	bl	8000230 <memchr>
 800bfce:	b108      	cbz	r0, 800bfd4 <_printf_i+0x1e4>
 800bfd0:	1b80      	subs	r0, r0, r6
 800bfd2:	6060      	str	r0, [r4, #4]
 800bfd4:	6863      	ldr	r3, [r4, #4]
 800bfd6:	6123      	str	r3, [r4, #16]
 800bfd8:	2300      	movs	r3, #0
 800bfda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bfde:	e7aa      	b.n	800bf36 <_printf_i+0x146>
 800bfe0:	6923      	ldr	r3, [r4, #16]
 800bfe2:	4632      	mov	r2, r6
 800bfe4:	4649      	mov	r1, r9
 800bfe6:	4640      	mov	r0, r8
 800bfe8:	47d0      	blx	sl
 800bfea:	3001      	adds	r0, #1
 800bfec:	d0ad      	beq.n	800bf4a <_printf_i+0x15a>
 800bfee:	6823      	ldr	r3, [r4, #0]
 800bff0:	079b      	lsls	r3, r3, #30
 800bff2:	d413      	bmi.n	800c01c <_printf_i+0x22c>
 800bff4:	68e0      	ldr	r0, [r4, #12]
 800bff6:	9b03      	ldr	r3, [sp, #12]
 800bff8:	4298      	cmp	r0, r3
 800bffa:	bfb8      	it	lt
 800bffc:	4618      	movlt	r0, r3
 800bffe:	e7a6      	b.n	800bf4e <_printf_i+0x15e>
 800c000:	2301      	movs	r3, #1
 800c002:	4632      	mov	r2, r6
 800c004:	4649      	mov	r1, r9
 800c006:	4640      	mov	r0, r8
 800c008:	47d0      	blx	sl
 800c00a:	3001      	adds	r0, #1
 800c00c:	d09d      	beq.n	800bf4a <_printf_i+0x15a>
 800c00e:	3501      	adds	r5, #1
 800c010:	68e3      	ldr	r3, [r4, #12]
 800c012:	9903      	ldr	r1, [sp, #12]
 800c014:	1a5b      	subs	r3, r3, r1
 800c016:	42ab      	cmp	r3, r5
 800c018:	dcf2      	bgt.n	800c000 <_printf_i+0x210>
 800c01a:	e7eb      	b.n	800bff4 <_printf_i+0x204>
 800c01c:	2500      	movs	r5, #0
 800c01e:	f104 0619 	add.w	r6, r4, #25
 800c022:	e7f5      	b.n	800c010 <_printf_i+0x220>
 800c024:	08011d2f 	.word	0x08011d2f
 800c028:	08011d40 	.word	0x08011d40

0800c02c <_scanf_float>:
 800c02c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c030:	b087      	sub	sp, #28
 800c032:	4691      	mov	r9, r2
 800c034:	9303      	str	r3, [sp, #12]
 800c036:	688b      	ldr	r3, [r1, #8]
 800c038:	1e5a      	subs	r2, r3, #1
 800c03a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c03e:	bf81      	itttt	hi
 800c040:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c044:	eb03 0b05 	addhi.w	fp, r3, r5
 800c048:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c04c:	608b      	strhi	r3, [r1, #8]
 800c04e:	680b      	ldr	r3, [r1, #0]
 800c050:	460a      	mov	r2, r1
 800c052:	f04f 0500 	mov.w	r5, #0
 800c056:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800c05a:	f842 3b1c 	str.w	r3, [r2], #28
 800c05e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800c062:	4680      	mov	r8, r0
 800c064:	460c      	mov	r4, r1
 800c066:	bf98      	it	ls
 800c068:	f04f 0b00 	movls.w	fp, #0
 800c06c:	9201      	str	r2, [sp, #4]
 800c06e:	4616      	mov	r6, r2
 800c070:	46aa      	mov	sl, r5
 800c072:	462f      	mov	r7, r5
 800c074:	9502      	str	r5, [sp, #8]
 800c076:	68a2      	ldr	r2, [r4, #8]
 800c078:	b15a      	cbz	r2, 800c092 <_scanf_float+0x66>
 800c07a:	f8d9 3000 	ldr.w	r3, [r9]
 800c07e:	781b      	ldrb	r3, [r3, #0]
 800c080:	2b4e      	cmp	r3, #78	@ 0x4e
 800c082:	d863      	bhi.n	800c14c <_scanf_float+0x120>
 800c084:	2b40      	cmp	r3, #64	@ 0x40
 800c086:	d83b      	bhi.n	800c100 <_scanf_float+0xd4>
 800c088:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800c08c:	b2c8      	uxtb	r0, r1
 800c08e:	280e      	cmp	r0, #14
 800c090:	d939      	bls.n	800c106 <_scanf_float+0xda>
 800c092:	b11f      	cbz	r7, 800c09c <_scanf_float+0x70>
 800c094:	6823      	ldr	r3, [r4, #0]
 800c096:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c09a:	6023      	str	r3, [r4, #0]
 800c09c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c0a0:	f1ba 0f01 	cmp.w	sl, #1
 800c0a4:	f200 8114 	bhi.w	800c2d0 <_scanf_float+0x2a4>
 800c0a8:	9b01      	ldr	r3, [sp, #4]
 800c0aa:	429e      	cmp	r6, r3
 800c0ac:	f200 8105 	bhi.w	800c2ba <_scanf_float+0x28e>
 800c0b0:	2001      	movs	r0, #1
 800c0b2:	b007      	add	sp, #28
 800c0b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0b8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800c0bc:	2a0d      	cmp	r2, #13
 800c0be:	d8e8      	bhi.n	800c092 <_scanf_float+0x66>
 800c0c0:	a101      	add	r1, pc, #4	@ (adr r1, 800c0c8 <_scanf_float+0x9c>)
 800c0c2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c0c6:	bf00      	nop
 800c0c8:	0800c211 	.word	0x0800c211
 800c0cc:	0800c093 	.word	0x0800c093
 800c0d0:	0800c093 	.word	0x0800c093
 800c0d4:	0800c093 	.word	0x0800c093
 800c0d8:	0800c26d 	.word	0x0800c26d
 800c0dc:	0800c247 	.word	0x0800c247
 800c0e0:	0800c093 	.word	0x0800c093
 800c0e4:	0800c093 	.word	0x0800c093
 800c0e8:	0800c21f 	.word	0x0800c21f
 800c0ec:	0800c093 	.word	0x0800c093
 800c0f0:	0800c093 	.word	0x0800c093
 800c0f4:	0800c093 	.word	0x0800c093
 800c0f8:	0800c093 	.word	0x0800c093
 800c0fc:	0800c1db 	.word	0x0800c1db
 800c100:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800c104:	e7da      	b.n	800c0bc <_scanf_float+0x90>
 800c106:	290e      	cmp	r1, #14
 800c108:	d8c3      	bhi.n	800c092 <_scanf_float+0x66>
 800c10a:	a001      	add	r0, pc, #4	@ (adr r0, 800c110 <_scanf_float+0xe4>)
 800c10c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800c110:	0800c1cb 	.word	0x0800c1cb
 800c114:	0800c093 	.word	0x0800c093
 800c118:	0800c1cb 	.word	0x0800c1cb
 800c11c:	0800c25b 	.word	0x0800c25b
 800c120:	0800c093 	.word	0x0800c093
 800c124:	0800c16d 	.word	0x0800c16d
 800c128:	0800c1b1 	.word	0x0800c1b1
 800c12c:	0800c1b1 	.word	0x0800c1b1
 800c130:	0800c1b1 	.word	0x0800c1b1
 800c134:	0800c1b1 	.word	0x0800c1b1
 800c138:	0800c1b1 	.word	0x0800c1b1
 800c13c:	0800c1b1 	.word	0x0800c1b1
 800c140:	0800c1b1 	.word	0x0800c1b1
 800c144:	0800c1b1 	.word	0x0800c1b1
 800c148:	0800c1b1 	.word	0x0800c1b1
 800c14c:	2b6e      	cmp	r3, #110	@ 0x6e
 800c14e:	d809      	bhi.n	800c164 <_scanf_float+0x138>
 800c150:	2b60      	cmp	r3, #96	@ 0x60
 800c152:	d8b1      	bhi.n	800c0b8 <_scanf_float+0x8c>
 800c154:	2b54      	cmp	r3, #84	@ 0x54
 800c156:	d07b      	beq.n	800c250 <_scanf_float+0x224>
 800c158:	2b59      	cmp	r3, #89	@ 0x59
 800c15a:	d19a      	bne.n	800c092 <_scanf_float+0x66>
 800c15c:	2d07      	cmp	r5, #7
 800c15e:	d198      	bne.n	800c092 <_scanf_float+0x66>
 800c160:	2508      	movs	r5, #8
 800c162:	e02f      	b.n	800c1c4 <_scanf_float+0x198>
 800c164:	2b74      	cmp	r3, #116	@ 0x74
 800c166:	d073      	beq.n	800c250 <_scanf_float+0x224>
 800c168:	2b79      	cmp	r3, #121	@ 0x79
 800c16a:	e7f6      	b.n	800c15a <_scanf_float+0x12e>
 800c16c:	6821      	ldr	r1, [r4, #0]
 800c16e:	05c8      	lsls	r0, r1, #23
 800c170:	d51e      	bpl.n	800c1b0 <_scanf_float+0x184>
 800c172:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800c176:	6021      	str	r1, [r4, #0]
 800c178:	3701      	adds	r7, #1
 800c17a:	f1bb 0f00 	cmp.w	fp, #0
 800c17e:	d003      	beq.n	800c188 <_scanf_float+0x15c>
 800c180:	3201      	adds	r2, #1
 800c182:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c186:	60a2      	str	r2, [r4, #8]
 800c188:	68a3      	ldr	r3, [r4, #8]
 800c18a:	3b01      	subs	r3, #1
 800c18c:	60a3      	str	r3, [r4, #8]
 800c18e:	6923      	ldr	r3, [r4, #16]
 800c190:	3301      	adds	r3, #1
 800c192:	6123      	str	r3, [r4, #16]
 800c194:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800c198:	3b01      	subs	r3, #1
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	f8c9 3004 	str.w	r3, [r9, #4]
 800c1a0:	f340 8082 	ble.w	800c2a8 <_scanf_float+0x27c>
 800c1a4:	f8d9 3000 	ldr.w	r3, [r9]
 800c1a8:	3301      	adds	r3, #1
 800c1aa:	f8c9 3000 	str.w	r3, [r9]
 800c1ae:	e762      	b.n	800c076 <_scanf_float+0x4a>
 800c1b0:	eb1a 0105 	adds.w	r1, sl, r5
 800c1b4:	f47f af6d 	bne.w	800c092 <_scanf_float+0x66>
 800c1b8:	6822      	ldr	r2, [r4, #0]
 800c1ba:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800c1be:	6022      	str	r2, [r4, #0]
 800c1c0:	460d      	mov	r5, r1
 800c1c2:	468a      	mov	sl, r1
 800c1c4:	f806 3b01 	strb.w	r3, [r6], #1
 800c1c8:	e7de      	b.n	800c188 <_scanf_float+0x15c>
 800c1ca:	6822      	ldr	r2, [r4, #0]
 800c1cc:	0610      	lsls	r0, r2, #24
 800c1ce:	f57f af60 	bpl.w	800c092 <_scanf_float+0x66>
 800c1d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800c1d6:	6022      	str	r2, [r4, #0]
 800c1d8:	e7f4      	b.n	800c1c4 <_scanf_float+0x198>
 800c1da:	f1ba 0f00 	cmp.w	sl, #0
 800c1de:	d10c      	bne.n	800c1fa <_scanf_float+0x1ce>
 800c1e0:	b977      	cbnz	r7, 800c200 <_scanf_float+0x1d4>
 800c1e2:	6822      	ldr	r2, [r4, #0]
 800c1e4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c1e8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c1ec:	d108      	bne.n	800c200 <_scanf_float+0x1d4>
 800c1ee:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c1f2:	6022      	str	r2, [r4, #0]
 800c1f4:	f04f 0a01 	mov.w	sl, #1
 800c1f8:	e7e4      	b.n	800c1c4 <_scanf_float+0x198>
 800c1fa:	f1ba 0f02 	cmp.w	sl, #2
 800c1fe:	d050      	beq.n	800c2a2 <_scanf_float+0x276>
 800c200:	2d01      	cmp	r5, #1
 800c202:	d002      	beq.n	800c20a <_scanf_float+0x1de>
 800c204:	2d04      	cmp	r5, #4
 800c206:	f47f af44 	bne.w	800c092 <_scanf_float+0x66>
 800c20a:	3501      	adds	r5, #1
 800c20c:	b2ed      	uxtb	r5, r5
 800c20e:	e7d9      	b.n	800c1c4 <_scanf_float+0x198>
 800c210:	f1ba 0f01 	cmp.w	sl, #1
 800c214:	f47f af3d 	bne.w	800c092 <_scanf_float+0x66>
 800c218:	f04f 0a02 	mov.w	sl, #2
 800c21c:	e7d2      	b.n	800c1c4 <_scanf_float+0x198>
 800c21e:	b975      	cbnz	r5, 800c23e <_scanf_float+0x212>
 800c220:	2f00      	cmp	r7, #0
 800c222:	f47f af37 	bne.w	800c094 <_scanf_float+0x68>
 800c226:	6822      	ldr	r2, [r4, #0]
 800c228:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800c22c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800c230:	f040 8103 	bne.w	800c43a <_scanf_float+0x40e>
 800c234:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c238:	6022      	str	r2, [r4, #0]
 800c23a:	2501      	movs	r5, #1
 800c23c:	e7c2      	b.n	800c1c4 <_scanf_float+0x198>
 800c23e:	2d03      	cmp	r5, #3
 800c240:	d0e3      	beq.n	800c20a <_scanf_float+0x1de>
 800c242:	2d05      	cmp	r5, #5
 800c244:	e7df      	b.n	800c206 <_scanf_float+0x1da>
 800c246:	2d02      	cmp	r5, #2
 800c248:	f47f af23 	bne.w	800c092 <_scanf_float+0x66>
 800c24c:	2503      	movs	r5, #3
 800c24e:	e7b9      	b.n	800c1c4 <_scanf_float+0x198>
 800c250:	2d06      	cmp	r5, #6
 800c252:	f47f af1e 	bne.w	800c092 <_scanf_float+0x66>
 800c256:	2507      	movs	r5, #7
 800c258:	e7b4      	b.n	800c1c4 <_scanf_float+0x198>
 800c25a:	6822      	ldr	r2, [r4, #0]
 800c25c:	0591      	lsls	r1, r2, #22
 800c25e:	f57f af18 	bpl.w	800c092 <_scanf_float+0x66>
 800c262:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800c266:	6022      	str	r2, [r4, #0]
 800c268:	9702      	str	r7, [sp, #8]
 800c26a:	e7ab      	b.n	800c1c4 <_scanf_float+0x198>
 800c26c:	6822      	ldr	r2, [r4, #0]
 800c26e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800c272:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800c276:	d005      	beq.n	800c284 <_scanf_float+0x258>
 800c278:	0550      	lsls	r0, r2, #21
 800c27a:	f57f af0a 	bpl.w	800c092 <_scanf_float+0x66>
 800c27e:	2f00      	cmp	r7, #0
 800c280:	f000 80db 	beq.w	800c43a <_scanf_float+0x40e>
 800c284:	0591      	lsls	r1, r2, #22
 800c286:	bf58      	it	pl
 800c288:	9902      	ldrpl	r1, [sp, #8]
 800c28a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800c28e:	bf58      	it	pl
 800c290:	1a79      	subpl	r1, r7, r1
 800c292:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800c296:	bf58      	it	pl
 800c298:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800c29c:	6022      	str	r2, [r4, #0]
 800c29e:	2700      	movs	r7, #0
 800c2a0:	e790      	b.n	800c1c4 <_scanf_float+0x198>
 800c2a2:	f04f 0a03 	mov.w	sl, #3
 800c2a6:	e78d      	b.n	800c1c4 <_scanf_float+0x198>
 800c2a8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c2ac:	4649      	mov	r1, r9
 800c2ae:	4640      	mov	r0, r8
 800c2b0:	4798      	blx	r3
 800c2b2:	2800      	cmp	r0, #0
 800c2b4:	f43f aedf 	beq.w	800c076 <_scanf_float+0x4a>
 800c2b8:	e6eb      	b.n	800c092 <_scanf_float+0x66>
 800c2ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c2be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c2c2:	464a      	mov	r2, r9
 800c2c4:	4640      	mov	r0, r8
 800c2c6:	4798      	blx	r3
 800c2c8:	6923      	ldr	r3, [r4, #16]
 800c2ca:	3b01      	subs	r3, #1
 800c2cc:	6123      	str	r3, [r4, #16]
 800c2ce:	e6eb      	b.n	800c0a8 <_scanf_float+0x7c>
 800c2d0:	1e6b      	subs	r3, r5, #1
 800c2d2:	2b06      	cmp	r3, #6
 800c2d4:	d824      	bhi.n	800c320 <_scanf_float+0x2f4>
 800c2d6:	2d02      	cmp	r5, #2
 800c2d8:	d836      	bhi.n	800c348 <_scanf_float+0x31c>
 800c2da:	9b01      	ldr	r3, [sp, #4]
 800c2dc:	429e      	cmp	r6, r3
 800c2de:	f67f aee7 	bls.w	800c0b0 <_scanf_float+0x84>
 800c2e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c2e6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c2ea:	464a      	mov	r2, r9
 800c2ec:	4640      	mov	r0, r8
 800c2ee:	4798      	blx	r3
 800c2f0:	6923      	ldr	r3, [r4, #16]
 800c2f2:	3b01      	subs	r3, #1
 800c2f4:	6123      	str	r3, [r4, #16]
 800c2f6:	e7f0      	b.n	800c2da <_scanf_float+0x2ae>
 800c2f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c2fc:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800c300:	464a      	mov	r2, r9
 800c302:	4640      	mov	r0, r8
 800c304:	4798      	blx	r3
 800c306:	6923      	ldr	r3, [r4, #16]
 800c308:	3b01      	subs	r3, #1
 800c30a:	6123      	str	r3, [r4, #16]
 800c30c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c310:	fa5f fa8a 	uxtb.w	sl, sl
 800c314:	f1ba 0f02 	cmp.w	sl, #2
 800c318:	d1ee      	bne.n	800c2f8 <_scanf_float+0x2cc>
 800c31a:	3d03      	subs	r5, #3
 800c31c:	b2ed      	uxtb	r5, r5
 800c31e:	1b76      	subs	r6, r6, r5
 800c320:	6823      	ldr	r3, [r4, #0]
 800c322:	05da      	lsls	r2, r3, #23
 800c324:	d530      	bpl.n	800c388 <_scanf_float+0x35c>
 800c326:	055b      	lsls	r3, r3, #21
 800c328:	d511      	bpl.n	800c34e <_scanf_float+0x322>
 800c32a:	9b01      	ldr	r3, [sp, #4]
 800c32c:	429e      	cmp	r6, r3
 800c32e:	f67f aebf 	bls.w	800c0b0 <_scanf_float+0x84>
 800c332:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c336:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800c33a:	464a      	mov	r2, r9
 800c33c:	4640      	mov	r0, r8
 800c33e:	4798      	blx	r3
 800c340:	6923      	ldr	r3, [r4, #16]
 800c342:	3b01      	subs	r3, #1
 800c344:	6123      	str	r3, [r4, #16]
 800c346:	e7f0      	b.n	800c32a <_scanf_float+0x2fe>
 800c348:	46aa      	mov	sl, r5
 800c34a:	46b3      	mov	fp, r6
 800c34c:	e7de      	b.n	800c30c <_scanf_float+0x2e0>
 800c34e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800c352:	6923      	ldr	r3, [r4, #16]
 800c354:	2965      	cmp	r1, #101	@ 0x65
 800c356:	f103 33ff 	add.w	r3, r3, #4294967295
 800c35a:	f106 35ff 	add.w	r5, r6, #4294967295
 800c35e:	6123      	str	r3, [r4, #16]
 800c360:	d00c      	beq.n	800c37c <_scanf_float+0x350>
 800c362:	2945      	cmp	r1, #69	@ 0x45
 800c364:	d00a      	beq.n	800c37c <_scanf_float+0x350>
 800c366:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c36a:	464a      	mov	r2, r9
 800c36c:	4640      	mov	r0, r8
 800c36e:	4798      	blx	r3
 800c370:	6923      	ldr	r3, [r4, #16]
 800c372:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800c376:	3b01      	subs	r3, #1
 800c378:	1eb5      	subs	r5, r6, #2
 800c37a:	6123      	str	r3, [r4, #16]
 800c37c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c380:	464a      	mov	r2, r9
 800c382:	4640      	mov	r0, r8
 800c384:	4798      	blx	r3
 800c386:	462e      	mov	r6, r5
 800c388:	6822      	ldr	r2, [r4, #0]
 800c38a:	f012 0210 	ands.w	r2, r2, #16
 800c38e:	d001      	beq.n	800c394 <_scanf_float+0x368>
 800c390:	2000      	movs	r0, #0
 800c392:	e68e      	b.n	800c0b2 <_scanf_float+0x86>
 800c394:	7032      	strb	r2, [r6, #0]
 800c396:	6823      	ldr	r3, [r4, #0]
 800c398:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800c39c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c3a0:	d125      	bne.n	800c3ee <_scanf_float+0x3c2>
 800c3a2:	9b02      	ldr	r3, [sp, #8]
 800c3a4:	429f      	cmp	r7, r3
 800c3a6:	d00a      	beq.n	800c3be <_scanf_float+0x392>
 800c3a8:	1bda      	subs	r2, r3, r7
 800c3aa:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800c3ae:	429e      	cmp	r6, r3
 800c3b0:	bf28      	it	cs
 800c3b2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800c3b6:	4922      	ldr	r1, [pc, #136]	@ (800c440 <_scanf_float+0x414>)
 800c3b8:	4630      	mov	r0, r6
 800c3ba:	f000 fa03 	bl	800c7c4 <siprintf>
 800c3be:	9901      	ldr	r1, [sp, #4]
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	4640      	mov	r0, r8
 800c3c4:	f002 fd68 	bl	800ee98 <_strtod_r>
 800c3c8:	9b03      	ldr	r3, [sp, #12]
 800c3ca:	6821      	ldr	r1, [r4, #0]
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	f011 0f02 	tst.w	r1, #2
 800c3d2:	ec57 6b10 	vmov	r6, r7, d0
 800c3d6:	f103 0204 	add.w	r2, r3, #4
 800c3da:	d015      	beq.n	800c408 <_scanf_float+0x3dc>
 800c3dc:	9903      	ldr	r1, [sp, #12]
 800c3de:	600a      	str	r2, [r1, #0]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	e9c3 6700 	strd	r6, r7, [r3]
 800c3e6:	68e3      	ldr	r3, [r4, #12]
 800c3e8:	3301      	adds	r3, #1
 800c3ea:	60e3      	str	r3, [r4, #12]
 800c3ec:	e7d0      	b.n	800c390 <_scanf_float+0x364>
 800c3ee:	9b04      	ldr	r3, [sp, #16]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d0e4      	beq.n	800c3be <_scanf_float+0x392>
 800c3f4:	9905      	ldr	r1, [sp, #20]
 800c3f6:	230a      	movs	r3, #10
 800c3f8:	3101      	adds	r1, #1
 800c3fa:	4640      	mov	r0, r8
 800c3fc:	f7ff f9b4 	bl	800b768 <_strtol_r>
 800c400:	9b04      	ldr	r3, [sp, #16]
 800c402:	9e05      	ldr	r6, [sp, #20]
 800c404:	1ac2      	subs	r2, r0, r3
 800c406:	e7d0      	b.n	800c3aa <_scanf_float+0x37e>
 800c408:	f011 0f04 	tst.w	r1, #4
 800c40c:	9903      	ldr	r1, [sp, #12]
 800c40e:	600a      	str	r2, [r1, #0]
 800c410:	d1e6      	bne.n	800c3e0 <_scanf_float+0x3b4>
 800c412:	681d      	ldr	r5, [r3, #0]
 800c414:	4632      	mov	r2, r6
 800c416:	463b      	mov	r3, r7
 800c418:	4630      	mov	r0, r6
 800c41a:	4639      	mov	r1, r7
 800c41c:	f7f4 fbb6 	bl	8000b8c <__aeabi_dcmpun>
 800c420:	b128      	cbz	r0, 800c42e <_scanf_float+0x402>
 800c422:	4808      	ldr	r0, [pc, #32]	@ (800c444 <_scanf_float+0x418>)
 800c424:	f000 fb10 	bl	800ca48 <nanf>
 800c428:	ed85 0a00 	vstr	s0, [r5]
 800c42c:	e7db      	b.n	800c3e6 <_scanf_float+0x3ba>
 800c42e:	4630      	mov	r0, r6
 800c430:	4639      	mov	r1, r7
 800c432:	f7f4 fc09 	bl	8000c48 <__aeabi_d2f>
 800c436:	6028      	str	r0, [r5, #0]
 800c438:	e7d5      	b.n	800c3e6 <_scanf_float+0x3ba>
 800c43a:	2700      	movs	r7, #0
 800c43c:	e62e      	b.n	800c09c <_scanf_float+0x70>
 800c43e:	bf00      	nop
 800c440:	08011d51 	.word	0x08011d51
 800c444:	08011e02 	.word	0x08011e02

0800c448 <std>:
 800c448:	2300      	movs	r3, #0
 800c44a:	b510      	push	{r4, lr}
 800c44c:	4604      	mov	r4, r0
 800c44e:	e9c0 3300 	strd	r3, r3, [r0]
 800c452:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c456:	6083      	str	r3, [r0, #8]
 800c458:	8181      	strh	r1, [r0, #12]
 800c45a:	6643      	str	r3, [r0, #100]	@ 0x64
 800c45c:	81c2      	strh	r2, [r0, #14]
 800c45e:	6183      	str	r3, [r0, #24]
 800c460:	4619      	mov	r1, r3
 800c462:	2208      	movs	r2, #8
 800c464:	305c      	adds	r0, #92	@ 0x5c
 800c466:	f000 fa12 	bl	800c88e <memset>
 800c46a:	4b0d      	ldr	r3, [pc, #52]	@ (800c4a0 <std+0x58>)
 800c46c:	6263      	str	r3, [r4, #36]	@ 0x24
 800c46e:	4b0d      	ldr	r3, [pc, #52]	@ (800c4a4 <std+0x5c>)
 800c470:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c472:	4b0d      	ldr	r3, [pc, #52]	@ (800c4a8 <std+0x60>)
 800c474:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c476:	4b0d      	ldr	r3, [pc, #52]	@ (800c4ac <std+0x64>)
 800c478:	6323      	str	r3, [r4, #48]	@ 0x30
 800c47a:	4b0d      	ldr	r3, [pc, #52]	@ (800c4b0 <std+0x68>)
 800c47c:	6224      	str	r4, [r4, #32]
 800c47e:	429c      	cmp	r4, r3
 800c480:	d006      	beq.n	800c490 <std+0x48>
 800c482:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c486:	4294      	cmp	r4, r2
 800c488:	d002      	beq.n	800c490 <std+0x48>
 800c48a:	33d0      	adds	r3, #208	@ 0xd0
 800c48c:	429c      	cmp	r4, r3
 800c48e:	d105      	bne.n	800c49c <std+0x54>
 800c490:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c494:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c498:	f000 bad2 	b.w	800ca40 <__retarget_lock_init_recursive>
 800c49c:	bd10      	pop	{r4, pc}
 800c49e:	bf00      	nop
 800c4a0:	0800c809 	.word	0x0800c809
 800c4a4:	0800c82b 	.word	0x0800c82b
 800c4a8:	0800c863 	.word	0x0800c863
 800c4ac:	0800c887 	.word	0x0800c887
 800c4b0:	2000106c 	.word	0x2000106c

0800c4b4 <stdio_exit_handler>:
 800c4b4:	4a02      	ldr	r2, [pc, #8]	@ (800c4c0 <stdio_exit_handler+0xc>)
 800c4b6:	4903      	ldr	r1, [pc, #12]	@ (800c4c4 <stdio_exit_handler+0x10>)
 800c4b8:	4803      	ldr	r0, [pc, #12]	@ (800c4c8 <stdio_exit_handler+0x14>)
 800c4ba:	f000 b869 	b.w	800c590 <_fwalk_sglue>
 800c4be:	bf00      	nop
 800c4c0:	2000003c 	.word	0x2000003c
 800c4c4:	0800f4e1 	.word	0x0800f4e1
 800c4c8:	2000004c 	.word	0x2000004c

0800c4cc <cleanup_stdio>:
 800c4cc:	6841      	ldr	r1, [r0, #4]
 800c4ce:	4b0c      	ldr	r3, [pc, #48]	@ (800c500 <cleanup_stdio+0x34>)
 800c4d0:	4299      	cmp	r1, r3
 800c4d2:	b510      	push	{r4, lr}
 800c4d4:	4604      	mov	r4, r0
 800c4d6:	d001      	beq.n	800c4dc <cleanup_stdio+0x10>
 800c4d8:	f003 f802 	bl	800f4e0 <_fflush_r>
 800c4dc:	68a1      	ldr	r1, [r4, #8]
 800c4de:	4b09      	ldr	r3, [pc, #36]	@ (800c504 <cleanup_stdio+0x38>)
 800c4e0:	4299      	cmp	r1, r3
 800c4e2:	d002      	beq.n	800c4ea <cleanup_stdio+0x1e>
 800c4e4:	4620      	mov	r0, r4
 800c4e6:	f002 fffb 	bl	800f4e0 <_fflush_r>
 800c4ea:	68e1      	ldr	r1, [r4, #12]
 800c4ec:	4b06      	ldr	r3, [pc, #24]	@ (800c508 <cleanup_stdio+0x3c>)
 800c4ee:	4299      	cmp	r1, r3
 800c4f0:	d004      	beq.n	800c4fc <cleanup_stdio+0x30>
 800c4f2:	4620      	mov	r0, r4
 800c4f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c4f8:	f002 bff2 	b.w	800f4e0 <_fflush_r>
 800c4fc:	bd10      	pop	{r4, pc}
 800c4fe:	bf00      	nop
 800c500:	2000106c 	.word	0x2000106c
 800c504:	200010d4 	.word	0x200010d4
 800c508:	2000113c 	.word	0x2000113c

0800c50c <global_stdio_init.part.0>:
 800c50c:	b510      	push	{r4, lr}
 800c50e:	4b0b      	ldr	r3, [pc, #44]	@ (800c53c <global_stdio_init.part.0+0x30>)
 800c510:	4c0b      	ldr	r4, [pc, #44]	@ (800c540 <global_stdio_init.part.0+0x34>)
 800c512:	4a0c      	ldr	r2, [pc, #48]	@ (800c544 <global_stdio_init.part.0+0x38>)
 800c514:	601a      	str	r2, [r3, #0]
 800c516:	4620      	mov	r0, r4
 800c518:	2200      	movs	r2, #0
 800c51a:	2104      	movs	r1, #4
 800c51c:	f7ff ff94 	bl	800c448 <std>
 800c520:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c524:	2201      	movs	r2, #1
 800c526:	2109      	movs	r1, #9
 800c528:	f7ff ff8e 	bl	800c448 <std>
 800c52c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c530:	2202      	movs	r2, #2
 800c532:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c536:	2112      	movs	r1, #18
 800c538:	f7ff bf86 	b.w	800c448 <std>
 800c53c:	200011a4 	.word	0x200011a4
 800c540:	2000106c 	.word	0x2000106c
 800c544:	0800c4b5 	.word	0x0800c4b5

0800c548 <__sfp_lock_acquire>:
 800c548:	4801      	ldr	r0, [pc, #4]	@ (800c550 <__sfp_lock_acquire+0x8>)
 800c54a:	f000 ba7a 	b.w	800ca42 <__retarget_lock_acquire_recursive>
 800c54e:	bf00      	nop
 800c550:	200011ad 	.word	0x200011ad

0800c554 <__sfp_lock_release>:
 800c554:	4801      	ldr	r0, [pc, #4]	@ (800c55c <__sfp_lock_release+0x8>)
 800c556:	f000 ba75 	b.w	800ca44 <__retarget_lock_release_recursive>
 800c55a:	bf00      	nop
 800c55c:	200011ad 	.word	0x200011ad

0800c560 <__sinit>:
 800c560:	b510      	push	{r4, lr}
 800c562:	4604      	mov	r4, r0
 800c564:	f7ff fff0 	bl	800c548 <__sfp_lock_acquire>
 800c568:	6a23      	ldr	r3, [r4, #32]
 800c56a:	b11b      	cbz	r3, 800c574 <__sinit+0x14>
 800c56c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c570:	f7ff bff0 	b.w	800c554 <__sfp_lock_release>
 800c574:	4b04      	ldr	r3, [pc, #16]	@ (800c588 <__sinit+0x28>)
 800c576:	6223      	str	r3, [r4, #32]
 800c578:	4b04      	ldr	r3, [pc, #16]	@ (800c58c <__sinit+0x2c>)
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d1f5      	bne.n	800c56c <__sinit+0xc>
 800c580:	f7ff ffc4 	bl	800c50c <global_stdio_init.part.0>
 800c584:	e7f2      	b.n	800c56c <__sinit+0xc>
 800c586:	bf00      	nop
 800c588:	0800c4cd 	.word	0x0800c4cd
 800c58c:	200011a4 	.word	0x200011a4

0800c590 <_fwalk_sglue>:
 800c590:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c594:	4607      	mov	r7, r0
 800c596:	4688      	mov	r8, r1
 800c598:	4614      	mov	r4, r2
 800c59a:	2600      	movs	r6, #0
 800c59c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c5a0:	f1b9 0901 	subs.w	r9, r9, #1
 800c5a4:	d505      	bpl.n	800c5b2 <_fwalk_sglue+0x22>
 800c5a6:	6824      	ldr	r4, [r4, #0]
 800c5a8:	2c00      	cmp	r4, #0
 800c5aa:	d1f7      	bne.n	800c59c <_fwalk_sglue+0xc>
 800c5ac:	4630      	mov	r0, r6
 800c5ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c5b2:	89ab      	ldrh	r3, [r5, #12]
 800c5b4:	2b01      	cmp	r3, #1
 800c5b6:	d907      	bls.n	800c5c8 <_fwalk_sglue+0x38>
 800c5b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c5bc:	3301      	adds	r3, #1
 800c5be:	d003      	beq.n	800c5c8 <_fwalk_sglue+0x38>
 800c5c0:	4629      	mov	r1, r5
 800c5c2:	4638      	mov	r0, r7
 800c5c4:	47c0      	blx	r8
 800c5c6:	4306      	orrs	r6, r0
 800c5c8:	3568      	adds	r5, #104	@ 0x68
 800c5ca:	e7e9      	b.n	800c5a0 <_fwalk_sglue+0x10>

0800c5cc <iprintf>:
 800c5cc:	b40f      	push	{r0, r1, r2, r3}
 800c5ce:	b507      	push	{r0, r1, r2, lr}
 800c5d0:	4906      	ldr	r1, [pc, #24]	@ (800c5ec <iprintf+0x20>)
 800c5d2:	ab04      	add	r3, sp, #16
 800c5d4:	6808      	ldr	r0, [r1, #0]
 800c5d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5da:	6881      	ldr	r1, [r0, #8]
 800c5dc:	9301      	str	r3, [sp, #4]
 800c5de:	f002 fde3 	bl	800f1a8 <_vfiprintf_r>
 800c5e2:	b003      	add	sp, #12
 800c5e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c5e8:	b004      	add	sp, #16
 800c5ea:	4770      	bx	lr
 800c5ec:	20000048 	.word	0x20000048

0800c5f0 <setvbuf>:
 800c5f0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c5f4:	461d      	mov	r5, r3
 800c5f6:	4b57      	ldr	r3, [pc, #348]	@ (800c754 <setvbuf+0x164>)
 800c5f8:	681f      	ldr	r7, [r3, #0]
 800c5fa:	4604      	mov	r4, r0
 800c5fc:	460e      	mov	r6, r1
 800c5fe:	4690      	mov	r8, r2
 800c600:	b127      	cbz	r7, 800c60c <setvbuf+0x1c>
 800c602:	6a3b      	ldr	r3, [r7, #32]
 800c604:	b913      	cbnz	r3, 800c60c <setvbuf+0x1c>
 800c606:	4638      	mov	r0, r7
 800c608:	f7ff ffaa 	bl	800c560 <__sinit>
 800c60c:	f1b8 0f02 	cmp.w	r8, #2
 800c610:	d006      	beq.n	800c620 <setvbuf+0x30>
 800c612:	f1b8 0f01 	cmp.w	r8, #1
 800c616:	f200 809a 	bhi.w	800c74e <setvbuf+0x15e>
 800c61a:	2d00      	cmp	r5, #0
 800c61c:	f2c0 8097 	blt.w	800c74e <setvbuf+0x15e>
 800c620:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c622:	07d9      	lsls	r1, r3, #31
 800c624:	d405      	bmi.n	800c632 <setvbuf+0x42>
 800c626:	89a3      	ldrh	r3, [r4, #12]
 800c628:	059a      	lsls	r2, r3, #22
 800c62a:	d402      	bmi.n	800c632 <setvbuf+0x42>
 800c62c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c62e:	f000 fa08 	bl	800ca42 <__retarget_lock_acquire_recursive>
 800c632:	4621      	mov	r1, r4
 800c634:	4638      	mov	r0, r7
 800c636:	f002 ff53 	bl	800f4e0 <_fflush_r>
 800c63a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c63c:	b141      	cbz	r1, 800c650 <setvbuf+0x60>
 800c63e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c642:	4299      	cmp	r1, r3
 800c644:	d002      	beq.n	800c64c <setvbuf+0x5c>
 800c646:	4638      	mov	r0, r7
 800c648:	f001 f87a 	bl	800d740 <_free_r>
 800c64c:	2300      	movs	r3, #0
 800c64e:	6363      	str	r3, [r4, #52]	@ 0x34
 800c650:	2300      	movs	r3, #0
 800c652:	61a3      	str	r3, [r4, #24]
 800c654:	6063      	str	r3, [r4, #4]
 800c656:	89a3      	ldrh	r3, [r4, #12]
 800c658:	061b      	lsls	r3, r3, #24
 800c65a:	d503      	bpl.n	800c664 <setvbuf+0x74>
 800c65c:	6921      	ldr	r1, [r4, #16]
 800c65e:	4638      	mov	r0, r7
 800c660:	f001 f86e 	bl	800d740 <_free_r>
 800c664:	89a3      	ldrh	r3, [r4, #12]
 800c666:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800c66a:	f023 0303 	bic.w	r3, r3, #3
 800c66e:	f1b8 0f02 	cmp.w	r8, #2
 800c672:	81a3      	strh	r3, [r4, #12]
 800c674:	d061      	beq.n	800c73a <setvbuf+0x14a>
 800c676:	ab01      	add	r3, sp, #4
 800c678:	466a      	mov	r2, sp
 800c67a:	4621      	mov	r1, r4
 800c67c:	4638      	mov	r0, r7
 800c67e:	f002 ff69 	bl	800f554 <__swhatbuf_r>
 800c682:	89a3      	ldrh	r3, [r4, #12]
 800c684:	4318      	orrs	r0, r3
 800c686:	81a0      	strh	r0, [r4, #12]
 800c688:	bb2d      	cbnz	r5, 800c6d6 <setvbuf+0xe6>
 800c68a:	9d00      	ldr	r5, [sp, #0]
 800c68c:	4628      	mov	r0, r5
 800c68e:	f001 f8a1 	bl	800d7d4 <malloc>
 800c692:	4606      	mov	r6, r0
 800c694:	2800      	cmp	r0, #0
 800c696:	d152      	bne.n	800c73e <setvbuf+0x14e>
 800c698:	f8dd 9000 	ldr.w	r9, [sp]
 800c69c:	45a9      	cmp	r9, r5
 800c69e:	d140      	bne.n	800c722 <setvbuf+0x132>
 800c6a0:	f04f 35ff 	mov.w	r5, #4294967295
 800c6a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6a8:	f043 0202 	orr.w	r2, r3, #2
 800c6ac:	81a2      	strh	r2, [r4, #12]
 800c6ae:	2200      	movs	r2, #0
 800c6b0:	60a2      	str	r2, [r4, #8]
 800c6b2:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800c6b6:	6022      	str	r2, [r4, #0]
 800c6b8:	6122      	str	r2, [r4, #16]
 800c6ba:	2201      	movs	r2, #1
 800c6bc:	6162      	str	r2, [r4, #20]
 800c6be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c6c0:	07d6      	lsls	r6, r2, #31
 800c6c2:	d404      	bmi.n	800c6ce <setvbuf+0xde>
 800c6c4:	0598      	lsls	r0, r3, #22
 800c6c6:	d402      	bmi.n	800c6ce <setvbuf+0xde>
 800c6c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c6ca:	f000 f9bb 	bl	800ca44 <__retarget_lock_release_recursive>
 800c6ce:	4628      	mov	r0, r5
 800c6d0:	b003      	add	sp, #12
 800c6d2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c6d6:	2e00      	cmp	r6, #0
 800c6d8:	d0d8      	beq.n	800c68c <setvbuf+0x9c>
 800c6da:	6a3b      	ldr	r3, [r7, #32]
 800c6dc:	b913      	cbnz	r3, 800c6e4 <setvbuf+0xf4>
 800c6de:	4638      	mov	r0, r7
 800c6e0:	f7ff ff3e 	bl	800c560 <__sinit>
 800c6e4:	f1b8 0f01 	cmp.w	r8, #1
 800c6e8:	bf08      	it	eq
 800c6ea:	89a3      	ldrheq	r3, [r4, #12]
 800c6ec:	6026      	str	r6, [r4, #0]
 800c6ee:	bf04      	itt	eq
 800c6f0:	f043 0301 	orreq.w	r3, r3, #1
 800c6f4:	81a3      	strheq	r3, [r4, #12]
 800c6f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6fa:	f013 0208 	ands.w	r2, r3, #8
 800c6fe:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800c702:	d01e      	beq.n	800c742 <setvbuf+0x152>
 800c704:	07d9      	lsls	r1, r3, #31
 800c706:	bf41      	itttt	mi
 800c708:	2200      	movmi	r2, #0
 800c70a:	426d      	negmi	r5, r5
 800c70c:	60a2      	strmi	r2, [r4, #8]
 800c70e:	61a5      	strmi	r5, [r4, #24]
 800c710:	bf58      	it	pl
 800c712:	60a5      	strpl	r5, [r4, #8]
 800c714:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c716:	07d2      	lsls	r2, r2, #31
 800c718:	d401      	bmi.n	800c71e <setvbuf+0x12e>
 800c71a:	059b      	lsls	r3, r3, #22
 800c71c:	d513      	bpl.n	800c746 <setvbuf+0x156>
 800c71e:	2500      	movs	r5, #0
 800c720:	e7d5      	b.n	800c6ce <setvbuf+0xde>
 800c722:	4648      	mov	r0, r9
 800c724:	f001 f856 	bl	800d7d4 <malloc>
 800c728:	4606      	mov	r6, r0
 800c72a:	2800      	cmp	r0, #0
 800c72c:	d0b8      	beq.n	800c6a0 <setvbuf+0xb0>
 800c72e:	89a3      	ldrh	r3, [r4, #12]
 800c730:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c734:	81a3      	strh	r3, [r4, #12]
 800c736:	464d      	mov	r5, r9
 800c738:	e7cf      	b.n	800c6da <setvbuf+0xea>
 800c73a:	2500      	movs	r5, #0
 800c73c:	e7b2      	b.n	800c6a4 <setvbuf+0xb4>
 800c73e:	46a9      	mov	r9, r5
 800c740:	e7f5      	b.n	800c72e <setvbuf+0x13e>
 800c742:	60a2      	str	r2, [r4, #8]
 800c744:	e7e6      	b.n	800c714 <setvbuf+0x124>
 800c746:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c748:	f000 f97c 	bl	800ca44 <__retarget_lock_release_recursive>
 800c74c:	e7e7      	b.n	800c71e <setvbuf+0x12e>
 800c74e:	f04f 35ff 	mov.w	r5, #4294967295
 800c752:	e7bc      	b.n	800c6ce <setvbuf+0xde>
 800c754:	20000048 	.word	0x20000048

0800c758 <sniprintf>:
 800c758:	b40c      	push	{r2, r3}
 800c75a:	b530      	push	{r4, r5, lr}
 800c75c:	4b18      	ldr	r3, [pc, #96]	@ (800c7c0 <sniprintf+0x68>)
 800c75e:	1e0c      	subs	r4, r1, #0
 800c760:	681d      	ldr	r5, [r3, #0]
 800c762:	b09d      	sub	sp, #116	@ 0x74
 800c764:	da08      	bge.n	800c778 <sniprintf+0x20>
 800c766:	238b      	movs	r3, #139	@ 0x8b
 800c768:	602b      	str	r3, [r5, #0]
 800c76a:	f04f 30ff 	mov.w	r0, #4294967295
 800c76e:	b01d      	add	sp, #116	@ 0x74
 800c770:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c774:	b002      	add	sp, #8
 800c776:	4770      	bx	lr
 800c778:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c77c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c780:	f04f 0300 	mov.w	r3, #0
 800c784:	931b      	str	r3, [sp, #108]	@ 0x6c
 800c786:	bf14      	ite	ne
 800c788:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c78c:	4623      	moveq	r3, r4
 800c78e:	9304      	str	r3, [sp, #16]
 800c790:	9307      	str	r3, [sp, #28]
 800c792:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c796:	9002      	str	r0, [sp, #8]
 800c798:	9006      	str	r0, [sp, #24]
 800c79a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c79e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c7a0:	ab21      	add	r3, sp, #132	@ 0x84
 800c7a2:	a902      	add	r1, sp, #8
 800c7a4:	4628      	mov	r0, r5
 800c7a6:	9301      	str	r3, [sp, #4]
 800c7a8:	f002 fbd8 	bl	800ef5c <_svfiprintf_r>
 800c7ac:	1c43      	adds	r3, r0, #1
 800c7ae:	bfbc      	itt	lt
 800c7b0:	238b      	movlt	r3, #139	@ 0x8b
 800c7b2:	602b      	strlt	r3, [r5, #0]
 800c7b4:	2c00      	cmp	r4, #0
 800c7b6:	d0da      	beq.n	800c76e <sniprintf+0x16>
 800c7b8:	9b02      	ldr	r3, [sp, #8]
 800c7ba:	2200      	movs	r2, #0
 800c7bc:	701a      	strb	r2, [r3, #0]
 800c7be:	e7d6      	b.n	800c76e <sniprintf+0x16>
 800c7c0:	20000048 	.word	0x20000048

0800c7c4 <siprintf>:
 800c7c4:	b40e      	push	{r1, r2, r3}
 800c7c6:	b510      	push	{r4, lr}
 800c7c8:	b09d      	sub	sp, #116	@ 0x74
 800c7ca:	ab1f      	add	r3, sp, #124	@ 0x7c
 800c7cc:	9002      	str	r0, [sp, #8]
 800c7ce:	9006      	str	r0, [sp, #24]
 800c7d0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800c7d4:	480a      	ldr	r0, [pc, #40]	@ (800c800 <siprintf+0x3c>)
 800c7d6:	9107      	str	r1, [sp, #28]
 800c7d8:	9104      	str	r1, [sp, #16]
 800c7da:	490a      	ldr	r1, [pc, #40]	@ (800c804 <siprintf+0x40>)
 800c7dc:	f853 2b04 	ldr.w	r2, [r3], #4
 800c7e0:	9105      	str	r1, [sp, #20]
 800c7e2:	2400      	movs	r4, #0
 800c7e4:	a902      	add	r1, sp, #8
 800c7e6:	6800      	ldr	r0, [r0, #0]
 800c7e8:	9301      	str	r3, [sp, #4]
 800c7ea:	941b      	str	r4, [sp, #108]	@ 0x6c
 800c7ec:	f002 fbb6 	bl	800ef5c <_svfiprintf_r>
 800c7f0:	9b02      	ldr	r3, [sp, #8]
 800c7f2:	701c      	strb	r4, [r3, #0]
 800c7f4:	b01d      	add	sp, #116	@ 0x74
 800c7f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c7fa:	b003      	add	sp, #12
 800c7fc:	4770      	bx	lr
 800c7fe:	bf00      	nop
 800c800:	20000048 	.word	0x20000048
 800c804:	ffff0208 	.word	0xffff0208

0800c808 <__sread>:
 800c808:	b510      	push	{r4, lr}
 800c80a:	460c      	mov	r4, r1
 800c80c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c810:	f000 f8c8 	bl	800c9a4 <_read_r>
 800c814:	2800      	cmp	r0, #0
 800c816:	bfab      	itete	ge
 800c818:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c81a:	89a3      	ldrhlt	r3, [r4, #12]
 800c81c:	181b      	addge	r3, r3, r0
 800c81e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c822:	bfac      	ite	ge
 800c824:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c826:	81a3      	strhlt	r3, [r4, #12]
 800c828:	bd10      	pop	{r4, pc}

0800c82a <__swrite>:
 800c82a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c82e:	461f      	mov	r7, r3
 800c830:	898b      	ldrh	r3, [r1, #12]
 800c832:	05db      	lsls	r3, r3, #23
 800c834:	4605      	mov	r5, r0
 800c836:	460c      	mov	r4, r1
 800c838:	4616      	mov	r6, r2
 800c83a:	d505      	bpl.n	800c848 <__swrite+0x1e>
 800c83c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c840:	2302      	movs	r3, #2
 800c842:	2200      	movs	r2, #0
 800c844:	f000 f89c 	bl	800c980 <_lseek_r>
 800c848:	89a3      	ldrh	r3, [r4, #12]
 800c84a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c84e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c852:	81a3      	strh	r3, [r4, #12]
 800c854:	4632      	mov	r2, r6
 800c856:	463b      	mov	r3, r7
 800c858:	4628      	mov	r0, r5
 800c85a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c85e:	f000 b8b3 	b.w	800c9c8 <_write_r>

0800c862 <__sseek>:
 800c862:	b510      	push	{r4, lr}
 800c864:	460c      	mov	r4, r1
 800c866:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c86a:	f000 f889 	bl	800c980 <_lseek_r>
 800c86e:	1c43      	adds	r3, r0, #1
 800c870:	89a3      	ldrh	r3, [r4, #12]
 800c872:	bf15      	itete	ne
 800c874:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c876:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c87a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c87e:	81a3      	strheq	r3, [r4, #12]
 800c880:	bf18      	it	ne
 800c882:	81a3      	strhne	r3, [r4, #12]
 800c884:	bd10      	pop	{r4, pc}

0800c886 <__sclose>:
 800c886:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c88a:	f000 b869 	b.w	800c960 <_close_r>

0800c88e <memset>:
 800c88e:	4402      	add	r2, r0
 800c890:	4603      	mov	r3, r0
 800c892:	4293      	cmp	r3, r2
 800c894:	d100      	bne.n	800c898 <memset+0xa>
 800c896:	4770      	bx	lr
 800c898:	f803 1b01 	strb.w	r1, [r3], #1
 800c89c:	e7f9      	b.n	800c892 <memset+0x4>
	...

0800c8a0 <strtok>:
 800c8a0:	4b16      	ldr	r3, [pc, #88]	@ (800c8fc <strtok+0x5c>)
 800c8a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c8a6:	681f      	ldr	r7, [r3, #0]
 800c8a8:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800c8aa:	4605      	mov	r5, r0
 800c8ac:	460e      	mov	r6, r1
 800c8ae:	b9ec      	cbnz	r4, 800c8ec <strtok+0x4c>
 800c8b0:	2050      	movs	r0, #80	@ 0x50
 800c8b2:	f000 ff8f 	bl	800d7d4 <malloc>
 800c8b6:	4602      	mov	r2, r0
 800c8b8:	6478      	str	r0, [r7, #68]	@ 0x44
 800c8ba:	b920      	cbnz	r0, 800c8c6 <strtok+0x26>
 800c8bc:	4b10      	ldr	r3, [pc, #64]	@ (800c900 <strtok+0x60>)
 800c8be:	4811      	ldr	r0, [pc, #68]	@ (800c904 <strtok+0x64>)
 800c8c0:	215b      	movs	r1, #91	@ 0x5b
 800c8c2:	f000 f8c7 	bl	800ca54 <__assert_func>
 800c8c6:	e9c0 4400 	strd	r4, r4, [r0]
 800c8ca:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800c8ce:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800c8d2:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800c8d6:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800c8da:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800c8de:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800c8e2:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800c8e6:	6184      	str	r4, [r0, #24]
 800c8e8:	7704      	strb	r4, [r0, #28]
 800c8ea:	6244      	str	r4, [r0, #36]	@ 0x24
 800c8ec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c8ee:	4631      	mov	r1, r6
 800c8f0:	4628      	mov	r0, r5
 800c8f2:	2301      	movs	r3, #1
 800c8f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c8f8:	f000 b806 	b.w	800c908 <__strtok_r>
 800c8fc:	20000048 	.word	0x20000048
 800c900:	08011d56 	.word	0x08011d56
 800c904:	08011d6d 	.word	0x08011d6d

0800c908 <__strtok_r>:
 800c908:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c90a:	4604      	mov	r4, r0
 800c90c:	b908      	cbnz	r0, 800c912 <__strtok_r+0xa>
 800c90e:	6814      	ldr	r4, [r2, #0]
 800c910:	b144      	cbz	r4, 800c924 <__strtok_r+0x1c>
 800c912:	4620      	mov	r0, r4
 800c914:	f814 5b01 	ldrb.w	r5, [r4], #1
 800c918:	460f      	mov	r7, r1
 800c91a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800c91e:	b91e      	cbnz	r6, 800c928 <__strtok_r+0x20>
 800c920:	b965      	cbnz	r5, 800c93c <__strtok_r+0x34>
 800c922:	6015      	str	r5, [r2, #0]
 800c924:	2000      	movs	r0, #0
 800c926:	e005      	b.n	800c934 <__strtok_r+0x2c>
 800c928:	42b5      	cmp	r5, r6
 800c92a:	d1f6      	bne.n	800c91a <__strtok_r+0x12>
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d1f0      	bne.n	800c912 <__strtok_r+0xa>
 800c930:	6014      	str	r4, [r2, #0]
 800c932:	7003      	strb	r3, [r0, #0]
 800c934:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c936:	461c      	mov	r4, r3
 800c938:	e00c      	b.n	800c954 <__strtok_r+0x4c>
 800c93a:	b91d      	cbnz	r5, 800c944 <__strtok_r+0x3c>
 800c93c:	4627      	mov	r7, r4
 800c93e:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c942:	460e      	mov	r6, r1
 800c944:	f816 5b01 	ldrb.w	r5, [r6], #1
 800c948:	42ab      	cmp	r3, r5
 800c94a:	d1f6      	bne.n	800c93a <__strtok_r+0x32>
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d0f2      	beq.n	800c936 <__strtok_r+0x2e>
 800c950:	2300      	movs	r3, #0
 800c952:	703b      	strb	r3, [r7, #0]
 800c954:	6014      	str	r4, [r2, #0]
 800c956:	e7ed      	b.n	800c934 <__strtok_r+0x2c>

0800c958 <_localeconv_r>:
 800c958:	4800      	ldr	r0, [pc, #0]	@ (800c95c <_localeconv_r+0x4>)
 800c95a:	4770      	bx	lr
 800c95c:	20000188 	.word	0x20000188

0800c960 <_close_r>:
 800c960:	b538      	push	{r3, r4, r5, lr}
 800c962:	4d06      	ldr	r5, [pc, #24]	@ (800c97c <_close_r+0x1c>)
 800c964:	2300      	movs	r3, #0
 800c966:	4604      	mov	r4, r0
 800c968:	4608      	mov	r0, r1
 800c96a:	602b      	str	r3, [r5, #0]
 800c96c:	f7f7 fccc 	bl	8004308 <_close>
 800c970:	1c43      	adds	r3, r0, #1
 800c972:	d102      	bne.n	800c97a <_close_r+0x1a>
 800c974:	682b      	ldr	r3, [r5, #0]
 800c976:	b103      	cbz	r3, 800c97a <_close_r+0x1a>
 800c978:	6023      	str	r3, [r4, #0]
 800c97a:	bd38      	pop	{r3, r4, r5, pc}
 800c97c:	200011a8 	.word	0x200011a8

0800c980 <_lseek_r>:
 800c980:	b538      	push	{r3, r4, r5, lr}
 800c982:	4d07      	ldr	r5, [pc, #28]	@ (800c9a0 <_lseek_r+0x20>)
 800c984:	4604      	mov	r4, r0
 800c986:	4608      	mov	r0, r1
 800c988:	4611      	mov	r1, r2
 800c98a:	2200      	movs	r2, #0
 800c98c:	602a      	str	r2, [r5, #0]
 800c98e:	461a      	mov	r2, r3
 800c990:	f7f7 fce1 	bl	8004356 <_lseek>
 800c994:	1c43      	adds	r3, r0, #1
 800c996:	d102      	bne.n	800c99e <_lseek_r+0x1e>
 800c998:	682b      	ldr	r3, [r5, #0]
 800c99a:	b103      	cbz	r3, 800c99e <_lseek_r+0x1e>
 800c99c:	6023      	str	r3, [r4, #0]
 800c99e:	bd38      	pop	{r3, r4, r5, pc}
 800c9a0:	200011a8 	.word	0x200011a8

0800c9a4 <_read_r>:
 800c9a4:	b538      	push	{r3, r4, r5, lr}
 800c9a6:	4d07      	ldr	r5, [pc, #28]	@ (800c9c4 <_read_r+0x20>)
 800c9a8:	4604      	mov	r4, r0
 800c9aa:	4608      	mov	r0, r1
 800c9ac:	4611      	mov	r1, r2
 800c9ae:	2200      	movs	r2, #0
 800c9b0:	602a      	str	r2, [r5, #0]
 800c9b2:	461a      	mov	r2, r3
 800c9b4:	f7f7 fc8b 	bl	80042ce <_read>
 800c9b8:	1c43      	adds	r3, r0, #1
 800c9ba:	d102      	bne.n	800c9c2 <_read_r+0x1e>
 800c9bc:	682b      	ldr	r3, [r5, #0]
 800c9be:	b103      	cbz	r3, 800c9c2 <_read_r+0x1e>
 800c9c0:	6023      	str	r3, [r4, #0]
 800c9c2:	bd38      	pop	{r3, r4, r5, pc}
 800c9c4:	200011a8 	.word	0x200011a8

0800c9c8 <_write_r>:
 800c9c8:	b538      	push	{r3, r4, r5, lr}
 800c9ca:	4d07      	ldr	r5, [pc, #28]	@ (800c9e8 <_write_r+0x20>)
 800c9cc:	4604      	mov	r4, r0
 800c9ce:	4608      	mov	r0, r1
 800c9d0:	4611      	mov	r1, r2
 800c9d2:	2200      	movs	r2, #0
 800c9d4:	602a      	str	r2, [r5, #0]
 800c9d6:	461a      	mov	r2, r3
 800c9d8:	f7f6 fe4e 	bl	8003678 <_write>
 800c9dc:	1c43      	adds	r3, r0, #1
 800c9de:	d102      	bne.n	800c9e6 <_write_r+0x1e>
 800c9e0:	682b      	ldr	r3, [r5, #0]
 800c9e2:	b103      	cbz	r3, 800c9e6 <_write_r+0x1e>
 800c9e4:	6023      	str	r3, [r4, #0]
 800c9e6:	bd38      	pop	{r3, r4, r5, pc}
 800c9e8:	200011a8 	.word	0x200011a8

0800c9ec <__errno>:
 800c9ec:	4b01      	ldr	r3, [pc, #4]	@ (800c9f4 <__errno+0x8>)
 800c9ee:	6818      	ldr	r0, [r3, #0]
 800c9f0:	4770      	bx	lr
 800c9f2:	bf00      	nop
 800c9f4:	20000048 	.word	0x20000048

0800c9f8 <__libc_init_array>:
 800c9f8:	b570      	push	{r4, r5, r6, lr}
 800c9fa:	4d0d      	ldr	r5, [pc, #52]	@ (800ca30 <__libc_init_array+0x38>)
 800c9fc:	4c0d      	ldr	r4, [pc, #52]	@ (800ca34 <__libc_init_array+0x3c>)
 800c9fe:	1b64      	subs	r4, r4, r5
 800ca00:	10a4      	asrs	r4, r4, #2
 800ca02:	2600      	movs	r6, #0
 800ca04:	42a6      	cmp	r6, r4
 800ca06:	d109      	bne.n	800ca1c <__libc_init_array+0x24>
 800ca08:	4d0b      	ldr	r5, [pc, #44]	@ (800ca38 <__libc_init_array+0x40>)
 800ca0a:	4c0c      	ldr	r4, [pc, #48]	@ (800ca3c <__libc_init_array+0x44>)
 800ca0c:	f003 faf8 	bl	8010000 <_init>
 800ca10:	1b64      	subs	r4, r4, r5
 800ca12:	10a4      	asrs	r4, r4, #2
 800ca14:	2600      	movs	r6, #0
 800ca16:	42a6      	cmp	r6, r4
 800ca18:	d105      	bne.n	800ca26 <__libc_init_array+0x2e>
 800ca1a:	bd70      	pop	{r4, r5, r6, pc}
 800ca1c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ca20:	4798      	blx	r3
 800ca22:	3601      	adds	r6, #1
 800ca24:	e7ee      	b.n	800ca04 <__libc_init_array+0xc>
 800ca26:	f855 3b04 	ldr.w	r3, [r5], #4
 800ca2a:	4798      	blx	r3
 800ca2c:	3601      	adds	r6, #1
 800ca2e:	e7f2      	b.n	800ca16 <__libc_init_array+0x1e>
 800ca30:	080120a8 	.word	0x080120a8
 800ca34:	080120a8 	.word	0x080120a8
 800ca38:	080120a8 	.word	0x080120a8
 800ca3c:	080120ac 	.word	0x080120ac

0800ca40 <__retarget_lock_init_recursive>:
 800ca40:	4770      	bx	lr

0800ca42 <__retarget_lock_acquire_recursive>:
 800ca42:	4770      	bx	lr

0800ca44 <__retarget_lock_release_recursive>:
 800ca44:	4770      	bx	lr
	...

0800ca48 <nanf>:
 800ca48:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ca50 <nanf+0x8>
 800ca4c:	4770      	bx	lr
 800ca4e:	bf00      	nop
 800ca50:	7fc00000 	.word	0x7fc00000

0800ca54 <__assert_func>:
 800ca54:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ca56:	4614      	mov	r4, r2
 800ca58:	461a      	mov	r2, r3
 800ca5a:	4b09      	ldr	r3, [pc, #36]	@ (800ca80 <__assert_func+0x2c>)
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	4605      	mov	r5, r0
 800ca60:	68d8      	ldr	r0, [r3, #12]
 800ca62:	b14c      	cbz	r4, 800ca78 <__assert_func+0x24>
 800ca64:	4b07      	ldr	r3, [pc, #28]	@ (800ca84 <__assert_func+0x30>)
 800ca66:	9100      	str	r1, [sp, #0]
 800ca68:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ca6c:	4906      	ldr	r1, [pc, #24]	@ (800ca88 <__assert_func+0x34>)
 800ca6e:	462b      	mov	r3, r5
 800ca70:	f002 fd5e 	bl	800f530 <fiprintf>
 800ca74:	f002 fed8 	bl	800f828 <abort>
 800ca78:	4b04      	ldr	r3, [pc, #16]	@ (800ca8c <__assert_func+0x38>)
 800ca7a:	461c      	mov	r4, r3
 800ca7c:	e7f3      	b.n	800ca66 <__assert_func+0x12>
 800ca7e:	bf00      	nop
 800ca80:	20000048 	.word	0x20000048
 800ca84:	08011dc7 	.word	0x08011dc7
 800ca88:	08011dd4 	.word	0x08011dd4
 800ca8c:	08011e02 	.word	0x08011e02

0800ca90 <quorem>:
 800ca90:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca94:	6903      	ldr	r3, [r0, #16]
 800ca96:	690c      	ldr	r4, [r1, #16]
 800ca98:	42a3      	cmp	r3, r4
 800ca9a:	4607      	mov	r7, r0
 800ca9c:	db7e      	blt.n	800cb9c <quorem+0x10c>
 800ca9e:	3c01      	subs	r4, #1
 800caa0:	f101 0814 	add.w	r8, r1, #20
 800caa4:	00a3      	lsls	r3, r4, #2
 800caa6:	f100 0514 	add.w	r5, r0, #20
 800caaa:	9300      	str	r3, [sp, #0]
 800caac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cab0:	9301      	str	r3, [sp, #4]
 800cab2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cab6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800caba:	3301      	adds	r3, #1
 800cabc:	429a      	cmp	r2, r3
 800cabe:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cac2:	fbb2 f6f3 	udiv	r6, r2, r3
 800cac6:	d32e      	bcc.n	800cb26 <quorem+0x96>
 800cac8:	f04f 0a00 	mov.w	sl, #0
 800cacc:	46c4      	mov	ip, r8
 800cace:	46ae      	mov	lr, r5
 800cad0:	46d3      	mov	fp, sl
 800cad2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cad6:	b298      	uxth	r0, r3
 800cad8:	fb06 a000 	mla	r0, r6, r0, sl
 800cadc:	0c02      	lsrs	r2, r0, #16
 800cade:	0c1b      	lsrs	r3, r3, #16
 800cae0:	fb06 2303 	mla	r3, r6, r3, r2
 800cae4:	f8de 2000 	ldr.w	r2, [lr]
 800cae8:	b280      	uxth	r0, r0
 800caea:	b292      	uxth	r2, r2
 800caec:	1a12      	subs	r2, r2, r0
 800caee:	445a      	add	r2, fp
 800caf0:	f8de 0000 	ldr.w	r0, [lr]
 800caf4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800caf8:	b29b      	uxth	r3, r3
 800cafa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800cafe:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800cb02:	b292      	uxth	r2, r2
 800cb04:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800cb08:	45e1      	cmp	r9, ip
 800cb0a:	f84e 2b04 	str.w	r2, [lr], #4
 800cb0e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800cb12:	d2de      	bcs.n	800cad2 <quorem+0x42>
 800cb14:	9b00      	ldr	r3, [sp, #0]
 800cb16:	58eb      	ldr	r3, [r5, r3]
 800cb18:	b92b      	cbnz	r3, 800cb26 <quorem+0x96>
 800cb1a:	9b01      	ldr	r3, [sp, #4]
 800cb1c:	3b04      	subs	r3, #4
 800cb1e:	429d      	cmp	r5, r3
 800cb20:	461a      	mov	r2, r3
 800cb22:	d32f      	bcc.n	800cb84 <quorem+0xf4>
 800cb24:	613c      	str	r4, [r7, #16]
 800cb26:	4638      	mov	r0, r7
 800cb28:	f001 f9c6 	bl	800deb8 <__mcmp>
 800cb2c:	2800      	cmp	r0, #0
 800cb2e:	db25      	blt.n	800cb7c <quorem+0xec>
 800cb30:	4629      	mov	r1, r5
 800cb32:	2000      	movs	r0, #0
 800cb34:	f858 2b04 	ldr.w	r2, [r8], #4
 800cb38:	f8d1 c000 	ldr.w	ip, [r1]
 800cb3c:	fa1f fe82 	uxth.w	lr, r2
 800cb40:	fa1f f38c 	uxth.w	r3, ip
 800cb44:	eba3 030e 	sub.w	r3, r3, lr
 800cb48:	4403      	add	r3, r0
 800cb4a:	0c12      	lsrs	r2, r2, #16
 800cb4c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800cb50:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800cb54:	b29b      	uxth	r3, r3
 800cb56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cb5a:	45c1      	cmp	r9, r8
 800cb5c:	f841 3b04 	str.w	r3, [r1], #4
 800cb60:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cb64:	d2e6      	bcs.n	800cb34 <quorem+0xa4>
 800cb66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cb6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cb6e:	b922      	cbnz	r2, 800cb7a <quorem+0xea>
 800cb70:	3b04      	subs	r3, #4
 800cb72:	429d      	cmp	r5, r3
 800cb74:	461a      	mov	r2, r3
 800cb76:	d30b      	bcc.n	800cb90 <quorem+0x100>
 800cb78:	613c      	str	r4, [r7, #16]
 800cb7a:	3601      	adds	r6, #1
 800cb7c:	4630      	mov	r0, r6
 800cb7e:	b003      	add	sp, #12
 800cb80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb84:	6812      	ldr	r2, [r2, #0]
 800cb86:	3b04      	subs	r3, #4
 800cb88:	2a00      	cmp	r2, #0
 800cb8a:	d1cb      	bne.n	800cb24 <quorem+0x94>
 800cb8c:	3c01      	subs	r4, #1
 800cb8e:	e7c6      	b.n	800cb1e <quorem+0x8e>
 800cb90:	6812      	ldr	r2, [r2, #0]
 800cb92:	3b04      	subs	r3, #4
 800cb94:	2a00      	cmp	r2, #0
 800cb96:	d1ef      	bne.n	800cb78 <quorem+0xe8>
 800cb98:	3c01      	subs	r4, #1
 800cb9a:	e7ea      	b.n	800cb72 <quorem+0xe2>
 800cb9c:	2000      	movs	r0, #0
 800cb9e:	e7ee      	b.n	800cb7e <quorem+0xee>

0800cba0 <_dtoa_r>:
 800cba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cba4:	69c7      	ldr	r7, [r0, #28]
 800cba6:	b097      	sub	sp, #92	@ 0x5c
 800cba8:	ed8d 0b04 	vstr	d0, [sp, #16]
 800cbac:	ec55 4b10 	vmov	r4, r5, d0
 800cbb0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800cbb2:	9107      	str	r1, [sp, #28]
 800cbb4:	4681      	mov	r9, r0
 800cbb6:	920c      	str	r2, [sp, #48]	@ 0x30
 800cbb8:	9311      	str	r3, [sp, #68]	@ 0x44
 800cbba:	b97f      	cbnz	r7, 800cbdc <_dtoa_r+0x3c>
 800cbbc:	2010      	movs	r0, #16
 800cbbe:	f000 fe09 	bl	800d7d4 <malloc>
 800cbc2:	4602      	mov	r2, r0
 800cbc4:	f8c9 001c 	str.w	r0, [r9, #28]
 800cbc8:	b920      	cbnz	r0, 800cbd4 <_dtoa_r+0x34>
 800cbca:	4ba9      	ldr	r3, [pc, #676]	@ (800ce70 <_dtoa_r+0x2d0>)
 800cbcc:	21ef      	movs	r1, #239	@ 0xef
 800cbce:	48a9      	ldr	r0, [pc, #676]	@ (800ce74 <_dtoa_r+0x2d4>)
 800cbd0:	f7ff ff40 	bl	800ca54 <__assert_func>
 800cbd4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800cbd8:	6007      	str	r7, [r0, #0]
 800cbda:	60c7      	str	r7, [r0, #12]
 800cbdc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cbe0:	6819      	ldr	r1, [r3, #0]
 800cbe2:	b159      	cbz	r1, 800cbfc <_dtoa_r+0x5c>
 800cbe4:	685a      	ldr	r2, [r3, #4]
 800cbe6:	604a      	str	r2, [r1, #4]
 800cbe8:	2301      	movs	r3, #1
 800cbea:	4093      	lsls	r3, r2
 800cbec:	608b      	str	r3, [r1, #8]
 800cbee:	4648      	mov	r0, r9
 800cbf0:	f000 fee6 	bl	800d9c0 <_Bfree>
 800cbf4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800cbf8:	2200      	movs	r2, #0
 800cbfa:	601a      	str	r2, [r3, #0]
 800cbfc:	1e2b      	subs	r3, r5, #0
 800cbfe:	bfb9      	ittee	lt
 800cc00:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cc04:	9305      	strlt	r3, [sp, #20]
 800cc06:	2300      	movge	r3, #0
 800cc08:	6033      	strge	r3, [r6, #0]
 800cc0a:	9f05      	ldr	r7, [sp, #20]
 800cc0c:	4b9a      	ldr	r3, [pc, #616]	@ (800ce78 <_dtoa_r+0x2d8>)
 800cc0e:	bfbc      	itt	lt
 800cc10:	2201      	movlt	r2, #1
 800cc12:	6032      	strlt	r2, [r6, #0]
 800cc14:	43bb      	bics	r3, r7
 800cc16:	d112      	bne.n	800cc3e <_dtoa_r+0x9e>
 800cc18:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cc1a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cc1e:	6013      	str	r3, [r2, #0]
 800cc20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cc24:	4323      	orrs	r3, r4
 800cc26:	f000 855a 	beq.w	800d6de <_dtoa_r+0xb3e>
 800cc2a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cc2c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800ce8c <_dtoa_r+0x2ec>
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	f000 855c 	beq.w	800d6ee <_dtoa_r+0xb4e>
 800cc36:	f10a 0303 	add.w	r3, sl, #3
 800cc3a:	f000 bd56 	b.w	800d6ea <_dtoa_r+0xb4a>
 800cc3e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800cc42:	2200      	movs	r2, #0
 800cc44:	ec51 0b17 	vmov	r0, r1, d7
 800cc48:	2300      	movs	r3, #0
 800cc4a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800cc4e:	f7f3 ff6b 	bl	8000b28 <__aeabi_dcmpeq>
 800cc52:	4680      	mov	r8, r0
 800cc54:	b158      	cbz	r0, 800cc6e <_dtoa_r+0xce>
 800cc56:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800cc58:	2301      	movs	r3, #1
 800cc5a:	6013      	str	r3, [r2, #0]
 800cc5c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800cc5e:	b113      	cbz	r3, 800cc66 <_dtoa_r+0xc6>
 800cc60:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800cc62:	4b86      	ldr	r3, [pc, #536]	@ (800ce7c <_dtoa_r+0x2dc>)
 800cc64:	6013      	str	r3, [r2, #0]
 800cc66:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800ce90 <_dtoa_r+0x2f0>
 800cc6a:	f000 bd40 	b.w	800d6ee <_dtoa_r+0xb4e>
 800cc6e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800cc72:	aa14      	add	r2, sp, #80	@ 0x50
 800cc74:	a915      	add	r1, sp, #84	@ 0x54
 800cc76:	4648      	mov	r0, r9
 800cc78:	f001 fa3e 	bl	800e0f8 <__d2b>
 800cc7c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800cc80:	9002      	str	r0, [sp, #8]
 800cc82:	2e00      	cmp	r6, #0
 800cc84:	d078      	beq.n	800cd78 <_dtoa_r+0x1d8>
 800cc86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cc88:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800cc8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cc90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cc94:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800cc98:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800cc9c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800cca0:	4619      	mov	r1, r3
 800cca2:	2200      	movs	r2, #0
 800cca4:	4b76      	ldr	r3, [pc, #472]	@ (800ce80 <_dtoa_r+0x2e0>)
 800cca6:	f7f3 fb1f 	bl	80002e8 <__aeabi_dsub>
 800ccaa:	a36b      	add	r3, pc, #428	@ (adr r3, 800ce58 <_dtoa_r+0x2b8>)
 800ccac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccb0:	f7f3 fcd2 	bl	8000658 <__aeabi_dmul>
 800ccb4:	a36a      	add	r3, pc, #424	@ (adr r3, 800ce60 <_dtoa_r+0x2c0>)
 800ccb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccba:	f7f3 fb17 	bl	80002ec <__adddf3>
 800ccbe:	4604      	mov	r4, r0
 800ccc0:	4630      	mov	r0, r6
 800ccc2:	460d      	mov	r5, r1
 800ccc4:	f7f3 fc5e 	bl	8000584 <__aeabi_i2d>
 800ccc8:	a367      	add	r3, pc, #412	@ (adr r3, 800ce68 <_dtoa_r+0x2c8>)
 800ccca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccce:	f7f3 fcc3 	bl	8000658 <__aeabi_dmul>
 800ccd2:	4602      	mov	r2, r0
 800ccd4:	460b      	mov	r3, r1
 800ccd6:	4620      	mov	r0, r4
 800ccd8:	4629      	mov	r1, r5
 800ccda:	f7f3 fb07 	bl	80002ec <__adddf3>
 800ccde:	4604      	mov	r4, r0
 800cce0:	460d      	mov	r5, r1
 800cce2:	f7f3 ff69 	bl	8000bb8 <__aeabi_d2iz>
 800cce6:	2200      	movs	r2, #0
 800cce8:	4607      	mov	r7, r0
 800ccea:	2300      	movs	r3, #0
 800ccec:	4620      	mov	r0, r4
 800ccee:	4629      	mov	r1, r5
 800ccf0:	f7f3 ff24 	bl	8000b3c <__aeabi_dcmplt>
 800ccf4:	b140      	cbz	r0, 800cd08 <_dtoa_r+0x168>
 800ccf6:	4638      	mov	r0, r7
 800ccf8:	f7f3 fc44 	bl	8000584 <__aeabi_i2d>
 800ccfc:	4622      	mov	r2, r4
 800ccfe:	462b      	mov	r3, r5
 800cd00:	f7f3 ff12 	bl	8000b28 <__aeabi_dcmpeq>
 800cd04:	b900      	cbnz	r0, 800cd08 <_dtoa_r+0x168>
 800cd06:	3f01      	subs	r7, #1
 800cd08:	2f16      	cmp	r7, #22
 800cd0a:	d852      	bhi.n	800cdb2 <_dtoa_r+0x212>
 800cd0c:	4b5d      	ldr	r3, [pc, #372]	@ (800ce84 <_dtoa_r+0x2e4>)
 800cd0e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cd12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd16:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cd1a:	f7f3 ff0f 	bl	8000b3c <__aeabi_dcmplt>
 800cd1e:	2800      	cmp	r0, #0
 800cd20:	d049      	beq.n	800cdb6 <_dtoa_r+0x216>
 800cd22:	3f01      	subs	r7, #1
 800cd24:	2300      	movs	r3, #0
 800cd26:	9310      	str	r3, [sp, #64]	@ 0x40
 800cd28:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800cd2a:	1b9b      	subs	r3, r3, r6
 800cd2c:	1e5a      	subs	r2, r3, #1
 800cd2e:	bf45      	ittet	mi
 800cd30:	f1c3 0301 	rsbmi	r3, r3, #1
 800cd34:	9300      	strmi	r3, [sp, #0]
 800cd36:	2300      	movpl	r3, #0
 800cd38:	2300      	movmi	r3, #0
 800cd3a:	9206      	str	r2, [sp, #24]
 800cd3c:	bf54      	ite	pl
 800cd3e:	9300      	strpl	r3, [sp, #0]
 800cd40:	9306      	strmi	r3, [sp, #24]
 800cd42:	2f00      	cmp	r7, #0
 800cd44:	db39      	blt.n	800cdba <_dtoa_r+0x21a>
 800cd46:	9b06      	ldr	r3, [sp, #24]
 800cd48:	970d      	str	r7, [sp, #52]	@ 0x34
 800cd4a:	443b      	add	r3, r7
 800cd4c:	9306      	str	r3, [sp, #24]
 800cd4e:	2300      	movs	r3, #0
 800cd50:	9308      	str	r3, [sp, #32]
 800cd52:	9b07      	ldr	r3, [sp, #28]
 800cd54:	2b09      	cmp	r3, #9
 800cd56:	d863      	bhi.n	800ce20 <_dtoa_r+0x280>
 800cd58:	2b05      	cmp	r3, #5
 800cd5a:	bfc4      	itt	gt
 800cd5c:	3b04      	subgt	r3, #4
 800cd5e:	9307      	strgt	r3, [sp, #28]
 800cd60:	9b07      	ldr	r3, [sp, #28]
 800cd62:	f1a3 0302 	sub.w	r3, r3, #2
 800cd66:	bfcc      	ite	gt
 800cd68:	2400      	movgt	r4, #0
 800cd6a:	2401      	movle	r4, #1
 800cd6c:	2b03      	cmp	r3, #3
 800cd6e:	d863      	bhi.n	800ce38 <_dtoa_r+0x298>
 800cd70:	e8df f003 	tbb	[pc, r3]
 800cd74:	2b375452 	.word	0x2b375452
 800cd78:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800cd7c:	441e      	add	r6, r3
 800cd7e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800cd82:	2b20      	cmp	r3, #32
 800cd84:	bfc1      	itttt	gt
 800cd86:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800cd8a:	409f      	lslgt	r7, r3
 800cd8c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800cd90:	fa24 f303 	lsrgt.w	r3, r4, r3
 800cd94:	bfd6      	itet	le
 800cd96:	f1c3 0320 	rsble	r3, r3, #32
 800cd9a:	ea47 0003 	orrgt.w	r0, r7, r3
 800cd9e:	fa04 f003 	lslle.w	r0, r4, r3
 800cda2:	f7f3 fbdf 	bl	8000564 <__aeabi_ui2d>
 800cda6:	2201      	movs	r2, #1
 800cda8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800cdac:	3e01      	subs	r6, #1
 800cdae:	9212      	str	r2, [sp, #72]	@ 0x48
 800cdb0:	e776      	b.n	800cca0 <_dtoa_r+0x100>
 800cdb2:	2301      	movs	r3, #1
 800cdb4:	e7b7      	b.n	800cd26 <_dtoa_r+0x186>
 800cdb6:	9010      	str	r0, [sp, #64]	@ 0x40
 800cdb8:	e7b6      	b.n	800cd28 <_dtoa_r+0x188>
 800cdba:	9b00      	ldr	r3, [sp, #0]
 800cdbc:	1bdb      	subs	r3, r3, r7
 800cdbe:	9300      	str	r3, [sp, #0]
 800cdc0:	427b      	negs	r3, r7
 800cdc2:	9308      	str	r3, [sp, #32]
 800cdc4:	2300      	movs	r3, #0
 800cdc6:	930d      	str	r3, [sp, #52]	@ 0x34
 800cdc8:	e7c3      	b.n	800cd52 <_dtoa_r+0x1b2>
 800cdca:	2301      	movs	r3, #1
 800cdcc:	9309      	str	r3, [sp, #36]	@ 0x24
 800cdce:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cdd0:	eb07 0b03 	add.w	fp, r7, r3
 800cdd4:	f10b 0301 	add.w	r3, fp, #1
 800cdd8:	2b01      	cmp	r3, #1
 800cdda:	9303      	str	r3, [sp, #12]
 800cddc:	bfb8      	it	lt
 800cdde:	2301      	movlt	r3, #1
 800cde0:	e006      	b.n	800cdf0 <_dtoa_r+0x250>
 800cde2:	2301      	movs	r3, #1
 800cde4:	9309      	str	r3, [sp, #36]	@ 0x24
 800cde6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cde8:	2b00      	cmp	r3, #0
 800cdea:	dd28      	ble.n	800ce3e <_dtoa_r+0x29e>
 800cdec:	469b      	mov	fp, r3
 800cdee:	9303      	str	r3, [sp, #12]
 800cdf0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800cdf4:	2100      	movs	r1, #0
 800cdf6:	2204      	movs	r2, #4
 800cdf8:	f102 0514 	add.w	r5, r2, #20
 800cdfc:	429d      	cmp	r5, r3
 800cdfe:	d926      	bls.n	800ce4e <_dtoa_r+0x2ae>
 800ce00:	6041      	str	r1, [r0, #4]
 800ce02:	4648      	mov	r0, r9
 800ce04:	f000 fd9c 	bl	800d940 <_Balloc>
 800ce08:	4682      	mov	sl, r0
 800ce0a:	2800      	cmp	r0, #0
 800ce0c:	d142      	bne.n	800ce94 <_dtoa_r+0x2f4>
 800ce0e:	4b1e      	ldr	r3, [pc, #120]	@ (800ce88 <_dtoa_r+0x2e8>)
 800ce10:	4602      	mov	r2, r0
 800ce12:	f240 11af 	movw	r1, #431	@ 0x1af
 800ce16:	e6da      	b.n	800cbce <_dtoa_r+0x2e>
 800ce18:	2300      	movs	r3, #0
 800ce1a:	e7e3      	b.n	800cde4 <_dtoa_r+0x244>
 800ce1c:	2300      	movs	r3, #0
 800ce1e:	e7d5      	b.n	800cdcc <_dtoa_r+0x22c>
 800ce20:	2401      	movs	r4, #1
 800ce22:	2300      	movs	r3, #0
 800ce24:	9307      	str	r3, [sp, #28]
 800ce26:	9409      	str	r4, [sp, #36]	@ 0x24
 800ce28:	f04f 3bff 	mov.w	fp, #4294967295
 800ce2c:	2200      	movs	r2, #0
 800ce2e:	f8cd b00c 	str.w	fp, [sp, #12]
 800ce32:	2312      	movs	r3, #18
 800ce34:	920c      	str	r2, [sp, #48]	@ 0x30
 800ce36:	e7db      	b.n	800cdf0 <_dtoa_r+0x250>
 800ce38:	2301      	movs	r3, #1
 800ce3a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce3c:	e7f4      	b.n	800ce28 <_dtoa_r+0x288>
 800ce3e:	f04f 0b01 	mov.w	fp, #1
 800ce42:	f8cd b00c 	str.w	fp, [sp, #12]
 800ce46:	465b      	mov	r3, fp
 800ce48:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800ce4c:	e7d0      	b.n	800cdf0 <_dtoa_r+0x250>
 800ce4e:	3101      	adds	r1, #1
 800ce50:	0052      	lsls	r2, r2, #1
 800ce52:	e7d1      	b.n	800cdf8 <_dtoa_r+0x258>
 800ce54:	f3af 8000 	nop.w
 800ce58:	636f4361 	.word	0x636f4361
 800ce5c:	3fd287a7 	.word	0x3fd287a7
 800ce60:	8b60c8b3 	.word	0x8b60c8b3
 800ce64:	3fc68a28 	.word	0x3fc68a28
 800ce68:	509f79fb 	.word	0x509f79fb
 800ce6c:	3fd34413 	.word	0x3fd34413
 800ce70:	08011d56 	.word	0x08011d56
 800ce74:	08011e10 	.word	0x08011e10
 800ce78:	7ff00000 	.word	0x7ff00000
 800ce7c:	08011d2e 	.word	0x08011d2e
 800ce80:	3ff80000 	.word	0x3ff80000
 800ce84:	08011f88 	.word	0x08011f88
 800ce88:	08011e68 	.word	0x08011e68
 800ce8c:	08011e0c 	.word	0x08011e0c
 800ce90:	08011d2d 	.word	0x08011d2d
 800ce94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ce98:	6018      	str	r0, [r3, #0]
 800ce9a:	9b03      	ldr	r3, [sp, #12]
 800ce9c:	2b0e      	cmp	r3, #14
 800ce9e:	f200 80a1 	bhi.w	800cfe4 <_dtoa_r+0x444>
 800cea2:	2c00      	cmp	r4, #0
 800cea4:	f000 809e 	beq.w	800cfe4 <_dtoa_r+0x444>
 800cea8:	2f00      	cmp	r7, #0
 800ceaa:	dd33      	ble.n	800cf14 <_dtoa_r+0x374>
 800ceac:	4b9c      	ldr	r3, [pc, #624]	@ (800d120 <_dtoa_r+0x580>)
 800ceae:	f007 020f 	and.w	r2, r7, #15
 800ceb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ceb6:	ed93 7b00 	vldr	d7, [r3]
 800ceba:	05f8      	lsls	r0, r7, #23
 800cebc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800cec0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800cec4:	d516      	bpl.n	800cef4 <_dtoa_r+0x354>
 800cec6:	4b97      	ldr	r3, [pc, #604]	@ (800d124 <_dtoa_r+0x584>)
 800cec8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cecc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ced0:	f7f3 fcec 	bl	80008ac <__aeabi_ddiv>
 800ced4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ced8:	f004 040f 	and.w	r4, r4, #15
 800cedc:	2603      	movs	r6, #3
 800cede:	4d91      	ldr	r5, [pc, #580]	@ (800d124 <_dtoa_r+0x584>)
 800cee0:	b954      	cbnz	r4, 800cef8 <_dtoa_r+0x358>
 800cee2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800cee6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ceea:	f7f3 fcdf 	bl	80008ac <__aeabi_ddiv>
 800ceee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cef2:	e028      	b.n	800cf46 <_dtoa_r+0x3a6>
 800cef4:	2602      	movs	r6, #2
 800cef6:	e7f2      	b.n	800cede <_dtoa_r+0x33e>
 800cef8:	07e1      	lsls	r1, r4, #31
 800cefa:	d508      	bpl.n	800cf0e <_dtoa_r+0x36e>
 800cefc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800cf00:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cf04:	f7f3 fba8 	bl	8000658 <__aeabi_dmul>
 800cf08:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800cf0c:	3601      	adds	r6, #1
 800cf0e:	1064      	asrs	r4, r4, #1
 800cf10:	3508      	adds	r5, #8
 800cf12:	e7e5      	b.n	800cee0 <_dtoa_r+0x340>
 800cf14:	f000 80af 	beq.w	800d076 <_dtoa_r+0x4d6>
 800cf18:	427c      	negs	r4, r7
 800cf1a:	4b81      	ldr	r3, [pc, #516]	@ (800d120 <_dtoa_r+0x580>)
 800cf1c:	4d81      	ldr	r5, [pc, #516]	@ (800d124 <_dtoa_r+0x584>)
 800cf1e:	f004 020f 	and.w	r2, r4, #15
 800cf22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cf26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800cf2e:	f7f3 fb93 	bl	8000658 <__aeabi_dmul>
 800cf32:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cf36:	1124      	asrs	r4, r4, #4
 800cf38:	2300      	movs	r3, #0
 800cf3a:	2602      	movs	r6, #2
 800cf3c:	2c00      	cmp	r4, #0
 800cf3e:	f040 808f 	bne.w	800d060 <_dtoa_r+0x4c0>
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d1d3      	bne.n	800ceee <_dtoa_r+0x34e>
 800cf46:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cf48:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	f000 8094 	beq.w	800d07a <_dtoa_r+0x4da>
 800cf52:	4b75      	ldr	r3, [pc, #468]	@ (800d128 <_dtoa_r+0x588>)
 800cf54:	2200      	movs	r2, #0
 800cf56:	4620      	mov	r0, r4
 800cf58:	4629      	mov	r1, r5
 800cf5a:	f7f3 fdef 	bl	8000b3c <__aeabi_dcmplt>
 800cf5e:	2800      	cmp	r0, #0
 800cf60:	f000 808b 	beq.w	800d07a <_dtoa_r+0x4da>
 800cf64:	9b03      	ldr	r3, [sp, #12]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	f000 8087 	beq.w	800d07a <_dtoa_r+0x4da>
 800cf6c:	f1bb 0f00 	cmp.w	fp, #0
 800cf70:	dd34      	ble.n	800cfdc <_dtoa_r+0x43c>
 800cf72:	4620      	mov	r0, r4
 800cf74:	4b6d      	ldr	r3, [pc, #436]	@ (800d12c <_dtoa_r+0x58c>)
 800cf76:	2200      	movs	r2, #0
 800cf78:	4629      	mov	r1, r5
 800cf7a:	f7f3 fb6d 	bl	8000658 <__aeabi_dmul>
 800cf7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cf82:	f107 38ff 	add.w	r8, r7, #4294967295
 800cf86:	3601      	adds	r6, #1
 800cf88:	465c      	mov	r4, fp
 800cf8a:	4630      	mov	r0, r6
 800cf8c:	f7f3 fafa 	bl	8000584 <__aeabi_i2d>
 800cf90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cf94:	f7f3 fb60 	bl	8000658 <__aeabi_dmul>
 800cf98:	4b65      	ldr	r3, [pc, #404]	@ (800d130 <_dtoa_r+0x590>)
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	f7f3 f9a6 	bl	80002ec <__adddf3>
 800cfa0:	4605      	mov	r5, r0
 800cfa2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cfa6:	2c00      	cmp	r4, #0
 800cfa8:	d16a      	bne.n	800d080 <_dtoa_r+0x4e0>
 800cfaa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cfae:	4b61      	ldr	r3, [pc, #388]	@ (800d134 <_dtoa_r+0x594>)
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	f7f3 f999 	bl	80002e8 <__aeabi_dsub>
 800cfb6:	4602      	mov	r2, r0
 800cfb8:	460b      	mov	r3, r1
 800cfba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800cfbe:	462a      	mov	r2, r5
 800cfc0:	4633      	mov	r3, r6
 800cfc2:	f7f3 fdd9 	bl	8000b78 <__aeabi_dcmpgt>
 800cfc6:	2800      	cmp	r0, #0
 800cfc8:	f040 8298 	bne.w	800d4fc <_dtoa_r+0x95c>
 800cfcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cfd0:	462a      	mov	r2, r5
 800cfd2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cfd6:	f7f3 fdb1 	bl	8000b3c <__aeabi_dcmplt>
 800cfda:	bb38      	cbnz	r0, 800d02c <_dtoa_r+0x48c>
 800cfdc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800cfe0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800cfe4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	f2c0 8157 	blt.w	800d29a <_dtoa_r+0x6fa>
 800cfec:	2f0e      	cmp	r7, #14
 800cfee:	f300 8154 	bgt.w	800d29a <_dtoa_r+0x6fa>
 800cff2:	4b4b      	ldr	r3, [pc, #300]	@ (800d120 <_dtoa_r+0x580>)
 800cff4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cff8:	ed93 7b00 	vldr	d7, [r3]
 800cffc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800cffe:	2b00      	cmp	r3, #0
 800d000:	ed8d 7b00 	vstr	d7, [sp]
 800d004:	f280 80e5 	bge.w	800d1d2 <_dtoa_r+0x632>
 800d008:	9b03      	ldr	r3, [sp, #12]
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	f300 80e1 	bgt.w	800d1d2 <_dtoa_r+0x632>
 800d010:	d10c      	bne.n	800d02c <_dtoa_r+0x48c>
 800d012:	4b48      	ldr	r3, [pc, #288]	@ (800d134 <_dtoa_r+0x594>)
 800d014:	2200      	movs	r2, #0
 800d016:	ec51 0b17 	vmov	r0, r1, d7
 800d01a:	f7f3 fb1d 	bl	8000658 <__aeabi_dmul>
 800d01e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d022:	f7f3 fd9f 	bl	8000b64 <__aeabi_dcmpge>
 800d026:	2800      	cmp	r0, #0
 800d028:	f000 8266 	beq.w	800d4f8 <_dtoa_r+0x958>
 800d02c:	2400      	movs	r4, #0
 800d02e:	4625      	mov	r5, r4
 800d030:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d032:	4656      	mov	r6, sl
 800d034:	ea6f 0803 	mvn.w	r8, r3
 800d038:	2700      	movs	r7, #0
 800d03a:	4621      	mov	r1, r4
 800d03c:	4648      	mov	r0, r9
 800d03e:	f000 fcbf 	bl	800d9c0 <_Bfree>
 800d042:	2d00      	cmp	r5, #0
 800d044:	f000 80bd 	beq.w	800d1c2 <_dtoa_r+0x622>
 800d048:	b12f      	cbz	r7, 800d056 <_dtoa_r+0x4b6>
 800d04a:	42af      	cmp	r7, r5
 800d04c:	d003      	beq.n	800d056 <_dtoa_r+0x4b6>
 800d04e:	4639      	mov	r1, r7
 800d050:	4648      	mov	r0, r9
 800d052:	f000 fcb5 	bl	800d9c0 <_Bfree>
 800d056:	4629      	mov	r1, r5
 800d058:	4648      	mov	r0, r9
 800d05a:	f000 fcb1 	bl	800d9c0 <_Bfree>
 800d05e:	e0b0      	b.n	800d1c2 <_dtoa_r+0x622>
 800d060:	07e2      	lsls	r2, r4, #31
 800d062:	d505      	bpl.n	800d070 <_dtoa_r+0x4d0>
 800d064:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d068:	f7f3 faf6 	bl	8000658 <__aeabi_dmul>
 800d06c:	3601      	adds	r6, #1
 800d06e:	2301      	movs	r3, #1
 800d070:	1064      	asrs	r4, r4, #1
 800d072:	3508      	adds	r5, #8
 800d074:	e762      	b.n	800cf3c <_dtoa_r+0x39c>
 800d076:	2602      	movs	r6, #2
 800d078:	e765      	b.n	800cf46 <_dtoa_r+0x3a6>
 800d07a:	9c03      	ldr	r4, [sp, #12]
 800d07c:	46b8      	mov	r8, r7
 800d07e:	e784      	b.n	800cf8a <_dtoa_r+0x3ea>
 800d080:	4b27      	ldr	r3, [pc, #156]	@ (800d120 <_dtoa_r+0x580>)
 800d082:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d084:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d088:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d08c:	4454      	add	r4, sl
 800d08e:	2900      	cmp	r1, #0
 800d090:	d054      	beq.n	800d13c <_dtoa_r+0x59c>
 800d092:	4929      	ldr	r1, [pc, #164]	@ (800d138 <_dtoa_r+0x598>)
 800d094:	2000      	movs	r0, #0
 800d096:	f7f3 fc09 	bl	80008ac <__aeabi_ddiv>
 800d09a:	4633      	mov	r3, r6
 800d09c:	462a      	mov	r2, r5
 800d09e:	f7f3 f923 	bl	80002e8 <__aeabi_dsub>
 800d0a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d0a6:	4656      	mov	r6, sl
 800d0a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d0ac:	f7f3 fd84 	bl	8000bb8 <__aeabi_d2iz>
 800d0b0:	4605      	mov	r5, r0
 800d0b2:	f7f3 fa67 	bl	8000584 <__aeabi_i2d>
 800d0b6:	4602      	mov	r2, r0
 800d0b8:	460b      	mov	r3, r1
 800d0ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d0be:	f7f3 f913 	bl	80002e8 <__aeabi_dsub>
 800d0c2:	3530      	adds	r5, #48	@ 0x30
 800d0c4:	4602      	mov	r2, r0
 800d0c6:	460b      	mov	r3, r1
 800d0c8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d0cc:	f806 5b01 	strb.w	r5, [r6], #1
 800d0d0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d0d4:	f7f3 fd32 	bl	8000b3c <__aeabi_dcmplt>
 800d0d8:	2800      	cmp	r0, #0
 800d0da:	d172      	bne.n	800d1c2 <_dtoa_r+0x622>
 800d0dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d0e0:	4911      	ldr	r1, [pc, #68]	@ (800d128 <_dtoa_r+0x588>)
 800d0e2:	2000      	movs	r0, #0
 800d0e4:	f7f3 f900 	bl	80002e8 <__aeabi_dsub>
 800d0e8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d0ec:	f7f3 fd26 	bl	8000b3c <__aeabi_dcmplt>
 800d0f0:	2800      	cmp	r0, #0
 800d0f2:	f040 80b4 	bne.w	800d25e <_dtoa_r+0x6be>
 800d0f6:	42a6      	cmp	r6, r4
 800d0f8:	f43f af70 	beq.w	800cfdc <_dtoa_r+0x43c>
 800d0fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d100:	4b0a      	ldr	r3, [pc, #40]	@ (800d12c <_dtoa_r+0x58c>)
 800d102:	2200      	movs	r2, #0
 800d104:	f7f3 faa8 	bl	8000658 <__aeabi_dmul>
 800d108:	4b08      	ldr	r3, [pc, #32]	@ (800d12c <_dtoa_r+0x58c>)
 800d10a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d10e:	2200      	movs	r2, #0
 800d110:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d114:	f7f3 faa0 	bl	8000658 <__aeabi_dmul>
 800d118:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d11c:	e7c4      	b.n	800d0a8 <_dtoa_r+0x508>
 800d11e:	bf00      	nop
 800d120:	08011f88 	.word	0x08011f88
 800d124:	08011f60 	.word	0x08011f60
 800d128:	3ff00000 	.word	0x3ff00000
 800d12c:	40240000 	.word	0x40240000
 800d130:	401c0000 	.word	0x401c0000
 800d134:	40140000 	.word	0x40140000
 800d138:	3fe00000 	.word	0x3fe00000
 800d13c:	4631      	mov	r1, r6
 800d13e:	4628      	mov	r0, r5
 800d140:	f7f3 fa8a 	bl	8000658 <__aeabi_dmul>
 800d144:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d148:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d14a:	4656      	mov	r6, sl
 800d14c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d150:	f7f3 fd32 	bl	8000bb8 <__aeabi_d2iz>
 800d154:	4605      	mov	r5, r0
 800d156:	f7f3 fa15 	bl	8000584 <__aeabi_i2d>
 800d15a:	4602      	mov	r2, r0
 800d15c:	460b      	mov	r3, r1
 800d15e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d162:	f7f3 f8c1 	bl	80002e8 <__aeabi_dsub>
 800d166:	3530      	adds	r5, #48	@ 0x30
 800d168:	f806 5b01 	strb.w	r5, [r6], #1
 800d16c:	4602      	mov	r2, r0
 800d16e:	460b      	mov	r3, r1
 800d170:	42a6      	cmp	r6, r4
 800d172:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d176:	f04f 0200 	mov.w	r2, #0
 800d17a:	d124      	bne.n	800d1c6 <_dtoa_r+0x626>
 800d17c:	4baf      	ldr	r3, [pc, #700]	@ (800d43c <_dtoa_r+0x89c>)
 800d17e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d182:	f7f3 f8b3 	bl	80002ec <__adddf3>
 800d186:	4602      	mov	r2, r0
 800d188:	460b      	mov	r3, r1
 800d18a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d18e:	f7f3 fcf3 	bl	8000b78 <__aeabi_dcmpgt>
 800d192:	2800      	cmp	r0, #0
 800d194:	d163      	bne.n	800d25e <_dtoa_r+0x6be>
 800d196:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d19a:	49a8      	ldr	r1, [pc, #672]	@ (800d43c <_dtoa_r+0x89c>)
 800d19c:	2000      	movs	r0, #0
 800d19e:	f7f3 f8a3 	bl	80002e8 <__aeabi_dsub>
 800d1a2:	4602      	mov	r2, r0
 800d1a4:	460b      	mov	r3, r1
 800d1a6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d1aa:	f7f3 fcc7 	bl	8000b3c <__aeabi_dcmplt>
 800d1ae:	2800      	cmp	r0, #0
 800d1b0:	f43f af14 	beq.w	800cfdc <_dtoa_r+0x43c>
 800d1b4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d1b6:	1e73      	subs	r3, r6, #1
 800d1b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d1ba:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d1be:	2b30      	cmp	r3, #48	@ 0x30
 800d1c0:	d0f8      	beq.n	800d1b4 <_dtoa_r+0x614>
 800d1c2:	4647      	mov	r7, r8
 800d1c4:	e03b      	b.n	800d23e <_dtoa_r+0x69e>
 800d1c6:	4b9e      	ldr	r3, [pc, #632]	@ (800d440 <_dtoa_r+0x8a0>)
 800d1c8:	f7f3 fa46 	bl	8000658 <__aeabi_dmul>
 800d1cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d1d0:	e7bc      	b.n	800d14c <_dtoa_r+0x5ac>
 800d1d2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d1d6:	4656      	mov	r6, sl
 800d1d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d1dc:	4620      	mov	r0, r4
 800d1de:	4629      	mov	r1, r5
 800d1e0:	f7f3 fb64 	bl	80008ac <__aeabi_ddiv>
 800d1e4:	f7f3 fce8 	bl	8000bb8 <__aeabi_d2iz>
 800d1e8:	4680      	mov	r8, r0
 800d1ea:	f7f3 f9cb 	bl	8000584 <__aeabi_i2d>
 800d1ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d1f2:	f7f3 fa31 	bl	8000658 <__aeabi_dmul>
 800d1f6:	4602      	mov	r2, r0
 800d1f8:	460b      	mov	r3, r1
 800d1fa:	4620      	mov	r0, r4
 800d1fc:	4629      	mov	r1, r5
 800d1fe:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d202:	f7f3 f871 	bl	80002e8 <__aeabi_dsub>
 800d206:	f806 4b01 	strb.w	r4, [r6], #1
 800d20a:	9d03      	ldr	r5, [sp, #12]
 800d20c:	eba6 040a 	sub.w	r4, r6, sl
 800d210:	42a5      	cmp	r5, r4
 800d212:	4602      	mov	r2, r0
 800d214:	460b      	mov	r3, r1
 800d216:	d133      	bne.n	800d280 <_dtoa_r+0x6e0>
 800d218:	f7f3 f868 	bl	80002ec <__adddf3>
 800d21c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d220:	4604      	mov	r4, r0
 800d222:	460d      	mov	r5, r1
 800d224:	f7f3 fca8 	bl	8000b78 <__aeabi_dcmpgt>
 800d228:	b9c0      	cbnz	r0, 800d25c <_dtoa_r+0x6bc>
 800d22a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d22e:	4620      	mov	r0, r4
 800d230:	4629      	mov	r1, r5
 800d232:	f7f3 fc79 	bl	8000b28 <__aeabi_dcmpeq>
 800d236:	b110      	cbz	r0, 800d23e <_dtoa_r+0x69e>
 800d238:	f018 0f01 	tst.w	r8, #1
 800d23c:	d10e      	bne.n	800d25c <_dtoa_r+0x6bc>
 800d23e:	9902      	ldr	r1, [sp, #8]
 800d240:	4648      	mov	r0, r9
 800d242:	f000 fbbd 	bl	800d9c0 <_Bfree>
 800d246:	2300      	movs	r3, #0
 800d248:	7033      	strb	r3, [r6, #0]
 800d24a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d24c:	3701      	adds	r7, #1
 800d24e:	601f      	str	r7, [r3, #0]
 800d250:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d252:	2b00      	cmp	r3, #0
 800d254:	f000 824b 	beq.w	800d6ee <_dtoa_r+0xb4e>
 800d258:	601e      	str	r6, [r3, #0]
 800d25a:	e248      	b.n	800d6ee <_dtoa_r+0xb4e>
 800d25c:	46b8      	mov	r8, r7
 800d25e:	4633      	mov	r3, r6
 800d260:	461e      	mov	r6, r3
 800d262:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d266:	2a39      	cmp	r2, #57	@ 0x39
 800d268:	d106      	bne.n	800d278 <_dtoa_r+0x6d8>
 800d26a:	459a      	cmp	sl, r3
 800d26c:	d1f8      	bne.n	800d260 <_dtoa_r+0x6c0>
 800d26e:	2230      	movs	r2, #48	@ 0x30
 800d270:	f108 0801 	add.w	r8, r8, #1
 800d274:	f88a 2000 	strb.w	r2, [sl]
 800d278:	781a      	ldrb	r2, [r3, #0]
 800d27a:	3201      	adds	r2, #1
 800d27c:	701a      	strb	r2, [r3, #0]
 800d27e:	e7a0      	b.n	800d1c2 <_dtoa_r+0x622>
 800d280:	4b6f      	ldr	r3, [pc, #444]	@ (800d440 <_dtoa_r+0x8a0>)
 800d282:	2200      	movs	r2, #0
 800d284:	f7f3 f9e8 	bl	8000658 <__aeabi_dmul>
 800d288:	2200      	movs	r2, #0
 800d28a:	2300      	movs	r3, #0
 800d28c:	4604      	mov	r4, r0
 800d28e:	460d      	mov	r5, r1
 800d290:	f7f3 fc4a 	bl	8000b28 <__aeabi_dcmpeq>
 800d294:	2800      	cmp	r0, #0
 800d296:	d09f      	beq.n	800d1d8 <_dtoa_r+0x638>
 800d298:	e7d1      	b.n	800d23e <_dtoa_r+0x69e>
 800d29a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d29c:	2a00      	cmp	r2, #0
 800d29e:	f000 80ea 	beq.w	800d476 <_dtoa_r+0x8d6>
 800d2a2:	9a07      	ldr	r2, [sp, #28]
 800d2a4:	2a01      	cmp	r2, #1
 800d2a6:	f300 80cd 	bgt.w	800d444 <_dtoa_r+0x8a4>
 800d2aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d2ac:	2a00      	cmp	r2, #0
 800d2ae:	f000 80c1 	beq.w	800d434 <_dtoa_r+0x894>
 800d2b2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d2b6:	9c08      	ldr	r4, [sp, #32]
 800d2b8:	9e00      	ldr	r6, [sp, #0]
 800d2ba:	9a00      	ldr	r2, [sp, #0]
 800d2bc:	441a      	add	r2, r3
 800d2be:	9200      	str	r2, [sp, #0]
 800d2c0:	9a06      	ldr	r2, [sp, #24]
 800d2c2:	2101      	movs	r1, #1
 800d2c4:	441a      	add	r2, r3
 800d2c6:	4648      	mov	r0, r9
 800d2c8:	9206      	str	r2, [sp, #24]
 800d2ca:	f000 fc77 	bl	800dbbc <__i2b>
 800d2ce:	4605      	mov	r5, r0
 800d2d0:	b166      	cbz	r6, 800d2ec <_dtoa_r+0x74c>
 800d2d2:	9b06      	ldr	r3, [sp, #24]
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	dd09      	ble.n	800d2ec <_dtoa_r+0x74c>
 800d2d8:	42b3      	cmp	r3, r6
 800d2da:	9a00      	ldr	r2, [sp, #0]
 800d2dc:	bfa8      	it	ge
 800d2de:	4633      	movge	r3, r6
 800d2e0:	1ad2      	subs	r2, r2, r3
 800d2e2:	9200      	str	r2, [sp, #0]
 800d2e4:	9a06      	ldr	r2, [sp, #24]
 800d2e6:	1af6      	subs	r6, r6, r3
 800d2e8:	1ad3      	subs	r3, r2, r3
 800d2ea:	9306      	str	r3, [sp, #24]
 800d2ec:	9b08      	ldr	r3, [sp, #32]
 800d2ee:	b30b      	cbz	r3, 800d334 <_dtoa_r+0x794>
 800d2f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	f000 80c6 	beq.w	800d484 <_dtoa_r+0x8e4>
 800d2f8:	2c00      	cmp	r4, #0
 800d2fa:	f000 80c0 	beq.w	800d47e <_dtoa_r+0x8de>
 800d2fe:	4629      	mov	r1, r5
 800d300:	4622      	mov	r2, r4
 800d302:	4648      	mov	r0, r9
 800d304:	f000 fd12 	bl	800dd2c <__pow5mult>
 800d308:	9a02      	ldr	r2, [sp, #8]
 800d30a:	4601      	mov	r1, r0
 800d30c:	4605      	mov	r5, r0
 800d30e:	4648      	mov	r0, r9
 800d310:	f000 fc6a 	bl	800dbe8 <__multiply>
 800d314:	9902      	ldr	r1, [sp, #8]
 800d316:	4680      	mov	r8, r0
 800d318:	4648      	mov	r0, r9
 800d31a:	f000 fb51 	bl	800d9c0 <_Bfree>
 800d31e:	9b08      	ldr	r3, [sp, #32]
 800d320:	1b1b      	subs	r3, r3, r4
 800d322:	9308      	str	r3, [sp, #32]
 800d324:	f000 80b1 	beq.w	800d48a <_dtoa_r+0x8ea>
 800d328:	9a08      	ldr	r2, [sp, #32]
 800d32a:	4641      	mov	r1, r8
 800d32c:	4648      	mov	r0, r9
 800d32e:	f000 fcfd 	bl	800dd2c <__pow5mult>
 800d332:	9002      	str	r0, [sp, #8]
 800d334:	2101      	movs	r1, #1
 800d336:	4648      	mov	r0, r9
 800d338:	f000 fc40 	bl	800dbbc <__i2b>
 800d33c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d33e:	4604      	mov	r4, r0
 800d340:	2b00      	cmp	r3, #0
 800d342:	f000 81d8 	beq.w	800d6f6 <_dtoa_r+0xb56>
 800d346:	461a      	mov	r2, r3
 800d348:	4601      	mov	r1, r0
 800d34a:	4648      	mov	r0, r9
 800d34c:	f000 fcee 	bl	800dd2c <__pow5mult>
 800d350:	9b07      	ldr	r3, [sp, #28]
 800d352:	2b01      	cmp	r3, #1
 800d354:	4604      	mov	r4, r0
 800d356:	f300 809f 	bgt.w	800d498 <_dtoa_r+0x8f8>
 800d35a:	9b04      	ldr	r3, [sp, #16]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	f040 8097 	bne.w	800d490 <_dtoa_r+0x8f0>
 800d362:	9b05      	ldr	r3, [sp, #20]
 800d364:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d368:	2b00      	cmp	r3, #0
 800d36a:	f040 8093 	bne.w	800d494 <_dtoa_r+0x8f4>
 800d36e:	9b05      	ldr	r3, [sp, #20]
 800d370:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d374:	0d1b      	lsrs	r3, r3, #20
 800d376:	051b      	lsls	r3, r3, #20
 800d378:	b133      	cbz	r3, 800d388 <_dtoa_r+0x7e8>
 800d37a:	9b00      	ldr	r3, [sp, #0]
 800d37c:	3301      	adds	r3, #1
 800d37e:	9300      	str	r3, [sp, #0]
 800d380:	9b06      	ldr	r3, [sp, #24]
 800d382:	3301      	adds	r3, #1
 800d384:	9306      	str	r3, [sp, #24]
 800d386:	2301      	movs	r3, #1
 800d388:	9308      	str	r3, [sp, #32]
 800d38a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	f000 81b8 	beq.w	800d702 <_dtoa_r+0xb62>
 800d392:	6923      	ldr	r3, [r4, #16]
 800d394:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d398:	6918      	ldr	r0, [r3, #16]
 800d39a:	f000 fbc3 	bl	800db24 <__hi0bits>
 800d39e:	f1c0 0020 	rsb	r0, r0, #32
 800d3a2:	9b06      	ldr	r3, [sp, #24]
 800d3a4:	4418      	add	r0, r3
 800d3a6:	f010 001f 	ands.w	r0, r0, #31
 800d3aa:	f000 8082 	beq.w	800d4b2 <_dtoa_r+0x912>
 800d3ae:	f1c0 0320 	rsb	r3, r0, #32
 800d3b2:	2b04      	cmp	r3, #4
 800d3b4:	dd73      	ble.n	800d49e <_dtoa_r+0x8fe>
 800d3b6:	9b00      	ldr	r3, [sp, #0]
 800d3b8:	f1c0 001c 	rsb	r0, r0, #28
 800d3bc:	4403      	add	r3, r0
 800d3be:	9300      	str	r3, [sp, #0]
 800d3c0:	9b06      	ldr	r3, [sp, #24]
 800d3c2:	4403      	add	r3, r0
 800d3c4:	4406      	add	r6, r0
 800d3c6:	9306      	str	r3, [sp, #24]
 800d3c8:	9b00      	ldr	r3, [sp, #0]
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	dd05      	ble.n	800d3da <_dtoa_r+0x83a>
 800d3ce:	9902      	ldr	r1, [sp, #8]
 800d3d0:	461a      	mov	r2, r3
 800d3d2:	4648      	mov	r0, r9
 800d3d4:	f000 fd04 	bl	800dde0 <__lshift>
 800d3d8:	9002      	str	r0, [sp, #8]
 800d3da:	9b06      	ldr	r3, [sp, #24]
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	dd05      	ble.n	800d3ec <_dtoa_r+0x84c>
 800d3e0:	4621      	mov	r1, r4
 800d3e2:	461a      	mov	r2, r3
 800d3e4:	4648      	mov	r0, r9
 800d3e6:	f000 fcfb 	bl	800dde0 <__lshift>
 800d3ea:	4604      	mov	r4, r0
 800d3ec:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d061      	beq.n	800d4b6 <_dtoa_r+0x916>
 800d3f2:	9802      	ldr	r0, [sp, #8]
 800d3f4:	4621      	mov	r1, r4
 800d3f6:	f000 fd5f 	bl	800deb8 <__mcmp>
 800d3fa:	2800      	cmp	r0, #0
 800d3fc:	da5b      	bge.n	800d4b6 <_dtoa_r+0x916>
 800d3fe:	2300      	movs	r3, #0
 800d400:	9902      	ldr	r1, [sp, #8]
 800d402:	220a      	movs	r2, #10
 800d404:	4648      	mov	r0, r9
 800d406:	f000 fafd 	bl	800da04 <__multadd>
 800d40a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d40c:	9002      	str	r0, [sp, #8]
 800d40e:	f107 38ff 	add.w	r8, r7, #4294967295
 800d412:	2b00      	cmp	r3, #0
 800d414:	f000 8177 	beq.w	800d706 <_dtoa_r+0xb66>
 800d418:	4629      	mov	r1, r5
 800d41a:	2300      	movs	r3, #0
 800d41c:	220a      	movs	r2, #10
 800d41e:	4648      	mov	r0, r9
 800d420:	f000 faf0 	bl	800da04 <__multadd>
 800d424:	f1bb 0f00 	cmp.w	fp, #0
 800d428:	4605      	mov	r5, r0
 800d42a:	dc6f      	bgt.n	800d50c <_dtoa_r+0x96c>
 800d42c:	9b07      	ldr	r3, [sp, #28]
 800d42e:	2b02      	cmp	r3, #2
 800d430:	dc49      	bgt.n	800d4c6 <_dtoa_r+0x926>
 800d432:	e06b      	b.n	800d50c <_dtoa_r+0x96c>
 800d434:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d436:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d43a:	e73c      	b.n	800d2b6 <_dtoa_r+0x716>
 800d43c:	3fe00000 	.word	0x3fe00000
 800d440:	40240000 	.word	0x40240000
 800d444:	9b03      	ldr	r3, [sp, #12]
 800d446:	1e5c      	subs	r4, r3, #1
 800d448:	9b08      	ldr	r3, [sp, #32]
 800d44a:	42a3      	cmp	r3, r4
 800d44c:	db09      	blt.n	800d462 <_dtoa_r+0x8c2>
 800d44e:	1b1c      	subs	r4, r3, r4
 800d450:	9b03      	ldr	r3, [sp, #12]
 800d452:	2b00      	cmp	r3, #0
 800d454:	f6bf af30 	bge.w	800d2b8 <_dtoa_r+0x718>
 800d458:	9b00      	ldr	r3, [sp, #0]
 800d45a:	9a03      	ldr	r2, [sp, #12]
 800d45c:	1a9e      	subs	r6, r3, r2
 800d45e:	2300      	movs	r3, #0
 800d460:	e72b      	b.n	800d2ba <_dtoa_r+0x71a>
 800d462:	9b08      	ldr	r3, [sp, #32]
 800d464:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d466:	9408      	str	r4, [sp, #32]
 800d468:	1ae3      	subs	r3, r4, r3
 800d46a:	441a      	add	r2, r3
 800d46c:	9e00      	ldr	r6, [sp, #0]
 800d46e:	9b03      	ldr	r3, [sp, #12]
 800d470:	920d      	str	r2, [sp, #52]	@ 0x34
 800d472:	2400      	movs	r4, #0
 800d474:	e721      	b.n	800d2ba <_dtoa_r+0x71a>
 800d476:	9c08      	ldr	r4, [sp, #32]
 800d478:	9e00      	ldr	r6, [sp, #0]
 800d47a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800d47c:	e728      	b.n	800d2d0 <_dtoa_r+0x730>
 800d47e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d482:	e751      	b.n	800d328 <_dtoa_r+0x788>
 800d484:	9a08      	ldr	r2, [sp, #32]
 800d486:	9902      	ldr	r1, [sp, #8]
 800d488:	e750      	b.n	800d32c <_dtoa_r+0x78c>
 800d48a:	f8cd 8008 	str.w	r8, [sp, #8]
 800d48e:	e751      	b.n	800d334 <_dtoa_r+0x794>
 800d490:	2300      	movs	r3, #0
 800d492:	e779      	b.n	800d388 <_dtoa_r+0x7e8>
 800d494:	9b04      	ldr	r3, [sp, #16]
 800d496:	e777      	b.n	800d388 <_dtoa_r+0x7e8>
 800d498:	2300      	movs	r3, #0
 800d49a:	9308      	str	r3, [sp, #32]
 800d49c:	e779      	b.n	800d392 <_dtoa_r+0x7f2>
 800d49e:	d093      	beq.n	800d3c8 <_dtoa_r+0x828>
 800d4a0:	9a00      	ldr	r2, [sp, #0]
 800d4a2:	331c      	adds	r3, #28
 800d4a4:	441a      	add	r2, r3
 800d4a6:	9200      	str	r2, [sp, #0]
 800d4a8:	9a06      	ldr	r2, [sp, #24]
 800d4aa:	441a      	add	r2, r3
 800d4ac:	441e      	add	r6, r3
 800d4ae:	9206      	str	r2, [sp, #24]
 800d4b0:	e78a      	b.n	800d3c8 <_dtoa_r+0x828>
 800d4b2:	4603      	mov	r3, r0
 800d4b4:	e7f4      	b.n	800d4a0 <_dtoa_r+0x900>
 800d4b6:	9b03      	ldr	r3, [sp, #12]
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	46b8      	mov	r8, r7
 800d4bc:	dc20      	bgt.n	800d500 <_dtoa_r+0x960>
 800d4be:	469b      	mov	fp, r3
 800d4c0:	9b07      	ldr	r3, [sp, #28]
 800d4c2:	2b02      	cmp	r3, #2
 800d4c4:	dd1e      	ble.n	800d504 <_dtoa_r+0x964>
 800d4c6:	f1bb 0f00 	cmp.w	fp, #0
 800d4ca:	f47f adb1 	bne.w	800d030 <_dtoa_r+0x490>
 800d4ce:	4621      	mov	r1, r4
 800d4d0:	465b      	mov	r3, fp
 800d4d2:	2205      	movs	r2, #5
 800d4d4:	4648      	mov	r0, r9
 800d4d6:	f000 fa95 	bl	800da04 <__multadd>
 800d4da:	4601      	mov	r1, r0
 800d4dc:	4604      	mov	r4, r0
 800d4de:	9802      	ldr	r0, [sp, #8]
 800d4e0:	f000 fcea 	bl	800deb8 <__mcmp>
 800d4e4:	2800      	cmp	r0, #0
 800d4e6:	f77f ada3 	ble.w	800d030 <_dtoa_r+0x490>
 800d4ea:	4656      	mov	r6, sl
 800d4ec:	2331      	movs	r3, #49	@ 0x31
 800d4ee:	f806 3b01 	strb.w	r3, [r6], #1
 800d4f2:	f108 0801 	add.w	r8, r8, #1
 800d4f6:	e59f      	b.n	800d038 <_dtoa_r+0x498>
 800d4f8:	9c03      	ldr	r4, [sp, #12]
 800d4fa:	46b8      	mov	r8, r7
 800d4fc:	4625      	mov	r5, r4
 800d4fe:	e7f4      	b.n	800d4ea <_dtoa_r+0x94a>
 800d500:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800d504:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d506:	2b00      	cmp	r3, #0
 800d508:	f000 8101 	beq.w	800d70e <_dtoa_r+0xb6e>
 800d50c:	2e00      	cmp	r6, #0
 800d50e:	dd05      	ble.n	800d51c <_dtoa_r+0x97c>
 800d510:	4629      	mov	r1, r5
 800d512:	4632      	mov	r2, r6
 800d514:	4648      	mov	r0, r9
 800d516:	f000 fc63 	bl	800dde0 <__lshift>
 800d51a:	4605      	mov	r5, r0
 800d51c:	9b08      	ldr	r3, [sp, #32]
 800d51e:	2b00      	cmp	r3, #0
 800d520:	d05c      	beq.n	800d5dc <_dtoa_r+0xa3c>
 800d522:	6869      	ldr	r1, [r5, #4]
 800d524:	4648      	mov	r0, r9
 800d526:	f000 fa0b 	bl	800d940 <_Balloc>
 800d52a:	4606      	mov	r6, r0
 800d52c:	b928      	cbnz	r0, 800d53a <_dtoa_r+0x99a>
 800d52e:	4b82      	ldr	r3, [pc, #520]	@ (800d738 <_dtoa_r+0xb98>)
 800d530:	4602      	mov	r2, r0
 800d532:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d536:	f7ff bb4a 	b.w	800cbce <_dtoa_r+0x2e>
 800d53a:	692a      	ldr	r2, [r5, #16]
 800d53c:	3202      	adds	r2, #2
 800d53e:	0092      	lsls	r2, r2, #2
 800d540:	f105 010c 	add.w	r1, r5, #12
 800d544:	300c      	adds	r0, #12
 800d546:	f002 f959 	bl	800f7fc <memcpy>
 800d54a:	2201      	movs	r2, #1
 800d54c:	4631      	mov	r1, r6
 800d54e:	4648      	mov	r0, r9
 800d550:	f000 fc46 	bl	800dde0 <__lshift>
 800d554:	f10a 0301 	add.w	r3, sl, #1
 800d558:	9300      	str	r3, [sp, #0]
 800d55a:	eb0a 030b 	add.w	r3, sl, fp
 800d55e:	9308      	str	r3, [sp, #32]
 800d560:	9b04      	ldr	r3, [sp, #16]
 800d562:	f003 0301 	and.w	r3, r3, #1
 800d566:	462f      	mov	r7, r5
 800d568:	9306      	str	r3, [sp, #24]
 800d56a:	4605      	mov	r5, r0
 800d56c:	9b00      	ldr	r3, [sp, #0]
 800d56e:	9802      	ldr	r0, [sp, #8]
 800d570:	4621      	mov	r1, r4
 800d572:	f103 3bff 	add.w	fp, r3, #4294967295
 800d576:	f7ff fa8b 	bl	800ca90 <quorem>
 800d57a:	4603      	mov	r3, r0
 800d57c:	3330      	adds	r3, #48	@ 0x30
 800d57e:	9003      	str	r0, [sp, #12]
 800d580:	4639      	mov	r1, r7
 800d582:	9802      	ldr	r0, [sp, #8]
 800d584:	9309      	str	r3, [sp, #36]	@ 0x24
 800d586:	f000 fc97 	bl	800deb8 <__mcmp>
 800d58a:	462a      	mov	r2, r5
 800d58c:	9004      	str	r0, [sp, #16]
 800d58e:	4621      	mov	r1, r4
 800d590:	4648      	mov	r0, r9
 800d592:	f000 fcad 	bl	800def0 <__mdiff>
 800d596:	68c2      	ldr	r2, [r0, #12]
 800d598:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d59a:	4606      	mov	r6, r0
 800d59c:	bb02      	cbnz	r2, 800d5e0 <_dtoa_r+0xa40>
 800d59e:	4601      	mov	r1, r0
 800d5a0:	9802      	ldr	r0, [sp, #8]
 800d5a2:	f000 fc89 	bl	800deb8 <__mcmp>
 800d5a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5a8:	4602      	mov	r2, r0
 800d5aa:	4631      	mov	r1, r6
 800d5ac:	4648      	mov	r0, r9
 800d5ae:	920c      	str	r2, [sp, #48]	@ 0x30
 800d5b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800d5b2:	f000 fa05 	bl	800d9c0 <_Bfree>
 800d5b6:	9b07      	ldr	r3, [sp, #28]
 800d5b8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800d5ba:	9e00      	ldr	r6, [sp, #0]
 800d5bc:	ea42 0103 	orr.w	r1, r2, r3
 800d5c0:	9b06      	ldr	r3, [sp, #24]
 800d5c2:	4319      	orrs	r1, r3
 800d5c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d5c6:	d10d      	bne.n	800d5e4 <_dtoa_r+0xa44>
 800d5c8:	2b39      	cmp	r3, #57	@ 0x39
 800d5ca:	d027      	beq.n	800d61c <_dtoa_r+0xa7c>
 800d5cc:	9a04      	ldr	r2, [sp, #16]
 800d5ce:	2a00      	cmp	r2, #0
 800d5d0:	dd01      	ble.n	800d5d6 <_dtoa_r+0xa36>
 800d5d2:	9b03      	ldr	r3, [sp, #12]
 800d5d4:	3331      	adds	r3, #49	@ 0x31
 800d5d6:	f88b 3000 	strb.w	r3, [fp]
 800d5da:	e52e      	b.n	800d03a <_dtoa_r+0x49a>
 800d5dc:	4628      	mov	r0, r5
 800d5de:	e7b9      	b.n	800d554 <_dtoa_r+0x9b4>
 800d5e0:	2201      	movs	r2, #1
 800d5e2:	e7e2      	b.n	800d5aa <_dtoa_r+0xa0a>
 800d5e4:	9904      	ldr	r1, [sp, #16]
 800d5e6:	2900      	cmp	r1, #0
 800d5e8:	db04      	blt.n	800d5f4 <_dtoa_r+0xa54>
 800d5ea:	9807      	ldr	r0, [sp, #28]
 800d5ec:	4301      	orrs	r1, r0
 800d5ee:	9806      	ldr	r0, [sp, #24]
 800d5f0:	4301      	orrs	r1, r0
 800d5f2:	d120      	bne.n	800d636 <_dtoa_r+0xa96>
 800d5f4:	2a00      	cmp	r2, #0
 800d5f6:	ddee      	ble.n	800d5d6 <_dtoa_r+0xa36>
 800d5f8:	9902      	ldr	r1, [sp, #8]
 800d5fa:	9300      	str	r3, [sp, #0]
 800d5fc:	2201      	movs	r2, #1
 800d5fe:	4648      	mov	r0, r9
 800d600:	f000 fbee 	bl	800dde0 <__lshift>
 800d604:	4621      	mov	r1, r4
 800d606:	9002      	str	r0, [sp, #8]
 800d608:	f000 fc56 	bl	800deb8 <__mcmp>
 800d60c:	2800      	cmp	r0, #0
 800d60e:	9b00      	ldr	r3, [sp, #0]
 800d610:	dc02      	bgt.n	800d618 <_dtoa_r+0xa78>
 800d612:	d1e0      	bne.n	800d5d6 <_dtoa_r+0xa36>
 800d614:	07da      	lsls	r2, r3, #31
 800d616:	d5de      	bpl.n	800d5d6 <_dtoa_r+0xa36>
 800d618:	2b39      	cmp	r3, #57	@ 0x39
 800d61a:	d1da      	bne.n	800d5d2 <_dtoa_r+0xa32>
 800d61c:	2339      	movs	r3, #57	@ 0x39
 800d61e:	f88b 3000 	strb.w	r3, [fp]
 800d622:	4633      	mov	r3, r6
 800d624:	461e      	mov	r6, r3
 800d626:	3b01      	subs	r3, #1
 800d628:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d62c:	2a39      	cmp	r2, #57	@ 0x39
 800d62e:	d04e      	beq.n	800d6ce <_dtoa_r+0xb2e>
 800d630:	3201      	adds	r2, #1
 800d632:	701a      	strb	r2, [r3, #0]
 800d634:	e501      	b.n	800d03a <_dtoa_r+0x49a>
 800d636:	2a00      	cmp	r2, #0
 800d638:	dd03      	ble.n	800d642 <_dtoa_r+0xaa2>
 800d63a:	2b39      	cmp	r3, #57	@ 0x39
 800d63c:	d0ee      	beq.n	800d61c <_dtoa_r+0xa7c>
 800d63e:	3301      	adds	r3, #1
 800d640:	e7c9      	b.n	800d5d6 <_dtoa_r+0xa36>
 800d642:	9a00      	ldr	r2, [sp, #0]
 800d644:	9908      	ldr	r1, [sp, #32]
 800d646:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d64a:	428a      	cmp	r2, r1
 800d64c:	d028      	beq.n	800d6a0 <_dtoa_r+0xb00>
 800d64e:	9902      	ldr	r1, [sp, #8]
 800d650:	2300      	movs	r3, #0
 800d652:	220a      	movs	r2, #10
 800d654:	4648      	mov	r0, r9
 800d656:	f000 f9d5 	bl	800da04 <__multadd>
 800d65a:	42af      	cmp	r7, r5
 800d65c:	9002      	str	r0, [sp, #8]
 800d65e:	f04f 0300 	mov.w	r3, #0
 800d662:	f04f 020a 	mov.w	r2, #10
 800d666:	4639      	mov	r1, r7
 800d668:	4648      	mov	r0, r9
 800d66a:	d107      	bne.n	800d67c <_dtoa_r+0xadc>
 800d66c:	f000 f9ca 	bl	800da04 <__multadd>
 800d670:	4607      	mov	r7, r0
 800d672:	4605      	mov	r5, r0
 800d674:	9b00      	ldr	r3, [sp, #0]
 800d676:	3301      	adds	r3, #1
 800d678:	9300      	str	r3, [sp, #0]
 800d67a:	e777      	b.n	800d56c <_dtoa_r+0x9cc>
 800d67c:	f000 f9c2 	bl	800da04 <__multadd>
 800d680:	4629      	mov	r1, r5
 800d682:	4607      	mov	r7, r0
 800d684:	2300      	movs	r3, #0
 800d686:	220a      	movs	r2, #10
 800d688:	4648      	mov	r0, r9
 800d68a:	f000 f9bb 	bl	800da04 <__multadd>
 800d68e:	4605      	mov	r5, r0
 800d690:	e7f0      	b.n	800d674 <_dtoa_r+0xad4>
 800d692:	f1bb 0f00 	cmp.w	fp, #0
 800d696:	bfcc      	ite	gt
 800d698:	465e      	movgt	r6, fp
 800d69a:	2601      	movle	r6, #1
 800d69c:	4456      	add	r6, sl
 800d69e:	2700      	movs	r7, #0
 800d6a0:	9902      	ldr	r1, [sp, #8]
 800d6a2:	9300      	str	r3, [sp, #0]
 800d6a4:	2201      	movs	r2, #1
 800d6a6:	4648      	mov	r0, r9
 800d6a8:	f000 fb9a 	bl	800dde0 <__lshift>
 800d6ac:	4621      	mov	r1, r4
 800d6ae:	9002      	str	r0, [sp, #8]
 800d6b0:	f000 fc02 	bl	800deb8 <__mcmp>
 800d6b4:	2800      	cmp	r0, #0
 800d6b6:	dcb4      	bgt.n	800d622 <_dtoa_r+0xa82>
 800d6b8:	d102      	bne.n	800d6c0 <_dtoa_r+0xb20>
 800d6ba:	9b00      	ldr	r3, [sp, #0]
 800d6bc:	07db      	lsls	r3, r3, #31
 800d6be:	d4b0      	bmi.n	800d622 <_dtoa_r+0xa82>
 800d6c0:	4633      	mov	r3, r6
 800d6c2:	461e      	mov	r6, r3
 800d6c4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d6c8:	2a30      	cmp	r2, #48	@ 0x30
 800d6ca:	d0fa      	beq.n	800d6c2 <_dtoa_r+0xb22>
 800d6cc:	e4b5      	b.n	800d03a <_dtoa_r+0x49a>
 800d6ce:	459a      	cmp	sl, r3
 800d6d0:	d1a8      	bne.n	800d624 <_dtoa_r+0xa84>
 800d6d2:	2331      	movs	r3, #49	@ 0x31
 800d6d4:	f108 0801 	add.w	r8, r8, #1
 800d6d8:	f88a 3000 	strb.w	r3, [sl]
 800d6dc:	e4ad      	b.n	800d03a <_dtoa_r+0x49a>
 800d6de:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d6e0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800d73c <_dtoa_r+0xb9c>
 800d6e4:	b11b      	cbz	r3, 800d6ee <_dtoa_r+0xb4e>
 800d6e6:	f10a 0308 	add.w	r3, sl, #8
 800d6ea:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d6ec:	6013      	str	r3, [r2, #0]
 800d6ee:	4650      	mov	r0, sl
 800d6f0:	b017      	add	sp, #92	@ 0x5c
 800d6f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6f6:	9b07      	ldr	r3, [sp, #28]
 800d6f8:	2b01      	cmp	r3, #1
 800d6fa:	f77f ae2e 	ble.w	800d35a <_dtoa_r+0x7ba>
 800d6fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d700:	9308      	str	r3, [sp, #32]
 800d702:	2001      	movs	r0, #1
 800d704:	e64d      	b.n	800d3a2 <_dtoa_r+0x802>
 800d706:	f1bb 0f00 	cmp.w	fp, #0
 800d70a:	f77f aed9 	ble.w	800d4c0 <_dtoa_r+0x920>
 800d70e:	4656      	mov	r6, sl
 800d710:	9802      	ldr	r0, [sp, #8]
 800d712:	4621      	mov	r1, r4
 800d714:	f7ff f9bc 	bl	800ca90 <quorem>
 800d718:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800d71c:	f806 3b01 	strb.w	r3, [r6], #1
 800d720:	eba6 020a 	sub.w	r2, r6, sl
 800d724:	4593      	cmp	fp, r2
 800d726:	ddb4      	ble.n	800d692 <_dtoa_r+0xaf2>
 800d728:	9902      	ldr	r1, [sp, #8]
 800d72a:	2300      	movs	r3, #0
 800d72c:	220a      	movs	r2, #10
 800d72e:	4648      	mov	r0, r9
 800d730:	f000 f968 	bl	800da04 <__multadd>
 800d734:	9002      	str	r0, [sp, #8]
 800d736:	e7eb      	b.n	800d710 <_dtoa_r+0xb70>
 800d738:	08011e68 	.word	0x08011e68
 800d73c:	08011e03 	.word	0x08011e03

0800d740 <_free_r>:
 800d740:	b538      	push	{r3, r4, r5, lr}
 800d742:	4605      	mov	r5, r0
 800d744:	2900      	cmp	r1, #0
 800d746:	d041      	beq.n	800d7cc <_free_r+0x8c>
 800d748:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d74c:	1f0c      	subs	r4, r1, #4
 800d74e:	2b00      	cmp	r3, #0
 800d750:	bfb8      	it	lt
 800d752:	18e4      	addlt	r4, r4, r3
 800d754:	f000 f8e8 	bl	800d928 <__malloc_lock>
 800d758:	4a1d      	ldr	r2, [pc, #116]	@ (800d7d0 <_free_r+0x90>)
 800d75a:	6813      	ldr	r3, [r2, #0]
 800d75c:	b933      	cbnz	r3, 800d76c <_free_r+0x2c>
 800d75e:	6063      	str	r3, [r4, #4]
 800d760:	6014      	str	r4, [r2, #0]
 800d762:	4628      	mov	r0, r5
 800d764:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d768:	f000 b8e4 	b.w	800d934 <__malloc_unlock>
 800d76c:	42a3      	cmp	r3, r4
 800d76e:	d908      	bls.n	800d782 <_free_r+0x42>
 800d770:	6820      	ldr	r0, [r4, #0]
 800d772:	1821      	adds	r1, r4, r0
 800d774:	428b      	cmp	r3, r1
 800d776:	bf01      	itttt	eq
 800d778:	6819      	ldreq	r1, [r3, #0]
 800d77a:	685b      	ldreq	r3, [r3, #4]
 800d77c:	1809      	addeq	r1, r1, r0
 800d77e:	6021      	streq	r1, [r4, #0]
 800d780:	e7ed      	b.n	800d75e <_free_r+0x1e>
 800d782:	461a      	mov	r2, r3
 800d784:	685b      	ldr	r3, [r3, #4]
 800d786:	b10b      	cbz	r3, 800d78c <_free_r+0x4c>
 800d788:	42a3      	cmp	r3, r4
 800d78a:	d9fa      	bls.n	800d782 <_free_r+0x42>
 800d78c:	6811      	ldr	r1, [r2, #0]
 800d78e:	1850      	adds	r0, r2, r1
 800d790:	42a0      	cmp	r0, r4
 800d792:	d10b      	bne.n	800d7ac <_free_r+0x6c>
 800d794:	6820      	ldr	r0, [r4, #0]
 800d796:	4401      	add	r1, r0
 800d798:	1850      	adds	r0, r2, r1
 800d79a:	4283      	cmp	r3, r0
 800d79c:	6011      	str	r1, [r2, #0]
 800d79e:	d1e0      	bne.n	800d762 <_free_r+0x22>
 800d7a0:	6818      	ldr	r0, [r3, #0]
 800d7a2:	685b      	ldr	r3, [r3, #4]
 800d7a4:	6053      	str	r3, [r2, #4]
 800d7a6:	4408      	add	r0, r1
 800d7a8:	6010      	str	r0, [r2, #0]
 800d7aa:	e7da      	b.n	800d762 <_free_r+0x22>
 800d7ac:	d902      	bls.n	800d7b4 <_free_r+0x74>
 800d7ae:	230c      	movs	r3, #12
 800d7b0:	602b      	str	r3, [r5, #0]
 800d7b2:	e7d6      	b.n	800d762 <_free_r+0x22>
 800d7b4:	6820      	ldr	r0, [r4, #0]
 800d7b6:	1821      	adds	r1, r4, r0
 800d7b8:	428b      	cmp	r3, r1
 800d7ba:	bf04      	itt	eq
 800d7bc:	6819      	ldreq	r1, [r3, #0]
 800d7be:	685b      	ldreq	r3, [r3, #4]
 800d7c0:	6063      	str	r3, [r4, #4]
 800d7c2:	bf04      	itt	eq
 800d7c4:	1809      	addeq	r1, r1, r0
 800d7c6:	6021      	streq	r1, [r4, #0]
 800d7c8:	6054      	str	r4, [r2, #4]
 800d7ca:	e7ca      	b.n	800d762 <_free_r+0x22>
 800d7cc:	bd38      	pop	{r3, r4, r5, pc}
 800d7ce:	bf00      	nop
 800d7d0:	200011b4 	.word	0x200011b4

0800d7d4 <malloc>:
 800d7d4:	4b02      	ldr	r3, [pc, #8]	@ (800d7e0 <malloc+0xc>)
 800d7d6:	4601      	mov	r1, r0
 800d7d8:	6818      	ldr	r0, [r3, #0]
 800d7da:	f000 b825 	b.w	800d828 <_malloc_r>
 800d7de:	bf00      	nop
 800d7e0:	20000048 	.word	0x20000048

0800d7e4 <sbrk_aligned>:
 800d7e4:	b570      	push	{r4, r5, r6, lr}
 800d7e6:	4e0f      	ldr	r6, [pc, #60]	@ (800d824 <sbrk_aligned+0x40>)
 800d7e8:	460c      	mov	r4, r1
 800d7ea:	6831      	ldr	r1, [r6, #0]
 800d7ec:	4605      	mov	r5, r0
 800d7ee:	b911      	cbnz	r1, 800d7f6 <sbrk_aligned+0x12>
 800d7f0:	f001 fff4 	bl	800f7dc <_sbrk_r>
 800d7f4:	6030      	str	r0, [r6, #0]
 800d7f6:	4621      	mov	r1, r4
 800d7f8:	4628      	mov	r0, r5
 800d7fa:	f001 ffef 	bl	800f7dc <_sbrk_r>
 800d7fe:	1c43      	adds	r3, r0, #1
 800d800:	d103      	bne.n	800d80a <sbrk_aligned+0x26>
 800d802:	f04f 34ff 	mov.w	r4, #4294967295
 800d806:	4620      	mov	r0, r4
 800d808:	bd70      	pop	{r4, r5, r6, pc}
 800d80a:	1cc4      	adds	r4, r0, #3
 800d80c:	f024 0403 	bic.w	r4, r4, #3
 800d810:	42a0      	cmp	r0, r4
 800d812:	d0f8      	beq.n	800d806 <sbrk_aligned+0x22>
 800d814:	1a21      	subs	r1, r4, r0
 800d816:	4628      	mov	r0, r5
 800d818:	f001 ffe0 	bl	800f7dc <_sbrk_r>
 800d81c:	3001      	adds	r0, #1
 800d81e:	d1f2      	bne.n	800d806 <sbrk_aligned+0x22>
 800d820:	e7ef      	b.n	800d802 <sbrk_aligned+0x1e>
 800d822:	bf00      	nop
 800d824:	200011b0 	.word	0x200011b0

0800d828 <_malloc_r>:
 800d828:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d82c:	1ccd      	adds	r5, r1, #3
 800d82e:	f025 0503 	bic.w	r5, r5, #3
 800d832:	3508      	adds	r5, #8
 800d834:	2d0c      	cmp	r5, #12
 800d836:	bf38      	it	cc
 800d838:	250c      	movcc	r5, #12
 800d83a:	2d00      	cmp	r5, #0
 800d83c:	4606      	mov	r6, r0
 800d83e:	db01      	blt.n	800d844 <_malloc_r+0x1c>
 800d840:	42a9      	cmp	r1, r5
 800d842:	d904      	bls.n	800d84e <_malloc_r+0x26>
 800d844:	230c      	movs	r3, #12
 800d846:	6033      	str	r3, [r6, #0]
 800d848:	2000      	movs	r0, #0
 800d84a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d84e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d924 <_malloc_r+0xfc>
 800d852:	f000 f869 	bl	800d928 <__malloc_lock>
 800d856:	f8d8 3000 	ldr.w	r3, [r8]
 800d85a:	461c      	mov	r4, r3
 800d85c:	bb44      	cbnz	r4, 800d8b0 <_malloc_r+0x88>
 800d85e:	4629      	mov	r1, r5
 800d860:	4630      	mov	r0, r6
 800d862:	f7ff ffbf 	bl	800d7e4 <sbrk_aligned>
 800d866:	1c43      	adds	r3, r0, #1
 800d868:	4604      	mov	r4, r0
 800d86a:	d158      	bne.n	800d91e <_malloc_r+0xf6>
 800d86c:	f8d8 4000 	ldr.w	r4, [r8]
 800d870:	4627      	mov	r7, r4
 800d872:	2f00      	cmp	r7, #0
 800d874:	d143      	bne.n	800d8fe <_malloc_r+0xd6>
 800d876:	2c00      	cmp	r4, #0
 800d878:	d04b      	beq.n	800d912 <_malloc_r+0xea>
 800d87a:	6823      	ldr	r3, [r4, #0]
 800d87c:	4639      	mov	r1, r7
 800d87e:	4630      	mov	r0, r6
 800d880:	eb04 0903 	add.w	r9, r4, r3
 800d884:	f001 ffaa 	bl	800f7dc <_sbrk_r>
 800d888:	4581      	cmp	r9, r0
 800d88a:	d142      	bne.n	800d912 <_malloc_r+0xea>
 800d88c:	6821      	ldr	r1, [r4, #0]
 800d88e:	1a6d      	subs	r5, r5, r1
 800d890:	4629      	mov	r1, r5
 800d892:	4630      	mov	r0, r6
 800d894:	f7ff ffa6 	bl	800d7e4 <sbrk_aligned>
 800d898:	3001      	adds	r0, #1
 800d89a:	d03a      	beq.n	800d912 <_malloc_r+0xea>
 800d89c:	6823      	ldr	r3, [r4, #0]
 800d89e:	442b      	add	r3, r5
 800d8a0:	6023      	str	r3, [r4, #0]
 800d8a2:	f8d8 3000 	ldr.w	r3, [r8]
 800d8a6:	685a      	ldr	r2, [r3, #4]
 800d8a8:	bb62      	cbnz	r2, 800d904 <_malloc_r+0xdc>
 800d8aa:	f8c8 7000 	str.w	r7, [r8]
 800d8ae:	e00f      	b.n	800d8d0 <_malloc_r+0xa8>
 800d8b0:	6822      	ldr	r2, [r4, #0]
 800d8b2:	1b52      	subs	r2, r2, r5
 800d8b4:	d420      	bmi.n	800d8f8 <_malloc_r+0xd0>
 800d8b6:	2a0b      	cmp	r2, #11
 800d8b8:	d917      	bls.n	800d8ea <_malloc_r+0xc2>
 800d8ba:	1961      	adds	r1, r4, r5
 800d8bc:	42a3      	cmp	r3, r4
 800d8be:	6025      	str	r5, [r4, #0]
 800d8c0:	bf18      	it	ne
 800d8c2:	6059      	strne	r1, [r3, #4]
 800d8c4:	6863      	ldr	r3, [r4, #4]
 800d8c6:	bf08      	it	eq
 800d8c8:	f8c8 1000 	streq.w	r1, [r8]
 800d8cc:	5162      	str	r2, [r4, r5]
 800d8ce:	604b      	str	r3, [r1, #4]
 800d8d0:	4630      	mov	r0, r6
 800d8d2:	f000 f82f 	bl	800d934 <__malloc_unlock>
 800d8d6:	f104 000b 	add.w	r0, r4, #11
 800d8da:	1d23      	adds	r3, r4, #4
 800d8dc:	f020 0007 	bic.w	r0, r0, #7
 800d8e0:	1ac2      	subs	r2, r0, r3
 800d8e2:	bf1c      	itt	ne
 800d8e4:	1a1b      	subne	r3, r3, r0
 800d8e6:	50a3      	strne	r3, [r4, r2]
 800d8e8:	e7af      	b.n	800d84a <_malloc_r+0x22>
 800d8ea:	6862      	ldr	r2, [r4, #4]
 800d8ec:	42a3      	cmp	r3, r4
 800d8ee:	bf0c      	ite	eq
 800d8f0:	f8c8 2000 	streq.w	r2, [r8]
 800d8f4:	605a      	strne	r2, [r3, #4]
 800d8f6:	e7eb      	b.n	800d8d0 <_malloc_r+0xa8>
 800d8f8:	4623      	mov	r3, r4
 800d8fa:	6864      	ldr	r4, [r4, #4]
 800d8fc:	e7ae      	b.n	800d85c <_malloc_r+0x34>
 800d8fe:	463c      	mov	r4, r7
 800d900:	687f      	ldr	r7, [r7, #4]
 800d902:	e7b6      	b.n	800d872 <_malloc_r+0x4a>
 800d904:	461a      	mov	r2, r3
 800d906:	685b      	ldr	r3, [r3, #4]
 800d908:	42a3      	cmp	r3, r4
 800d90a:	d1fb      	bne.n	800d904 <_malloc_r+0xdc>
 800d90c:	2300      	movs	r3, #0
 800d90e:	6053      	str	r3, [r2, #4]
 800d910:	e7de      	b.n	800d8d0 <_malloc_r+0xa8>
 800d912:	230c      	movs	r3, #12
 800d914:	6033      	str	r3, [r6, #0]
 800d916:	4630      	mov	r0, r6
 800d918:	f000 f80c 	bl	800d934 <__malloc_unlock>
 800d91c:	e794      	b.n	800d848 <_malloc_r+0x20>
 800d91e:	6005      	str	r5, [r0, #0]
 800d920:	e7d6      	b.n	800d8d0 <_malloc_r+0xa8>
 800d922:	bf00      	nop
 800d924:	200011b4 	.word	0x200011b4

0800d928 <__malloc_lock>:
 800d928:	4801      	ldr	r0, [pc, #4]	@ (800d930 <__malloc_lock+0x8>)
 800d92a:	f7ff b88a 	b.w	800ca42 <__retarget_lock_acquire_recursive>
 800d92e:	bf00      	nop
 800d930:	200011ac 	.word	0x200011ac

0800d934 <__malloc_unlock>:
 800d934:	4801      	ldr	r0, [pc, #4]	@ (800d93c <__malloc_unlock+0x8>)
 800d936:	f7ff b885 	b.w	800ca44 <__retarget_lock_release_recursive>
 800d93a:	bf00      	nop
 800d93c:	200011ac 	.word	0x200011ac

0800d940 <_Balloc>:
 800d940:	b570      	push	{r4, r5, r6, lr}
 800d942:	69c6      	ldr	r6, [r0, #28]
 800d944:	4604      	mov	r4, r0
 800d946:	460d      	mov	r5, r1
 800d948:	b976      	cbnz	r6, 800d968 <_Balloc+0x28>
 800d94a:	2010      	movs	r0, #16
 800d94c:	f7ff ff42 	bl	800d7d4 <malloc>
 800d950:	4602      	mov	r2, r0
 800d952:	61e0      	str	r0, [r4, #28]
 800d954:	b920      	cbnz	r0, 800d960 <_Balloc+0x20>
 800d956:	4b18      	ldr	r3, [pc, #96]	@ (800d9b8 <_Balloc+0x78>)
 800d958:	4818      	ldr	r0, [pc, #96]	@ (800d9bc <_Balloc+0x7c>)
 800d95a:	216b      	movs	r1, #107	@ 0x6b
 800d95c:	f7ff f87a 	bl	800ca54 <__assert_func>
 800d960:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d964:	6006      	str	r6, [r0, #0]
 800d966:	60c6      	str	r6, [r0, #12]
 800d968:	69e6      	ldr	r6, [r4, #28]
 800d96a:	68f3      	ldr	r3, [r6, #12]
 800d96c:	b183      	cbz	r3, 800d990 <_Balloc+0x50>
 800d96e:	69e3      	ldr	r3, [r4, #28]
 800d970:	68db      	ldr	r3, [r3, #12]
 800d972:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d976:	b9b8      	cbnz	r0, 800d9a8 <_Balloc+0x68>
 800d978:	2101      	movs	r1, #1
 800d97a:	fa01 f605 	lsl.w	r6, r1, r5
 800d97e:	1d72      	adds	r2, r6, #5
 800d980:	0092      	lsls	r2, r2, #2
 800d982:	4620      	mov	r0, r4
 800d984:	f001 ff57 	bl	800f836 <_calloc_r>
 800d988:	b160      	cbz	r0, 800d9a4 <_Balloc+0x64>
 800d98a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d98e:	e00e      	b.n	800d9ae <_Balloc+0x6e>
 800d990:	2221      	movs	r2, #33	@ 0x21
 800d992:	2104      	movs	r1, #4
 800d994:	4620      	mov	r0, r4
 800d996:	f001 ff4e 	bl	800f836 <_calloc_r>
 800d99a:	69e3      	ldr	r3, [r4, #28]
 800d99c:	60f0      	str	r0, [r6, #12]
 800d99e:	68db      	ldr	r3, [r3, #12]
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d1e4      	bne.n	800d96e <_Balloc+0x2e>
 800d9a4:	2000      	movs	r0, #0
 800d9a6:	bd70      	pop	{r4, r5, r6, pc}
 800d9a8:	6802      	ldr	r2, [r0, #0]
 800d9aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d9ae:	2300      	movs	r3, #0
 800d9b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d9b4:	e7f7      	b.n	800d9a6 <_Balloc+0x66>
 800d9b6:	bf00      	nop
 800d9b8:	08011d56 	.word	0x08011d56
 800d9bc:	08011e79 	.word	0x08011e79

0800d9c0 <_Bfree>:
 800d9c0:	b570      	push	{r4, r5, r6, lr}
 800d9c2:	69c6      	ldr	r6, [r0, #28]
 800d9c4:	4605      	mov	r5, r0
 800d9c6:	460c      	mov	r4, r1
 800d9c8:	b976      	cbnz	r6, 800d9e8 <_Bfree+0x28>
 800d9ca:	2010      	movs	r0, #16
 800d9cc:	f7ff ff02 	bl	800d7d4 <malloc>
 800d9d0:	4602      	mov	r2, r0
 800d9d2:	61e8      	str	r0, [r5, #28]
 800d9d4:	b920      	cbnz	r0, 800d9e0 <_Bfree+0x20>
 800d9d6:	4b09      	ldr	r3, [pc, #36]	@ (800d9fc <_Bfree+0x3c>)
 800d9d8:	4809      	ldr	r0, [pc, #36]	@ (800da00 <_Bfree+0x40>)
 800d9da:	218f      	movs	r1, #143	@ 0x8f
 800d9dc:	f7ff f83a 	bl	800ca54 <__assert_func>
 800d9e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d9e4:	6006      	str	r6, [r0, #0]
 800d9e6:	60c6      	str	r6, [r0, #12]
 800d9e8:	b13c      	cbz	r4, 800d9fa <_Bfree+0x3a>
 800d9ea:	69eb      	ldr	r3, [r5, #28]
 800d9ec:	6862      	ldr	r2, [r4, #4]
 800d9ee:	68db      	ldr	r3, [r3, #12]
 800d9f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d9f4:	6021      	str	r1, [r4, #0]
 800d9f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d9fa:	bd70      	pop	{r4, r5, r6, pc}
 800d9fc:	08011d56 	.word	0x08011d56
 800da00:	08011e79 	.word	0x08011e79

0800da04 <__multadd>:
 800da04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800da08:	690d      	ldr	r5, [r1, #16]
 800da0a:	4607      	mov	r7, r0
 800da0c:	460c      	mov	r4, r1
 800da0e:	461e      	mov	r6, r3
 800da10:	f101 0c14 	add.w	ip, r1, #20
 800da14:	2000      	movs	r0, #0
 800da16:	f8dc 3000 	ldr.w	r3, [ip]
 800da1a:	b299      	uxth	r1, r3
 800da1c:	fb02 6101 	mla	r1, r2, r1, r6
 800da20:	0c1e      	lsrs	r6, r3, #16
 800da22:	0c0b      	lsrs	r3, r1, #16
 800da24:	fb02 3306 	mla	r3, r2, r6, r3
 800da28:	b289      	uxth	r1, r1
 800da2a:	3001      	adds	r0, #1
 800da2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800da30:	4285      	cmp	r5, r0
 800da32:	f84c 1b04 	str.w	r1, [ip], #4
 800da36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800da3a:	dcec      	bgt.n	800da16 <__multadd+0x12>
 800da3c:	b30e      	cbz	r6, 800da82 <__multadd+0x7e>
 800da3e:	68a3      	ldr	r3, [r4, #8]
 800da40:	42ab      	cmp	r3, r5
 800da42:	dc19      	bgt.n	800da78 <__multadd+0x74>
 800da44:	6861      	ldr	r1, [r4, #4]
 800da46:	4638      	mov	r0, r7
 800da48:	3101      	adds	r1, #1
 800da4a:	f7ff ff79 	bl	800d940 <_Balloc>
 800da4e:	4680      	mov	r8, r0
 800da50:	b928      	cbnz	r0, 800da5e <__multadd+0x5a>
 800da52:	4602      	mov	r2, r0
 800da54:	4b0c      	ldr	r3, [pc, #48]	@ (800da88 <__multadd+0x84>)
 800da56:	480d      	ldr	r0, [pc, #52]	@ (800da8c <__multadd+0x88>)
 800da58:	21ba      	movs	r1, #186	@ 0xba
 800da5a:	f7fe fffb 	bl	800ca54 <__assert_func>
 800da5e:	6922      	ldr	r2, [r4, #16]
 800da60:	3202      	adds	r2, #2
 800da62:	f104 010c 	add.w	r1, r4, #12
 800da66:	0092      	lsls	r2, r2, #2
 800da68:	300c      	adds	r0, #12
 800da6a:	f001 fec7 	bl	800f7fc <memcpy>
 800da6e:	4621      	mov	r1, r4
 800da70:	4638      	mov	r0, r7
 800da72:	f7ff ffa5 	bl	800d9c0 <_Bfree>
 800da76:	4644      	mov	r4, r8
 800da78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800da7c:	3501      	adds	r5, #1
 800da7e:	615e      	str	r6, [r3, #20]
 800da80:	6125      	str	r5, [r4, #16]
 800da82:	4620      	mov	r0, r4
 800da84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da88:	08011e68 	.word	0x08011e68
 800da8c:	08011e79 	.word	0x08011e79

0800da90 <__s2b>:
 800da90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da94:	460c      	mov	r4, r1
 800da96:	4615      	mov	r5, r2
 800da98:	461f      	mov	r7, r3
 800da9a:	2209      	movs	r2, #9
 800da9c:	3308      	adds	r3, #8
 800da9e:	4606      	mov	r6, r0
 800daa0:	fb93 f3f2 	sdiv	r3, r3, r2
 800daa4:	2100      	movs	r1, #0
 800daa6:	2201      	movs	r2, #1
 800daa8:	429a      	cmp	r2, r3
 800daaa:	db09      	blt.n	800dac0 <__s2b+0x30>
 800daac:	4630      	mov	r0, r6
 800daae:	f7ff ff47 	bl	800d940 <_Balloc>
 800dab2:	b940      	cbnz	r0, 800dac6 <__s2b+0x36>
 800dab4:	4602      	mov	r2, r0
 800dab6:	4b19      	ldr	r3, [pc, #100]	@ (800db1c <__s2b+0x8c>)
 800dab8:	4819      	ldr	r0, [pc, #100]	@ (800db20 <__s2b+0x90>)
 800daba:	21d3      	movs	r1, #211	@ 0xd3
 800dabc:	f7fe ffca 	bl	800ca54 <__assert_func>
 800dac0:	0052      	lsls	r2, r2, #1
 800dac2:	3101      	adds	r1, #1
 800dac4:	e7f0      	b.n	800daa8 <__s2b+0x18>
 800dac6:	9b08      	ldr	r3, [sp, #32]
 800dac8:	6143      	str	r3, [r0, #20]
 800daca:	2d09      	cmp	r5, #9
 800dacc:	f04f 0301 	mov.w	r3, #1
 800dad0:	6103      	str	r3, [r0, #16]
 800dad2:	dd16      	ble.n	800db02 <__s2b+0x72>
 800dad4:	f104 0909 	add.w	r9, r4, #9
 800dad8:	46c8      	mov	r8, r9
 800dada:	442c      	add	r4, r5
 800dadc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800dae0:	4601      	mov	r1, r0
 800dae2:	3b30      	subs	r3, #48	@ 0x30
 800dae4:	220a      	movs	r2, #10
 800dae6:	4630      	mov	r0, r6
 800dae8:	f7ff ff8c 	bl	800da04 <__multadd>
 800daec:	45a0      	cmp	r8, r4
 800daee:	d1f5      	bne.n	800dadc <__s2b+0x4c>
 800daf0:	f1a5 0408 	sub.w	r4, r5, #8
 800daf4:	444c      	add	r4, r9
 800daf6:	1b2d      	subs	r5, r5, r4
 800daf8:	1963      	adds	r3, r4, r5
 800dafa:	42bb      	cmp	r3, r7
 800dafc:	db04      	blt.n	800db08 <__s2b+0x78>
 800dafe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db02:	340a      	adds	r4, #10
 800db04:	2509      	movs	r5, #9
 800db06:	e7f6      	b.n	800daf6 <__s2b+0x66>
 800db08:	f814 3b01 	ldrb.w	r3, [r4], #1
 800db0c:	4601      	mov	r1, r0
 800db0e:	3b30      	subs	r3, #48	@ 0x30
 800db10:	220a      	movs	r2, #10
 800db12:	4630      	mov	r0, r6
 800db14:	f7ff ff76 	bl	800da04 <__multadd>
 800db18:	e7ee      	b.n	800daf8 <__s2b+0x68>
 800db1a:	bf00      	nop
 800db1c:	08011e68 	.word	0x08011e68
 800db20:	08011e79 	.word	0x08011e79

0800db24 <__hi0bits>:
 800db24:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800db28:	4603      	mov	r3, r0
 800db2a:	bf36      	itet	cc
 800db2c:	0403      	lslcc	r3, r0, #16
 800db2e:	2000      	movcs	r0, #0
 800db30:	2010      	movcc	r0, #16
 800db32:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800db36:	bf3c      	itt	cc
 800db38:	021b      	lslcc	r3, r3, #8
 800db3a:	3008      	addcc	r0, #8
 800db3c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800db40:	bf3c      	itt	cc
 800db42:	011b      	lslcc	r3, r3, #4
 800db44:	3004      	addcc	r0, #4
 800db46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800db4a:	bf3c      	itt	cc
 800db4c:	009b      	lslcc	r3, r3, #2
 800db4e:	3002      	addcc	r0, #2
 800db50:	2b00      	cmp	r3, #0
 800db52:	db05      	blt.n	800db60 <__hi0bits+0x3c>
 800db54:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800db58:	f100 0001 	add.w	r0, r0, #1
 800db5c:	bf08      	it	eq
 800db5e:	2020      	moveq	r0, #32
 800db60:	4770      	bx	lr

0800db62 <__lo0bits>:
 800db62:	6803      	ldr	r3, [r0, #0]
 800db64:	4602      	mov	r2, r0
 800db66:	f013 0007 	ands.w	r0, r3, #7
 800db6a:	d00b      	beq.n	800db84 <__lo0bits+0x22>
 800db6c:	07d9      	lsls	r1, r3, #31
 800db6e:	d421      	bmi.n	800dbb4 <__lo0bits+0x52>
 800db70:	0798      	lsls	r0, r3, #30
 800db72:	bf49      	itett	mi
 800db74:	085b      	lsrmi	r3, r3, #1
 800db76:	089b      	lsrpl	r3, r3, #2
 800db78:	2001      	movmi	r0, #1
 800db7a:	6013      	strmi	r3, [r2, #0]
 800db7c:	bf5c      	itt	pl
 800db7e:	6013      	strpl	r3, [r2, #0]
 800db80:	2002      	movpl	r0, #2
 800db82:	4770      	bx	lr
 800db84:	b299      	uxth	r1, r3
 800db86:	b909      	cbnz	r1, 800db8c <__lo0bits+0x2a>
 800db88:	0c1b      	lsrs	r3, r3, #16
 800db8a:	2010      	movs	r0, #16
 800db8c:	b2d9      	uxtb	r1, r3
 800db8e:	b909      	cbnz	r1, 800db94 <__lo0bits+0x32>
 800db90:	3008      	adds	r0, #8
 800db92:	0a1b      	lsrs	r3, r3, #8
 800db94:	0719      	lsls	r1, r3, #28
 800db96:	bf04      	itt	eq
 800db98:	091b      	lsreq	r3, r3, #4
 800db9a:	3004      	addeq	r0, #4
 800db9c:	0799      	lsls	r1, r3, #30
 800db9e:	bf04      	itt	eq
 800dba0:	089b      	lsreq	r3, r3, #2
 800dba2:	3002      	addeq	r0, #2
 800dba4:	07d9      	lsls	r1, r3, #31
 800dba6:	d403      	bmi.n	800dbb0 <__lo0bits+0x4e>
 800dba8:	085b      	lsrs	r3, r3, #1
 800dbaa:	f100 0001 	add.w	r0, r0, #1
 800dbae:	d003      	beq.n	800dbb8 <__lo0bits+0x56>
 800dbb0:	6013      	str	r3, [r2, #0]
 800dbb2:	4770      	bx	lr
 800dbb4:	2000      	movs	r0, #0
 800dbb6:	4770      	bx	lr
 800dbb8:	2020      	movs	r0, #32
 800dbba:	4770      	bx	lr

0800dbbc <__i2b>:
 800dbbc:	b510      	push	{r4, lr}
 800dbbe:	460c      	mov	r4, r1
 800dbc0:	2101      	movs	r1, #1
 800dbc2:	f7ff febd 	bl	800d940 <_Balloc>
 800dbc6:	4602      	mov	r2, r0
 800dbc8:	b928      	cbnz	r0, 800dbd6 <__i2b+0x1a>
 800dbca:	4b05      	ldr	r3, [pc, #20]	@ (800dbe0 <__i2b+0x24>)
 800dbcc:	4805      	ldr	r0, [pc, #20]	@ (800dbe4 <__i2b+0x28>)
 800dbce:	f240 1145 	movw	r1, #325	@ 0x145
 800dbd2:	f7fe ff3f 	bl	800ca54 <__assert_func>
 800dbd6:	2301      	movs	r3, #1
 800dbd8:	6144      	str	r4, [r0, #20]
 800dbda:	6103      	str	r3, [r0, #16]
 800dbdc:	bd10      	pop	{r4, pc}
 800dbde:	bf00      	nop
 800dbe0:	08011e68 	.word	0x08011e68
 800dbe4:	08011e79 	.word	0x08011e79

0800dbe8 <__multiply>:
 800dbe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbec:	4617      	mov	r7, r2
 800dbee:	690a      	ldr	r2, [r1, #16]
 800dbf0:	693b      	ldr	r3, [r7, #16]
 800dbf2:	429a      	cmp	r2, r3
 800dbf4:	bfa8      	it	ge
 800dbf6:	463b      	movge	r3, r7
 800dbf8:	4689      	mov	r9, r1
 800dbfa:	bfa4      	itt	ge
 800dbfc:	460f      	movge	r7, r1
 800dbfe:	4699      	movge	r9, r3
 800dc00:	693d      	ldr	r5, [r7, #16]
 800dc02:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800dc06:	68bb      	ldr	r3, [r7, #8]
 800dc08:	6879      	ldr	r1, [r7, #4]
 800dc0a:	eb05 060a 	add.w	r6, r5, sl
 800dc0e:	42b3      	cmp	r3, r6
 800dc10:	b085      	sub	sp, #20
 800dc12:	bfb8      	it	lt
 800dc14:	3101      	addlt	r1, #1
 800dc16:	f7ff fe93 	bl	800d940 <_Balloc>
 800dc1a:	b930      	cbnz	r0, 800dc2a <__multiply+0x42>
 800dc1c:	4602      	mov	r2, r0
 800dc1e:	4b41      	ldr	r3, [pc, #260]	@ (800dd24 <__multiply+0x13c>)
 800dc20:	4841      	ldr	r0, [pc, #260]	@ (800dd28 <__multiply+0x140>)
 800dc22:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800dc26:	f7fe ff15 	bl	800ca54 <__assert_func>
 800dc2a:	f100 0414 	add.w	r4, r0, #20
 800dc2e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800dc32:	4623      	mov	r3, r4
 800dc34:	2200      	movs	r2, #0
 800dc36:	4573      	cmp	r3, lr
 800dc38:	d320      	bcc.n	800dc7c <__multiply+0x94>
 800dc3a:	f107 0814 	add.w	r8, r7, #20
 800dc3e:	f109 0114 	add.w	r1, r9, #20
 800dc42:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800dc46:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800dc4a:	9302      	str	r3, [sp, #8]
 800dc4c:	1beb      	subs	r3, r5, r7
 800dc4e:	3b15      	subs	r3, #21
 800dc50:	f023 0303 	bic.w	r3, r3, #3
 800dc54:	3304      	adds	r3, #4
 800dc56:	3715      	adds	r7, #21
 800dc58:	42bd      	cmp	r5, r7
 800dc5a:	bf38      	it	cc
 800dc5c:	2304      	movcc	r3, #4
 800dc5e:	9301      	str	r3, [sp, #4]
 800dc60:	9b02      	ldr	r3, [sp, #8]
 800dc62:	9103      	str	r1, [sp, #12]
 800dc64:	428b      	cmp	r3, r1
 800dc66:	d80c      	bhi.n	800dc82 <__multiply+0x9a>
 800dc68:	2e00      	cmp	r6, #0
 800dc6a:	dd03      	ble.n	800dc74 <__multiply+0x8c>
 800dc6c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d055      	beq.n	800dd20 <__multiply+0x138>
 800dc74:	6106      	str	r6, [r0, #16]
 800dc76:	b005      	add	sp, #20
 800dc78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc7c:	f843 2b04 	str.w	r2, [r3], #4
 800dc80:	e7d9      	b.n	800dc36 <__multiply+0x4e>
 800dc82:	f8b1 a000 	ldrh.w	sl, [r1]
 800dc86:	f1ba 0f00 	cmp.w	sl, #0
 800dc8a:	d01f      	beq.n	800dccc <__multiply+0xe4>
 800dc8c:	46c4      	mov	ip, r8
 800dc8e:	46a1      	mov	r9, r4
 800dc90:	2700      	movs	r7, #0
 800dc92:	f85c 2b04 	ldr.w	r2, [ip], #4
 800dc96:	f8d9 3000 	ldr.w	r3, [r9]
 800dc9a:	fa1f fb82 	uxth.w	fp, r2
 800dc9e:	b29b      	uxth	r3, r3
 800dca0:	fb0a 330b 	mla	r3, sl, fp, r3
 800dca4:	443b      	add	r3, r7
 800dca6:	f8d9 7000 	ldr.w	r7, [r9]
 800dcaa:	0c12      	lsrs	r2, r2, #16
 800dcac:	0c3f      	lsrs	r7, r7, #16
 800dcae:	fb0a 7202 	mla	r2, sl, r2, r7
 800dcb2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800dcb6:	b29b      	uxth	r3, r3
 800dcb8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dcbc:	4565      	cmp	r5, ip
 800dcbe:	f849 3b04 	str.w	r3, [r9], #4
 800dcc2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800dcc6:	d8e4      	bhi.n	800dc92 <__multiply+0xaa>
 800dcc8:	9b01      	ldr	r3, [sp, #4]
 800dcca:	50e7      	str	r7, [r4, r3]
 800dccc:	9b03      	ldr	r3, [sp, #12]
 800dcce:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800dcd2:	3104      	adds	r1, #4
 800dcd4:	f1b9 0f00 	cmp.w	r9, #0
 800dcd8:	d020      	beq.n	800dd1c <__multiply+0x134>
 800dcda:	6823      	ldr	r3, [r4, #0]
 800dcdc:	4647      	mov	r7, r8
 800dcde:	46a4      	mov	ip, r4
 800dce0:	f04f 0a00 	mov.w	sl, #0
 800dce4:	f8b7 b000 	ldrh.w	fp, [r7]
 800dce8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800dcec:	fb09 220b 	mla	r2, r9, fp, r2
 800dcf0:	4452      	add	r2, sl
 800dcf2:	b29b      	uxth	r3, r3
 800dcf4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800dcf8:	f84c 3b04 	str.w	r3, [ip], #4
 800dcfc:	f857 3b04 	ldr.w	r3, [r7], #4
 800dd00:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dd04:	f8bc 3000 	ldrh.w	r3, [ip]
 800dd08:	fb09 330a 	mla	r3, r9, sl, r3
 800dd0c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800dd10:	42bd      	cmp	r5, r7
 800dd12:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dd16:	d8e5      	bhi.n	800dce4 <__multiply+0xfc>
 800dd18:	9a01      	ldr	r2, [sp, #4]
 800dd1a:	50a3      	str	r3, [r4, r2]
 800dd1c:	3404      	adds	r4, #4
 800dd1e:	e79f      	b.n	800dc60 <__multiply+0x78>
 800dd20:	3e01      	subs	r6, #1
 800dd22:	e7a1      	b.n	800dc68 <__multiply+0x80>
 800dd24:	08011e68 	.word	0x08011e68
 800dd28:	08011e79 	.word	0x08011e79

0800dd2c <__pow5mult>:
 800dd2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd30:	4615      	mov	r5, r2
 800dd32:	f012 0203 	ands.w	r2, r2, #3
 800dd36:	4607      	mov	r7, r0
 800dd38:	460e      	mov	r6, r1
 800dd3a:	d007      	beq.n	800dd4c <__pow5mult+0x20>
 800dd3c:	4c25      	ldr	r4, [pc, #148]	@ (800ddd4 <__pow5mult+0xa8>)
 800dd3e:	3a01      	subs	r2, #1
 800dd40:	2300      	movs	r3, #0
 800dd42:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dd46:	f7ff fe5d 	bl	800da04 <__multadd>
 800dd4a:	4606      	mov	r6, r0
 800dd4c:	10ad      	asrs	r5, r5, #2
 800dd4e:	d03d      	beq.n	800ddcc <__pow5mult+0xa0>
 800dd50:	69fc      	ldr	r4, [r7, #28]
 800dd52:	b97c      	cbnz	r4, 800dd74 <__pow5mult+0x48>
 800dd54:	2010      	movs	r0, #16
 800dd56:	f7ff fd3d 	bl	800d7d4 <malloc>
 800dd5a:	4602      	mov	r2, r0
 800dd5c:	61f8      	str	r0, [r7, #28]
 800dd5e:	b928      	cbnz	r0, 800dd6c <__pow5mult+0x40>
 800dd60:	4b1d      	ldr	r3, [pc, #116]	@ (800ddd8 <__pow5mult+0xac>)
 800dd62:	481e      	ldr	r0, [pc, #120]	@ (800dddc <__pow5mult+0xb0>)
 800dd64:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800dd68:	f7fe fe74 	bl	800ca54 <__assert_func>
 800dd6c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dd70:	6004      	str	r4, [r0, #0]
 800dd72:	60c4      	str	r4, [r0, #12]
 800dd74:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800dd78:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dd7c:	b94c      	cbnz	r4, 800dd92 <__pow5mult+0x66>
 800dd7e:	f240 2171 	movw	r1, #625	@ 0x271
 800dd82:	4638      	mov	r0, r7
 800dd84:	f7ff ff1a 	bl	800dbbc <__i2b>
 800dd88:	2300      	movs	r3, #0
 800dd8a:	f8c8 0008 	str.w	r0, [r8, #8]
 800dd8e:	4604      	mov	r4, r0
 800dd90:	6003      	str	r3, [r0, #0]
 800dd92:	f04f 0900 	mov.w	r9, #0
 800dd96:	07eb      	lsls	r3, r5, #31
 800dd98:	d50a      	bpl.n	800ddb0 <__pow5mult+0x84>
 800dd9a:	4631      	mov	r1, r6
 800dd9c:	4622      	mov	r2, r4
 800dd9e:	4638      	mov	r0, r7
 800dda0:	f7ff ff22 	bl	800dbe8 <__multiply>
 800dda4:	4631      	mov	r1, r6
 800dda6:	4680      	mov	r8, r0
 800dda8:	4638      	mov	r0, r7
 800ddaa:	f7ff fe09 	bl	800d9c0 <_Bfree>
 800ddae:	4646      	mov	r6, r8
 800ddb0:	106d      	asrs	r5, r5, #1
 800ddb2:	d00b      	beq.n	800ddcc <__pow5mult+0xa0>
 800ddb4:	6820      	ldr	r0, [r4, #0]
 800ddb6:	b938      	cbnz	r0, 800ddc8 <__pow5mult+0x9c>
 800ddb8:	4622      	mov	r2, r4
 800ddba:	4621      	mov	r1, r4
 800ddbc:	4638      	mov	r0, r7
 800ddbe:	f7ff ff13 	bl	800dbe8 <__multiply>
 800ddc2:	6020      	str	r0, [r4, #0]
 800ddc4:	f8c0 9000 	str.w	r9, [r0]
 800ddc8:	4604      	mov	r4, r0
 800ddca:	e7e4      	b.n	800dd96 <__pow5mult+0x6a>
 800ddcc:	4630      	mov	r0, r6
 800ddce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ddd2:	bf00      	nop
 800ddd4:	08011f50 	.word	0x08011f50
 800ddd8:	08011d56 	.word	0x08011d56
 800dddc:	08011e79 	.word	0x08011e79

0800dde0 <__lshift>:
 800dde0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dde4:	460c      	mov	r4, r1
 800dde6:	6849      	ldr	r1, [r1, #4]
 800dde8:	6923      	ldr	r3, [r4, #16]
 800ddea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ddee:	68a3      	ldr	r3, [r4, #8]
 800ddf0:	4607      	mov	r7, r0
 800ddf2:	4691      	mov	r9, r2
 800ddf4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ddf8:	f108 0601 	add.w	r6, r8, #1
 800ddfc:	42b3      	cmp	r3, r6
 800ddfe:	db0b      	blt.n	800de18 <__lshift+0x38>
 800de00:	4638      	mov	r0, r7
 800de02:	f7ff fd9d 	bl	800d940 <_Balloc>
 800de06:	4605      	mov	r5, r0
 800de08:	b948      	cbnz	r0, 800de1e <__lshift+0x3e>
 800de0a:	4602      	mov	r2, r0
 800de0c:	4b28      	ldr	r3, [pc, #160]	@ (800deb0 <__lshift+0xd0>)
 800de0e:	4829      	ldr	r0, [pc, #164]	@ (800deb4 <__lshift+0xd4>)
 800de10:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800de14:	f7fe fe1e 	bl	800ca54 <__assert_func>
 800de18:	3101      	adds	r1, #1
 800de1a:	005b      	lsls	r3, r3, #1
 800de1c:	e7ee      	b.n	800ddfc <__lshift+0x1c>
 800de1e:	2300      	movs	r3, #0
 800de20:	f100 0114 	add.w	r1, r0, #20
 800de24:	f100 0210 	add.w	r2, r0, #16
 800de28:	4618      	mov	r0, r3
 800de2a:	4553      	cmp	r3, sl
 800de2c:	db33      	blt.n	800de96 <__lshift+0xb6>
 800de2e:	6920      	ldr	r0, [r4, #16]
 800de30:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800de34:	f104 0314 	add.w	r3, r4, #20
 800de38:	f019 091f 	ands.w	r9, r9, #31
 800de3c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800de40:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800de44:	d02b      	beq.n	800de9e <__lshift+0xbe>
 800de46:	f1c9 0e20 	rsb	lr, r9, #32
 800de4a:	468a      	mov	sl, r1
 800de4c:	2200      	movs	r2, #0
 800de4e:	6818      	ldr	r0, [r3, #0]
 800de50:	fa00 f009 	lsl.w	r0, r0, r9
 800de54:	4310      	orrs	r0, r2
 800de56:	f84a 0b04 	str.w	r0, [sl], #4
 800de5a:	f853 2b04 	ldr.w	r2, [r3], #4
 800de5e:	459c      	cmp	ip, r3
 800de60:	fa22 f20e 	lsr.w	r2, r2, lr
 800de64:	d8f3      	bhi.n	800de4e <__lshift+0x6e>
 800de66:	ebac 0304 	sub.w	r3, ip, r4
 800de6a:	3b15      	subs	r3, #21
 800de6c:	f023 0303 	bic.w	r3, r3, #3
 800de70:	3304      	adds	r3, #4
 800de72:	f104 0015 	add.w	r0, r4, #21
 800de76:	4560      	cmp	r0, ip
 800de78:	bf88      	it	hi
 800de7a:	2304      	movhi	r3, #4
 800de7c:	50ca      	str	r2, [r1, r3]
 800de7e:	b10a      	cbz	r2, 800de84 <__lshift+0xa4>
 800de80:	f108 0602 	add.w	r6, r8, #2
 800de84:	3e01      	subs	r6, #1
 800de86:	4638      	mov	r0, r7
 800de88:	612e      	str	r6, [r5, #16]
 800de8a:	4621      	mov	r1, r4
 800de8c:	f7ff fd98 	bl	800d9c0 <_Bfree>
 800de90:	4628      	mov	r0, r5
 800de92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de96:	f842 0f04 	str.w	r0, [r2, #4]!
 800de9a:	3301      	adds	r3, #1
 800de9c:	e7c5      	b.n	800de2a <__lshift+0x4a>
 800de9e:	3904      	subs	r1, #4
 800dea0:	f853 2b04 	ldr.w	r2, [r3], #4
 800dea4:	f841 2f04 	str.w	r2, [r1, #4]!
 800dea8:	459c      	cmp	ip, r3
 800deaa:	d8f9      	bhi.n	800dea0 <__lshift+0xc0>
 800deac:	e7ea      	b.n	800de84 <__lshift+0xa4>
 800deae:	bf00      	nop
 800deb0:	08011e68 	.word	0x08011e68
 800deb4:	08011e79 	.word	0x08011e79

0800deb8 <__mcmp>:
 800deb8:	690a      	ldr	r2, [r1, #16]
 800deba:	4603      	mov	r3, r0
 800debc:	6900      	ldr	r0, [r0, #16]
 800debe:	1a80      	subs	r0, r0, r2
 800dec0:	b530      	push	{r4, r5, lr}
 800dec2:	d10e      	bne.n	800dee2 <__mcmp+0x2a>
 800dec4:	3314      	adds	r3, #20
 800dec6:	3114      	adds	r1, #20
 800dec8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800decc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ded0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ded4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ded8:	4295      	cmp	r5, r2
 800deda:	d003      	beq.n	800dee4 <__mcmp+0x2c>
 800dedc:	d205      	bcs.n	800deea <__mcmp+0x32>
 800dede:	f04f 30ff 	mov.w	r0, #4294967295
 800dee2:	bd30      	pop	{r4, r5, pc}
 800dee4:	42a3      	cmp	r3, r4
 800dee6:	d3f3      	bcc.n	800ded0 <__mcmp+0x18>
 800dee8:	e7fb      	b.n	800dee2 <__mcmp+0x2a>
 800deea:	2001      	movs	r0, #1
 800deec:	e7f9      	b.n	800dee2 <__mcmp+0x2a>
	...

0800def0 <__mdiff>:
 800def0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800def4:	4689      	mov	r9, r1
 800def6:	4606      	mov	r6, r0
 800def8:	4611      	mov	r1, r2
 800defa:	4648      	mov	r0, r9
 800defc:	4614      	mov	r4, r2
 800defe:	f7ff ffdb 	bl	800deb8 <__mcmp>
 800df02:	1e05      	subs	r5, r0, #0
 800df04:	d112      	bne.n	800df2c <__mdiff+0x3c>
 800df06:	4629      	mov	r1, r5
 800df08:	4630      	mov	r0, r6
 800df0a:	f7ff fd19 	bl	800d940 <_Balloc>
 800df0e:	4602      	mov	r2, r0
 800df10:	b928      	cbnz	r0, 800df1e <__mdiff+0x2e>
 800df12:	4b3f      	ldr	r3, [pc, #252]	@ (800e010 <__mdiff+0x120>)
 800df14:	f240 2137 	movw	r1, #567	@ 0x237
 800df18:	483e      	ldr	r0, [pc, #248]	@ (800e014 <__mdiff+0x124>)
 800df1a:	f7fe fd9b 	bl	800ca54 <__assert_func>
 800df1e:	2301      	movs	r3, #1
 800df20:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800df24:	4610      	mov	r0, r2
 800df26:	b003      	add	sp, #12
 800df28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df2c:	bfbc      	itt	lt
 800df2e:	464b      	movlt	r3, r9
 800df30:	46a1      	movlt	r9, r4
 800df32:	4630      	mov	r0, r6
 800df34:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800df38:	bfba      	itte	lt
 800df3a:	461c      	movlt	r4, r3
 800df3c:	2501      	movlt	r5, #1
 800df3e:	2500      	movge	r5, #0
 800df40:	f7ff fcfe 	bl	800d940 <_Balloc>
 800df44:	4602      	mov	r2, r0
 800df46:	b918      	cbnz	r0, 800df50 <__mdiff+0x60>
 800df48:	4b31      	ldr	r3, [pc, #196]	@ (800e010 <__mdiff+0x120>)
 800df4a:	f240 2145 	movw	r1, #581	@ 0x245
 800df4e:	e7e3      	b.n	800df18 <__mdiff+0x28>
 800df50:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800df54:	6926      	ldr	r6, [r4, #16]
 800df56:	60c5      	str	r5, [r0, #12]
 800df58:	f109 0310 	add.w	r3, r9, #16
 800df5c:	f109 0514 	add.w	r5, r9, #20
 800df60:	f104 0e14 	add.w	lr, r4, #20
 800df64:	f100 0b14 	add.w	fp, r0, #20
 800df68:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800df6c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800df70:	9301      	str	r3, [sp, #4]
 800df72:	46d9      	mov	r9, fp
 800df74:	f04f 0c00 	mov.w	ip, #0
 800df78:	9b01      	ldr	r3, [sp, #4]
 800df7a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800df7e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800df82:	9301      	str	r3, [sp, #4]
 800df84:	fa1f f38a 	uxth.w	r3, sl
 800df88:	4619      	mov	r1, r3
 800df8a:	b283      	uxth	r3, r0
 800df8c:	1acb      	subs	r3, r1, r3
 800df8e:	0c00      	lsrs	r0, r0, #16
 800df90:	4463      	add	r3, ip
 800df92:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800df96:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800df9a:	b29b      	uxth	r3, r3
 800df9c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800dfa0:	4576      	cmp	r6, lr
 800dfa2:	f849 3b04 	str.w	r3, [r9], #4
 800dfa6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dfaa:	d8e5      	bhi.n	800df78 <__mdiff+0x88>
 800dfac:	1b33      	subs	r3, r6, r4
 800dfae:	3b15      	subs	r3, #21
 800dfb0:	f023 0303 	bic.w	r3, r3, #3
 800dfb4:	3415      	adds	r4, #21
 800dfb6:	3304      	adds	r3, #4
 800dfb8:	42a6      	cmp	r6, r4
 800dfba:	bf38      	it	cc
 800dfbc:	2304      	movcc	r3, #4
 800dfbe:	441d      	add	r5, r3
 800dfc0:	445b      	add	r3, fp
 800dfc2:	461e      	mov	r6, r3
 800dfc4:	462c      	mov	r4, r5
 800dfc6:	4544      	cmp	r4, r8
 800dfc8:	d30e      	bcc.n	800dfe8 <__mdiff+0xf8>
 800dfca:	f108 0103 	add.w	r1, r8, #3
 800dfce:	1b49      	subs	r1, r1, r5
 800dfd0:	f021 0103 	bic.w	r1, r1, #3
 800dfd4:	3d03      	subs	r5, #3
 800dfd6:	45a8      	cmp	r8, r5
 800dfd8:	bf38      	it	cc
 800dfda:	2100      	movcc	r1, #0
 800dfdc:	440b      	add	r3, r1
 800dfde:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dfe2:	b191      	cbz	r1, 800e00a <__mdiff+0x11a>
 800dfe4:	6117      	str	r7, [r2, #16]
 800dfe6:	e79d      	b.n	800df24 <__mdiff+0x34>
 800dfe8:	f854 1b04 	ldr.w	r1, [r4], #4
 800dfec:	46e6      	mov	lr, ip
 800dfee:	0c08      	lsrs	r0, r1, #16
 800dff0:	fa1c fc81 	uxtah	ip, ip, r1
 800dff4:	4471      	add	r1, lr
 800dff6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800dffa:	b289      	uxth	r1, r1
 800dffc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e000:	f846 1b04 	str.w	r1, [r6], #4
 800e004:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e008:	e7dd      	b.n	800dfc6 <__mdiff+0xd6>
 800e00a:	3f01      	subs	r7, #1
 800e00c:	e7e7      	b.n	800dfde <__mdiff+0xee>
 800e00e:	bf00      	nop
 800e010:	08011e68 	.word	0x08011e68
 800e014:	08011e79 	.word	0x08011e79

0800e018 <__ulp>:
 800e018:	b082      	sub	sp, #8
 800e01a:	ed8d 0b00 	vstr	d0, [sp]
 800e01e:	9a01      	ldr	r2, [sp, #4]
 800e020:	4b0f      	ldr	r3, [pc, #60]	@ (800e060 <__ulp+0x48>)
 800e022:	4013      	ands	r3, r2
 800e024:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e028:	2b00      	cmp	r3, #0
 800e02a:	dc08      	bgt.n	800e03e <__ulp+0x26>
 800e02c:	425b      	negs	r3, r3
 800e02e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e032:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e036:	da04      	bge.n	800e042 <__ulp+0x2a>
 800e038:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e03c:	4113      	asrs	r3, r2
 800e03e:	2200      	movs	r2, #0
 800e040:	e008      	b.n	800e054 <__ulp+0x3c>
 800e042:	f1a2 0314 	sub.w	r3, r2, #20
 800e046:	2b1e      	cmp	r3, #30
 800e048:	bfda      	itte	le
 800e04a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e04e:	40da      	lsrle	r2, r3
 800e050:	2201      	movgt	r2, #1
 800e052:	2300      	movs	r3, #0
 800e054:	4619      	mov	r1, r3
 800e056:	4610      	mov	r0, r2
 800e058:	ec41 0b10 	vmov	d0, r0, r1
 800e05c:	b002      	add	sp, #8
 800e05e:	4770      	bx	lr
 800e060:	7ff00000 	.word	0x7ff00000

0800e064 <__b2d>:
 800e064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e068:	6906      	ldr	r6, [r0, #16]
 800e06a:	f100 0814 	add.w	r8, r0, #20
 800e06e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e072:	1f37      	subs	r7, r6, #4
 800e074:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e078:	4610      	mov	r0, r2
 800e07a:	f7ff fd53 	bl	800db24 <__hi0bits>
 800e07e:	f1c0 0320 	rsb	r3, r0, #32
 800e082:	280a      	cmp	r0, #10
 800e084:	600b      	str	r3, [r1, #0]
 800e086:	491b      	ldr	r1, [pc, #108]	@ (800e0f4 <__b2d+0x90>)
 800e088:	dc15      	bgt.n	800e0b6 <__b2d+0x52>
 800e08a:	f1c0 0c0b 	rsb	ip, r0, #11
 800e08e:	fa22 f30c 	lsr.w	r3, r2, ip
 800e092:	45b8      	cmp	r8, r7
 800e094:	ea43 0501 	orr.w	r5, r3, r1
 800e098:	bf34      	ite	cc
 800e09a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e09e:	2300      	movcs	r3, #0
 800e0a0:	3015      	adds	r0, #21
 800e0a2:	fa02 f000 	lsl.w	r0, r2, r0
 800e0a6:	fa23 f30c 	lsr.w	r3, r3, ip
 800e0aa:	4303      	orrs	r3, r0
 800e0ac:	461c      	mov	r4, r3
 800e0ae:	ec45 4b10 	vmov	d0, r4, r5
 800e0b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0b6:	45b8      	cmp	r8, r7
 800e0b8:	bf3a      	itte	cc
 800e0ba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e0be:	f1a6 0708 	subcc.w	r7, r6, #8
 800e0c2:	2300      	movcs	r3, #0
 800e0c4:	380b      	subs	r0, #11
 800e0c6:	d012      	beq.n	800e0ee <__b2d+0x8a>
 800e0c8:	f1c0 0120 	rsb	r1, r0, #32
 800e0cc:	fa23 f401 	lsr.w	r4, r3, r1
 800e0d0:	4082      	lsls	r2, r0
 800e0d2:	4322      	orrs	r2, r4
 800e0d4:	4547      	cmp	r7, r8
 800e0d6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800e0da:	bf8c      	ite	hi
 800e0dc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e0e0:	2200      	movls	r2, #0
 800e0e2:	4083      	lsls	r3, r0
 800e0e4:	40ca      	lsrs	r2, r1
 800e0e6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e0ea:	4313      	orrs	r3, r2
 800e0ec:	e7de      	b.n	800e0ac <__b2d+0x48>
 800e0ee:	ea42 0501 	orr.w	r5, r2, r1
 800e0f2:	e7db      	b.n	800e0ac <__b2d+0x48>
 800e0f4:	3ff00000 	.word	0x3ff00000

0800e0f8 <__d2b>:
 800e0f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e0fc:	460f      	mov	r7, r1
 800e0fe:	2101      	movs	r1, #1
 800e100:	ec59 8b10 	vmov	r8, r9, d0
 800e104:	4616      	mov	r6, r2
 800e106:	f7ff fc1b 	bl	800d940 <_Balloc>
 800e10a:	4604      	mov	r4, r0
 800e10c:	b930      	cbnz	r0, 800e11c <__d2b+0x24>
 800e10e:	4602      	mov	r2, r0
 800e110:	4b23      	ldr	r3, [pc, #140]	@ (800e1a0 <__d2b+0xa8>)
 800e112:	4824      	ldr	r0, [pc, #144]	@ (800e1a4 <__d2b+0xac>)
 800e114:	f240 310f 	movw	r1, #783	@ 0x30f
 800e118:	f7fe fc9c 	bl	800ca54 <__assert_func>
 800e11c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e120:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e124:	b10d      	cbz	r5, 800e12a <__d2b+0x32>
 800e126:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e12a:	9301      	str	r3, [sp, #4]
 800e12c:	f1b8 0300 	subs.w	r3, r8, #0
 800e130:	d023      	beq.n	800e17a <__d2b+0x82>
 800e132:	4668      	mov	r0, sp
 800e134:	9300      	str	r3, [sp, #0]
 800e136:	f7ff fd14 	bl	800db62 <__lo0bits>
 800e13a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e13e:	b1d0      	cbz	r0, 800e176 <__d2b+0x7e>
 800e140:	f1c0 0320 	rsb	r3, r0, #32
 800e144:	fa02 f303 	lsl.w	r3, r2, r3
 800e148:	430b      	orrs	r3, r1
 800e14a:	40c2      	lsrs	r2, r0
 800e14c:	6163      	str	r3, [r4, #20]
 800e14e:	9201      	str	r2, [sp, #4]
 800e150:	9b01      	ldr	r3, [sp, #4]
 800e152:	61a3      	str	r3, [r4, #24]
 800e154:	2b00      	cmp	r3, #0
 800e156:	bf0c      	ite	eq
 800e158:	2201      	moveq	r2, #1
 800e15a:	2202      	movne	r2, #2
 800e15c:	6122      	str	r2, [r4, #16]
 800e15e:	b1a5      	cbz	r5, 800e18a <__d2b+0x92>
 800e160:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e164:	4405      	add	r5, r0
 800e166:	603d      	str	r5, [r7, #0]
 800e168:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e16c:	6030      	str	r0, [r6, #0]
 800e16e:	4620      	mov	r0, r4
 800e170:	b003      	add	sp, #12
 800e172:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e176:	6161      	str	r1, [r4, #20]
 800e178:	e7ea      	b.n	800e150 <__d2b+0x58>
 800e17a:	a801      	add	r0, sp, #4
 800e17c:	f7ff fcf1 	bl	800db62 <__lo0bits>
 800e180:	9b01      	ldr	r3, [sp, #4]
 800e182:	6163      	str	r3, [r4, #20]
 800e184:	3020      	adds	r0, #32
 800e186:	2201      	movs	r2, #1
 800e188:	e7e8      	b.n	800e15c <__d2b+0x64>
 800e18a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e18e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e192:	6038      	str	r0, [r7, #0]
 800e194:	6918      	ldr	r0, [r3, #16]
 800e196:	f7ff fcc5 	bl	800db24 <__hi0bits>
 800e19a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e19e:	e7e5      	b.n	800e16c <__d2b+0x74>
 800e1a0:	08011e68 	.word	0x08011e68
 800e1a4:	08011e79 	.word	0x08011e79

0800e1a8 <__ratio>:
 800e1a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1ac:	b085      	sub	sp, #20
 800e1ae:	e9cd 1000 	strd	r1, r0, [sp]
 800e1b2:	a902      	add	r1, sp, #8
 800e1b4:	f7ff ff56 	bl	800e064 <__b2d>
 800e1b8:	9800      	ldr	r0, [sp, #0]
 800e1ba:	a903      	add	r1, sp, #12
 800e1bc:	ec55 4b10 	vmov	r4, r5, d0
 800e1c0:	f7ff ff50 	bl	800e064 <__b2d>
 800e1c4:	9b01      	ldr	r3, [sp, #4]
 800e1c6:	6919      	ldr	r1, [r3, #16]
 800e1c8:	9b00      	ldr	r3, [sp, #0]
 800e1ca:	691b      	ldr	r3, [r3, #16]
 800e1cc:	1ac9      	subs	r1, r1, r3
 800e1ce:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e1d2:	1a9b      	subs	r3, r3, r2
 800e1d4:	ec5b ab10 	vmov	sl, fp, d0
 800e1d8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e1dc:	2b00      	cmp	r3, #0
 800e1de:	bfce      	itee	gt
 800e1e0:	462a      	movgt	r2, r5
 800e1e2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e1e6:	465a      	movle	r2, fp
 800e1e8:	462f      	mov	r7, r5
 800e1ea:	46d9      	mov	r9, fp
 800e1ec:	bfcc      	ite	gt
 800e1ee:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e1f2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800e1f6:	464b      	mov	r3, r9
 800e1f8:	4652      	mov	r2, sl
 800e1fa:	4620      	mov	r0, r4
 800e1fc:	4639      	mov	r1, r7
 800e1fe:	f7f2 fb55 	bl	80008ac <__aeabi_ddiv>
 800e202:	ec41 0b10 	vmov	d0, r0, r1
 800e206:	b005      	add	sp, #20
 800e208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e20c <__copybits>:
 800e20c:	3901      	subs	r1, #1
 800e20e:	b570      	push	{r4, r5, r6, lr}
 800e210:	1149      	asrs	r1, r1, #5
 800e212:	6914      	ldr	r4, [r2, #16]
 800e214:	3101      	adds	r1, #1
 800e216:	f102 0314 	add.w	r3, r2, #20
 800e21a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e21e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e222:	1f05      	subs	r5, r0, #4
 800e224:	42a3      	cmp	r3, r4
 800e226:	d30c      	bcc.n	800e242 <__copybits+0x36>
 800e228:	1aa3      	subs	r3, r4, r2
 800e22a:	3b11      	subs	r3, #17
 800e22c:	f023 0303 	bic.w	r3, r3, #3
 800e230:	3211      	adds	r2, #17
 800e232:	42a2      	cmp	r2, r4
 800e234:	bf88      	it	hi
 800e236:	2300      	movhi	r3, #0
 800e238:	4418      	add	r0, r3
 800e23a:	2300      	movs	r3, #0
 800e23c:	4288      	cmp	r0, r1
 800e23e:	d305      	bcc.n	800e24c <__copybits+0x40>
 800e240:	bd70      	pop	{r4, r5, r6, pc}
 800e242:	f853 6b04 	ldr.w	r6, [r3], #4
 800e246:	f845 6f04 	str.w	r6, [r5, #4]!
 800e24a:	e7eb      	b.n	800e224 <__copybits+0x18>
 800e24c:	f840 3b04 	str.w	r3, [r0], #4
 800e250:	e7f4      	b.n	800e23c <__copybits+0x30>

0800e252 <__any_on>:
 800e252:	f100 0214 	add.w	r2, r0, #20
 800e256:	6900      	ldr	r0, [r0, #16]
 800e258:	114b      	asrs	r3, r1, #5
 800e25a:	4298      	cmp	r0, r3
 800e25c:	b510      	push	{r4, lr}
 800e25e:	db11      	blt.n	800e284 <__any_on+0x32>
 800e260:	dd0a      	ble.n	800e278 <__any_on+0x26>
 800e262:	f011 011f 	ands.w	r1, r1, #31
 800e266:	d007      	beq.n	800e278 <__any_on+0x26>
 800e268:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e26c:	fa24 f001 	lsr.w	r0, r4, r1
 800e270:	fa00 f101 	lsl.w	r1, r0, r1
 800e274:	428c      	cmp	r4, r1
 800e276:	d10b      	bne.n	800e290 <__any_on+0x3e>
 800e278:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e27c:	4293      	cmp	r3, r2
 800e27e:	d803      	bhi.n	800e288 <__any_on+0x36>
 800e280:	2000      	movs	r0, #0
 800e282:	bd10      	pop	{r4, pc}
 800e284:	4603      	mov	r3, r0
 800e286:	e7f7      	b.n	800e278 <__any_on+0x26>
 800e288:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e28c:	2900      	cmp	r1, #0
 800e28e:	d0f5      	beq.n	800e27c <__any_on+0x2a>
 800e290:	2001      	movs	r0, #1
 800e292:	e7f6      	b.n	800e282 <__any_on+0x30>

0800e294 <sulp>:
 800e294:	b570      	push	{r4, r5, r6, lr}
 800e296:	4604      	mov	r4, r0
 800e298:	460d      	mov	r5, r1
 800e29a:	ec45 4b10 	vmov	d0, r4, r5
 800e29e:	4616      	mov	r6, r2
 800e2a0:	f7ff feba 	bl	800e018 <__ulp>
 800e2a4:	ec51 0b10 	vmov	r0, r1, d0
 800e2a8:	b17e      	cbz	r6, 800e2ca <sulp+0x36>
 800e2aa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e2ae:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	dd09      	ble.n	800e2ca <sulp+0x36>
 800e2b6:	051b      	lsls	r3, r3, #20
 800e2b8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800e2bc:	2400      	movs	r4, #0
 800e2be:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800e2c2:	4622      	mov	r2, r4
 800e2c4:	462b      	mov	r3, r5
 800e2c6:	f7f2 f9c7 	bl	8000658 <__aeabi_dmul>
 800e2ca:	ec41 0b10 	vmov	d0, r0, r1
 800e2ce:	bd70      	pop	{r4, r5, r6, pc}

0800e2d0 <_strtod_l>:
 800e2d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2d4:	b09f      	sub	sp, #124	@ 0x7c
 800e2d6:	460c      	mov	r4, r1
 800e2d8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800e2da:	2200      	movs	r2, #0
 800e2dc:	921a      	str	r2, [sp, #104]	@ 0x68
 800e2de:	9005      	str	r0, [sp, #20]
 800e2e0:	f04f 0a00 	mov.w	sl, #0
 800e2e4:	f04f 0b00 	mov.w	fp, #0
 800e2e8:	460a      	mov	r2, r1
 800e2ea:	9219      	str	r2, [sp, #100]	@ 0x64
 800e2ec:	7811      	ldrb	r1, [r2, #0]
 800e2ee:	292b      	cmp	r1, #43	@ 0x2b
 800e2f0:	d04a      	beq.n	800e388 <_strtod_l+0xb8>
 800e2f2:	d838      	bhi.n	800e366 <_strtod_l+0x96>
 800e2f4:	290d      	cmp	r1, #13
 800e2f6:	d832      	bhi.n	800e35e <_strtod_l+0x8e>
 800e2f8:	2908      	cmp	r1, #8
 800e2fa:	d832      	bhi.n	800e362 <_strtod_l+0x92>
 800e2fc:	2900      	cmp	r1, #0
 800e2fe:	d03b      	beq.n	800e378 <_strtod_l+0xa8>
 800e300:	2200      	movs	r2, #0
 800e302:	920e      	str	r2, [sp, #56]	@ 0x38
 800e304:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800e306:	782a      	ldrb	r2, [r5, #0]
 800e308:	2a30      	cmp	r2, #48	@ 0x30
 800e30a:	f040 80b2 	bne.w	800e472 <_strtod_l+0x1a2>
 800e30e:	786a      	ldrb	r2, [r5, #1]
 800e310:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e314:	2a58      	cmp	r2, #88	@ 0x58
 800e316:	d16e      	bne.n	800e3f6 <_strtod_l+0x126>
 800e318:	9302      	str	r3, [sp, #8]
 800e31a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e31c:	9301      	str	r3, [sp, #4]
 800e31e:	ab1a      	add	r3, sp, #104	@ 0x68
 800e320:	9300      	str	r3, [sp, #0]
 800e322:	4a8f      	ldr	r2, [pc, #572]	@ (800e560 <_strtod_l+0x290>)
 800e324:	9805      	ldr	r0, [sp, #20]
 800e326:	ab1b      	add	r3, sp, #108	@ 0x6c
 800e328:	a919      	add	r1, sp, #100	@ 0x64
 800e32a:	f001 faff 	bl	800f92c <__gethex>
 800e32e:	f010 060f 	ands.w	r6, r0, #15
 800e332:	4604      	mov	r4, r0
 800e334:	d005      	beq.n	800e342 <_strtod_l+0x72>
 800e336:	2e06      	cmp	r6, #6
 800e338:	d128      	bne.n	800e38c <_strtod_l+0xbc>
 800e33a:	3501      	adds	r5, #1
 800e33c:	2300      	movs	r3, #0
 800e33e:	9519      	str	r5, [sp, #100]	@ 0x64
 800e340:	930e      	str	r3, [sp, #56]	@ 0x38
 800e342:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e344:	2b00      	cmp	r3, #0
 800e346:	f040 858e 	bne.w	800ee66 <_strtod_l+0xb96>
 800e34a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e34c:	b1cb      	cbz	r3, 800e382 <_strtod_l+0xb2>
 800e34e:	4652      	mov	r2, sl
 800e350:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800e354:	ec43 2b10 	vmov	d0, r2, r3
 800e358:	b01f      	add	sp, #124	@ 0x7c
 800e35a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e35e:	2920      	cmp	r1, #32
 800e360:	d1ce      	bne.n	800e300 <_strtod_l+0x30>
 800e362:	3201      	adds	r2, #1
 800e364:	e7c1      	b.n	800e2ea <_strtod_l+0x1a>
 800e366:	292d      	cmp	r1, #45	@ 0x2d
 800e368:	d1ca      	bne.n	800e300 <_strtod_l+0x30>
 800e36a:	2101      	movs	r1, #1
 800e36c:	910e      	str	r1, [sp, #56]	@ 0x38
 800e36e:	1c51      	adds	r1, r2, #1
 800e370:	9119      	str	r1, [sp, #100]	@ 0x64
 800e372:	7852      	ldrb	r2, [r2, #1]
 800e374:	2a00      	cmp	r2, #0
 800e376:	d1c5      	bne.n	800e304 <_strtod_l+0x34>
 800e378:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e37a:	9419      	str	r4, [sp, #100]	@ 0x64
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	f040 8570 	bne.w	800ee62 <_strtod_l+0xb92>
 800e382:	4652      	mov	r2, sl
 800e384:	465b      	mov	r3, fp
 800e386:	e7e5      	b.n	800e354 <_strtod_l+0x84>
 800e388:	2100      	movs	r1, #0
 800e38a:	e7ef      	b.n	800e36c <_strtod_l+0x9c>
 800e38c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e38e:	b13a      	cbz	r2, 800e3a0 <_strtod_l+0xd0>
 800e390:	2135      	movs	r1, #53	@ 0x35
 800e392:	a81c      	add	r0, sp, #112	@ 0x70
 800e394:	f7ff ff3a 	bl	800e20c <__copybits>
 800e398:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e39a:	9805      	ldr	r0, [sp, #20]
 800e39c:	f7ff fb10 	bl	800d9c0 <_Bfree>
 800e3a0:	3e01      	subs	r6, #1
 800e3a2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800e3a4:	2e04      	cmp	r6, #4
 800e3a6:	d806      	bhi.n	800e3b6 <_strtod_l+0xe6>
 800e3a8:	e8df f006 	tbb	[pc, r6]
 800e3ac:	201d0314 	.word	0x201d0314
 800e3b0:	14          	.byte	0x14
 800e3b1:	00          	.byte	0x00
 800e3b2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800e3b6:	05e1      	lsls	r1, r4, #23
 800e3b8:	bf48      	it	mi
 800e3ba:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800e3be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e3c2:	0d1b      	lsrs	r3, r3, #20
 800e3c4:	051b      	lsls	r3, r3, #20
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	d1bb      	bne.n	800e342 <_strtod_l+0x72>
 800e3ca:	f7fe fb0f 	bl	800c9ec <__errno>
 800e3ce:	2322      	movs	r3, #34	@ 0x22
 800e3d0:	6003      	str	r3, [r0, #0]
 800e3d2:	e7b6      	b.n	800e342 <_strtod_l+0x72>
 800e3d4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800e3d8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800e3dc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800e3e0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e3e4:	e7e7      	b.n	800e3b6 <_strtod_l+0xe6>
 800e3e6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800e568 <_strtod_l+0x298>
 800e3ea:	e7e4      	b.n	800e3b6 <_strtod_l+0xe6>
 800e3ec:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800e3f0:	f04f 3aff 	mov.w	sl, #4294967295
 800e3f4:	e7df      	b.n	800e3b6 <_strtod_l+0xe6>
 800e3f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e3f8:	1c5a      	adds	r2, r3, #1
 800e3fa:	9219      	str	r2, [sp, #100]	@ 0x64
 800e3fc:	785b      	ldrb	r3, [r3, #1]
 800e3fe:	2b30      	cmp	r3, #48	@ 0x30
 800e400:	d0f9      	beq.n	800e3f6 <_strtod_l+0x126>
 800e402:	2b00      	cmp	r3, #0
 800e404:	d09d      	beq.n	800e342 <_strtod_l+0x72>
 800e406:	2301      	movs	r3, #1
 800e408:	2700      	movs	r7, #0
 800e40a:	9308      	str	r3, [sp, #32]
 800e40c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e40e:	930c      	str	r3, [sp, #48]	@ 0x30
 800e410:	970b      	str	r7, [sp, #44]	@ 0x2c
 800e412:	46b9      	mov	r9, r7
 800e414:	220a      	movs	r2, #10
 800e416:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800e418:	7805      	ldrb	r5, [r0, #0]
 800e41a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800e41e:	b2d9      	uxtb	r1, r3
 800e420:	2909      	cmp	r1, #9
 800e422:	d928      	bls.n	800e476 <_strtod_l+0x1a6>
 800e424:	494f      	ldr	r1, [pc, #316]	@ (800e564 <_strtod_l+0x294>)
 800e426:	2201      	movs	r2, #1
 800e428:	f001 f9a4 	bl	800f774 <strncmp>
 800e42c:	2800      	cmp	r0, #0
 800e42e:	d032      	beq.n	800e496 <_strtod_l+0x1c6>
 800e430:	2000      	movs	r0, #0
 800e432:	462a      	mov	r2, r5
 800e434:	900a      	str	r0, [sp, #40]	@ 0x28
 800e436:	464d      	mov	r5, r9
 800e438:	4603      	mov	r3, r0
 800e43a:	2a65      	cmp	r2, #101	@ 0x65
 800e43c:	d001      	beq.n	800e442 <_strtod_l+0x172>
 800e43e:	2a45      	cmp	r2, #69	@ 0x45
 800e440:	d114      	bne.n	800e46c <_strtod_l+0x19c>
 800e442:	b91d      	cbnz	r5, 800e44c <_strtod_l+0x17c>
 800e444:	9a08      	ldr	r2, [sp, #32]
 800e446:	4302      	orrs	r2, r0
 800e448:	d096      	beq.n	800e378 <_strtod_l+0xa8>
 800e44a:	2500      	movs	r5, #0
 800e44c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800e44e:	1c62      	adds	r2, r4, #1
 800e450:	9219      	str	r2, [sp, #100]	@ 0x64
 800e452:	7862      	ldrb	r2, [r4, #1]
 800e454:	2a2b      	cmp	r2, #43	@ 0x2b
 800e456:	d07a      	beq.n	800e54e <_strtod_l+0x27e>
 800e458:	2a2d      	cmp	r2, #45	@ 0x2d
 800e45a:	d07e      	beq.n	800e55a <_strtod_l+0x28a>
 800e45c:	f04f 0c00 	mov.w	ip, #0
 800e460:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800e464:	2909      	cmp	r1, #9
 800e466:	f240 8085 	bls.w	800e574 <_strtod_l+0x2a4>
 800e46a:	9419      	str	r4, [sp, #100]	@ 0x64
 800e46c:	f04f 0800 	mov.w	r8, #0
 800e470:	e0a5      	b.n	800e5be <_strtod_l+0x2ee>
 800e472:	2300      	movs	r3, #0
 800e474:	e7c8      	b.n	800e408 <_strtod_l+0x138>
 800e476:	f1b9 0f08 	cmp.w	r9, #8
 800e47a:	bfd8      	it	le
 800e47c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800e47e:	f100 0001 	add.w	r0, r0, #1
 800e482:	bfda      	itte	le
 800e484:	fb02 3301 	mlale	r3, r2, r1, r3
 800e488:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800e48a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800e48e:	f109 0901 	add.w	r9, r9, #1
 800e492:	9019      	str	r0, [sp, #100]	@ 0x64
 800e494:	e7bf      	b.n	800e416 <_strtod_l+0x146>
 800e496:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e498:	1c5a      	adds	r2, r3, #1
 800e49a:	9219      	str	r2, [sp, #100]	@ 0x64
 800e49c:	785a      	ldrb	r2, [r3, #1]
 800e49e:	f1b9 0f00 	cmp.w	r9, #0
 800e4a2:	d03b      	beq.n	800e51c <_strtod_l+0x24c>
 800e4a4:	900a      	str	r0, [sp, #40]	@ 0x28
 800e4a6:	464d      	mov	r5, r9
 800e4a8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800e4ac:	2b09      	cmp	r3, #9
 800e4ae:	d912      	bls.n	800e4d6 <_strtod_l+0x206>
 800e4b0:	2301      	movs	r3, #1
 800e4b2:	e7c2      	b.n	800e43a <_strtod_l+0x16a>
 800e4b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e4b6:	1c5a      	adds	r2, r3, #1
 800e4b8:	9219      	str	r2, [sp, #100]	@ 0x64
 800e4ba:	785a      	ldrb	r2, [r3, #1]
 800e4bc:	3001      	adds	r0, #1
 800e4be:	2a30      	cmp	r2, #48	@ 0x30
 800e4c0:	d0f8      	beq.n	800e4b4 <_strtod_l+0x1e4>
 800e4c2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800e4c6:	2b08      	cmp	r3, #8
 800e4c8:	f200 84d2 	bhi.w	800ee70 <_strtod_l+0xba0>
 800e4cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e4ce:	900a      	str	r0, [sp, #40]	@ 0x28
 800e4d0:	2000      	movs	r0, #0
 800e4d2:	930c      	str	r3, [sp, #48]	@ 0x30
 800e4d4:	4605      	mov	r5, r0
 800e4d6:	3a30      	subs	r2, #48	@ 0x30
 800e4d8:	f100 0301 	add.w	r3, r0, #1
 800e4dc:	d018      	beq.n	800e510 <_strtod_l+0x240>
 800e4de:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e4e0:	4419      	add	r1, r3
 800e4e2:	910a      	str	r1, [sp, #40]	@ 0x28
 800e4e4:	462e      	mov	r6, r5
 800e4e6:	f04f 0e0a 	mov.w	lr, #10
 800e4ea:	1c71      	adds	r1, r6, #1
 800e4ec:	eba1 0c05 	sub.w	ip, r1, r5
 800e4f0:	4563      	cmp	r3, ip
 800e4f2:	dc15      	bgt.n	800e520 <_strtod_l+0x250>
 800e4f4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800e4f8:	182b      	adds	r3, r5, r0
 800e4fa:	2b08      	cmp	r3, #8
 800e4fc:	f105 0501 	add.w	r5, r5, #1
 800e500:	4405      	add	r5, r0
 800e502:	dc1a      	bgt.n	800e53a <_strtod_l+0x26a>
 800e504:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e506:	230a      	movs	r3, #10
 800e508:	fb03 2301 	mla	r3, r3, r1, r2
 800e50c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e50e:	2300      	movs	r3, #0
 800e510:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e512:	1c51      	adds	r1, r2, #1
 800e514:	9119      	str	r1, [sp, #100]	@ 0x64
 800e516:	7852      	ldrb	r2, [r2, #1]
 800e518:	4618      	mov	r0, r3
 800e51a:	e7c5      	b.n	800e4a8 <_strtod_l+0x1d8>
 800e51c:	4648      	mov	r0, r9
 800e51e:	e7ce      	b.n	800e4be <_strtod_l+0x1ee>
 800e520:	2e08      	cmp	r6, #8
 800e522:	dc05      	bgt.n	800e530 <_strtod_l+0x260>
 800e524:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800e526:	fb0e f606 	mul.w	r6, lr, r6
 800e52a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800e52c:	460e      	mov	r6, r1
 800e52e:	e7dc      	b.n	800e4ea <_strtod_l+0x21a>
 800e530:	2910      	cmp	r1, #16
 800e532:	bfd8      	it	le
 800e534:	fb0e f707 	mulle.w	r7, lr, r7
 800e538:	e7f8      	b.n	800e52c <_strtod_l+0x25c>
 800e53a:	2b0f      	cmp	r3, #15
 800e53c:	bfdc      	itt	le
 800e53e:	230a      	movle	r3, #10
 800e540:	fb03 2707 	mlale	r7, r3, r7, r2
 800e544:	e7e3      	b.n	800e50e <_strtod_l+0x23e>
 800e546:	2300      	movs	r3, #0
 800e548:	930a      	str	r3, [sp, #40]	@ 0x28
 800e54a:	2301      	movs	r3, #1
 800e54c:	e77a      	b.n	800e444 <_strtod_l+0x174>
 800e54e:	f04f 0c00 	mov.w	ip, #0
 800e552:	1ca2      	adds	r2, r4, #2
 800e554:	9219      	str	r2, [sp, #100]	@ 0x64
 800e556:	78a2      	ldrb	r2, [r4, #2]
 800e558:	e782      	b.n	800e460 <_strtod_l+0x190>
 800e55a:	f04f 0c01 	mov.w	ip, #1
 800e55e:	e7f8      	b.n	800e552 <_strtod_l+0x282>
 800e560:	08012064 	.word	0x08012064
 800e564:	08011ed2 	.word	0x08011ed2
 800e568:	7ff00000 	.word	0x7ff00000
 800e56c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e56e:	1c51      	adds	r1, r2, #1
 800e570:	9119      	str	r1, [sp, #100]	@ 0x64
 800e572:	7852      	ldrb	r2, [r2, #1]
 800e574:	2a30      	cmp	r2, #48	@ 0x30
 800e576:	d0f9      	beq.n	800e56c <_strtod_l+0x29c>
 800e578:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e57c:	2908      	cmp	r1, #8
 800e57e:	f63f af75 	bhi.w	800e46c <_strtod_l+0x19c>
 800e582:	3a30      	subs	r2, #48	@ 0x30
 800e584:	9209      	str	r2, [sp, #36]	@ 0x24
 800e586:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e588:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e58a:	f04f 080a 	mov.w	r8, #10
 800e58e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e590:	1c56      	adds	r6, r2, #1
 800e592:	9619      	str	r6, [sp, #100]	@ 0x64
 800e594:	7852      	ldrb	r2, [r2, #1]
 800e596:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e59a:	f1be 0f09 	cmp.w	lr, #9
 800e59e:	d939      	bls.n	800e614 <_strtod_l+0x344>
 800e5a0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e5a2:	1a76      	subs	r6, r6, r1
 800e5a4:	2e08      	cmp	r6, #8
 800e5a6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e5aa:	dc03      	bgt.n	800e5b4 <_strtod_l+0x2e4>
 800e5ac:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e5ae:	4588      	cmp	r8, r1
 800e5b0:	bfa8      	it	ge
 800e5b2:	4688      	movge	r8, r1
 800e5b4:	f1bc 0f00 	cmp.w	ip, #0
 800e5b8:	d001      	beq.n	800e5be <_strtod_l+0x2ee>
 800e5ba:	f1c8 0800 	rsb	r8, r8, #0
 800e5be:	2d00      	cmp	r5, #0
 800e5c0:	d14e      	bne.n	800e660 <_strtod_l+0x390>
 800e5c2:	9908      	ldr	r1, [sp, #32]
 800e5c4:	4308      	orrs	r0, r1
 800e5c6:	f47f aebc 	bne.w	800e342 <_strtod_l+0x72>
 800e5ca:	2b00      	cmp	r3, #0
 800e5cc:	f47f aed4 	bne.w	800e378 <_strtod_l+0xa8>
 800e5d0:	2a69      	cmp	r2, #105	@ 0x69
 800e5d2:	d028      	beq.n	800e626 <_strtod_l+0x356>
 800e5d4:	dc25      	bgt.n	800e622 <_strtod_l+0x352>
 800e5d6:	2a49      	cmp	r2, #73	@ 0x49
 800e5d8:	d025      	beq.n	800e626 <_strtod_l+0x356>
 800e5da:	2a4e      	cmp	r2, #78	@ 0x4e
 800e5dc:	f47f aecc 	bne.w	800e378 <_strtod_l+0xa8>
 800e5e0:	499a      	ldr	r1, [pc, #616]	@ (800e84c <_strtod_l+0x57c>)
 800e5e2:	a819      	add	r0, sp, #100	@ 0x64
 800e5e4:	f001 fbc4 	bl	800fd70 <__match>
 800e5e8:	2800      	cmp	r0, #0
 800e5ea:	f43f aec5 	beq.w	800e378 <_strtod_l+0xa8>
 800e5ee:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e5f0:	781b      	ldrb	r3, [r3, #0]
 800e5f2:	2b28      	cmp	r3, #40	@ 0x28
 800e5f4:	d12e      	bne.n	800e654 <_strtod_l+0x384>
 800e5f6:	4996      	ldr	r1, [pc, #600]	@ (800e850 <_strtod_l+0x580>)
 800e5f8:	aa1c      	add	r2, sp, #112	@ 0x70
 800e5fa:	a819      	add	r0, sp, #100	@ 0x64
 800e5fc:	f001 fbcc 	bl	800fd98 <__hexnan>
 800e600:	2805      	cmp	r0, #5
 800e602:	d127      	bne.n	800e654 <_strtod_l+0x384>
 800e604:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e606:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e60a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e60e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e612:	e696      	b.n	800e342 <_strtod_l+0x72>
 800e614:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e616:	fb08 2101 	mla	r1, r8, r1, r2
 800e61a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e61e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e620:	e7b5      	b.n	800e58e <_strtod_l+0x2be>
 800e622:	2a6e      	cmp	r2, #110	@ 0x6e
 800e624:	e7da      	b.n	800e5dc <_strtod_l+0x30c>
 800e626:	498b      	ldr	r1, [pc, #556]	@ (800e854 <_strtod_l+0x584>)
 800e628:	a819      	add	r0, sp, #100	@ 0x64
 800e62a:	f001 fba1 	bl	800fd70 <__match>
 800e62e:	2800      	cmp	r0, #0
 800e630:	f43f aea2 	beq.w	800e378 <_strtod_l+0xa8>
 800e634:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e636:	4988      	ldr	r1, [pc, #544]	@ (800e858 <_strtod_l+0x588>)
 800e638:	3b01      	subs	r3, #1
 800e63a:	a819      	add	r0, sp, #100	@ 0x64
 800e63c:	9319      	str	r3, [sp, #100]	@ 0x64
 800e63e:	f001 fb97 	bl	800fd70 <__match>
 800e642:	b910      	cbnz	r0, 800e64a <_strtod_l+0x37a>
 800e644:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e646:	3301      	adds	r3, #1
 800e648:	9319      	str	r3, [sp, #100]	@ 0x64
 800e64a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800e868 <_strtod_l+0x598>
 800e64e:	f04f 0a00 	mov.w	sl, #0
 800e652:	e676      	b.n	800e342 <_strtod_l+0x72>
 800e654:	4881      	ldr	r0, [pc, #516]	@ (800e85c <_strtod_l+0x58c>)
 800e656:	f001 f8df 	bl	800f818 <nan>
 800e65a:	ec5b ab10 	vmov	sl, fp, d0
 800e65e:	e670      	b.n	800e342 <_strtod_l+0x72>
 800e660:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e662:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800e664:	eba8 0303 	sub.w	r3, r8, r3
 800e668:	f1b9 0f00 	cmp.w	r9, #0
 800e66c:	bf08      	it	eq
 800e66e:	46a9      	moveq	r9, r5
 800e670:	2d10      	cmp	r5, #16
 800e672:	9309      	str	r3, [sp, #36]	@ 0x24
 800e674:	462c      	mov	r4, r5
 800e676:	bfa8      	it	ge
 800e678:	2410      	movge	r4, #16
 800e67a:	f7f1 ff73 	bl	8000564 <__aeabi_ui2d>
 800e67e:	2d09      	cmp	r5, #9
 800e680:	4682      	mov	sl, r0
 800e682:	468b      	mov	fp, r1
 800e684:	dc13      	bgt.n	800e6ae <_strtod_l+0x3de>
 800e686:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e688:	2b00      	cmp	r3, #0
 800e68a:	f43f ae5a 	beq.w	800e342 <_strtod_l+0x72>
 800e68e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e690:	dd78      	ble.n	800e784 <_strtod_l+0x4b4>
 800e692:	2b16      	cmp	r3, #22
 800e694:	dc5f      	bgt.n	800e756 <_strtod_l+0x486>
 800e696:	4972      	ldr	r1, [pc, #456]	@ (800e860 <_strtod_l+0x590>)
 800e698:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e69c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e6a0:	4652      	mov	r2, sl
 800e6a2:	465b      	mov	r3, fp
 800e6a4:	f7f1 ffd8 	bl	8000658 <__aeabi_dmul>
 800e6a8:	4682      	mov	sl, r0
 800e6aa:	468b      	mov	fp, r1
 800e6ac:	e649      	b.n	800e342 <_strtod_l+0x72>
 800e6ae:	4b6c      	ldr	r3, [pc, #432]	@ (800e860 <_strtod_l+0x590>)
 800e6b0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e6b4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e6b8:	f7f1 ffce 	bl	8000658 <__aeabi_dmul>
 800e6bc:	4682      	mov	sl, r0
 800e6be:	4638      	mov	r0, r7
 800e6c0:	468b      	mov	fp, r1
 800e6c2:	f7f1 ff4f 	bl	8000564 <__aeabi_ui2d>
 800e6c6:	4602      	mov	r2, r0
 800e6c8:	460b      	mov	r3, r1
 800e6ca:	4650      	mov	r0, sl
 800e6cc:	4659      	mov	r1, fp
 800e6ce:	f7f1 fe0d 	bl	80002ec <__adddf3>
 800e6d2:	2d0f      	cmp	r5, #15
 800e6d4:	4682      	mov	sl, r0
 800e6d6:	468b      	mov	fp, r1
 800e6d8:	ddd5      	ble.n	800e686 <_strtod_l+0x3b6>
 800e6da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6dc:	1b2c      	subs	r4, r5, r4
 800e6de:	441c      	add	r4, r3
 800e6e0:	2c00      	cmp	r4, #0
 800e6e2:	f340 8093 	ble.w	800e80c <_strtod_l+0x53c>
 800e6e6:	f014 030f 	ands.w	r3, r4, #15
 800e6ea:	d00a      	beq.n	800e702 <_strtod_l+0x432>
 800e6ec:	495c      	ldr	r1, [pc, #368]	@ (800e860 <_strtod_l+0x590>)
 800e6ee:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e6f2:	4652      	mov	r2, sl
 800e6f4:	465b      	mov	r3, fp
 800e6f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e6fa:	f7f1 ffad 	bl	8000658 <__aeabi_dmul>
 800e6fe:	4682      	mov	sl, r0
 800e700:	468b      	mov	fp, r1
 800e702:	f034 040f 	bics.w	r4, r4, #15
 800e706:	d073      	beq.n	800e7f0 <_strtod_l+0x520>
 800e708:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e70c:	dd49      	ble.n	800e7a2 <_strtod_l+0x4d2>
 800e70e:	2400      	movs	r4, #0
 800e710:	46a0      	mov	r8, r4
 800e712:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e714:	46a1      	mov	r9, r4
 800e716:	9a05      	ldr	r2, [sp, #20]
 800e718:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800e868 <_strtod_l+0x598>
 800e71c:	2322      	movs	r3, #34	@ 0x22
 800e71e:	6013      	str	r3, [r2, #0]
 800e720:	f04f 0a00 	mov.w	sl, #0
 800e724:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e726:	2b00      	cmp	r3, #0
 800e728:	f43f ae0b 	beq.w	800e342 <_strtod_l+0x72>
 800e72c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e72e:	9805      	ldr	r0, [sp, #20]
 800e730:	f7ff f946 	bl	800d9c0 <_Bfree>
 800e734:	9805      	ldr	r0, [sp, #20]
 800e736:	4649      	mov	r1, r9
 800e738:	f7ff f942 	bl	800d9c0 <_Bfree>
 800e73c:	9805      	ldr	r0, [sp, #20]
 800e73e:	4641      	mov	r1, r8
 800e740:	f7ff f93e 	bl	800d9c0 <_Bfree>
 800e744:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e746:	9805      	ldr	r0, [sp, #20]
 800e748:	f7ff f93a 	bl	800d9c0 <_Bfree>
 800e74c:	9805      	ldr	r0, [sp, #20]
 800e74e:	4621      	mov	r1, r4
 800e750:	f7ff f936 	bl	800d9c0 <_Bfree>
 800e754:	e5f5      	b.n	800e342 <_strtod_l+0x72>
 800e756:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e758:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e75c:	4293      	cmp	r3, r2
 800e75e:	dbbc      	blt.n	800e6da <_strtod_l+0x40a>
 800e760:	4c3f      	ldr	r4, [pc, #252]	@ (800e860 <_strtod_l+0x590>)
 800e762:	f1c5 050f 	rsb	r5, r5, #15
 800e766:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e76a:	4652      	mov	r2, sl
 800e76c:	465b      	mov	r3, fp
 800e76e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e772:	f7f1 ff71 	bl	8000658 <__aeabi_dmul>
 800e776:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e778:	1b5d      	subs	r5, r3, r5
 800e77a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e77e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e782:	e78f      	b.n	800e6a4 <_strtod_l+0x3d4>
 800e784:	3316      	adds	r3, #22
 800e786:	dba8      	blt.n	800e6da <_strtod_l+0x40a>
 800e788:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e78a:	eba3 0808 	sub.w	r8, r3, r8
 800e78e:	4b34      	ldr	r3, [pc, #208]	@ (800e860 <_strtod_l+0x590>)
 800e790:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e794:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e798:	4650      	mov	r0, sl
 800e79a:	4659      	mov	r1, fp
 800e79c:	f7f2 f886 	bl	80008ac <__aeabi_ddiv>
 800e7a0:	e782      	b.n	800e6a8 <_strtod_l+0x3d8>
 800e7a2:	2300      	movs	r3, #0
 800e7a4:	4f2f      	ldr	r7, [pc, #188]	@ (800e864 <_strtod_l+0x594>)
 800e7a6:	1124      	asrs	r4, r4, #4
 800e7a8:	4650      	mov	r0, sl
 800e7aa:	4659      	mov	r1, fp
 800e7ac:	461e      	mov	r6, r3
 800e7ae:	2c01      	cmp	r4, #1
 800e7b0:	dc21      	bgt.n	800e7f6 <_strtod_l+0x526>
 800e7b2:	b10b      	cbz	r3, 800e7b8 <_strtod_l+0x4e8>
 800e7b4:	4682      	mov	sl, r0
 800e7b6:	468b      	mov	fp, r1
 800e7b8:	492a      	ldr	r1, [pc, #168]	@ (800e864 <_strtod_l+0x594>)
 800e7ba:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e7be:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e7c2:	4652      	mov	r2, sl
 800e7c4:	465b      	mov	r3, fp
 800e7c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e7ca:	f7f1 ff45 	bl	8000658 <__aeabi_dmul>
 800e7ce:	4b26      	ldr	r3, [pc, #152]	@ (800e868 <_strtod_l+0x598>)
 800e7d0:	460a      	mov	r2, r1
 800e7d2:	400b      	ands	r3, r1
 800e7d4:	4925      	ldr	r1, [pc, #148]	@ (800e86c <_strtod_l+0x59c>)
 800e7d6:	428b      	cmp	r3, r1
 800e7d8:	4682      	mov	sl, r0
 800e7da:	d898      	bhi.n	800e70e <_strtod_l+0x43e>
 800e7dc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e7e0:	428b      	cmp	r3, r1
 800e7e2:	bf86      	itte	hi
 800e7e4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800e870 <_strtod_l+0x5a0>
 800e7e8:	f04f 3aff 	movhi.w	sl, #4294967295
 800e7ec:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e7f0:	2300      	movs	r3, #0
 800e7f2:	9308      	str	r3, [sp, #32]
 800e7f4:	e076      	b.n	800e8e4 <_strtod_l+0x614>
 800e7f6:	07e2      	lsls	r2, r4, #31
 800e7f8:	d504      	bpl.n	800e804 <_strtod_l+0x534>
 800e7fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e7fe:	f7f1 ff2b 	bl	8000658 <__aeabi_dmul>
 800e802:	2301      	movs	r3, #1
 800e804:	3601      	adds	r6, #1
 800e806:	1064      	asrs	r4, r4, #1
 800e808:	3708      	adds	r7, #8
 800e80a:	e7d0      	b.n	800e7ae <_strtod_l+0x4de>
 800e80c:	d0f0      	beq.n	800e7f0 <_strtod_l+0x520>
 800e80e:	4264      	negs	r4, r4
 800e810:	f014 020f 	ands.w	r2, r4, #15
 800e814:	d00a      	beq.n	800e82c <_strtod_l+0x55c>
 800e816:	4b12      	ldr	r3, [pc, #72]	@ (800e860 <_strtod_l+0x590>)
 800e818:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e81c:	4650      	mov	r0, sl
 800e81e:	4659      	mov	r1, fp
 800e820:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e824:	f7f2 f842 	bl	80008ac <__aeabi_ddiv>
 800e828:	4682      	mov	sl, r0
 800e82a:	468b      	mov	fp, r1
 800e82c:	1124      	asrs	r4, r4, #4
 800e82e:	d0df      	beq.n	800e7f0 <_strtod_l+0x520>
 800e830:	2c1f      	cmp	r4, #31
 800e832:	dd1f      	ble.n	800e874 <_strtod_l+0x5a4>
 800e834:	2400      	movs	r4, #0
 800e836:	46a0      	mov	r8, r4
 800e838:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e83a:	46a1      	mov	r9, r4
 800e83c:	9a05      	ldr	r2, [sp, #20]
 800e83e:	2322      	movs	r3, #34	@ 0x22
 800e840:	f04f 0a00 	mov.w	sl, #0
 800e844:	f04f 0b00 	mov.w	fp, #0
 800e848:	6013      	str	r3, [r2, #0]
 800e84a:	e76b      	b.n	800e724 <_strtod_l+0x454>
 800e84c:	08011d2a 	.word	0x08011d2a
 800e850:	08012050 	.word	0x08012050
 800e854:	08011d22 	.word	0x08011d22
 800e858:	08011e06 	.word	0x08011e06
 800e85c:	08011e02 	.word	0x08011e02
 800e860:	08011f88 	.word	0x08011f88
 800e864:	08011f60 	.word	0x08011f60
 800e868:	7ff00000 	.word	0x7ff00000
 800e86c:	7ca00000 	.word	0x7ca00000
 800e870:	7fefffff 	.word	0x7fefffff
 800e874:	f014 0310 	ands.w	r3, r4, #16
 800e878:	bf18      	it	ne
 800e87a:	236a      	movne	r3, #106	@ 0x6a
 800e87c:	4ea9      	ldr	r6, [pc, #676]	@ (800eb24 <_strtod_l+0x854>)
 800e87e:	9308      	str	r3, [sp, #32]
 800e880:	4650      	mov	r0, sl
 800e882:	4659      	mov	r1, fp
 800e884:	2300      	movs	r3, #0
 800e886:	07e7      	lsls	r7, r4, #31
 800e888:	d504      	bpl.n	800e894 <_strtod_l+0x5c4>
 800e88a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e88e:	f7f1 fee3 	bl	8000658 <__aeabi_dmul>
 800e892:	2301      	movs	r3, #1
 800e894:	1064      	asrs	r4, r4, #1
 800e896:	f106 0608 	add.w	r6, r6, #8
 800e89a:	d1f4      	bne.n	800e886 <_strtod_l+0x5b6>
 800e89c:	b10b      	cbz	r3, 800e8a2 <_strtod_l+0x5d2>
 800e89e:	4682      	mov	sl, r0
 800e8a0:	468b      	mov	fp, r1
 800e8a2:	9b08      	ldr	r3, [sp, #32]
 800e8a4:	b1b3      	cbz	r3, 800e8d4 <_strtod_l+0x604>
 800e8a6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e8aa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	4659      	mov	r1, fp
 800e8b2:	dd0f      	ble.n	800e8d4 <_strtod_l+0x604>
 800e8b4:	2b1f      	cmp	r3, #31
 800e8b6:	dd56      	ble.n	800e966 <_strtod_l+0x696>
 800e8b8:	2b34      	cmp	r3, #52	@ 0x34
 800e8ba:	bfde      	ittt	le
 800e8bc:	f04f 33ff 	movle.w	r3, #4294967295
 800e8c0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e8c4:	4093      	lslle	r3, r2
 800e8c6:	f04f 0a00 	mov.w	sl, #0
 800e8ca:	bfcc      	ite	gt
 800e8cc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e8d0:	ea03 0b01 	andle.w	fp, r3, r1
 800e8d4:	2200      	movs	r2, #0
 800e8d6:	2300      	movs	r3, #0
 800e8d8:	4650      	mov	r0, sl
 800e8da:	4659      	mov	r1, fp
 800e8dc:	f7f2 f924 	bl	8000b28 <__aeabi_dcmpeq>
 800e8e0:	2800      	cmp	r0, #0
 800e8e2:	d1a7      	bne.n	800e834 <_strtod_l+0x564>
 800e8e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e8e6:	9300      	str	r3, [sp, #0]
 800e8e8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e8ea:	9805      	ldr	r0, [sp, #20]
 800e8ec:	462b      	mov	r3, r5
 800e8ee:	464a      	mov	r2, r9
 800e8f0:	f7ff f8ce 	bl	800da90 <__s2b>
 800e8f4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800e8f6:	2800      	cmp	r0, #0
 800e8f8:	f43f af09 	beq.w	800e70e <_strtod_l+0x43e>
 800e8fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e8fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e900:	2a00      	cmp	r2, #0
 800e902:	eba3 0308 	sub.w	r3, r3, r8
 800e906:	bfa8      	it	ge
 800e908:	2300      	movge	r3, #0
 800e90a:	9312      	str	r3, [sp, #72]	@ 0x48
 800e90c:	2400      	movs	r4, #0
 800e90e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e912:	9316      	str	r3, [sp, #88]	@ 0x58
 800e914:	46a0      	mov	r8, r4
 800e916:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e918:	9805      	ldr	r0, [sp, #20]
 800e91a:	6859      	ldr	r1, [r3, #4]
 800e91c:	f7ff f810 	bl	800d940 <_Balloc>
 800e920:	4681      	mov	r9, r0
 800e922:	2800      	cmp	r0, #0
 800e924:	f43f aef7 	beq.w	800e716 <_strtod_l+0x446>
 800e928:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e92a:	691a      	ldr	r2, [r3, #16]
 800e92c:	3202      	adds	r2, #2
 800e92e:	f103 010c 	add.w	r1, r3, #12
 800e932:	0092      	lsls	r2, r2, #2
 800e934:	300c      	adds	r0, #12
 800e936:	f000 ff61 	bl	800f7fc <memcpy>
 800e93a:	ec4b ab10 	vmov	d0, sl, fp
 800e93e:	9805      	ldr	r0, [sp, #20]
 800e940:	aa1c      	add	r2, sp, #112	@ 0x70
 800e942:	a91b      	add	r1, sp, #108	@ 0x6c
 800e944:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e948:	f7ff fbd6 	bl	800e0f8 <__d2b>
 800e94c:	901a      	str	r0, [sp, #104]	@ 0x68
 800e94e:	2800      	cmp	r0, #0
 800e950:	f43f aee1 	beq.w	800e716 <_strtod_l+0x446>
 800e954:	9805      	ldr	r0, [sp, #20]
 800e956:	2101      	movs	r1, #1
 800e958:	f7ff f930 	bl	800dbbc <__i2b>
 800e95c:	4680      	mov	r8, r0
 800e95e:	b948      	cbnz	r0, 800e974 <_strtod_l+0x6a4>
 800e960:	f04f 0800 	mov.w	r8, #0
 800e964:	e6d7      	b.n	800e716 <_strtod_l+0x446>
 800e966:	f04f 32ff 	mov.w	r2, #4294967295
 800e96a:	fa02 f303 	lsl.w	r3, r2, r3
 800e96e:	ea03 0a0a 	and.w	sl, r3, sl
 800e972:	e7af      	b.n	800e8d4 <_strtod_l+0x604>
 800e974:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e976:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e978:	2d00      	cmp	r5, #0
 800e97a:	bfab      	itete	ge
 800e97c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e97e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e980:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e982:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e984:	bfac      	ite	ge
 800e986:	18ef      	addge	r7, r5, r3
 800e988:	1b5e      	sublt	r6, r3, r5
 800e98a:	9b08      	ldr	r3, [sp, #32]
 800e98c:	1aed      	subs	r5, r5, r3
 800e98e:	4415      	add	r5, r2
 800e990:	4b65      	ldr	r3, [pc, #404]	@ (800eb28 <_strtod_l+0x858>)
 800e992:	3d01      	subs	r5, #1
 800e994:	429d      	cmp	r5, r3
 800e996:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e99a:	da50      	bge.n	800ea3e <_strtod_l+0x76e>
 800e99c:	1b5b      	subs	r3, r3, r5
 800e99e:	2b1f      	cmp	r3, #31
 800e9a0:	eba2 0203 	sub.w	r2, r2, r3
 800e9a4:	f04f 0101 	mov.w	r1, #1
 800e9a8:	dc3d      	bgt.n	800ea26 <_strtod_l+0x756>
 800e9aa:	fa01 f303 	lsl.w	r3, r1, r3
 800e9ae:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e9b0:	2300      	movs	r3, #0
 800e9b2:	9310      	str	r3, [sp, #64]	@ 0x40
 800e9b4:	18bd      	adds	r5, r7, r2
 800e9b6:	9b08      	ldr	r3, [sp, #32]
 800e9b8:	42af      	cmp	r7, r5
 800e9ba:	4416      	add	r6, r2
 800e9bc:	441e      	add	r6, r3
 800e9be:	463b      	mov	r3, r7
 800e9c0:	bfa8      	it	ge
 800e9c2:	462b      	movge	r3, r5
 800e9c4:	42b3      	cmp	r3, r6
 800e9c6:	bfa8      	it	ge
 800e9c8:	4633      	movge	r3, r6
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	bfc2      	ittt	gt
 800e9ce:	1aed      	subgt	r5, r5, r3
 800e9d0:	1af6      	subgt	r6, r6, r3
 800e9d2:	1aff      	subgt	r7, r7, r3
 800e9d4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	dd16      	ble.n	800ea08 <_strtod_l+0x738>
 800e9da:	4641      	mov	r1, r8
 800e9dc:	9805      	ldr	r0, [sp, #20]
 800e9de:	461a      	mov	r2, r3
 800e9e0:	f7ff f9a4 	bl	800dd2c <__pow5mult>
 800e9e4:	4680      	mov	r8, r0
 800e9e6:	2800      	cmp	r0, #0
 800e9e8:	d0ba      	beq.n	800e960 <_strtod_l+0x690>
 800e9ea:	4601      	mov	r1, r0
 800e9ec:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e9ee:	9805      	ldr	r0, [sp, #20]
 800e9f0:	f7ff f8fa 	bl	800dbe8 <__multiply>
 800e9f4:	900a      	str	r0, [sp, #40]	@ 0x28
 800e9f6:	2800      	cmp	r0, #0
 800e9f8:	f43f ae8d 	beq.w	800e716 <_strtod_l+0x446>
 800e9fc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e9fe:	9805      	ldr	r0, [sp, #20]
 800ea00:	f7fe ffde 	bl	800d9c0 <_Bfree>
 800ea04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ea06:	931a      	str	r3, [sp, #104]	@ 0x68
 800ea08:	2d00      	cmp	r5, #0
 800ea0a:	dc1d      	bgt.n	800ea48 <_strtod_l+0x778>
 800ea0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	dd23      	ble.n	800ea5a <_strtod_l+0x78a>
 800ea12:	4649      	mov	r1, r9
 800ea14:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ea16:	9805      	ldr	r0, [sp, #20]
 800ea18:	f7ff f988 	bl	800dd2c <__pow5mult>
 800ea1c:	4681      	mov	r9, r0
 800ea1e:	b9e0      	cbnz	r0, 800ea5a <_strtod_l+0x78a>
 800ea20:	f04f 0900 	mov.w	r9, #0
 800ea24:	e677      	b.n	800e716 <_strtod_l+0x446>
 800ea26:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ea2a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ea2e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ea32:	35e2      	adds	r5, #226	@ 0xe2
 800ea34:	fa01 f305 	lsl.w	r3, r1, r5
 800ea38:	9310      	str	r3, [sp, #64]	@ 0x40
 800ea3a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ea3c:	e7ba      	b.n	800e9b4 <_strtod_l+0x6e4>
 800ea3e:	2300      	movs	r3, #0
 800ea40:	9310      	str	r3, [sp, #64]	@ 0x40
 800ea42:	2301      	movs	r3, #1
 800ea44:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ea46:	e7b5      	b.n	800e9b4 <_strtod_l+0x6e4>
 800ea48:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ea4a:	9805      	ldr	r0, [sp, #20]
 800ea4c:	462a      	mov	r2, r5
 800ea4e:	f7ff f9c7 	bl	800dde0 <__lshift>
 800ea52:	901a      	str	r0, [sp, #104]	@ 0x68
 800ea54:	2800      	cmp	r0, #0
 800ea56:	d1d9      	bne.n	800ea0c <_strtod_l+0x73c>
 800ea58:	e65d      	b.n	800e716 <_strtod_l+0x446>
 800ea5a:	2e00      	cmp	r6, #0
 800ea5c:	dd07      	ble.n	800ea6e <_strtod_l+0x79e>
 800ea5e:	4649      	mov	r1, r9
 800ea60:	9805      	ldr	r0, [sp, #20]
 800ea62:	4632      	mov	r2, r6
 800ea64:	f7ff f9bc 	bl	800dde0 <__lshift>
 800ea68:	4681      	mov	r9, r0
 800ea6a:	2800      	cmp	r0, #0
 800ea6c:	d0d8      	beq.n	800ea20 <_strtod_l+0x750>
 800ea6e:	2f00      	cmp	r7, #0
 800ea70:	dd08      	ble.n	800ea84 <_strtod_l+0x7b4>
 800ea72:	4641      	mov	r1, r8
 800ea74:	9805      	ldr	r0, [sp, #20]
 800ea76:	463a      	mov	r2, r7
 800ea78:	f7ff f9b2 	bl	800dde0 <__lshift>
 800ea7c:	4680      	mov	r8, r0
 800ea7e:	2800      	cmp	r0, #0
 800ea80:	f43f ae49 	beq.w	800e716 <_strtod_l+0x446>
 800ea84:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ea86:	9805      	ldr	r0, [sp, #20]
 800ea88:	464a      	mov	r2, r9
 800ea8a:	f7ff fa31 	bl	800def0 <__mdiff>
 800ea8e:	4604      	mov	r4, r0
 800ea90:	2800      	cmp	r0, #0
 800ea92:	f43f ae40 	beq.w	800e716 <_strtod_l+0x446>
 800ea96:	68c3      	ldr	r3, [r0, #12]
 800ea98:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ea9a:	2300      	movs	r3, #0
 800ea9c:	60c3      	str	r3, [r0, #12]
 800ea9e:	4641      	mov	r1, r8
 800eaa0:	f7ff fa0a 	bl	800deb8 <__mcmp>
 800eaa4:	2800      	cmp	r0, #0
 800eaa6:	da45      	bge.n	800eb34 <_strtod_l+0x864>
 800eaa8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eaaa:	ea53 030a 	orrs.w	r3, r3, sl
 800eaae:	d16b      	bne.n	800eb88 <_strtod_l+0x8b8>
 800eab0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d167      	bne.n	800eb88 <_strtod_l+0x8b8>
 800eab8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800eabc:	0d1b      	lsrs	r3, r3, #20
 800eabe:	051b      	lsls	r3, r3, #20
 800eac0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800eac4:	d960      	bls.n	800eb88 <_strtod_l+0x8b8>
 800eac6:	6963      	ldr	r3, [r4, #20]
 800eac8:	b913      	cbnz	r3, 800ead0 <_strtod_l+0x800>
 800eaca:	6923      	ldr	r3, [r4, #16]
 800eacc:	2b01      	cmp	r3, #1
 800eace:	dd5b      	ble.n	800eb88 <_strtod_l+0x8b8>
 800ead0:	4621      	mov	r1, r4
 800ead2:	2201      	movs	r2, #1
 800ead4:	9805      	ldr	r0, [sp, #20]
 800ead6:	f7ff f983 	bl	800dde0 <__lshift>
 800eada:	4641      	mov	r1, r8
 800eadc:	4604      	mov	r4, r0
 800eade:	f7ff f9eb 	bl	800deb8 <__mcmp>
 800eae2:	2800      	cmp	r0, #0
 800eae4:	dd50      	ble.n	800eb88 <_strtod_l+0x8b8>
 800eae6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800eaea:	9a08      	ldr	r2, [sp, #32]
 800eaec:	0d1b      	lsrs	r3, r3, #20
 800eaee:	051b      	lsls	r3, r3, #20
 800eaf0:	2a00      	cmp	r2, #0
 800eaf2:	d06a      	beq.n	800ebca <_strtod_l+0x8fa>
 800eaf4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800eaf8:	d867      	bhi.n	800ebca <_strtod_l+0x8fa>
 800eafa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800eafe:	f67f ae9d 	bls.w	800e83c <_strtod_l+0x56c>
 800eb02:	4b0a      	ldr	r3, [pc, #40]	@ (800eb2c <_strtod_l+0x85c>)
 800eb04:	4650      	mov	r0, sl
 800eb06:	4659      	mov	r1, fp
 800eb08:	2200      	movs	r2, #0
 800eb0a:	f7f1 fda5 	bl	8000658 <__aeabi_dmul>
 800eb0e:	4b08      	ldr	r3, [pc, #32]	@ (800eb30 <_strtod_l+0x860>)
 800eb10:	400b      	ands	r3, r1
 800eb12:	4682      	mov	sl, r0
 800eb14:	468b      	mov	fp, r1
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	f47f ae08 	bne.w	800e72c <_strtod_l+0x45c>
 800eb1c:	9a05      	ldr	r2, [sp, #20]
 800eb1e:	2322      	movs	r3, #34	@ 0x22
 800eb20:	6013      	str	r3, [r2, #0]
 800eb22:	e603      	b.n	800e72c <_strtod_l+0x45c>
 800eb24:	08012078 	.word	0x08012078
 800eb28:	fffffc02 	.word	0xfffffc02
 800eb2c:	39500000 	.word	0x39500000
 800eb30:	7ff00000 	.word	0x7ff00000
 800eb34:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800eb38:	d165      	bne.n	800ec06 <_strtod_l+0x936>
 800eb3a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800eb3c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800eb40:	b35a      	cbz	r2, 800eb9a <_strtod_l+0x8ca>
 800eb42:	4a9f      	ldr	r2, [pc, #636]	@ (800edc0 <_strtod_l+0xaf0>)
 800eb44:	4293      	cmp	r3, r2
 800eb46:	d12b      	bne.n	800eba0 <_strtod_l+0x8d0>
 800eb48:	9b08      	ldr	r3, [sp, #32]
 800eb4a:	4651      	mov	r1, sl
 800eb4c:	b303      	cbz	r3, 800eb90 <_strtod_l+0x8c0>
 800eb4e:	4b9d      	ldr	r3, [pc, #628]	@ (800edc4 <_strtod_l+0xaf4>)
 800eb50:	465a      	mov	r2, fp
 800eb52:	4013      	ands	r3, r2
 800eb54:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800eb58:	f04f 32ff 	mov.w	r2, #4294967295
 800eb5c:	d81b      	bhi.n	800eb96 <_strtod_l+0x8c6>
 800eb5e:	0d1b      	lsrs	r3, r3, #20
 800eb60:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800eb64:	fa02 f303 	lsl.w	r3, r2, r3
 800eb68:	4299      	cmp	r1, r3
 800eb6a:	d119      	bne.n	800eba0 <_strtod_l+0x8d0>
 800eb6c:	4b96      	ldr	r3, [pc, #600]	@ (800edc8 <_strtod_l+0xaf8>)
 800eb6e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800eb70:	429a      	cmp	r2, r3
 800eb72:	d102      	bne.n	800eb7a <_strtod_l+0x8aa>
 800eb74:	3101      	adds	r1, #1
 800eb76:	f43f adce 	beq.w	800e716 <_strtod_l+0x446>
 800eb7a:	4b92      	ldr	r3, [pc, #584]	@ (800edc4 <_strtod_l+0xaf4>)
 800eb7c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800eb7e:	401a      	ands	r2, r3
 800eb80:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800eb84:	f04f 0a00 	mov.w	sl, #0
 800eb88:	9b08      	ldr	r3, [sp, #32]
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	d1b9      	bne.n	800eb02 <_strtod_l+0x832>
 800eb8e:	e5cd      	b.n	800e72c <_strtod_l+0x45c>
 800eb90:	f04f 33ff 	mov.w	r3, #4294967295
 800eb94:	e7e8      	b.n	800eb68 <_strtod_l+0x898>
 800eb96:	4613      	mov	r3, r2
 800eb98:	e7e6      	b.n	800eb68 <_strtod_l+0x898>
 800eb9a:	ea53 030a 	orrs.w	r3, r3, sl
 800eb9e:	d0a2      	beq.n	800eae6 <_strtod_l+0x816>
 800eba0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800eba2:	b1db      	cbz	r3, 800ebdc <_strtod_l+0x90c>
 800eba4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800eba6:	4213      	tst	r3, r2
 800eba8:	d0ee      	beq.n	800eb88 <_strtod_l+0x8b8>
 800ebaa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ebac:	9a08      	ldr	r2, [sp, #32]
 800ebae:	4650      	mov	r0, sl
 800ebb0:	4659      	mov	r1, fp
 800ebb2:	b1bb      	cbz	r3, 800ebe4 <_strtod_l+0x914>
 800ebb4:	f7ff fb6e 	bl	800e294 <sulp>
 800ebb8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ebbc:	ec53 2b10 	vmov	r2, r3, d0
 800ebc0:	f7f1 fb94 	bl	80002ec <__adddf3>
 800ebc4:	4682      	mov	sl, r0
 800ebc6:	468b      	mov	fp, r1
 800ebc8:	e7de      	b.n	800eb88 <_strtod_l+0x8b8>
 800ebca:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ebce:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ebd2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ebd6:	f04f 3aff 	mov.w	sl, #4294967295
 800ebda:	e7d5      	b.n	800eb88 <_strtod_l+0x8b8>
 800ebdc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ebde:	ea13 0f0a 	tst.w	r3, sl
 800ebe2:	e7e1      	b.n	800eba8 <_strtod_l+0x8d8>
 800ebe4:	f7ff fb56 	bl	800e294 <sulp>
 800ebe8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ebec:	ec53 2b10 	vmov	r2, r3, d0
 800ebf0:	f7f1 fb7a 	bl	80002e8 <__aeabi_dsub>
 800ebf4:	2200      	movs	r2, #0
 800ebf6:	2300      	movs	r3, #0
 800ebf8:	4682      	mov	sl, r0
 800ebfa:	468b      	mov	fp, r1
 800ebfc:	f7f1 ff94 	bl	8000b28 <__aeabi_dcmpeq>
 800ec00:	2800      	cmp	r0, #0
 800ec02:	d0c1      	beq.n	800eb88 <_strtod_l+0x8b8>
 800ec04:	e61a      	b.n	800e83c <_strtod_l+0x56c>
 800ec06:	4641      	mov	r1, r8
 800ec08:	4620      	mov	r0, r4
 800ec0a:	f7ff facd 	bl	800e1a8 <__ratio>
 800ec0e:	ec57 6b10 	vmov	r6, r7, d0
 800ec12:	2200      	movs	r2, #0
 800ec14:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800ec18:	4630      	mov	r0, r6
 800ec1a:	4639      	mov	r1, r7
 800ec1c:	f7f1 ff98 	bl	8000b50 <__aeabi_dcmple>
 800ec20:	2800      	cmp	r0, #0
 800ec22:	d06f      	beq.n	800ed04 <_strtod_l+0xa34>
 800ec24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d17a      	bne.n	800ed20 <_strtod_l+0xa50>
 800ec2a:	f1ba 0f00 	cmp.w	sl, #0
 800ec2e:	d158      	bne.n	800ece2 <_strtod_l+0xa12>
 800ec30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d15a      	bne.n	800ecf0 <_strtod_l+0xa20>
 800ec3a:	4b64      	ldr	r3, [pc, #400]	@ (800edcc <_strtod_l+0xafc>)
 800ec3c:	2200      	movs	r2, #0
 800ec3e:	4630      	mov	r0, r6
 800ec40:	4639      	mov	r1, r7
 800ec42:	f7f1 ff7b 	bl	8000b3c <__aeabi_dcmplt>
 800ec46:	2800      	cmp	r0, #0
 800ec48:	d159      	bne.n	800ecfe <_strtod_l+0xa2e>
 800ec4a:	4630      	mov	r0, r6
 800ec4c:	4639      	mov	r1, r7
 800ec4e:	4b60      	ldr	r3, [pc, #384]	@ (800edd0 <_strtod_l+0xb00>)
 800ec50:	2200      	movs	r2, #0
 800ec52:	f7f1 fd01 	bl	8000658 <__aeabi_dmul>
 800ec56:	4606      	mov	r6, r0
 800ec58:	460f      	mov	r7, r1
 800ec5a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ec5e:	9606      	str	r6, [sp, #24]
 800ec60:	9307      	str	r3, [sp, #28]
 800ec62:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ec66:	4d57      	ldr	r5, [pc, #348]	@ (800edc4 <_strtod_l+0xaf4>)
 800ec68:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ec6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec6e:	401d      	ands	r5, r3
 800ec70:	4b58      	ldr	r3, [pc, #352]	@ (800edd4 <_strtod_l+0xb04>)
 800ec72:	429d      	cmp	r5, r3
 800ec74:	f040 80b2 	bne.w	800eddc <_strtod_l+0xb0c>
 800ec78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ec7a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ec7e:	ec4b ab10 	vmov	d0, sl, fp
 800ec82:	f7ff f9c9 	bl	800e018 <__ulp>
 800ec86:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ec8a:	ec51 0b10 	vmov	r0, r1, d0
 800ec8e:	f7f1 fce3 	bl	8000658 <__aeabi_dmul>
 800ec92:	4652      	mov	r2, sl
 800ec94:	465b      	mov	r3, fp
 800ec96:	f7f1 fb29 	bl	80002ec <__adddf3>
 800ec9a:	460b      	mov	r3, r1
 800ec9c:	4949      	ldr	r1, [pc, #292]	@ (800edc4 <_strtod_l+0xaf4>)
 800ec9e:	4a4e      	ldr	r2, [pc, #312]	@ (800edd8 <_strtod_l+0xb08>)
 800eca0:	4019      	ands	r1, r3
 800eca2:	4291      	cmp	r1, r2
 800eca4:	4682      	mov	sl, r0
 800eca6:	d942      	bls.n	800ed2e <_strtod_l+0xa5e>
 800eca8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ecaa:	4b47      	ldr	r3, [pc, #284]	@ (800edc8 <_strtod_l+0xaf8>)
 800ecac:	429a      	cmp	r2, r3
 800ecae:	d103      	bne.n	800ecb8 <_strtod_l+0x9e8>
 800ecb0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ecb2:	3301      	adds	r3, #1
 800ecb4:	f43f ad2f 	beq.w	800e716 <_strtod_l+0x446>
 800ecb8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800edc8 <_strtod_l+0xaf8>
 800ecbc:	f04f 3aff 	mov.w	sl, #4294967295
 800ecc0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ecc2:	9805      	ldr	r0, [sp, #20]
 800ecc4:	f7fe fe7c 	bl	800d9c0 <_Bfree>
 800ecc8:	9805      	ldr	r0, [sp, #20]
 800ecca:	4649      	mov	r1, r9
 800eccc:	f7fe fe78 	bl	800d9c0 <_Bfree>
 800ecd0:	9805      	ldr	r0, [sp, #20]
 800ecd2:	4641      	mov	r1, r8
 800ecd4:	f7fe fe74 	bl	800d9c0 <_Bfree>
 800ecd8:	9805      	ldr	r0, [sp, #20]
 800ecda:	4621      	mov	r1, r4
 800ecdc:	f7fe fe70 	bl	800d9c0 <_Bfree>
 800ece0:	e619      	b.n	800e916 <_strtod_l+0x646>
 800ece2:	f1ba 0f01 	cmp.w	sl, #1
 800ece6:	d103      	bne.n	800ecf0 <_strtod_l+0xa20>
 800ece8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ecea:	2b00      	cmp	r3, #0
 800ecec:	f43f ada6 	beq.w	800e83c <_strtod_l+0x56c>
 800ecf0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800eda0 <_strtod_l+0xad0>
 800ecf4:	4f35      	ldr	r7, [pc, #212]	@ (800edcc <_strtod_l+0xafc>)
 800ecf6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ecfa:	2600      	movs	r6, #0
 800ecfc:	e7b1      	b.n	800ec62 <_strtod_l+0x992>
 800ecfe:	4f34      	ldr	r7, [pc, #208]	@ (800edd0 <_strtod_l+0xb00>)
 800ed00:	2600      	movs	r6, #0
 800ed02:	e7aa      	b.n	800ec5a <_strtod_l+0x98a>
 800ed04:	4b32      	ldr	r3, [pc, #200]	@ (800edd0 <_strtod_l+0xb00>)
 800ed06:	4630      	mov	r0, r6
 800ed08:	4639      	mov	r1, r7
 800ed0a:	2200      	movs	r2, #0
 800ed0c:	f7f1 fca4 	bl	8000658 <__aeabi_dmul>
 800ed10:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ed12:	4606      	mov	r6, r0
 800ed14:	460f      	mov	r7, r1
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d09f      	beq.n	800ec5a <_strtod_l+0x98a>
 800ed1a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800ed1e:	e7a0      	b.n	800ec62 <_strtod_l+0x992>
 800ed20:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800eda8 <_strtod_l+0xad8>
 800ed24:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ed28:	ec57 6b17 	vmov	r6, r7, d7
 800ed2c:	e799      	b.n	800ec62 <_strtod_l+0x992>
 800ed2e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800ed32:	9b08      	ldr	r3, [sp, #32]
 800ed34:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d1c1      	bne.n	800ecc0 <_strtod_l+0x9f0>
 800ed3c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ed40:	0d1b      	lsrs	r3, r3, #20
 800ed42:	051b      	lsls	r3, r3, #20
 800ed44:	429d      	cmp	r5, r3
 800ed46:	d1bb      	bne.n	800ecc0 <_strtod_l+0x9f0>
 800ed48:	4630      	mov	r0, r6
 800ed4a:	4639      	mov	r1, r7
 800ed4c:	f7f2 f834 	bl	8000db8 <__aeabi_d2lz>
 800ed50:	f7f1 fc54 	bl	80005fc <__aeabi_l2d>
 800ed54:	4602      	mov	r2, r0
 800ed56:	460b      	mov	r3, r1
 800ed58:	4630      	mov	r0, r6
 800ed5a:	4639      	mov	r1, r7
 800ed5c:	f7f1 fac4 	bl	80002e8 <__aeabi_dsub>
 800ed60:	460b      	mov	r3, r1
 800ed62:	4602      	mov	r2, r0
 800ed64:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ed68:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ed6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ed6e:	ea46 060a 	orr.w	r6, r6, sl
 800ed72:	431e      	orrs	r6, r3
 800ed74:	d06f      	beq.n	800ee56 <_strtod_l+0xb86>
 800ed76:	a30e      	add	r3, pc, #56	@ (adr r3, 800edb0 <_strtod_l+0xae0>)
 800ed78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed7c:	f7f1 fede 	bl	8000b3c <__aeabi_dcmplt>
 800ed80:	2800      	cmp	r0, #0
 800ed82:	f47f acd3 	bne.w	800e72c <_strtod_l+0x45c>
 800ed86:	a30c      	add	r3, pc, #48	@ (adr r3, 800edb8 <_strtod_l+0xae8>)
 800ed88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ed90:	f7f1 fef2 	bl	8000b78 <__aeabi_dcmpgt>
 800ed94:	2800      	cmp	r0, #0
 800ed96:	d093      	beq.n	800ecc0 <_strtod_l+0x9f0>
 800ed98:	e4c8      	b.n	800e72c <_strtod_l+0x45c>
 800ed9a:	bf00      	nop
 800ed9c:	f3af 8000 	nop.w
 800eda0:	00000000 	.word	0x00000000
 800eda4:	bff00000 	.word	0xbff00000
 800eda8:	00000000 	.word	0x00000000
 800edac:	3ff00000 	.word	0x3ff00000
 800edb0:	94a03595 	.word	0x94a03595
 800edb4:	3fdfffff 	.word	0x3fdfffff
 800edb8:	35afe535 	.word	0x35afe535
 800edbc:	3fe00000 	.word	0x3fe00000
 800edc0:	000fffff 	.word	0x000fffff
 800edc4:	7ff00000 	.word	0x7ff00000
 800edc8:	7fefffff 	.word	0x7fefffff
 800edcc:	3ff00000 	.word	0x3ff00000
 800edd0:	3fe00000 	.word	0x3fe00000
 800edd4:	7fe00000 	.word	0x7fe00000
 800edd8:	7c9fffff 	.word	0x7c9fffff
 800eddc:	9b08      	ldr	r3, [sp, #32]
 800edde:	b323      	cbz	r3, 800ee2a <_strtod_l+0xb5a>
 800ede0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ede4:	d821      	bhi.n	800ee2a <_strtod_l+0xb5a>
 800ede6:	a328      	add	r3, pc, #160	@ (adr r3, 800ee88 <_strtod_l+0xbb8>)
 800ede8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edec:	4630      	mov	r0, r6
 800edee:	4639      	mov	r1, r7
 800edf0:	f7f1 feae 	bl	8000b50 <__aeabi_dcmple>
 800edf4:	b1a0      	cbz	r0, 800ee20 <_strtod_l+0xb50>
 800edf6:	4639      	mov	r1, r7
 800edf8:	4630      	mov	r0, r6
 800edfa:	f7f1 ff05 	bl	8000c08 <__aeabi_d2uiz>
 800edfe:	2801      	cmp	r0, #1
 800ee00:	bf38      	it	cc
 800ee02:	2001      	movcc	r0, #1
 800ee04:	f7f1 fbae 	bl	8000564 <__aeabi_ui2d>
 800ee08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ee0a:	4606      	mov	r6, r0
 800ee0c:	460f      	mov	r7, r1
 800ee0e:	b9fb      	cbnz	r3, 800ee50 <_strtod_l+0xb80>
 800ee10:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ee14:	9014      	str	r0, [sp, #80]	@ 0x50
 800ee16:	9315      	str	r3, [sp, #84]	@ 0x54
 800ee18:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ee1c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ee20:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ee22:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ee26:	1b5b      	subs	r3, r3, r5
 800ee28:	9311      	str	r3, [sp, #68]	@ 0x44
 800ee2a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ee2e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ee32:	f7ff f8f1 	bl	800e018 <__ulp>
 800ee36:	4650      	mov	r0, sl
 800ee38:	ec53 2b10 	vmov	r2, r3, d0
 800ee3c:	4659      	mov	r1, fp
 800ee3e:	f7f1 fc0b 	bl	8000658 <__aeabi_dmul>
 800ee42:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ee46:	f7f1 fa51 	bl	80002ec <__adddf3>
 800ee4a:	4682      	mov	sl, r0
 800ee4c:	468b      	mov	fp, r1
 800ee4e:	e770      	b.n	800ed32 <_strtod_l+0xa62>
 800ee50:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ee54:	e7e0      	b.n	800ee18 <_strtod_l+0xb48>
 800ee56:	a30e      	add	r3, pc, #56	@ (adr r3, 800ee90 <_strtod_l+0xbc0>)
 800ee58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee5c:	f7f1 fe6e 	bl	8000b3c <__aeabi_dcmplt>
 800ee60:	e798      	b.n	800ed94 <_strtod_l+0xac4>
 800ee62:	2300      	movs	r3, #0
 800ee64:	930e      	str	r3, [sp, #56]	@ 0x38
 800ee66:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ee68:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ee6a:	6013      	str	r3, [r2, #0]
 800ee6c:	f7ff ba6d 	b.w	800e34a <_strtod_l+0x7a>
 800ee70:	2a65      	cmp	r2, #101	@ 0x65
 800ee72:	f43f ab68 	beq.w	800e546 <_strtod_l+0x276>
 800ee76:	2a45      	cmp	r2, #69	@ 0x45
 800ee78:	f43f ab65 	beq.w	800e546 <_strtod_l+0x276>
 800ee7c:	2301      	movs	r3, #1
 800ee7e:	f7ff bba0 	b.w	800e5c2 <_strtod_l+0x2f2>
 800ee82:	bf00      	nop
 800ee84:	f3af 8000 	nop.w
 800ee88:	ffc00000 	.word	0xffc00000
 800ee8c:	41dfffff 	.word	0x41dfffff
 800ee90:	94a03595 	.word	0x94a03595
 800ee94:	3fcfffff 	.word	0x3fcfffff

0800ee98 <_strtod_r>:
 800ee98:	4b01      	ldr	r3, [pc, #4]	@ (800eea0 <_strtod_r+0x8>)
 800ee9a:	f7ff ba19 	b.w	800e2d0 <_strtod_l>
 800ee9e:	bf00      	nop
 800eea0:	20000098 	.word	0x20000098

0800eea4 <__ssputs_r>:
 800eea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eea8:	688e      	ldr	r6, [r1, #8]
 800eeaa:	461f      	mov	r7, r3
 800eeac:	42be      	cmp	r6, r7
 800eeae:	680b      	ldr	r3, [r1, #0]
 800eeb0:	4682      	mov	sl, r0
 800eeb2:	460c      	mov	r4, r1
 800eeb4:	4690      	mov	r8, r2
 800eeb6:	d82d      	bhi.n	800ef14 <__ssputs_r+0x70>
 800eeb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eebc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800eec0:	d026      	beq.n	800ef10 <__ssputs_r+0x6c>
 800eec2:	6965      	ldr	r5, [r4, #20]
 800eec4:	6909      	ldr	r1, [r1, #16]
 800eec6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eeca:	eba3 0901 	sub.w	r9, r3, r1
 800eece:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800eed2:	1c7b      	adds	r3, r7, #1
 800eed4:	444b      	add	r3, r9
 800eed6:	106d      	asrs	r5, r5, #1
 800eed8:	429d      	cmp	r5, r3
 800eeda:	bf38      	it	cc
 800eedc:	461d      	movcc	r5, r3
 800eede:	0553      	lsls	r3, r2, #21
 800eee0:	d527      	bpl.n	800ef32 <__ssputs_r+0x8e>
 800eee2:	4629      	mov	r1, r5
 800eee4:	f7fe fca0 	bl	800d828 <_malloc_r>
 800eee8:	4606      	mov	r6, r0
 800eeea:	b360      	cbz	r0, 800ef46 <__ssputs_r+0xa2>
 800eeec:	6921      	ldr	r1, [r4, #16]
 800eeee:	464a      	mov	r2, r9
 800eef0:	f000 fc84 	bl	800f7fc <memcpy>
 800eef4:	89a3      	ldrh	r3, [r4, #12]
 800eef6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800eefa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eefe:	81a3      	strh	r3, [r4, #12]
 800ef00:	6126      	str	r6, [r4, #16]
 800ef02:	6165      	str	r5, [r4, #20]
 800ef04:	444e      	add	r6, r9
 800ef06:	eba5 0509 	sub.w	r5, r5, r9
 800ef0a:	6026      	str	r6, [r4, #0]
 800ef0c:	60a5      	str	r5, [r4, #8]
 800ef0e:	463e      	mov	r6, r7
 800ef10:	42be      	cmp	r6, r7
 800ef12:	d900      	bls.n	800ef16 <__ssputs_r+0x72>
 800ef14:	463e      	mov	r6, r7
 800ef16:	6820      	ldr	r0, [r4, #0]
 800ef18:	4632      	mov	r2, r6
 800ef1a:	4641      	mov	r1, r8
 800ef1c:	f000 fc10 	bl	800f740 <memmove>
 800ef20:	68a3      	ldr	r3, [r4, #8]
 800ef22:	1b9b      	subs	r3, r3, r6
 800ef24:	60a3      	str	r3, [r4, #8]
 800ef26:	6823      	ldr	r3, [r4, #0]
 800ef28:	4433      	add	r3, r6
 800ef2a:	6023      	str	r3, [r4, #0]
 800ef2c:	2000      	movs	r0, #0
 800ef2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef32:	462a      	mov	r2, r5
 800ef34:	f000 ffdd 	bl	800fef2 <_realloc_r>
 800ef38:	4606      	mov	r6, r0
 800ef3a:	2800      	cmp	r0, #0
 800ef3c:	d1e0      	bne.n	800ef00 <__ssputs_r+0x5c>
 800ef3e:	6921      	ldr	r1, [r4, #16]
 800ef40:	4650      	mov	r0, sl
 800ef42:	f7fe fbfd 	bl	800d740 <_free_r>
 800ef46:	230c      	movs	r3, #12
 800ef48:	f8ca 3000 	str.w	r3, [sl]
 800ef4c:	89a3      	ldrh	r3, [r4, #12]
 800ef4e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ef52:	81a3      	strh	r3, [r4, #12]
 800ef54:	f04f 30ff 	mov.w	r0, #4294967295
 800ef58:	e7e9      	b.n	800ef2e <__ssputs_r+0x8a>
	...

0800ef5c <_svfiprintf_r>:
 800ef5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef60:	4698      	mov	r8, r3
 800ef62:	898b      	ldrh	r3, [r1, #12]
 800ef64:	061b      	lsls	r3, r3, #24
 800ef66:	b09d      	sub	sp, #116	@ 0x74
 800ef68:	4607      	mov	r7, r0
 800ef6a:	460d      	mov	r5, r1
 800ef6c:	4614      	mov	r4, r2
 800ef6e:	d510      	bpl.n	800ef92 <_svfiprintf_r+0x36>
 800ef70:	690b      	ldr	r3, [r1, #16]
 800ef72:	b973      	cbnz	r3, 800ef92 <_svfiprintf_r+0x36>
 800ef74:	2140      	movs	r1, #64	@ 0x40
 800ef76:	f7fe fc57 	bl	800d828 <_malloc_r>
 800ef7a:	6028      	str	r0, [r5, #0]
 800ef7c:	6128      	str	r0, [r5, #16]
 800ef7e:	b930      	cbnz	r0, 800ef8e <_svfiprintf_r+0x32>
 800ef80:	230c      	movs	r3, #12
 800ef82:	603b      	str	r3, [r7, #0]
 800ef84:	f04f 30ff 	mov.w	r0, #4294967295
 800ef88:	b01d      	add	sp, #116	@ 0x74
 800ef8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef8e:	2340      	movs	r3, #64	@ 0x40
 800ef90:	616b      	str	r3, [r5, #20]
 800ef92:	2300      	movs	r3, #0
 800ef94:	9309      	str	r3, [sp, #36]	@ 0x24
 800ef96:	2320      	movs	r3, #32
 800ef98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ef9c:	f8cd 800c 	str.w	r8, [sp, #12]
 800efa0:	2330      	movs	r3, #48	@ 0x30
 800efa2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f140 <_svfiprintf_r+0x1e4>
 800efa6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800efaa:	f04f 0901 	mov.w	r9, #1
 800efae:	4623      	mov	r3, r4
 800efb0:	469a      	mov	sl, r3
 800efb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800efb6:	b10a      	cbz	r2, 800efbc <_svfiprintf_r+0x60>
 800efb8:	2a25      	cmp	r2, #37	@ 0x25
 800efba:	d1f9      	bne.n	800efb0 <_svfiprintf_r+0x54>
 800efbc:	ebba 0b04 	subs.w	fp, sl, r4
 800efc0:	d00b      	beq.n	800efda <_svfiprintf_r+0x7e>
 800efc2:	465b      	mov	r3, fp
 800efc4:	4622      	mov	r2, r4
 800efc6:	4629      	mov	r1, r5
 800efc8:	4638      	mov	r0, r7
 800efca:	f7ff ff6b 	bl	800eea4 <__ssputs_r>
 800efce:	3001      	adds	r0, #1
 800efd0:	f000 80a7 	beq.w	800f122 <_svfiprintf_r+0x1c6>
 800efd4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800efd6:	445a      	add	r2, fp
 800efd8:	9209      	str	r2, [sp, #36]	@ 0x24
 800efda:	f89a 3000 	ldrb.w	r3, [sl]
 800efde:	2b00      	cmp	r3, #0
 800efe0:	f000 809f 	beq.w	800f122 <_svfiprintf_r+0x1c6>
 800efe4:	2300      	movs	r3, #0
 800efe6:	f04f 32ff 	mov.w	r2, #4294967295
 800efea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800efee:	f10a 0a01 	add.w	sl, sl, #1
 800eff2:	9304      	str	r3, [sp, #16]
 800eff4:	9307      	str	r3, [sp, #28]
 800eff6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800effa:	931a      	str	r3, [sp, #104]	@ 0x68
 800effc:	4654      	mov	r4, sl
 800effe:	2205      	movs	r2, #5
 800f000:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f004:	484e      	ldr	r0, [pc, #312]	@ (800f140 <_svfiprintf_r+0x1e4>)
 800f006:	f7f1 f913 	bl	8000230 <memchr>
 800f00a:	9a04      	ldr	r2, [sp, #16]
 800f00c:	b9d8      	cbnz	r0, 800f046 <_svfiprintf_r+0xea>
 800f00e:	06d0      	lsls	r0, r2, #27
 800f010:	bf44      	itt	mi
 800f012:	2320      	movmi	r3, #32
 800f014:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f018:	0711      	lsls	r1, r2, #28
 800f01a:	bf44      	itt	mi
 800f01c:	232b      	movmi	r3, #43	@ 0x2b
 800f01e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f022:	f89a 3000 	ldrb.w	r3, [sl]
 800f026:	2b2a      	cmp	r3, #42	@ 0x2a
 800f028:	d015      	beq.n	800f056 <_svfiprintf_r+0xfa>
 800f02a:	9a07      	ldr	r2, [sp, #28]
 800f02c:	4654      	mov	r4, sl
 800f02e:	2000      	movs	r0, #0
 800f030:	f04f 0c0a 	mov.w	ip, #10
 800f034:	4621      	mov	r1, r4
 800f036:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f03a:	3b30      	subs	r3, #48	@ 0x30
 800f03c:	2b09      	cmp	r3, #9
 800f03e:	d94b      	bls.n	800f0d8 <_svfiprintf_r+0x17c>
 800f040:	b1b0      	cbz	r0, 800f070 <_svfiprintf_r+0x114>
 800f042:	9207      	str	r2, [sp, #28]
 800f044:	e014      	b.n	800f070 <_svfiprintf_r+0x114>
 800f046:	eba0 0308 	sub.w	r3, r0, r8
 800f04a:	fa09 f303 	lsl.w	r3, r9, r3
 800f04e:	4313      	orrs	r3, r2
 800f050:	9304      	str	r3, [sp, #16]
 800f052:	46a2      	mov	sl, r4
 800f054:	e7d2      	b.n	800effc <_svfiprintf_r+0xa0>
 800f056:	9b03      	ldr	r3, [sp, #12]
 800f058:	1d19      	adds	r1, r3, #4
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	9103      	str	r1, [sp, #12]
 800f05e:	2b00      	cmp	r3, #0
 800f060:	bfbb      	ittet	lt
 800f062:	425b      	neglt	r3, r3
 800f064:	f042 0202 	orrlt.w	r2, r2, #2
 800f068:	9307      	strge	r3, [sp, #28]
 800f06a:	9307      	strlt	r3, [sp, #28]
 800f06c:	bfb8      	it	lt
 800f06e:	9204      	strlt	r2, [sp, #16]
 800f070:	7823      	ldrb	r3, [r4, #0]
 800f072:	2b2e      	cmp	r3, #46	@ 0x2e
 800f074:	d10a      	bne.n	800f08c <_svfiprintf_r+0x130>
 800f076:	7863      	ldrb	r3, [r4, #1]
 800f078:	2b2a      	cmp	r3, #42	@ 0x2a
 800f07a:	d132      	bne.n	800f0e2 <_svfiprintf_r+0x186>
 800f07c:	9b03      	ldr	r3, [sp, #12]
 800f07e:	1d1a      	adds	r2, r3, #4
 800f080:	681b      	ldr	r3, [r3, #0]
 800f082:	9203      	str	r2, [sp, #12]
 800f084:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f088:	3402      	adds	r4, #2
 800f08a:	9305      	str	r3, [sp, #20]
 800f08c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f150 <_svfiprintf_r+0x1f4>
 800f090:	7821      	ldrb	r1, [r4, #0]
 800f092:	2203      	movs	r2, #3
 800f094:	4650      	mov	r0, sl
 800f096:	f7f1 f8cb 	bl	8000230 <memchr>
 800f09a:	b138      	cbz	r0, 800f0ac <_svfiprintf_r+0x150>
 800f09c:	9b04      	ldr	r3, [sp, #16]
 800f09e:	eba0 000a 	sub.w	r0, r0, sl
 800f0a2:	2240      	movs	r2, #64	@ 0x40
 800f0a4:	4082      	lsls	r2, r0
 800f0a6:	4313      	orrs	r3, r2
 800f0a8:	3401      	adds	r4, #1
 800f0aa:	9304      	str	r3, [sp, #16]
 800f0ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f0b0:	4824      	ldr	r0, [pc, #144]	@ (800f144 <_svfiprintf_r+0x1e8>)
 800f0b2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f0b6:	2206      	movs	r2, #6
 800f0b8:	f7f1 f8ba 	bl	8000230 <memchr>
 800f0bc:	2800      	cmp	r0, #0
 800f0be:	d036      	beq.n	800f12e <_svfiprintf_r+0x1d2>
 800f0c0:	4b21      	ldr	r3, [pc, #132]	@ (800f148 <_svfiprintf_r+0x1ec>)
 800f0c2:	bb1b      	cbnz	r3, 800f10c <_svfiprintf_r+0x1b0>
 800f0c4:	9b03      	ldr	r3, [sp, #12]
 800f0c6:	3307      	adds	r3, #7
 800f0c8:	f023 0307 	bic.w	r3, r3, #7
 800f0cc:	3308      	adds	r3, #8
 800f0ce:	9303      	str	r3, [sp, #12]
 800f0d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f0d2:	4433      	add	r3, r6
 800f0d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800f0d6:	e76a      	b.n	800efae <_svfiprintf_r+0x52>
 800f0d8:	fb0c 3202 	mla	r2, ip, r2, r3
 800f0dc:	460c      	mov	r4, r1
 800f0de:	2001      	movs	r0, #1
 800f0e0:	e7a8      	b.n	800f034 <_svfiprintf_r+0xd8>
 800f0e2:	2300      	movs	r3, #0
 800f0e4:	3401      	adds	r4, #1
 800f0e6:	9305      	str	r3, [sp, #20]
 800f0e8:	4619      	mov	r1, r3
 800f0ea:	f04f 0c0a 	mov.w	ip, #10
 800f0ee:	4620      	mov	r0, r4
 800f0f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f0f4:	3a30      	subs	r2, #48	@ 0x30
 800f0f6:	2a09      	cmp	r2, #9
 800f0f8:	d903      	bls.n	800f102 <_svfiprintf_r+0x1a6>
 800f0fa:	2b00      	cmp	r3, #0
 800f0fc:	d0c6      	beq.n	800f08c <_svfiprintf_r+0x130>
 800f0fe:	9105      	str	r1, [sp, #20]
 800f100:	e7c4      	b.n	800f08c <_svfiprintf_r+0x130>
 800f102:	fb0c 2101 	mla	r1, ip, r1, r2
 800f106:	4604      	mov	r4, r0
 800f108:	2301      	movs	r3, #1
 800f10a:	e7f0      	b.n	800f0ee <_svfiprintf_r+0x192>
 800f10c:	ab03      	add	r3, sp, #12
 800f10e:	9300      	str	r3, [sp, #0]
 800f110:	462a      	mov	r2, r5
 800f112:	4b0e      	ldr	r3, [pc, #56]	@ (800f14c <_svfiprintf_r+0x1f0>)
 800f114:	a904      	add	r1, sp, #16
 800f116:	4638      	mov	r0, r7
 800f118:	f7fc fbd2 	bl	800b8c0 <_printf_float>
 800f11c:	1c42      	adds	r2, r0, #1
 800f11e:	4606      	mov	r6, r0
 800f120:	d1d6      	bne.n	800f0d0 <_svfiprintf_r+0x174>
 800f122:	89ab      	ldrh	r3, [r5, #12]
 800f124:	065b      	lsls	r3, r3, #25
 800f126:	f53f af2d 	bmi.w	800ef84 <_svfiprintf_r+0x28>
 800f12a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f12c:	e72c      	b.n	800ef88 <_svfiprintf_r+0x2c>
 800f12e:	ab03      	add	r3, sp, #12
 800f130:	9300      	str	r3, [sp, #0]
 800f132:	462a      	mov	r2, r5
 800f134:	4b05      	ldr	r3, [pc, #20]	@ (800f14c <_svfiprintf_r+0x1f0>)
 800f136:	a904      	add	r1, sp, #16
 800f138:	4638      	mov	r0, r7
 800f13a:	f7fc fe59 	bl	800bdf0 <_printf_i>
 800f13e:	e7ed      	b.n	800f11c <_svfiprintf_r+0x1c0>
 800f140:	08011ed4 	.word	0x08011ed4
 800f144:	08011ede 	.word	0x08011ede
 800f148:	0800b8c1 	.word	0x0800b8c1
 800f14c:	0800eea5 	.word	0x0800eea5
 800f150:	08011eda 	.word	0x08011eda

0800f154 <__sfputc_r>:
 800f154:	6893      	ldr	r3, [r2, #8]
 800f156:	3b01      	subs	r3, #1
 800f158:	2b00      	cmp	r3, #0
 800f15a:	b410      	push	{r4}
 800f15c:	6093      	str	r3, [r2, #8]
 800f15e:	da08      	bge.n	800f172 <__sfputc_r+0x1e>
 800f160:	6994      	ldr	r4, [r2, #24]
 800f162:	42a3      	cmp	r3, r4
 800f164:	db01      	blt.n	800f16a <__sfputc_r+0x16>
 800f166:	290a      	cmp	r1, #10
 800f168:	d103      	bne.n	800f172 <__sfputc_r+0x1e>
 800f16a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f16e:	f000 ba53 	b.w	800f618 <__swbuf_r>
 800f172:	6813      	ldr	r3, [r2, #0]
 800f174:	1c58      	adds	r0, r3, #1
 800f176:	6010      	str	r0, [r2, #0]
 800f178:	7019      	strb	r1, [r3, #0]
 800f17a:	4608      	mov	r0, r1
 800f17c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f180:	4770      	bx	lr

0800f182 <__sfputs_r>:
 800f182:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f184:	4606      	mov	r6, r0
 800f186:	460f      	mov	r7, r1
 800f188:	4614      	mov	r4, r2
 800f18a:	18d5      	adds	r5, r2, r3
 800f18c:	42ac      	cmp	r4, r5
 800f18e:	d101      	bne.n	800f194 <__sfputs_r+0x12>
 800f190:	2000      	movs	r0, #0
 800f192:	e007      	b.n	800f1a4 <__sfputs_r+0x22>
 800f194:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f198:	463a      	mov	r2, r7
 800f19a:	4630      	mov	r0, r6
 800f19c:	f7ff ffda 	bl	800f154 <__sfputc_r>
 800f1a0:	1c43      	adds	r3, r0, #1
 800f1a2:	d1f3      	bne.n	800f18c <__sfputs_r+0xa>
 800f1a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f1a8 <_vfiprintf_r>:
 800f1a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1ac:	460d      	mov	r5, r1
 800f1ae:	b09d      	sub	sp, #116	@ 0x74
 800f1b0:	4614      	mov	r4, r2
 800f1b2:	4698      	mov	r8, r3
 800f1b4:	4606      	mov	r6, r0
 800f1b6:	b118      	cbz	r0, 800f1c0 <_vfiprintf_r+0x18>
 800f1b8:	6a03      	ldr	r3, [r0, #32]
 800f1ba:	b90b      	cbnz	r3, 800f1c0 <_vfiprintf_r+0x18>
 800f1bc:	f7fd f9d0 	bl	800c560 <__sinit>
 800f1c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f1c2:	07d9      	lsls	r1, r3, #31
 800f1c4:	d405      	bmi.n	800f1d2 <_vfiprintf_r+0x2a>
 800f1c6:	89ab      	ldrh	r3, [r5, #12]
 800f1c8:	059a      	lsls	r2, r3, #22
 800f1ca:	d402      	bmi.n	800f1d2 <_vfiprintf_r+0x2a>
 800f1cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f1ce:	f7fd fc38 	bl	800ca42 <__retarget_lock_acquire_recursive>
 800f1d2:	89ab      	ldrh	r3, [r5, #12]
 800f1d4:	071b      	lsls	r3, r3, #28
 800f1d6:	d501      	bpl.n	800f1dc <_vfiprintf_r+0x34>
 800f1d8:	692b      	ldr	r3, [r5, #16]
 800f1da:	b99b      	cbnz	r3, 800f204 <_vfiprintf_r+0x5c>
 800f1dc:	4629      	mov	r1, r5
 800f1de:	4630      	mov	r0, r6
 800f1e0:	f000 fa58 	bl	800f694 <__swsetup_r>
 800f1e4:	b170      	cbz	r0, 800f204 <_vfiprintf_r+0x5c>
 800f1e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f1e8:	07dc      	lsls	r4, r3, #31
 800f1ea:	d504      	bpl.n	800f1f6 <_vfiprintf_r+0x4e>
 800f1ec:	f04f 30ff 	mov.w	r0, #4294967295
 800f1f0:	b01d      	add	sp, #116	@ 0x74
 800f1f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f1f6:	89ab      	ldrh	r3, [r5, #12]
 800f1f8:	0598      	lsls	r0, r3, #22
 800f1fa:	d4f7      	bmi.n	800f1ec <_vfiprintf_r+0x44>
 800f1fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f1fe:	f7fd fc21 	bl	800ca44 <__retarget_lock_release_recursive>
 800f202:	e7f3      	b.n	800f1ec <_vfiprintf_r+0x44>
 800f204:	2300      	movs	r3, #0
 800f206:	9309      	str	r3, [sp, #36]	@ 0x24
 800f208:	2320      	movs	r3, #32
 800f20a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f20e:	f8cd 800c 	str.w	r8, [sp, #12]
 800f212:	2330      	movs	r3, #48	@ 0x30
 800f214:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f3c4 <_vfiprintf_r+0x21c>
 800f218:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f21c:	f04f 0901 	mov.w	r9, #1
 800f220:	4623      	mov	r3, r4
 800f222:	469a      	mov	sl, r3
 800f224:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f228:	b10a      	cbz	r2, 800f22e <_vfiprintf_r+0x86>
 800f22a:	2a25      	cmp	r2, #37	@ 0x25
 800f22c:	d1f9      	bne.n	800f222 <_vfiprintf_r+0x7a>
 800f22e:	ebba 0b04 	subs.w	fp, sl, r4
 800f232:	d00b      	beq.n	800f24c <_vfiprintf_r+0xa4>
 800f234:	465b      	mov	r3, fp
 800f236:	4622      	mov	r2, r4
 800f238:	4629      	mov	r1, r5
 800f23a:	4630      	mov	r0, r6
 800f23c:	f7ff ffa1 	bl	800f182 <__sfputs_r>
 800f240:	3001      	adds	r0, #1
 800f242:	f000 80a7 	beq.w	800f394 <_vfiprintf_r+0x1ec>
 800f246:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f248:	445a      	add	r2, fp
 800f24a:	9209      	str	r2, [sp, #36]	@ 0x24
 800f24c:	f89a 3000 	ldrb.w	r3, [sl]
 800f250:	2b00      	cmp	r3, #0
 800f252:	f000 809f 	beq.w	800f394 <_vfiprintf_r+0x1ec>
 800f256:	2300      	movs	r3, #0
 800f258:	f04f 32ff 	mov.w	r2, #4294967295
 800f25c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f260:	f10a 0a01 	add.w	sl, sl, #1
 800f264:	9304      	str	r3, [sp, #16]
 800f266:	9307      	str	r3, [sp, #28]
 800f268:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f26c:	931a      	str	r3, [sp, #104]	@ 0x68
 800f26e:	4654      	mov	r4, sl
 800f270:	2205      	movs	r2, #5
 800f272:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f276:	4853      	ldr	r0, [pc, #332]	@ (800f3c4 <_vfiprintf_r+0x21c>)
 800f278:	f7f0 ffda 	bl	8000230 <memchr>
 800f27c:	9a04      	ldr	r2, [sp, #16]
 800f27e:	b9d8      	cbnz	r0, 800f2b8 <_vfiprintf_r+0x110>
 800f280:	06d1      	lsls	r1, r2, #27
 800f282:	bf44      	itt	mi
 800f284:	2320      	movmi	r3, #32
 800f286:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f28a:	0713      	lsls	r3, r2, #28
 800f28c:	bf44      	itt	mi
 800f28e:	232b      	movmi	r3, #43	@ 0x2b
 800f290:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f294:	f89a 3000 	ldrb.w	r3, [sl]
 800f298:	2b2a      	cmp	r3, #42	@ 0x2a
 800f29a:	d015      	beq.n	800f2c8 <_vfiprintf_r+0x120>
 800f29c:	9a07      	ldr	r2, [sp, #28]
 800f29e:	4654      	mov	r4, sl
 800f2a0:	2000      	movs	r0, #0
 800f2a2:	f04f 0c0a 	mov.w	ip, #10
 800f2a6:	4621      	mov	r1, r4
 800f2a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f2ac:	3b30      	subs	r3, #48	@ 0x30
 800f2ae:	2b09      	cmp	r3, #9
 800f2b0:	d94b      	bls.n	800f34a <_vfiprintf_r+0x1a2>
 800f2b2:	b1b0      	cbz	r0, 800f2e2 <_vfiprintf_r+0x13a>
 800f2b4:	9207      	str	r2, [sp, #28]
 800f2b6:	e014      	b.n	800f2e2 <_vfiprintf_r+0x13a>
 800f2b8:	eba0 0308 	sub.w	r3, r0, r8
 800f2bc:	fa09 f303 	lsl.w	r3, r9, r3
 800f2c0:	4313      	orrs	r3, r2
 800f2c2:	9304      	str	r3, [sp, #16]
 800f2c4:	46a2      	mov	sl, r4
 800f2c6:	e7d2      	b.n	800f26e <_vfiprintf_r+0xc6>
 800f2c8:	9b03      	ldr	r3, [sp, #12]
 800f2ca:	1d19      	adds	r1, r3, #4
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	9103      	str	r1, [sp, #12]
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	bfbb      	ittet	lt
 800f2d4:	425b      	neglt	r3, r3
 800f2d6:	f042 0202 	orrlt.w	r2, r2, #2
 800f2da:	9307      	strge	r3, [sp, #28]
 800f2dc:	9307      	strlt	r3, [sp, #28]
 800f2de:	bfb8      	it	lt
 800f2e0:	9204      	strlt	r2, [sp, #16]
 800f2e2:	7823      	ldrb	r3, [r4, #0]
 800f2e4:	2b2e      	cmp	r3, #46	@ 0x2e
 800f2e6:	d10a      	bne.n	800f2fe <_vfiprintf_r+0x156>
 800f2e8:	7863      	ldrb	r3, [r4, #1]
 800f2ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800f2ec:	d132      	bne.n	800f354 <_vfiprintf_r+0x1ac>
 800f2ee:	9b03      	ldr	r3, [sp, #12]
 800f2f0:	1d1a      	adds	r2, r3, #4
 800f2f2:	681b      	ldr	r3, [r3, #0]
 800f2f4:	9203      	str	r2, [sp, #12]
 800f2f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f2fa:	3402      	adds	r4, #2
 800f2fc:	9305      	str	r3, [sp, #20]
 800f2fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f3d4 <_vfiprintf_r+0x22c>
 800f302:	7821      	ldrb	r1, [r4, #0]
 800f304:	2203      	movs	r2, #3
 800f306:	4650      	mov	r0, sl
 800f308:	f7f0 ff92 	bl	8000230 <memchr>
 800f30c:	b138      	cbz	r0, 800f31e <_vfiprintf_r+0x176>
 800f30e:	9b04      	ldr	r3, [sp, #16]
 800f310:	eba0 000a 	sub.w	r0, r0, sl
 800f314:	2240      	movs	r2, #64	@ 0x40
 800f316:	4082      	lsls	r2, r0
 800f318:	4313      	orrs	r3, r2
 800f31a:	3401      	adds	r4, #1
 800f31c:	9304      	str	r3, [sp, #16]
 800f31e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f322:	4829      	ldr	r0, [pc, #164]	@ (800f3c8 <_vfiprintf_r+0x220>)
 800f324:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f328:	2206      	movs	r2, #6
 800f32a:	f7f0 ff81 	bl	8000230 <memchr>
 800f32e:	2800      	cmp	r0, #0
 800f330:	d03f      	beq.n	800f3b2 <_vfiprintf_r+0x20a>
 800f332:	4b26      	ldr	r3, [pc, #152]	@ (800f3cc <_vfiprintf_r+0x224>)
 800f334:	bb1b      	cbnz	r3, 800f37e <_vfiprintf_r+0x1d6>
 800f336:	9b03      	ldr	r3, [sp, #12]
 800f338:	3307      	adds	r3, #7
 800f33a:	f023 0307 	bic.w	r3, r3, #7
 800f33e:	3308      	adds	r3, #8
 800f340:	9303      	str	r3, [sp, #12]
 800f342:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f344:	443b      	add	r3, r7
 800f346:	9309      	str	r3, [sp, #36]	@ 0x24
 800f348:	e76a      	b.n	800f220 <_vfiprintf_r+0x78>
 800f34a:	fb0c 3202 	mla	r2, ip, r2, r3
 800f34e:	460c      	mov	r4, r1
 800f350:	2001      	movs	r0, #1
 800f352:	e7a8      	b.n	800f2a6 <_vfiprintf_r+0xfe>
 800f354:	2300      	movs	r3, #0
 800f356:	3401      	adds	r4, #1
 800f358:	9305      	str	r3, [sp, #20]
 800f35a:	4619      	mov	r1, r3
 800f35c:	f04f 0c0a 	mov.w	ip, #10
 800f360:	4620      	mov	r0, r4
 800f362:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f366:	3a30      	subs	r2, #48	@ 0x30
 800f368:	2a09      	cmp	r2, #9
 800f36a:	d903      	bls.n	800f374 <_vfiprintf_r+0x1cc>
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	d0c6      	beq.n	800f2fe <_vfiprintf_r+0x156>
 800f370:	9105      	str	r1, [sp, #20]
 800f372:	e7c4      	b.n	800f2fe <_vfiprintf_r+0x156>
 800f374:	fb0c 2101 	mla	r1, ip, r1, r2
 800f378:	4604      	mov	r4, r0
 800f37a:	2301      	movs	r3, #1
 800f37c:	e7f0      	b.n	800f360 <_vfiprintf_r+0x1b8>
 800f37e:	ab03      	add	r3, sp, #12
 800f380:	9300      	str	r3, [sp, #0]
 800f382:	462a      	mov	r2, r5
 800f384:	4b12      	ldr	r3, [pc, #72]	@ (800f3d0 <_vfiprintf_r+0x228>)
 800f386:	a904      	add	r1, sp, #16
 800f388:	4630      	mov	r0, r6
 800f38a:	f7fc fa99 	bl	800b8c0 <_printf_float>
 800f38e:	4607      	mov	r7, r0
 800f390:	1c78      	adds	r0, r7, #1
 800f392:	d1d6      	bne.n	800f342 <_vfiprintf_r+0x19a>
 800f394:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f396:	07d9      	lsls	r1, r3, #31
 800f398:	d405      	bmi.n	800f3a6 <_vfiprintf_r+0x1fe>
 800f39a:	89ab      	ldrh	r3, [r5, #12]
 800f39c:	059a      	lsls	r2, r3, #22
 800f39e:	d402      	bmi.n	800f3a6 <_vfiprintf_r+0x1fe>
 800f3a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f3a2:	f7fd fb4f 	bl	800ca44 <__retarget_lock_release_recursive>
 800f3a6:	89ab      	ldrh	r3, [r5, #12]
 800f3a8:	065b      	lsls	r3, r3, #25
 800f3aa:	f53f af1f 	bmi.w	800f1ec <_vfiprintf_r+0x44>
 800f3ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f3b0:	e71e      	b.n	800f1f0 <_vfiprintf_r+0x48>
 800f3b2:	ab03      	add	r3, sp, #12
 800f3b4:	9300      	str	r3, [sp, #0]
 800f3b6:	462a      	mov	r2, r5
 800f3b8:	4b05      	ldr	r3, [pc, #20]	@ (800f3d0 <_vfiprintf_r+0x228>)
 800f3ba:	a904      	add	r1, sp, #16
 800f3bc:	4630      	mov	r0, r6
 800f3be:	f7fc fd17 	bl	800bdf0 <_printf_i>
 800f3c2:	e7e4      	b.n	800f38e <_vfiprintf_r+0x1e6>
 800f3c4:	08011ed4 	.word	0x08011ed4
 800f3c8:	08011ede 	.word	0x08011ede
 800f3cc:	0800b8c1 	.word	0x0800b8c1
 800f3d0:	0800f183 	.word	0x0800f183
 800f3d4:	08011eda 	.word	0x08011eda

0800f3d8 <__sflush_r>:
 800f3d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f3dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3e0:	0716      	lsls	r6, r2, #28
 800f3e2:	4605      	mov	r5, r0
 800f3e4:	460c      	mov	r4, r1
 800f3e6:	d454      	bmi.n	800f492 <__sflush_r+0xba>
 800f3e8:	684b      	ldr	r3, [r1, #4]
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	dc02      	bgt.n	800f3f4 <__sflush_r+0x1c>
 800f3ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	dd48      	ble.n	800f486 <__sflush_r+0xae>
 800f3f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f3f6:	2e00      	cmp	r6, #0
 800f3f8:	d045      	beq.n	800f486 <__sflush_r+0xae>
 800f3fa:	2300      	movs	r3, #0
 800f3fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f400:	682f      	ldr	r7, [r5, #0]
 800f402:	6a21      	ldr	r1, [r4, #32]
 800f404:	602b      	str	r3, [r5, #0]
 800f406:	d030      	beq.n	800f46a <__sflush_r+0x92>
 800f408:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f40a:	89a3      	ldrh	r3, [r4, #12]
 800f40c:	0759      	lsls	r1, r3, #29
 800f40e:	d505      	bpl.n	800f41c <__sflush_r+0x44>
 800f410:	6863      	ldr	r3, [r4, #4]
 800f412:	1ad2      	subs	r2, r2, r3
 800f414:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f416:	b10b      	cbz	r3, 800f41c <__sflush_r+0x44>
 800f418:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f41a:	1ad2      	subs	r2, r2, r3
 800f41c:	2300      	movs	r3, #0
 800f41e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f420:	6a21      	ldr	r1, [r4, #32]
 800f422:	4628      	mov	r0, r5
 800f424:	47b0      	blx	r6
 800f426:	1c43      	adds	r3, r0, #1
 800f428:	89a3      	ldrh	r3, [r4, #12]
 800f42a:	d106      	bne.n	800f43a <__sflush_r+0x62>
 800f42c:	6829      	ldr	r1, [r5, #0]
 800f42e:	291d      	cmp	r1, #29
 800f430:	d82b      	bhi.n	800f48a <__sflush_r+0xb2>
 800f432:	4a2a      	ldr	r2, [pc, #168]	@ (800f4dc <__sflush_r+0x104>)
 800f434:	40ca      	lsrs	r2, r1
 800f436:	07d6      	lsls	r6, r2, #31
 800f438:	d527      	bpl.n	800f48a <__sflush_r+0xb2>
 800f43a:	2200      	movs	r2, #0
 800f43c:	6062      	str	r2, [r4, #4]
 800f43e:	04d9      	lsls	r1, r3, #19
 800f440:	6922      	ldr	r2, [r4, #16]
 800f442:	6022      	str	r2, [r4, #0]
 800f444:	d504      	bpl.n	800f450 <__sflush_r+0x78>
 800f446:	1c42      	adds	r2, r0, #1
 800f448:	d101      	bne.n	800f44e <__sflush_r+0x76>
 800f44a:	682b      	ldr	r3, [r5, #0]
 800f44c:	b903      	cbnz	r3, 800f450 <__sflush_r+0x78>
 800f44e:	6560      	str	r0, [r4, #84]	@ 0x54
 800f450:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f452:	602f      	str	r7, [r5, #0]
 800f454:	b1b9      	cbz	r1, 800f486 <__sflush_r+0xae>
 800f456:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f45a:	4299      	cmp	r1, r3
 800f45c:	d002      	beq.n	800f464 <__sflush_r+0x8c>
 800f45e:	4628      	mov	r0, r5
 800f460:	f7fe f96e 	bl	800d740 <_free_r>
 800f464:	2300      	movs	r3, #0
 800f466:	6363      	str	r3, [r4, #52]	@ 0x34
 800f468:	e00d      	b.n	800f486 <__sflush_r+0xae>
 800f46a:	2301      	movs	r3, #1
 800f46c:	4628      	mov	r0, r5
 800f46e:	47b0      	blx	r6
 800f470:	4602      	mov	r2, r0
 800f472:	1c50      	adds	r0, r2, #1
 800f474:	d1c9      	bne.n	800f40a <__sflush_r+0x32>
 800f476:	682b      	ldr	r3, [r5, #0]
 800f478:	2b00      	cmp	r3, #0
 800f47a:	d0c6      	beq.n	800f40a <__sflush_r+0x32>
 800f47c:	2b1d      	cmp	r3, #29
 800f47e:	d001      	beq.n	800f484 <__sflush_r+0xac>
 800f480:	2b16      	cmp	r3, #22
 800f482:	d11e      	bne.n	800f4c2 <__sflush_r+0xea>
 800f484:	602f      	str	r7, [r5, #0]
 800f486:	2000      	movs	r0, #0
 800f488:	e022      	b.n	800f4d0 <__sflush_r+0xf8>
 800f48a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f48e:	b21b      	sxth	r3, r3
 800f490:	e01b      	b.n	800f4ca <__sflush_r+0xf2>
 800f492:	690f      	ldr	r7, [r1, #16]
 800f494:	2f00      	cmp	r7, #0
 800f496:	d0f6      	beq.n	800f486 <__sflush_r+0xae>
 800f498:	0793      	lsls	r3, r2, #30
 800f49a:	680e      	ldr	r6, [r1, #0]
 800f49c:	bf08      	it	eq
 800f49e:	694b      	ldreq	r3, [r1, #20]
 800f4a0:	600f      	str	r7, [r1, #0]
 800f4a2:	bf18      	it	ne
 800f4a4:	2300      	movne	r3, #0
 800f4a6:	eba6 0807 	sub.w	r8, r6, r7
 800f4aa:	608b      	str	r3, [r1, #8]
 800f4ac:	f1b8 0f00 	cmp.w	r8, #0
 800f4b0:	dde9      	ble.n	800f486 <__sflush_r+0xae>
 800f4b2:	6a21      	ldr	r1, [r4, #32]
 800f4b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f4b6:	4643      	mov	r3, r8
 800f4b8:	463a      	mov	r2, r7
 800f4ba:	4628      	mov	r0, r5
 800f4bc:	47b0      	blx	r6
 800f4be:	2800      	cmp	r0, #0
 800f4c0:	dc08      	bgt.n	800f4d4 <__sflush_r+0xfc>
 800f4c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f4ca:	81a3      	strh	r3, [r4, #12]
 800f4cc:	f04f 30ff 	mov.w	r0, #4294967295
 800f4d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4d4:	4407      	add	r7, r0
 800f4d6:	eba8 0800 	sub.w	r8, r8, r0
 800f4da:	e7e7      	b.n	800f4ac <__sflush_r+0xd4>
 800f4dc:	20400001 	.word	0x20400001

0800f4e0 <_fflush_r>:
 800f4e0:	b538      	push	{r3, r4, r5, lr}
 800f4e2:	690b      	ldr	r3, [r1, #16]
 800f4e4:	4605      	mov	r5, r0
 800f4e6:	460c      	mov	r4, r1
 800f4e8:	b913      	cbnz	r3, 800f4f0 <_fflush_r+0x10>
 800f4ea:	2500      	movs	r5, #0
 800f4ec:	4628      	mov	r0, r5
 800f4ee:	bd38      	pop	{r3, r4, r5, pc}
 800f4f0:	b118      	cbz	r0, 800f4fa <_fflush_r+0x1a>
 800f4f2:	6a03      	ldr	r3, [r0, #32]
 800f4f4:	b90b      	cbnz	r3, 800f4fa <_fflush_r+0x1a>
 800f4f6:	f7fd f833 	bl	800c560 <__sinit>
 800f4fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d0f3      	beq.n	800f4ea <_fflush_r+0xa>
 800f502:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f504:	07d0      	lsls	r0, r2, #31
 800f506:	d404      	bmi.n	800f512 <_fflush_r+0x32>
 800f508:	0599      	lsls	r1, r3, #22
 800f50a:	d402      	bmi.n	800f512 <_fflush_r+0x32>
 800f50c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f50e:	f7fd fa98 	bl	800ca42 <__retarget_lock_acquire_recursive>
 800f512:	4628      	mov	r0, r5
 800f514:	4621      	mov	r1, r4
 800f516:	f7ff ff5f 	bl	800f3d8 <__sflush_r>
 800f51a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f51c:	07da      	lsls	r2, r3, #31
 800f51e:	4605      	mov	r5, r0
 800f520:	d4e4      	bmi.n	800f4ec <_fflush_r+0xc>
 800f522:	89a3      	ldrh	r3, [r4, #12]
 800f524:	059b      	lsls	r3, r3, #22
 800f526:	d4e1      	bmi.n	800f4ec <_fflush_r+0xc>
 800f528:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f52a:	f7fd fa8b 	bl	800ca44 <__retarget_lock_release_recursive>
 800f52e:	e7dd      	b.n	800f4ec <_fflush_r+0xc>

0800f530 <fiprintf>:
 800f530:	b40e      	push	{r1, r2, r3}
 800f532:	b503      	push	{r0, r1, lr}
 800f534:	4601      	mov	r1, r0
 800f536:	ab03      	add	r3, sp, #12
 800f538:	4805      	ldr	r0, [pc, #20]	@ (800f550 <fiprintf+0x20>)
 800f53a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f53e:	6800      	ldr	r0, [r0, #0]
 800f540:	9301      	str	r3, [sp, #4]
 800f542:	f7ff fe31 	bl	800f1a8 <_vfiprintf_r>
 800f546:	b002      	add	sp, #8
 800f548:	f85d eb04 	ldr.w	lr, [sp], #4
 800f54c:	b003      	add	sp, #12
 800f54e:	4770      	bx	lr
 800f550:	20000048 	.word	0x20000048

0800f554 <__swhatbuf_r>:
 800f554:	b570      	push	{r4, r5, r6, lr}
 800f556:	460c      	mov	r4, r1
 800f558:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f55c:	2900      	cmp	r1, #0
 800f55e:	b096      	sub	sp, #88	@ 0x58
 800f560:	4615      	mov	r5, r2
 800f562:	461e      	mov	r6, r3
 800f564:	da0d      	bge.n	800f582 <__swhatbuf_r+0x2e>
 800f566:	89a3      	ldrh	r3, [r4, #12]
 800f568:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f56c:	f04f 0100 	mov.w	r1, #0
 800f570:	bf14      	ite	ne
 800f572:	2340      	movne	r3, #64	@ 0x40
 800f574:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f578:	2000      	movs	r0, #0
 800f57a:	6031      	str	r1, [r6, #0]
 800f57c:	602b      	str	r3, [r5, #0]
 800f57e:	b016      	add	sp, #88	@ 0x58
 800f580:	bd70      	pop	{r4, r5, r6, pc}
 800f582:	466a      	mov	r2, sp
 800f584:	f000 f908 	bl	800f798 <_fstat_r>
 800f588:	2800      	cmp	r0, #0
 800f58a:	dbec      	blt.n	800f566 <__swhatbuf_r+0x12>
 800f58c:	9901      	ldr	r1, [sp, #4]
 800f58e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f592:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f596:	4259      	negs	r1, r3
 800f598:	4159      	adcs	r1, r3
 800f59a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f59e:	e7eb      	b.n	800f578 <__swhatbuf_r+0x24>

0800f5a0 <__smakebuf_r>:
 800f5a0:	898b      	ldrh	r3, [r1, #12]
 800f5a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f5a4:	079d      	lsls	r5, r3, #30
 800f5a6:	4606      	mov	r6, r0
 800f5a8:	460c      	mov	r4, r1
 800f5aa:	d507      	bpl.n	800f5bc <__smakebuf_r+0x1c>
 800f5ac:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f5b0:	6023      	str	r3, [r4, #0]
 800f5b2:	6123      	str	r3, [r4, #16]
 800f5b4:	2301      	movs	r3, #1
 800f5b6:	6163      	str	r3, [r4, #20]
 800f5b8:	b003      	add	sp, #12
 800f5ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f5bc:	ab01      	add	r3, sp, #4
 800f5be:	466a      	mov	r2, sp
 800f5c0:	f7ff ffc8 	bl	800f554 <__swhatbuf_r>
 800f5c4:	9f00      	ldr	r7, [sp, #0]
 800f5c6:	4605      	mov	r5, r0
 800f5c8:	4639      	mov	r1, r7
 800f5ca:	4630      	mov	r0, r6
 800f5cc:	f7fe f92c 	bl	800d828 <_malloc_r>
 800f5d0:	b948      	cbnz	r0, 800f5e6 <__smakebuf_r+0x46>
 800f5d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f5d6:	059a      	lsls	r2, r3, #22
 800f5d8:	d4ee      	bmi.n	800f5b8 <__smakebuf_r+0x18>
 800f5da:	f023 0303 	bic.w	r3, r3, #3
 800f5de:	f043 0302 	orr.w	r3, r3, #2
 800f5e2:	81a3      	strh	r3, [r4, #12]
 800f5e4:	e7e2      	b.n	800f5ac <__smakebuf_r+0xc>
 800f5e6:	89a3      	ldrh	r3, [r4, #12]
 800f5e8:	6020      	str	r0, [r4, #0]
 800f5ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f5ee:	81a3      	strh	r3, [r4, #12]
 800f5f0:	9b01      	ldr	r3, [sp, #4]
 800f5f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f5f6:	b15b      	cbz	r3, 800f610 <__smakebuf_r+0x70>
 800f5f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f5fc:	4630      	mov	r0, r6
 800f5fe:	f000 f8dd 	bl	800f7bc <_isatty_r>
 800f602:	b128      	cbz	r0, 800f610 <__smakebuf_r+0x70>
 800f604:	89a3      	ldrh	r3, [r4, #12]
 800f606:	f023 0303 	bic.w	r3, r3, #3
 800f60a:	f043 0301 	orr.w	r3, r3, #1
 800f60e:	81a3      	strh	r3, [r4, #12]
 800f610:	89a3      	ldrh	r3, [r4, #12]
 800f612:	431d      	orrs	r5, r3
 800f614:	81a5      	strh	r5, [r4, #12]
 800f616:	e7cf      	b.n	800f5b8 <__smakebuf_r+0x18>

0800f618 <__swbuf_r>:
 800f618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f61a:	460e      	mov	r6, r1
 800f61c:	4614      	mov	r4, r2
 800f61e:	4605      	mov	r5, r0
 800f620:	b118      	cbz	r0, 800f62a <__swbuf_r+0x12>
 800f622:	6a03      	ldr	r3, [r0, #32]
 800f624:	b90b      	cbnz	r3, 800f62a <__swbuf_r+0x12>
 800f626:	f7fc ff9b 	bl	800c560 <__sinit>
 800f62a:	69a3      	ldr	r3, [r4, #24]
 800f62c:	60a3      	str	r3, [r4, #8]
 800f62e:	89a3      	ldrh	r3, [r4, #12]
 800f630:	071a      	lsls	r2, r3, #28
 800f632:	d501      	bpl.n	800f638 <__swbuf_r+0x20>
 800f634:	6923      	ldr	r3, [r4, #16]
 800f636:	b943      	cbnz	r3, 800f64a <__swbuf_r+0x32>
 800f638:	4621      	mov	r1, r4
 800f63a:	4628      	mov	r0, r5
 800f63c:	f000 f82a 	bl	800f694 <__swsetup_r>
 800f640:	b118      	cbz	r0, 800f64a <__swbuf_r+0x32>
 800f642:	f04f 37ff 	mov.w	r7, #4294967295
 800f646:	4638      	mov	r0, r7
 800f648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f64a:	6823      	ldr	r3, [r4, #0]
 800f64c:	6922      	ldr	r2, [r4, #16]
 800f64e:	1a98      	subs	r0, r3, r2
 800f650:	6963      	ldr	r3, [r4, #20]
 800f652:	b2f6      	uxtb	r6, r6
 800f654:	4283      	cmp	r3, r0
 800f656:	4637      	mov	r7, r6
 800f658:	dc05      	bgt.n	800f666 <__swbuf_r+0x4e>
 800f65a:	4621      	mov	r1, r4
 800f65c:	4628      	mov	r0, r5
 800f65e:	f7ff ff3f 	bl	800f4e0 <_fflush_r>
 800f662:	2800      	cmp	r0, #0
 800f664:	d1ed      	bne.n	800f642 <__swbuf_r+0x2a>
 800f666:	68a3      	ldr	r3, [r4, #8]
 800f668:	3b01      	subs	r3, #1
 800f66a:	60a3      	str	r3, [r4, #8]
 800f66c:	6823      	ldr	r3, [r4, #0]
 800f66e:	1c5a      	adds	r2, r3, #1
 800f670:	6022      	str	r2, [r4, #0]
 800f672:	701e      	strb	r6, [r3, #0]
 800f674:	6962      	ldr	r2, [r4, #20]
 800f676:	1c43      	adds	r3, r0, #1
 800f678:	429a      	cmp	r2, r3
 800f67a:	d004      	beq.n	800f686 <__swbuf_r+0x6e>
 800f67c:	89a3      	ldrh	r3, [r4, #12]
 800f67e:	07db      	lsls	r3, r3, #31
 800f680:	d5e1      	bpl.n	800f646 <__swbuf_r+0x2e>
 800f682:	2e0a      	cmp	r6, #10
 800f684:	d1df      	bne.n	800f646 <__swbuf_r+0x2e>
 800f686:	4621      	mov	r1, r4
 800f688:	4628      	mov	r0, r5
 800f68a:	f7ff ff29 	bl	800f4e0 <_fflush_r>
 800f68e:	2800      	cmp	r0, #0
 800f690:	d0d9      	beq.n	800f646 <__swbuf_r+0x2e>
 800f692:	e7d6      	b.n	800f642 <__swbuf_r+0x2a>

0800f694 <__swsetup_r>:
 800f694:	b538      	push	{r3, r4, r5, lr}
 800f696:	4b29      	ldr	r3, [pc, #164]	@ (800f73c <__swsetup_r+0xa8>)
 800f698:	4605      	mov	r5, r0
 800f69a:	6818      	ldr	r0, [r3, #0]
 800f69c:	460c      	mov	r4, r1
 800f69e:	b118      	cbz	r0, 800f6a8 <__swsetup_r+0x14>
 800f6a0:	6a03      	ldr	r3, [r0, #32]
 800f6a2:	b90b      	cbnz	r3, 800f6a8 <__swsetup_r+0x14>
 800f6a4:	f7fc ff5c 	bl	800c560 <__sinit>
 800f6a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f6ac:	0719      	lsls	r1, r3, #28
 800f6ae:	d422      	bmi.n	800f6f6 <__swsetup_r+0x62>
 800f6b0:	06da      	lsls	r2, r3, #27
 800f6b2:	d407      	bmi.n	800f6c4 <__swsetup_r+0x30>
 800f6b4:	2209      	movs	r2, #9
 800f6b6:	602a      	str	r2, [r5, #0]
 800f6b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f6bc:	81a3      	strh	r3, [r4, #12]
 800f6be:	f04f 30ff 	mov.w	r0, #4294967295
 800f6c2:	e033      	b.n	800f72c <__swsetup_r+0x98>
 800f6c4:	0758      	lsls	r0, r3, #29
 800f6c6:	d512      	bpl.n	800f6ee <__swsetup_r+0x5a>
 800f6c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f6ca:	b141      	cbz	r1, 800f6de <__swsetup_r+0x4a>
 800f6cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f6d0:	4299      	cmp	r1, r3
 800f6d2:	d002      	beq.n	800f6da <__swsetup_r+0x46>
 800f6d4:	4628      	mov	r0, r5
 800f6d6:	f7fe f833 	bl	800d740 <_free_r>
 800f6da:	2300      	movs	r3, #0
 800f6dc:	6363      	str	r3, [r4, #52]	@ 0x34
 800f6de:	89a3      	ldrh	r3, [r4, #12]
 800f6e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f6e4:	81a3      	strh	r3, [r4, #12]
 800f6e6:	2300      	movs	r3, #0
 800f6e8:	6063      	str	r3, [r4, #4]
 800f6ea:	6923      	ldr	r3, [r4, #16]
 800f6ec:	6023      	str	r3, [r4, #0]
 800f6ee:	89a3      	ldrh	r3, [r4, #12]
 800f6f0:	f043 0308 	orr.w	r3, r3, #8
 800f6f4:	81a3      	strh	r3, [r4, #12]
 800f6f6:	6923      	ldr	r3, [r4, #16]
 800f6f8:	b94b      	cbnz	r3, 800f70e <__swsetup_r+0x7a>
 800f6fa:	89a3      	ldrh	r3, [r4, #12]
 800f6fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f700:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f704:	d003      	beq.n	800f70e <__swsetup_r+0x7a>
 800f706:	4621      	mov	r1, r4
 800f708:	4628      	mov	r0, r5
 800f70a:	f7ff ff49 	bl	800f5a0 <__smakebuf_r>
 800f70e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f712:	f013 0201 	ands.w	r2, r3, #1
 800f716:	d00a      	beq.n	800f72e <__swsetup_r+0x9a>
 800f718:	2200      	movs	r2, #0
 800f71a:	60a2      	str	r2, [r4, #8]
 800f71c:	6962      	ldr	r2, [r4, #20]
 800f71e:	4252      	negs	r2, r2
 800f720:	61a2      	str	r2, [r4, #24]
 800f722:	6922      	ldr	r2, [r4, #16]
 800f724:	b942      	cbnz	r2, 800f738 <__swsetup_r+0xa4>
 800f726:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f72a:	d1c5      	bne.n	800f6b8 <__swsetup_r+0x24>
 800f72c:	bd38      	pop	{r3, r4, r5, pc}
 800f72e:	0799      	lsls	r1, r3, #30
 800f730:	bf58      	it	pl
 800f732:	6962      	ldrpl	r2, [r4, #20]
 800f734:	60a2      	str	r2, [r4, #8]
 800f736:	e7f4      	b.n	800f722 <__swsetup_r+0x8e>
 800f738:	2000      	movs	r0, #0
 800f73a:	e7f7      	b.n	800f72c <__swsetup_r+0x98>
 800f73c:	20000048 	.word	0x20000048

0800f740 <memmove>:
 800f740:	4288      	cmp	r0, r1
 800f742:	b510      	push	{r4, lr}
 800f744:	eb01 0402 	add.w	r4, r1, r2
 800f748:	d902      	bls.n	800f750 <memmove+0x10>
 800f74a:	4284      	cmp	r4, r0
 800f74c:	4623      	mov	r3, r4
 800f74e:	d807      	bhi.n	800f760 <memmove+0x20>
 800f750:	1e43      	subs	r3, r0, #1
 800f752:	42a1      	cmp	r1, r4
 800f754:	d008      	beq.n	800f768 <memmove+0x28>
 800f756:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f75a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f75e:	e7f8      	b.n	800f752 <memmove+0x12>
 800f760:	4402      	add	r2, r0
 800f762:	4601      	mov	r1, r0
 800f764:	428a      	cmp	r2, r1
 800f766:	d100      	bne.n	800f76a <memmove+0x2a>
 800f768:	bd10      	pop	{r4, pc}
 800f76a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f76e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f772:	e7f7      	b.n	800f764 <memmove+0x24>

0800f774 <strncmp>:
 800f774:	b510      	push	{r4, lr}
 800f776:	b16a      	cbz	r2, 800f794 <strncmp+0x20>
 800f778:	3901      	subs	r1, #1
 800f77a:	1884      	adds	r4, r0, r2
 800f77c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f780:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800f784:	429a      	cmp	r2, r3
 800f786:	d103      	bne.n	800f790 <strncmp+0x1c>
 800f788:	42a0      	cmp	r0, r4
 800f78a:	d001      	beq.n	800f790 <strncmp+0x1c>
 800f78c:	2a00      	cmp	r2, #0
 800f78e:	d1f5      	bne.n	800f77c <strncmp+0x8>
 800f790:	1ad0      	subs	r0, r2, r3
 800f792:	bd10      	pop	{r4, pc}
 800f794:	4610      	mov	r0, r2
 800f796:	e7fc      	b.n	800f792 <strncmp+0x1e>

0800f798 <_fstat_r>:
 800f798:	b538      	push	{r3, r4, r5, lr}
 800f79a:	4d07      	ldr	r5, [pc, #28]	@ (800f7b8 <_fstat_r+0x20>)
 800f79c:	2300      	movs	r3, #0
 800f79e:	4604      	mov	r4, r0
 800f7a0:	4608      	mov	r0, r1
 800f7a2:	4611      	mov	r1, r2
 800f7a4:	602b      	str	r3, [r5, #0]
 800f7a6:	f7f4 fdbb 	bl	8004320 <_fstat>
 800f7aa:	1c43      	adds	r3, r0, #1
 800f7ac:	d102      	bne.n	800f7b4 <_fstat_r+0x1c>
 800f7ae:	682b      	ldr	r3, [r5, #0]
 800f7b0:	b103      	cbz	r3, 800f7b4 <_fstat_r+0x1c>
 800f7b2:	6023      	str	r3, [r4, #0]
 800f7b4:	bd38      	pop	{r3, r4, r5, pc}
 800f7b6:	bf00      	nop
 800f7b8:	200011a8 	.word	0x200011a8

0800f7bc <_isatty_r>:
 800f7bc:	b538      	push	{r3, r4, r5, lr}
 800f7be:	4d06      	ldr	r5, [pc, #24]	@ (800f7d8 <_isatty_r+0x1c>)
 800f7c0:	2300      	movs	r3, #0
 800f7c2:	4604      	mov	r4, r0
 800f7c4:	4608      	mov	r0, r1
 800f7c6:	602b      	str	r3, [r5, #0]
 800f7c8:	f7f4 fdba 	bl	8004340 <_isatty>
 800f7cc:	1c43      	adds	r3, r0, #1
 800f7ce:	d102      	bne.n	800f7d6 <_isatty_r+0x1a>
 800f7d0:	682b      	ldr	r3, [r5, #0]
 800f7d2:	b103      	cbz	r3, 800f7d6 <_isatty_r+0x1a>
 800f7d4:	6023      	str	r3, [r4, #0]
 800f7d6:	bd38      	pop	{r3, r4, r5, pc}
 800f7d8:	200011a8 	.word	0x200011a8

0800f7dc <_sbrk_r>:
 800f7dc:	b538      	push	{r3, r4, r5, lr}
 800f7de:	4d06      	ldr	r5, [pc, #24]	@ (800f7f8 <_sbrk_r+0x1c>)
 800f7e0:	2300      	movs	r3, #0
 800f7e2:	4604      	mov	r4, r0
 800f7e4:	4608      	mov	r0, r1
 800f7e6:	602b      	str	r3, [r5, #0]
 800f7e8:	f7f4 fdc2 	bl	8004370 <_sbrk>
 800f7ec:	1c43      	adds	r3, r0, #1
 800f7ee:	d102      	bne.n	800f7f6 <_sbrk_r+0x1a>
 800f7f0:	682b      	ldr	r3, [r5, #0]
 800f7f2:	b103      	cbz	r3, 800f7f6 <_sbrk_r+0x1a>
 800f7f4:	6023      	str	r3, [r4, #0]
 800f7f6:	bd38      	pop	{r3, r4, r5, pc}
 800f7f8:	200011a8 	.word	0x200011a8

0800f7fc <memcpy>:
 800f7fc:	440a      	add	r2, r1
 800f7fe:	4291      	cmp	r1, r2
 800f800:	f100 33ff 	add.w	r3, r0, #4294967295
 800f804:	d100      	bne.n	800f808 <memcpy+0xc>
 800f806:	4770      	bx	lr
 800f808:	b510      	push	{r4, lr}
 800f80a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f80e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f812:	4291      	cmp	r1, r2
 800f814:	d1f9      	bne.n	800f80a <memcpy+0xe>
 800f816:	bd10      	pop	{r4, pc}

0800f818 <nan>:
 800f818:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800f820 <nan+0x8>
 800f81c:	4770      	bx	lr
 800f81e:	bf00      	nop
 800f820:	00000000 	.word	0x00000000
 800f824:	7ff80000 	.word	0x7ff80000

0800f828 <abort>:
 800f828:	b508      	push	{r3, lr}
 800f82a:	2006      	movs	r0, #6
 800f82c:	f000 fbc4 	bl	800ffb8 <raise>
 800f830:	2001      	movs	r0, #1
 800f832:	f7f4 fd41 	bl	80042b8 <_exit>

0800f836 <_calloc_r>:
 800f836:	b570      	push	{r4, r5, r6, lr}
 800f838:	fba1 5402 	umull	r5, r4, r1, r2
 800f83c:	b934      	cbnz	r4, 800f84c <_calloc_r+0x16>
 800f83e:	4629      	mov	r1, r5
 800f840:	f7fd fff2 	bl	800d828 <_malloc_r>
 800f844:	4606      	mov	r6, r0
 800f846:	b928      	cbnz	r0, 800f854 <_calloc_r+0x1e>
 800f848:	4630      	mov	r0, r6
 800f84a:	bd70      	pop	{r4, r5, r6, pc}
 800f84c:	220c      	movs	r2, #12
 800f84e:	6002      	str	r2, [r0, #0]
 800f850:	2600      	movs	r6, #0
 800f852:	e7f9      	b.n	800f848 <_calloc_r+0x12>
 800f854:	462a      	mov	r2, r5
 800f856:	4621      	mov	r1, r4
 800f858:	f7fd f819 	bl	800c88e <memset>
 800f85c:	e7f4      	b.n	800f848 <_calloc_r+0x12>

0800f85e <rshift>:
 800f85e:	6903      	ldr	r3, [r0, #16]
 800f860:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f864:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f868:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f86c:	f100 0414 	add.w	r4, r0, #20
 800f870:	dd45      	ble.n	800f8fe <rshift+0xa0>
 800f872:	f011 011f 	ands.w	r1, r1, #31
 800f876:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f87a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f87e:	d10c      	bne.n	800f89a <rshift+0x3c>
 800f880:	f100 0710 	add.w	r7, r0, #16
 800f884:	4629      	mov	r1, r5
 800f886:	42b1      	cmp	r1, r6
 800f888:	d334      	bcc.n	800f8f4 <rshift+0x96>
 800f88a:	1a9b      	subs	r3, r3, r2
 800f88c:	009b      	lsls	r3, r3, #2
 800f88e:	1eea      	subs	r2, r5, #3
 800f890:	4296      	cmp	r6, r2
 800f892:	bf38      	it	cc
 800f894:	2300      	movcc	r3, #0
 800f896:	4423      	add	r3, r4
 800f898:	e015      	b.n	800f8c6 <rshift+0x68>
 800f89a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800f89e:	f1c1 0820 	rsb	r8, r1, #32
 800f8a2:	40cf      	lsrs	r7, r1
 800f8a4:	f105 0e04 	add.w	lr, r5, #4
 800f8a8:	46a1      	mov	r9, r4
 800f8aa:	4576      	cmp	r6, lr
 800f8ac:	46f4      	mov	ip, lr
 800f8ae:	d815      	bhi.n	800f8dc <rshift+0x7e>
 800f8b0:	1a9a      	subs	r2, r3, r2
 800f8b2:	0092      	lsls	r2, r2, #2
 800f8b4:	3a04      	subs	r2, #4
 800f8b6:	3501      	adds	r5, #1
 800f8b8:	42ae      	cmp	r6, r5
 800f8ba:	bf38      	it	cc
 800f8bc:	2200      	movcc	r2, #0
 800f8be:	18a3      	adds	r3, r4, r2
 800f8c0:	50a7      	str	r7, [r4, r2]
 800f8c2:	b107      	cbz	r7, 800f8c6 <rshift+0x68>
 800f8c4:	3304      	adds	r3, #4
 800f8c6:	1b1a      	subs	r2, r3, r4
 800f8c8:	42a3      	cmp	r3, r4
 800f8ca:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f8ce:	bf08      	it	eq
 800f8d0:	2300      	moveq	r3, #0
 800f8d2:	6102      	str	r2, [r0, #16]
 800f8d4:	bf08      	it	eq
 800f8d6:	6143      	streq	r3, [r0, #20]
 800f8d8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f8dc:	f8dc c000 	ldr.w	ip, [ip]
 800f8e0:	fa0c fc08 	lsl.w	ip, ip, r8
 800f8e4:	ea4c 0707 	orr.w	r7, ip, r7
 800f8e8:	f849 7b04 	str.w	r7, [r9], #4
 800f8ec:	f85e 7b04 	ldr.w	r7, [lr], #4
 800f8f0:	40cf      	lsrs	r7, r1
 800f8f2:	e7da      	b.n	800f8aa <rshift+0x4c>
 800f8f4:	f851 cb04 	ldr.w	ip, [r1], #4
 800f8f8:	f847 cf04 	str.w	ip, [r7, #4]!
 800f8fc:	e7c3      	b.n	800f886 <rshift+0x28>
 800f8fe:	4623      	mov	r3, r4
 800f900:	e7e1      	b.n	800f8c6 <rshift+0x68>

0800f902 <__hexdig_fun>:
 800f902:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800f906:	2b09      	cmp	r3, #9
 800f908:	d802      	bhi.n	800f910 <__hexdig_fun+0xe>
 800f90a:	3820      	subs	r0, #32
 800f90c:	b2c0      	uxtb	r0, r0
 800f90e:	4770      	bx	lr
 800f910:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800f914:	2b05      	cmp	r3, #5
 800f916:	d801      	bhi.n	800f91c <__hexdig_fun+0x1a>
 800f918:	3847      	subs	r0, #71	@ 0x47
 800f91a:	e7f7      	b.n	800f90c <__hexdig_fun+0xa>
 800f91c:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800f920:	2b05      	cmp	r3, #5
 800f922:	d801      	bhi.n	800f928 <__hexdig_fun+0x26>
 800f924:	3827      	subs	r0, #39	@ 0x27
 800f926:	e7f1      	b.n	800f90c <__hexdig_fun+0xa>
 800f928:	2000      	movs	r0, #0
 800f92a:	4770      	bx	lr

0800f92c <__gethex>:
 800f92c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f930:	b085      	sub	sp, #20
 800f932:	468a      	mov	sl, r1
 800f934:	9302      	str	r3, [sp, #8]
 800f936:	680b      	ldr	r3, [r1, #0]
 800f938:	9001      	str	r0, [sp, #4]
 800f93a:	4690      	mov	r8, r2
 800f93c:	1c9c      	adds	r4, r3, #2
 800f93e:	46a1      	mov	r9, r4
 800f940:	f814 0b01 	ldrb.w	r0, [r4], #1
 800f944:	2830      	cmp	r0, #48	@ 0x30
 800f946:	d0fa      	beq.n	800f93e <__gethex+0x12>
 800f948:	eba9 0303 	sub.w	r3, r9, r3
 800f94c:	f1a3 0b02 	sub.w	fp, r3, #2
 800f950:	f7ff ffd7 	bl	800f902 <__hexdig_fun>
 800f954:	4605      	mov	r5, r0
 800f956:	2800      	cmp	r0, #0
 800f958:	d168      	bne.n	800fa2c <__gethex+0x100>
 800f95a:	49a0      	ldr	r1, [pc, #640]	@ (800fbdc <__gethex+0x2b0>)
 800f95c:	2201      	movs	r2, #1
 800f95e:	4648      	mov	r0, r9
 800f960:	f7ff ff08 	bl	800f774 <strncmp>
 800f964:	4607      	mov	r7, r0
 800f966:	2800      	cmp	r0, #0
 800f968:	d167      	bne.n	800fa3a <__gethex+0x10e>
 800f96a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800f96e:	4626      	mov	r6, r4
 800f970:	f7ff ffc7 	bl	800f902 <__hexdig_fun>
 800f974:	2800      	cmp	r0, #0
 800f976:	d062      	beq.n	800fa3e <__gethex+0x112>
 800f978:	4623      	mov	r3, r4
 800f97a:	7818      	ldrb	r0, [r3, #0]
 800f97c:	2830      	cmp	r0, #48	@ 0x30
 800f97e:	4699      	mov	r9, r3
 800f980:	f103 0301 	add.w	r3, r3, #1
 800f984:	d0f9      	beq.n	800f97a <__gethex+0x4e>
 800f986:	f7ff ffbc 	bl	800f902 <__hexdig_fun>
 800f98a:	fab0 f580 	clz	r5, r0
 800f98e:	096d      	lsrs	r5, r5, #5
 800f990:	f04f 0b01 	mov.w	fp, #1
 800f994:	464a      	mov	r2, r9
 800f996:	4616      	mov	r6, r2
 800f998:	3201      	adds	r2, #1
 800f99a:	7830      	ldrb	r0, [r6, #0]
 800f99c:	f7ff ffb1 	bl	800f902 <__hexdig_fun>
 800f9a0:	2800      	cmp	r0, #0
 800f9a2:	d1f8      	bne.n	800f996 <__gethex+0x6a>
 800f9a4:	498d      	ldr	r1, [pc, #564]	@ (800fbdc <__gethex+0x2b0>)
 800f9a6:	2201      	movs	r2, #1
 800f9a8:	4630      	mov	r0, r6
 800f9aa:	f7ff fee3 	bl	800f774 <strncmp>
 800f9ae:	2800      	cmp	r0, #0
 800f9b0:	d13f      	bne.n	800fa32 <__gethex+0x106>
 800f9b2:	b944      	cbnz	r4, 800f9c6 <__gethex+0x9a>
 800f9b4:	1c74      	adds	r4, r6, #1
 800f9b6:	4622      	mov	r2, r4
 800f9b8:	4616      	mov	r6, r2
 800f9ba:	3201      	adds	r2, #1
 800f9bc:	7830      	ldrb	r0, [r6, #0]
 800f9be:	f7ff ffa0 	bl	800f902 <__hexdig_fun>
 800f9c2:	2800      	cmp	r0, #0
 800f9c4:	d1f8      	bne.n	800f9b8 <__gethex+0x8c>
 800f9c6:	1ba4      	subs	r4, r4, r6
 800f9c8:	00a7      	lsls	r7, r4, #2
 800f9ca:	7833      	ldrb	r3, [r6, #0]
 800f9cc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800f9d0:	2b50      	cmp	r3, #80	@ 0x50
 800f9d2:	d13e      	bne.n	800fa52 <__gethex+0x126>
 800f9d4:	7873      	ldrb	r3, [r6, #1]
 800f9d6:	2b2b      	cmp	r3, #43	@ 0x2b
 800f9d8:	d033      	beq.n	800fa42 <__gethex+0x116>
 800f9da:	2b2d      	cmp	r3, #45	@ 0x2d
 800f9dc:	d034      	beq.n	800fa48 <__gethex+0x11c>
 800f9de:	1c71      	adds	r1, r6, #1
 800f9e0:	2400      	movs	r4, #0
 800f9e2:	7808      	ldrb	r0, [r1, #0]
 800f9e4:	f7ff ff8d 	bl	800f902 <__hexdig_fun>
 800f9e8:	1e43      	subs	r3, r0, #1
 800f9ea:	b2db      	uxtb	r3, r3
 800f9ec:	2b18      	cmp	r3, #24
 800f9ee:	d830      	bhi.n	800fa52 <__gethex+0x126>
 800f9f0:	f1a0 0210 	sub.w	r2, r0, #16
 800f9f4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f9f8:	f7ff ff83 	bl	800f902 <__hexdig_fun>
 800f9fc:	f100 3cff 	add.w	ip, r0, #4294967295
 800fa00:	fa5f fc8c 	uxtb.w	ip, ip
 800fa04:	f1bc 0f18 	cmp.w	ip, #24
 800fa08:	f04f 030a 	mov.w	r3, #10
 800fa0c:	d91e      	bls.n	800fa4c <__gethex+0x120>
 800fa0e:	b104      	cbz	r4, 800fa12 <__gethex+0xe6>
 800fa10:	4252      	negs	r2, r2
 800fa12:	4417      	add	r7, r2
 800fa14:	f8ca 1000 	str.w	r1, [sl]
 800fa18:	b1ed      	cbz	r5, 800fa56 <__gethex+0x12a>
 800fa1a:	f1bb 0f00 	cmp.w	fp, #0
 800fa1e:	bf0c      	ite	eq
 800fa20:	2506      	moveq	r5, #6
 800fa22:	2500      	movne	r5, #0
 800fa24:	4628      	mov	r0, r5
 800fa26:	b005      	add	sp, #20
 800fa28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa2c:	2500      	movs	r5, #0
 800fa2e:	462c      	mov	r4, r5
 800fa30:	e7b0      	b.n	800f994 <__gethex+0x68>
 800fa32:	2c00      	cmp	r4, #0
 800fa34:	d1c7      	bne.n	800f9c6 <__gethex+0x9a>
 800fa36:	4627      	mov	r7, r4
 800fa38:	e7c7      	b.n	800f9ca <__gethex+0x9e>
 800fa3a:	464e      	mov	r6, r9
 800fa3c:	462f      	mov	r7, r5
 800fa3e:	2501      	movs	r5, #1
 800fa40:	e7c3      	b.n	800f9ca <__gethex+0x9e>
 800fa42:	2400      	movs	r4, #0
 800fa44:	1cb1      	adds	r1, r6, #2
 800fa46:	e7cc      	b.n	800f9e2 <__gethex+0xb6>
 800fa48:	2401      	movs	r4, #1
 800fa4a:	e7fb      	b.n	800fa44 <__gethex+0x118>
 800fa4c:	fb03 0002 	mla	r0, r3, r2, r0
 800fa50:	e7ce      	b.n	800f9f0 <__gethex+0xc4>
 800fa52:	4631      	mov	r1, r6
 800fa54:	e7de      	b.n	800fa14 <__gethex+0xe8>
 800fa56:	eba6 0309 	sub.w	r3, r6, r9
 800fa5a:	3b01      	subs	r3, #1
 800fa5c:	4629      	mov	r1, r5
 800fa5e:	2b07      	cmp	r3, #7
 800fa60:	dc0a      	bgt.n	800fa78 <__gethex+0x14c>
 800fa62:	9801      	ldr	r0, [sp, #4]
 800fa64:	f7fd ff6c 	bl	800d940 <_Balloc>
 800fa68:	4604      	mov	r4, r0
 800fa6a:	b940      	cbnz	r0, 800fa7e <__gethex+0x152>
 800fa6c:	4b5c      	ldr	r3, [pc, #368]	@ (800fbe0 <__gethex+0x2b4>)
 800fa6e:	4602      	mov	r2, r0
 800fa70:	21e4      	movs	r1, #228	@ 0xe4
 800fa72:	485c      	ldr	r0, [pc, #368]	@ (800fbe4 <__gethex+0x2b8>)
 800fa74:	f7fc ffee 	bl	800ca54 <__assert_func>
 800fa78:	3101      	adds	r1, #1
 800fa7a:	105b      	asrs	r3, r3, #1
 800fa7c:	e7ef      	b.n	800fa5e <__gethex+0x132>
 800fa7e:	f100 0a14 	add.w	sl, r0, #20
 800fa82:	2300      	movs	r3, #0
 800fa84:	4655      	mov	r5, sl
 800fa86:	469b      	mov	fp, r3
 800fa88:	45b1      	cmp	r9, r6
 800fa8a:	d337      	bcc.n	800fafc <__gethex+0x1d0>
 800fa8c:	f845 bb04 	str.w	fp, [r5], #4
 800fa90:	eba5 050a 	sub.w	r5, r5, sl
 800fa94:	10ad      	asrs	r5, r5, #2
 800fa96:	6125      	str	r5, [r4, #16]
 800fa98:	4658      	mov	r0, fp
 800fa9a:	f7fe f843 	bl	800db24 <__hi0bits>
 800fa9e:	016d      	lsls	r5, r5, #5
 800faa0:	f8d8 6000 	ldr.w	r6, [r8]
 800faa4:	1a2d      	subs	r5, r5, r0
 800faa6:	42b5      	cmp	r5, r6
 800faa8:	dd54      	ble.n	800fb54 <__gethex+0x228>
 800faaa:	1bad      	subs	r5, r5, r6
 800faac:	4629      	mov	r1, r5
 800faae:	4620      	mov	r0, r4
 800fab0:	f7fe fbcf 	bl	800e252 <__any_on>
 800fab4:	4681      	mov	r9, r0
 800fab6:	b178      	cbz	r0, 800fad8 <__gethex+0x1ac>
 800fab8:	1e6b      	subs	r3, r5, #1
 800faba:	1159      	asrs	r1, r3, #5
 800fabc:	f003 021f 	and.w	r2, r3, #31
 800fac0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800fac4:	f04f 0901 	mov.w	r9, #1
 800fac8:	fa09 f202 	lsl.w	r2, r9, r2
 800facc:	420a      	tst	r2, r1
 800face:	d003      	beq.n	800fad8 <__gethex+0x1ac>
 800fad0:	454b      	cmp	r3, r9
 800fad2:	dc36      	bgt.n	800fb42 <__gethex+0x216>
 800fad4:	f04f 0902 	mov.w	r9, #2
 800fad8:	4629      	mov	r1, r5
 800fada:	4620      	mov	r0, r4
 800fadc:	f7ff febf 	bl	800f85e <rshift>
 800fae0:	442f      	add	r7, r5
 800fae2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fae6:	42bb      	cmp	r3, r7
 800fae8:	da42      	bge.n	800fb70 <__gethex+0x244>
 800faea:	9801      	ldr	r0, [sp, #4]
 800faec:	4621      	mov	r1, r4
 800faee:	f7fd ff67 	bl	800d9c0 <_Bfree>
 800faf2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800faf4:	2300      	movs	r3, #0
 800faf6:	6013      	str	r3, [r2, #0]
 800faf8:	25a3      	movs	r5, #163	@ 0xa3
 800fafa:	e793      	b.n	800fa24 <__gethex+0xf8>
 800fafc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800fb00:	2a2e      	cmp	r2, #46	@ 0x2e
 800fb02:	d012      	beq.n	800fb2a <__gethex+0x1fe>
 800fb04:	2b20      	cmp	r3, #32
 800fb06:	d104      	bne.n	800fb12 <__gethex+0x1e6>
 800fb08:	f845 bb04 	str.w	fp, [r5], #4
 800fb0c:	f04f 0b00 	mov.w	fp, #0
 800fb10:	465b      	mov	r3, fp
 800fb12:	7830      	ldrb	r0, [r6, #0]
 800fb14:	9303      	str	r3, [sp, #12]
 800fb16:	f7ff fef4 	bl	800f902 <__hexdig_fun>
 800fb1a:	9b03      	ldr	r3, [sp, #12]
 800fb1c:	f000 000f 	and.w	r0, r0, #15
 800fb20:	4098      	lsls	r0, r3
 800fb22:	ea4b 0b00 	orr.w	fp, fp, r0
 800fb26:	3304      	adds	r3, #4
 800fb28:	e7ae      	b.n	800fa88 <__gethex+0x15c>
 800fb2a:	45b1      	cmp	r9, r6
 800fb2c:	d8ea      	bhi.n	800fb04 <__gethex+0x1d8>
 800fb2e:	492b      	ldr	r1, [pc, #172]	@ (800fbdc <__gethex+0x2b0>)
 800fb30:	9303      	str	r3, [sp, #12]
 800fb32:	2201      	movs	r2, #1
 800fb34:	4630      	mov	r0, r6
 800fb36:	f7ff fe1d 	bl	800f774 <strncmp>
 800fb3a:	9b03      	ldr	r3, [sp, #12]
 800fb3c:	2800      	cmp	r0, #0
 800fb3e:	d1e1      	bne.n	800fb04 <__gethex+0x1d8>
 800fb40:	e7a2      	b.n	800fa88 <__gethex+0x15c>
 800fb42:	1ea9      	subs	r1, r5, #2
 800fb44:	4620      	mov	r0, r4
 800fb46:	f7fe fb84 	bl	800e252 <__any_on>
 800fb4a:	2800      	cmp	r0, #0
 800fb4c:	d0c2      	beq.n	800fad4 <__gethex+0x1a8>
 800fb4e:	f04f 0903 	mov.w	r9, #3
 800fb52:	e7c1      	b.n	800fad8 <__gethex+0x1ac>
 800fb54:	da09      	bge.n	800fb6a <__gethex+0x23e>
 800fb56:	1b75      	subs	r5, r6, r5
 800fb58:	4621      	mov	r1, r4
 800fb5a:	9801      	ldr	r0, [sp, #4]
 800fb5c:	462a      	mov	r2, r5
 800fb5e:	f7fe f93f 	bl	800dde0 <__lshift>
 800fb62:	1b7f      	subs	r7, r7, r5
 800fb64:	4604      	mov	r4, r0
 800fb66:	f100 0a14 	add.w	sl, r0, #20
 800fb6a:	f04f 0900 	mov.w	r9, #0
 800fb6e:	e7b8      	b.n	800fae2 <__gethex+0x1b6>
 800fb70:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800fb74:	42bd      	cmp	r5, r7
 800fb76:	dd6f      	ble.n	800fc58 <__gethex+0x32c>
 800fb78:	1bed      	subs	r5, r5, r7
 800fb7a:	42ae      	cmp	r6, r5
 800fb7c:	dc34      	bgt.n	800fbe8 <__gethex+0x2bc>
 800fb7e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fb82:	2b02      	cmp	r3, #2
 800fb84:	d022      	beq.n	800fbcc <__gethex+0x2a0>
 800fb86:	2b03      	cmp	r3, #3
 800fb88:	d024      	beq.n	800fbd4 <__gethex+0x2a8>
 800fb8a:	2b01      	cmp	r3, #1
 800fb8c:	d115      	bne.n	800fbba <__gethex+0x28e>
 800fb8e:	42ae      	cmp	r6, r5
 800fb90:	d113      	bne.n	800fbba <__gethex+0x28e>
 800fb92:	2e01      	cmp	r6, #1
 800fb94:	d10b      	bne.n	800fbae <__gethex+0x282>
 800fb96:	9a02      	ldr	r2, [sp, #8]
 800fb98:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fb9c:	6013      	str	r3, [r2, #0]
 800fb9e:	2301      	movs	r3, #1
 800fba0:	6123      	str	r3, [r4, #16]
 800fba2:	f8ca 3000 	str.w	r3, [sl]
 800fba6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fba8:	2562      	movs	r5, #98	@ 0x62
 800fbaa:	601c      	str	r4, [r3, #0]
 800fbac:	e73a      	b.n	800fa24 <__gethex+0xf8>
 800fbae:	1e71      	subs	r1, r6, #1
 800fbb0:	4620      	mov	r0, r4
 800fbb2:	f7fe fb4e 	bl	800e252 <__any_on>
 800fbb6:	2800      	cmp	r0, #0
 800fbb8:	d1ed      	bne.n	800fb96 <__gethex+0x26a>
 800fbba:	9801      	ldr	r0, [sp, #4]
 800fbbc:	4621      	mov	r1, r4
 800fbbe:	f7fd feff 	bl	800d9c0 <_Bfree>
 800fbc2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fbc4:	2300      	movs	r3, #0
 800fbc6:	6013      	str	r3, [r2, #0]
 800fbc8:	2550      	movs	r5, #80	@ 0x50
 800fbca:	e72b      	b.n	800fa24 <__gethex+0xf8>
 800fbcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d1f3      	bne.n	800fbba <__gethex+0x28e>
 800fbd2:	e7e0      	b.n	800fb96 <__gethex+0x26a>
 800fbd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d1dd      	bne.n	800fb96 <__gethex+0x26a>
 800fbda:	e7ee      	b.n	800fbba <__gethex+0x28e>
 800fbdc:	08011ed2 	.word	0x08011ed2
 800fbe0:	08011e68 	.word	0x08011e68
 800fbe4:	08011eed 	.word	0x08011eed
 800fbe8:	1e6f      	subs	r7, r5, #1
 800fbea:	f1b9 0f00 	cmp.w	r9, #0
 800fbee:	d130      	bne.n	800fc52 <__gethex+0x326>
 800fbf0:	b127      	cbz	r7, 800fbfc <__gethex+0x2d0>
 800fbf2:	4639      	mov	r1, r7
 800fbf4:	4620      	mov	r0, r4
 800fbf6:	f7fe fb2c 	bl	800e252 <__any_on>
 800fbfa:	4681      	mov	r9, r0
 800fbfc:	117a      	asrs	r2, r7, #5
 800fbfe:	2301      	movs	r3, #1
 800fc00:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800fc04:	f007 071f 	and.w	r7, r7, #31
 800fc08:	40bb      	lsls	r3, r7
 800fc0a:	4213      	tst	r3, r2
 800fc0c:	4629      	mov	r1, r5
 800fc0e:	4620      	mov	r0, r4
 800fc10:	bf18      	it	ne
 800fc12:	f049 0902 	orrne.w	r9, r9, #2
 800fc16:	f7ff fe22 	bl	800f85e <rshift>
 800fc1a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800fc1e:	1b76      	subs	r6, r6, r5
 800fc20:	2502      	movs	r5, #2
 800fc22:	f1b9 0f00 	cmp.w	r9, #0
 800fc26:	d047      	beq.n	800fcb8 <__gethex+0x38c>
 800fc28:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fc2c:	2b02      	cmp	r3, #2
 800fc2e:	d015      	beq.n	800fc5c <__gethex+0x330>
 800fc30:	2b03      	cmp	r3, #3
 800fc32:	d017      	beq.n	800fc64 <__gethex+0x338>
 800fc34:	2b01      	cmp	r3, #1
 800fc36:	d109      	bne.n	800fc4c <__gethex+0x320>
 800fc38:	f019 0f02 	tst.w	r9, #2
 800fc3c:	d006      	beq.n	800fc4c <__gethex+0x320>
 800fc3e:	f8da 3000 	ldr.w	r3, [sl]
 800fc42:	ea49 0903 	orr.w	r9, r9, r3
 800fc46:	f019 0f01 	tst.w	r9, #1
 800fc4a:	d10e      	bne.n	800fc6a <__gethex+0x33e>
 800fc4c:	f045 0510 	orr.w	r5, r5, #16
 800fc50:	e032      	b.n	800fcb8 <__gethex+0x38c>
 800fc52:	f04f 0901 	mov.w	r9, #1
 800fc56:	e7d1      	b.n	800fbfc <__gethex+0x2d0>
 800fc58:	2501      	movs	r5, #1
 800fc5a:	e7e2      	b.n	800fc22 <__gethex+0x2f6>
 800fc5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fc5e:	f1c3 0301 	rsb	r3, r3, #1
 800fc62:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fc64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d0f0      	beq.n	800fc4c <__gethex+0x320>
 800fc6a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800fc6e:	f104 0314 	add.w	r3, r4, #20
 800fc72:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800fc76:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800fc7a:	f04f 0c00 	mov.w	ip, #0
 800fc7e:	4618      	mov	r0, r3
 800fc80:	f853 2b04 	ldr.w	r2, [r3], #4
 800fc84:	f1b2 3fff 	cmp.w	r2, #4294967295
 800fc88:	d01b      	beq.n	800fcc2 <__gethex+0x396>
 800fc8a:	3201      	adds	r2, #1
 800fc8c:	6002      	str	r2, [r0, #0]
 800fc8e:	2d02      	cmp	r5, #2
 800fc90:	f104 0314 	add.w	r3, r4, #20
 800fc94:	d13c      	bne.n	800fd10 <__gethex+0x3e4>
 800fc96:	f8d8 2000 	ldr.w	r2, [r8]
 800fc9a:	3a01      	subs	r2, #1
 800fc9c:	42b2      	cmp	r2, r6
 800fc9e:	d109      	bne.n	800fcb4 <__gethex+0x388>
 800fca0:	1171      	asrs	r1, r6, #5
 800fca2:	2201      	movs	r2, #1
 800fca4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fca8:	f006 061f 	and.w	r6, r6, #31
 800fcac:	fa02 f606 	lsl.w	r6, r2, r6
 800fcb0:	421e      	tst	r6, r3
 800fcb2:	d13a      	bne.n	800fd2a <__gethex+0x3fe>
 800fcb4:	f045 0520 	orr.w	r5, r5, #32
 800fcb8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fcba:	601c      	str	r4, [r3, #0]
 800fcbc:	9b02      	ldr	r3, [sp, #8]
 800fcbe:	601f      	str	r7, [r3, #0]
 800fcc0:	e6b0      	b.n	800fa24 <__gethex+0xf8>
 800fcc2:	4299      	cmp	r1, r3
 800fcc4:	f843 cc04 	str.w	ip, [r3, #-4]
 800fcc8:	d8d9      	bhi.n	800fc7e <__gethex+0x352>
 800fcca:	68a3      	ldr	r3, [r4, #8]
 800fccc:	459b      	cmp	fp, r3
 800fcce:	db17      	blt.n	800fd00 <__gethex+0x3d4>
 800fcd0:	6861      	ldr	r1, [r4, #4]
 800fcd2:	9801      	ldr	r0, [sp, #4]
 800fcd4:	3101      	adds	r1, #1
 800fcd6:	f7fd fe33 	bl	800d940 <_Balloc>
 800fcda:	4681      	mov	r9, r0
 800fcdc:	b918      	cbnz	r0, 800fce6 <__gethex+0x3ba>
 800fcde:	4b1a      	ldr	r3, [pc, #104]	@ (800fd48 <__gethex+0x41c>)
 800fce0:	4602      	mov	r2, r0
 800fce2:	2184      	movs	r1, #132	@ 0x84
 800fce4:	e6c5      	b.n	800fa72 <__gethex+0x146>
 800fce6:	6922      	ldr	r2, [r4, #16]
 800fce8:	3202      	adds	r2, #2
 800fcea:	f104 010c 	add.w	r1, r4, #12
 800fcee:	0092      	lsls	r2, r2, #2
 800fcf0:	300c      	adds	r0, #12
 800fcf2:	f7ff fd83 	bl	800f7fc <memcpy>
 800fcf6:	4621      	mov	r1, r4
 800fcf8:	9801      	ldr	r0, [sp, #4]
 800fcfa:	f7fd fe61 	bl	800d9c0 <_Bfree>
 800fcfe:	464c      	mov	r4, r9
 800fd00:	6923      	ldr	r3, [r4, #16]
 800fd02:	1c5a      	adds	r2, r3, #1
 800fd04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fd08:	6122      	str	r2, [r4, #16]
 800fd0a:	2201      	movs	r2, #1
 800fd0c:	615a      	str	r2, [r3, #20]
 800fd0e:	e7be      	b.n	800fc8e <__gethex+0x362>
 800fd10:	6922      	ldr	r2, [r4, #16]
 800fd12:	455a      	cmp	r2, fp
 800fd14:	dd0b      	ble.n	800fd2e <__gethex+0x402>
 800fd16:	2101      	movs	r1, #1
 800fd18:	4620      	mov	r0, r4
 800fd1a:	f7ff fda0 	bl	800f85e <rshift>
 800fd1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fd22:	3701      	adds	r7, #1
 800fd24:	42bb      	cmp	r3, r7
 800fd26:	f6ff aee0 	blt.w	800faea <__gethex+0x1be>
 800fd2a:	2501      	movs	r5, #1
 800fd2c:	e7c2      	b.n	800fcb4 <__gethex+0x388>
 800fd2e:	f016 061f 	ands.w	r6, r6, #31
 800fd32:	d0fa      	beq.n	800fd2a <__gethex+0x3fe>
 800fd34:	4453      	add	r3, sl
 800fd36:	f1c6 0620 	rsb	r6, r6, #32
 800fd3a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800fd3e:	f7fd fef1 	bl	800db24 <__hi0bits>
 800fd42:	42b0      	cmp	r0, r6
 800fd44:	dbe7      	blt.n	800fd16 <__gethex+0x3ea>
 800fd46:	e7f0      	b.n	800fd2a <__gethex+0x3fe>
 800fd48:	08011e68 	.word	0x08011e68

0800fd4c <L_shift>:
 800fd4c:	f1c2 0208 	rsb	r2, r2, #8
 800fd50:	0092      	lsls	r2, r2, #2
 800fd52:	b570      	push	{r4, r5, r6, lr}
 800fd54:	f1c2 0620 	rsb	r6, r2, #32
 800fd58:	6843      	ldr	r3, [r0, #4]
 800fd5a:	6804      	ldr	r4, [r0, #0]
 800fd5c:	fa03 f506 	lsl.w	r5, r3, r6
 800fd60:	432c      	orrs	r4, r5
 800fd62:	40d3      	lsrs	r3, r2
 800fd64:	6004      	str	r4, [r0, #0]
 800fd66:	f840 3f04 	str.w	r3, [r0, #4]!
 800fd6a:	4288      	cmp	r0, r1
 800fd6c:	d3f4      	bcc.n	800fd58 <L_shift+0xc>
 800fd6e:	bd70      	pop	{r4, r5, r6, pc}

0800fd70 <__match>:
 800fd70:	b530      	push	{r4, r5, lr}
 800fd72:	6803      	ldr	r3, [r0, #0]
 800fd74:	3301      	adds	r3, #1
 800fd76:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fd7a:	b914      	cbnz	r4, 800fd82 <__match+0x12>
 800fd7c:	6003      	str	r3, [r0, #0]
 800fd7e:	2001      	movs	r0, #1
 800fd80:	bd30      	pop	{r4, r5, pc}
 800fd82:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fd86:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800fd8a:	2d19      	cmp	r5, #25
 800fd8c:	bf98      	it	ls
 800fd8e:	3220      	addls	r2, #32
 800fd90:	42a2      	cmp	r2, r4
 800fd92:	d0f0      	beq.n	800fd76 <__match+0x6>
 800fd94:	2000      	movs	r0, #0
 800fd96:	e7f3      	b.n	800fd80 <__match+0x10>

0800fd98 <__hexnan>:
 800fd98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd9c:	680b      	ldr	r3, [r1, #0]
 800fd9e:	6801      	ldr	r1, [r0, #0]
 800fda0:	115e      	asrs	r6, r3, #5
 800fda2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800fda6:	f013 031f 	ands.w	r3, r3, #31
 800fdaa:	b087      	sub	sp, #28
 800fdac:	bf18      	it	ne
 800fdae:	3604      	addne	r6, #4
 800fdb0:	2500      	movs	r5, #0
 800fdb2:	1f37      	subs	r7, r6, #4
 800fdb4:	4682      	mov	sl, r0
 800fdb6:	4690      	mov	r8, r2
 800fdb8:	9301      	str	r3, [sp, #4]
 800fdba:	f846 5c04 	str.w	r5, [r6, #-4]
 800fdbe:	46b9      	mov	r9, r7
 800fdc0:	463c      	mov	r4, r7
 800fdc2:	9502      	str	r5, [sp, #8]
 800fdc4:	46ab      	mov	fp, r5
 800fdc6:	784a      	ldrb	r2, [r1, #1]
 800fdc8:	1c4b      	adds	r3, r1, #1
 800fdca:	9303      	str	r3, [sp, #12]
 800fdcc:	b342      	cbz	r2, 800fe20 <__hexnan+0x88>
 800fdce:	4610      	mov	r0, r2
 800fdd0:	9105      	str	r1, [sp, #20]
 800fdd2:	9204      	str	r2, [sp, #16]
 800fdd4:	f7ff fd95 	bl	800f902 <__hexdig_fun>
 800fdd8:	2800      	cmp	r0, #0
 800fdda:	d151      	bne.n	800fe80 <__hexnan+0xe8>
 800fddc:	9a04      	ldr	r2, [sp, #16]
 800fdde:	9905      	ldr	r1, [sp, #20]
 800fde0:	2a20      	cmp	r2, #32
 800fde2:	d818      	bhi.n	800fe16 <__hexnan+0x7e>
 800fde4:	9b02      	ldr	r3, [sp, #8]
 800fde6:	459b      	cmp	fp, r3
 800fde8:	dd13      	ble.n	800fe12 <__hexnan+0x7a>
 800fdea:	454c      	cmp	r4, r9
 800fdec:	d206      	bcs.n	800fdfc <__hexnan+0x64>
 800fdee:	2d07      	cmp	r5, #7
 800fdf0:	dc04      	bgt.n	800fdfc <__hexnan+0x64>
 800fdf2:	462a      	mov	r2, r5
 800fdf4:	4649      	mov	r1, r9
 800fdf6:	4620      	mov	r0, r4
 800fdf8:	f7ff ffa8 	bl	800fd4c <L_shift>
 800fdfc:	4544      	cmp	r4, r8
 800fdfe:	d952      	bls.n	800fea6 <__hexnan+0x10e>
 800fe00:	2300      	movs	r3, #0
 800fe02:	f1a4 0904 	sub.w	r9, r4, #4
 800fe06:	f844 3c04 	str.w	r3, [r4, #-4]
 800fe0a:	f8cd b008 	str.w	fp, [sp, #8]
 800fe0e:	464c      	mov	r4, r9
 800fe10:	461d      	mov	r5, r3
 800fe12:	9903      	ldr	r1, [sp, #12]
 800fe14:	e7d7      	b.n	800fdc6 <__hexnan+0x2e>
 800fe16:	2a29      	cmp	r2, #41	@ 0x29
 800fe18:	d157      	bne.n	800feca <__hexnan+0x132>
 800fe1a:	3102      	adds	r1, #2
 800fe1c:	f8ca 1000 	str.w	r1, [sl]
 800fe20:	f1bb 0f00 	cmp.w	fp, #0
 800fe24:	d051      	beq.n	800feca <__hexnan+0x132>
 800fe26:	454c      	cmp	r4, r9
 800fe28:	d206      	bcs.n	800fe38 <__hexnan+0xa0>
 800fe2a:	2d07      	cmp	r5, #7
 800fe2c:	dc04      	bgt.n	800fe38 <__hexnan+0xa0>
 800fe2e:	462a      	mov	r2, r5
 800fe30:	4649      	mov	r1, r9
 800fe32:	4620      	mov	r0, r4
 800fe34:	f7ff ff8a 	bl	800fd4c <L_shift>
 800fe38:	4544      	cmp	r4, r8
 800fe3a:	d936      	bls.n	800feaa <__hexnan+0x112>
 800fe3c:	f1a8 0204 	sub.w	r2, r8, #4
 800fe40:	4623      	mov	r3, r4
 800fe42:	f853 1b04 	ldr.w	r1, [r3], #4
 800fe46:	f842 1f04 	str.w	r1, [r2, #4]!
 800fe4a:	429f      	cmp	r7, r3
 800fe4c:	d2f9      	bcs.n	800fe42 <__hexnan+0xaa>
 800fe4e:	1b3b      	subs	r3, r7, r4
 800fe50:	f023 0303 	bic.w	r3, r3, #3
 800fe54:	3304      	adds	r3, #4
 800fe56:	3401      	adds	r4, #1
 800fe58:	3e03      	subs	r6, #3
 800fe5a:	42b4      	cmp	r4, r6
 800fe5c:	bf88      	it	hi
 800fe5e:	2304      	movhi	r3, #4
 800fe60:	4443      	add	r3, r8
 800fe62:	2200      	movs	r2, #0
 800fe64:	f843 2b04 	str.w	r2, [r3], #4
 800fe68:	429f      	cmp	r7, r3
 800fe6a:	d2fb      	bcs.n	800fe64 <__hexnan+0xcc>
 800fe6c:	683b      	ldr	r3, [r7, #0]
 800fe6e:	b91b      	cbnz	r3, 800fe78 <__hexnan+0xe0>
 800fe70:	4547      	cmp	r7, r8
 800fe72:	d128      	bne.n	800fec6 <__hexnan+0x12e>
 800fe74:	2301      	movs	r3, #1
 800fe76:	603b      	str	r3, [r7, #0]
 800fe78:	2005      	movs	r0, #5
 800fe7a:	b007      	add	sp, #28
 800fe7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe80:	3501      	adds	r5, #1
 800fe82:	2d08      	cmp	r5, #8
 800fe84:	f10b 0b01 	add.w	fp, fp, #1
 800fe88:	dd06      	ble.n	800fe98 <__hexnan+0x100>
 800fe8a:	4544      	cmp	r4, r8
 800fe8c:	d9c1      	bls.n	800fe12 <__hexnan+0x7a>
 800fe8e:	2300      	movs	r3, #0
 800fe90:	f844 3c04 	str.w	r3, [r4, #-4]
 800fe94:	2501      	movs	r5, #1
 800fe96:	3c04      	subs	r4, #4
 800fe98:	6822      	ldr	r2, [r4, #0]
 800fe9a:	f000 000f 	and.w	r0, r0, #15
 800fe9e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800fea2:	6020      	str	r0, [r4, #0]
 800fea4:	e7b5      	b.n	800fe12 <__hexnan+0x7a>
 800fea6:	2508      	movs	r5, #8
 800fea8:	e7b3      	b.n	800fe12 <__hexnan+0x7a>
 800feaa:	9b01      	ldr	r3, [sp, #4]
 800feac:	2b00      	cmp	r3, #0
 800feae:	d0dd      	beq.n	800fe6c <__hexnan+0xd4>
 800feb0:	f1c3 0320 	rsb	r3, r3, #32
 800feb4:	f04f 32ff 	mov.w	r2, #4294967295
 800feb8:	40da      	lsrs	r2, r3
 800feba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800febe:	4013      	ands	r3, r2
 800fec0:	f846 3c04 	str.w	r3, [r6, #-4]
 800fec4:	e7d2      	b.n	800fe6c <__hexnan+0xd4>
 800fec6:	3f04      	subs	r7, #4
 800fec8:	e7d0      	b.n	800fe6c <__hexnan+0xd4>
 800feca:	2004      	movs	r0, #4
 800fecc:	e7d5      	b.n	800fe7a <__hexnan+0xe2>

0800fece <__ascii_mbtowc>:
 800fece:	b082      	sub	sp, #8
 800fed0:	b901      	cbnz	r1, 800fed4 <__ascii_mbtowc+0x6>
 800fed2:	a901      	add	r1, sp, #4
 800fed4:	b142      	cbz	r2, 800fee8 <__ascii_mbtowc+0x1a>
 800fed6:	b14b      	cbz	r3, 800feec <__ascii_mbtowc+0x1e>
 800fed8:	7813      	ldrb	r3, [r2, #0]
 800feda:	600b      	str	r3, [r1, #0]
 800fedc:	7812      	ldrb	r2, [r2, #0]
 800fede:	1e10      	subs	r0, r2, #0
 800fee0:	bf18      	it	ne
 800fee2:	2001      	movne	r0, #1
 800fee4:	b002      	add	sp, #8
 800fee6:	4770      	bx	lr
 800fee8:	4610      	mov	r0, r2
 800feea:	e7fb      	b.n	800fee4 <__ascii_mbtowc+0x16>
 800feec:	f06f 0001 	mvn.w	r0, #1
 800fef0:	e7f8      	b.n	800fee4 <__ascii_mbtowc+0x16>

0800fef2 <_realloc_r>:
 800fef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fef6:	4607      	mov	r7, r0
 800fef8:	4614      	mov	r4, r2
 800fefa:	460d      	mov	r5, r1
 800fefc:	b921      	cbnz	r1, 800ff08 <_realloc_r+0x16>
 800fefe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ff02:	4611      	mov	r1, r2
 800ff04:	f7fd bc90 	b.w	800d828 <_malloc_r>
 800ff08:	b92a      	cbnz	r2, 800ff16 <_realloc_r+0x24>
 800ff0a:	f7fd fc19 	bl	800d740 <_free_r>
 800ff0e:	4625      	mov	r5, r4
 800ff10:	4628      	mov	r0, r5
 800ff12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff16:	f000 f86b 	bl	800fff0 <_malloc_usable_size_r>
 800ff1a:	4284      	cmp	r4, r0
 800ff1c:	4606      	mov	r6, r0
 800ff1e:	d802      	bhi.n	800ff26 <_realloc_r+0x34>
 800ff20:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ff24:	d8f4      	bhi.n	800ff10 <_realloc_r+0x1e>
 800ff26:	4621      	mov	r1, r4
 800ff28:	4638      	mov	r0, r7
 800ff2a:	f7fd fc7d 	bl	800d828 <_malloc_r>
 800ff2e:	4680      	mov	r8, r0
 800ff30:	b908      	cbnz	r0, 800ff36 <_realloc_r+0x44>
 800ff32:	4645      	mov	r5, r8
 800ff34:	e7ec      	b.n	800ff10 <_realloc_r+0x1e>
 800ff36:	42b4      	cmp	r4, r6
 800ff38:	4622      	mov	r2, r4
 800ff3a:	4629      	mov	r1, r5
 800ff3c:	bf28      	it	cs
 800ff3e:	4632      	movcs	r2, r6
 800ff40:	f7ff fc5c 	bl	800f7fc <memcpy>
 800ff44:	4629      	mov	r1, r5
 800ff46:	4638      	mov	r0, r7
 800ff48:	f7fd fbfa 	bl	800d740 <_free_r>
 800ff4c:	e7f1      	b.n	800ff32 <_realloc_r+0x40>

0800ff4e <__ascii_wctomb>:
 800ff4e:	4603      	mov	r3, r0
 800ff50:	4608      	mov	r0, r1
 800ff52:	b141      	cbz	r1, 800ff66 <__ascii_wctomb+0x18>
 800ff54:	2aff      	cmp	r2, #255	@ 0xff
 800ff56:	d904      	bls.n	800ff62 <__ascii_wctomb+0x14>
 800ff58:	228a      	movs	r2, #138	@ 0x8a
 800ff5a:	601a      	str	r2, [r3, #0]
 800ff5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ff60:	4770      	bx	lr
 800ff62:	700a      	strb	r2, [r1, #0]
 800ff64:	2001      	movs	r0, #1
 800ff66:	4770      	bx	lr

0800ff68 <_raise_r>:
 800ff68:	291f      	cmp	r1, #31
 800ff6a:	b538      	push	{r3, r4, r5, lr}
 800ff6c:	4605      	mov	r5, r0
 800ff6e:	460c      	mov	r4, r1
 800ff70:	d904      	bls.n	800ff7c <_raise_r+0x14>
 800ff72:	2316      	movs	r3, #22
 800ff74:	6003      	str	r3, [r0, #0]
 800ff76:	f04f 30ff 	mov.w	r0, #4294967295
 800ff7a:	bd38      	pop	{r3, r4, r5, pc}
 800ff7c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ff7e:	b112      	cbz	r2, 800ff86 <_raise_r+0x1e>
 800ff80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ff84:	b94b      	cbnz	r3, 800ff9a <_raise_r+0x32>
 800ff86:	4628      	mov	r0, r5
 800ff88:	f000 f830 	bl	800ffec <_getpid_r>
 800ff8c:	4622      	mov	r2, r4
 800ff8e:	4601      	mov	r1, r0
 800ff90:	4628      	mov	r0, r5
 800ff92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ff96:	f000 b817 	b.w	800ffc8 <_kill_r>
 800ff9a:	2b01      	cmp	r3, #1
 800ff9c:	d00a      	beq.n	800ffb4 <_raise_r+0x4c>
 800ff9e:	1c59      	adds	r1, r3, #1
 800ffa0:	d103      	bne.n	800ffaa <_raise_r+0x42>
 800ffa2:	2316      	movs	r3, #22
 800ffa4:	6003      	str	r3, [r0, #0]
 800ffa6:	2001      	movs	r0, #1
 800ffa8:	e7e7      	b.n	800ff7a <_raise_r+0x12>
 800ffaa:	2100      	movs	r1, #0
 800ffac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ffb0:	4620      	mov	r0, r4
 800ffb2:	4798      	blx	r3
 800ffb4:	2000      	movs	r0, #0
 800ffb6:	e7e0      	b.n	800ff7a <_raise_r+0x12>

0800ffb8 <raise>:
 800ffb8:	4b02      	ldr	r3, [pc, #8]	@ (800ffc4 <raise+0xc>)
 800ffba:	4601      	mov	r1, r0
 800ffbc:	6818      	ldr	r0, [r3, #0]
 800ffbe:	f7ff bfd3 	b.w	800ff68 <_raise_r>
 800ffc2:	bf00      	nop
 800ffc4:	20000048 	.word	0x20000048

0800ffc8 <_kill_r>:
 800ffc8:	b538      	push	{r3, r4, r5, lr}
 800ffca:	4d07      	ldr	r5, [pc, #28]	@ (800ffe8 <_kill_r+0x20>)
 800ffcc:	2300      	movs	r3, #0
 800ffce:	4604      	mov	r4, r0
 800ffd0:	4608      	mov	r0, r1
 800ffd2:	4611      	mov	r1, r2
 800ffd4:	602b      	str	r3, [r5, #0]
 800ffd6:	f7f4 f95f 	bl	8004298 <_kill>
 800ffda:	1c43      	adds	r3, r0, #1
 800ffdc:	d102      	bne.n	800ffe4 <_kill_r+0x1c>
 800ffde:	682b      	ldr	r3, [r5, #0]
 800ffe0:	b103      	cbz	r3, 800ffe4 <_kill_r+0x1c>
 800ffe2:	6023      	str	r3, [r4, #0]
 800ffe4:	bd38      	pop	{r3, r4, r5, pc}
 800ffe6:	bf00      	nop
 800ffe8:	200011a8 	.word	0x200011a8

0800ffec <_getpid_r>:
 800ffec:	f7f4 b94c 	b.w	8004288 <_getpid>

0800fff0 <_malloc_usable_size_r>:
 800fff0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fff4:	1f18      	subs	r0, r3, #4
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	bfbc      	itt	lt
 800fffa:	580b      	ldrlt	r3, [r1, r0]
 800fffc:	18c0      	addlt	r0, r0, r3
 800fffe:	4770      	bx	lr

08010000 <_init>:
 8010000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010002:	bf00      	nop
 8010004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010006:	bc08      	pop	{r3}
 8010008:	469e      	mov	lr, r3
 801000a:	4770      	bx	lr

0801000c <_fini>:
 801000c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801000e:	bf00      	nop
 8010010:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010012:	bc08      	pop	{r3}
 8010014:	469e      	mov	lr, r3
 8010016:	4770      	bx	lr
