
WUG-domofonrfid.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000059a0  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08005ab0  08005ab0  00015ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005bac  08005bac  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08005bac  08005bac  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005bac  08005bac  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005bac  08005bac  00015bac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005bb0  08005bb0  00015bb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005bb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003fb4  20000078  08005c2c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000402c  08005c2c  0002402c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000148e9  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003018  00000000  00000000  0003498a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000013a8  00000000  00000000  000379a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001230  00000000  00000000  00038d50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016d26  00000000  00000000  00039f80  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000e9bc  00000000  00000000  00050ca6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007cdae  00000000  00000000  0005f662  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000dc410  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000546c  00000000  00000000  000dc48c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	08005a98 	.word	0x08005a98

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	08005a98 	.word	0x08005a98

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000160:	b480      	push	{r7}
 8000162:	af00      	add	r7, sp, #0

}
 8000164:	bf00      	nop
 8000166:	46bd      	mov	sp, r7
 8000168:	bc80      	pop	{r7}
 800016a:	4770      	bx	lr

0800016c <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 800016c:	b480      	push	{r7}
 800016e:	af00      	add	r7, sp, #0
return 0;
 8000170:	2300      	movs	r3, #0
}
 8000172:	4618      	mov	r0, r3
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
	...

0800017c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800017c:	b480      	push	{r7}
 800017e:	b085      	sub	sp, #20
 8000180:	af00      	add	r7, sp, #0
 8000182:	60f8      	str	r0, [r7, #12]
 8000184:	60b9      	str	r1, [r7, #8]
 8000186:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000188:	68fb      	ldr	r3, [r7, #12]
 800018a:	4a06      	ldr	r2, [pc, #24]	; (80001a4 <vApplicationGetIdleTaskMemory+0x28>)
 800018c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800018e:	68bb      	ldr	r3, [r7, #8]
 8000190:	4a05      	ldr	r2, [pc, #20]	; (80001a8 <vApplicationGetIdleTaskMemory+0x2c>)
 8000192:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	2280      	movs	r2, #128	; 0x80
 8000198:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800019a:	bf00      	nop
 800019c:	3714      	adds	r7, #20
 800019e:	46bd      	mov	sp, r7
 80001a0:	bc80      	pop	{r7}
 80001a2:	4770      	bx	lr
 80001a4:	20000094 	.word	0x20000094
 80001a8:	200000f8 	.word	0x200000f8

080001ac <LED_SignalDeviceError>:
 *      Author: wiki1
 */

#include "led.h"

void LED_SignalDeviceError(uint8_t numOfBeeps){
 80001ac:	b580      	push	{r7, lr}
 80001ae:	b084      	sub	sp, #16
 80001b0:	af00      	add	r7, sp, #0
 80001b2:	4603      	mov	r3, r0
 80001b4:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i=0;i<numOfBeeps;i++){
 80001b6:	2300      	movs	r3, #0
 80001b8:	73fb      	strb	r3, [r7, #15]
 80001ba:	e012      	b.n	80001e2 <LED_SignalDeviceError+0x36>
		LED_Clear();
 80001bc:	f000 f87a 	bl	80002b4 <LED_Clear>
		BUZZ_Disable();
 80001c0:	f000 f8c0 	bl	8000344 <BUZZ_Disable>
		osDelay(300);
 80001c4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80001c8:	f003 fd52 	bl	8003c70 <osDelay>
		LED_SetColor(RED);
 80001cc:	2000      	movs	r0, #0
 80001ce:	f000 f84b 	bl	8000268 <LED_SetColor>
		BUZZ_Enable();
 80001d2:	f000 f8ab 	bl	800032c <BUZZ_Enable>
		osDelay(200);
 80001d6:	20c8      	movs	r0, #200	; 0xc8
 80001d8:	f003 fd4a 	bl	8003c70 <osDelay>
	for(uint8_t i=0;i<numOfBeeps;i++){
 80001dc:	7bfb      	ldrb	r3, [r7, #15]
 80001de:	3301      	adds	r3, #1
 80001e0:	73fb      	strb	r3, [r7, #15]
 80001e2:	7bfa      	ldrb	r2, [r7, #15]
 80001e4:	79fb      	ldrb	r3, [r7, #7]
 80001e6:	429a      	cmp	r2, r3
 80001e8:	d3e8      	bcc.n	80001bc <LED_SignalDeviceError+0x10>
	}
	BUZZ_Disable();
 80001ea:	f000 f8ab 	bl	8000344 <BUZZ_Disable>
}
 80001ee:	bf00      	nop
 80001f0:	3710      	adds	r7, #16
 80001f2:	46bd      	mov	sp, r7
 80001f4:	bd80      	pop	{r7, pc}

080001f6 <LED_Init>:

void LED_Init(void){
 80001f6:	b580      	push	{r7, lr}
 80001f8:	b082      	sub	sp, #8
 80001fa:	af00      	add	r7, sp, #0
	BUZZ_Enable();
 80001fc:	f000 f896 	bl	800032c <BUZZ_Enable>
	for(uint16_t i=0;i<2;i++){
 8000200:	2300      	movs	r3, #0
 8000202:	80fb      	strh	r3, [r7, #6]
 8000204:	e027      	b.n	8000256 <LED_Init+0x60>
		LED_SetColor(RED);
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f82e 	bl	8000268 <LED_SetColor>
		osDelay(200);
 800020c:	20c8      	movs	r0, #200	; 0xc8
 800020e:	f003 fd2f 	bl	8003c70 <osDelay>
		LED_SetColor(GREEN);
 8000212:	2001      	movs	r0, #1
 8000214:	f000 f828 	bl	8000268 <LED_SetColor>
		osDelay(200);
 8000218:	20c8      	movs	r0, #200	; 0xc8
 800021a:	f003 fd29 	bl	8003c70 <osDelay>
		LED_SetColor(BLUE);
 800021e:	2002      	movs	r0, #2
 8000220:	f000 f822 	bl	8000268 <LED_SetColor>
		osDelay(200);
 8000224:	20c8      	movs	r0, #200	; 0xc8
 8000226:	f003 fd23 	bl	8003c70 <osDelay>
		LED_ClearColor(RED);
 800022a:	2000      	movs	r0, #0
 800022c:	f000 f858 	bl	80002e0 <LED_ClearColor>
		osDelay(200);
 8000230:	20c8      	movs	r0, #200	; 0xc8
 8000232:	f003 fd1d 	bl	8003c70 <osDelay>
		LED_ClearColor(GREEN);
 8000236:	2001      	movs	r0, #1
 8000238:	f000 f852 	bl	80002e0 <LED_ClearColor>
		osDelay(200);
 800023c:	20c8      	movs	r0, #200	; 0xc8
 800023e:	f003 fd17 	bl	8003c70 <osDelay>
		LED_ClearColor(BLUE);
 8000242:	2002      	movs	r0, #2
 8000244:	f000 f84c 	bl	80002e0 <LED_ClearColor>
		osDelay(500);
 8000248:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800024c:	f003 fd10 	bl	8003c70 <osDelay>
	for(uint16_t i=0;i<2;i++){
 8000250:	88fb      	ldrh	r3, [r7, #6]
 8000252:	3301      	adds	r3, #1
 8000254:	80fb      	strh	r3, [r7, #6]
 8000256:	88fb      	ldrh	r3, [r7, #6]
 8000258:	2b01      	cmp	r3, #1
 800025a:	d9d4      	bls.n	8000206 <LED_Init+0x10>
	}
	BUZZ_Disable();
 800025c:	f000 f872 	bl	8000344 <BUZZ_Disable>
		LED_SetColor(BLUE, i*100);
		osDelay(1);
	}
	__HAL_TIM_SET_COMPARE(&htim2,BUZZER_CH,0);
	*/
}
 8000260:	bf00      	nop
 8000262:	3708      	adds	r7, #8
 8000264:	46bd      	mov	sp, r7
 8000266:	bd80      	pop	{r7, pc}

08000268 <LED_SetColor>:

void LED_SetColor(typedef_color color){
 8000268:	b580      	push	{r7, lr}
 800026a:	b082      	sub	sp, #8
 800026c:	af00      	add	r7, sp, #0
 800026e:	4603      	mov	r3, r0
 8000270:	71fb      	strb	r3, [r7, #7]
	switch (color){
 8000272:	79fb      	ldrb	r3, [r7, #7]
 8000274:	2b01      	cmp	r3, #1
 8000276:	d00a      	beq.n	800028e <LED_SetColor+0x26>
 8000278:	2b02      	cmp	r3, #2
 800027a:	d00e      	beq.n	800029a <LED_SetColor+0x32>
 800027c:	2b00      	cmp	r3, #0
 800027e:	d000      	beq.n	8000282 <LED_SetColor+0x1a>
			break;
	case BLUE:
		HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET);
			break;
	}
}
 8000280:	e011      	b.n	80002a6 <LED_SetColor+0x3e>
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8000282:	2201      	movs	r2, #1
 8000284:	2101      	movs	r1, #1
 8000286:	480a      	ldr	r0, [pc, #40]	; (80002b0 <LED_SetColor+0x48>)
 8000288:	f001 fc96 	bl	8001bb8 <HAL_GPIO_WritePin>
		break;
 800028c:	e00b      	b.n	80002a6 <LED_SetColor+0x3e>
			HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 800028e:	2201      	movs	r2, #1
 8000290:	2102      	movs	r1, #2
 8000292:	4807      	ldr	r0, [pc, #28]	; (80002b0 <LED_SetColor+0x48>)
 8000294:	f001 fc90 	bl	8001bb8 <HAL_GPIO_WritePin>
			break;
 8000298:	e005      	b.n	80002a6 <LED_SetColor+0x3e>
		HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_SET);
 800029a:	2201      	movs	r2, #1
 800029c:	2104      	movs	r1, #4
 800029e:	4804      	ldr	r0, [pc, #16]	; (80002b0 <LED_SetColor+0x48>)
 80002a0:	f001 fc8a 	bl	8001bb8 <HAL_GPIO_WritePin>
			break;
 80002a4:	bf00      	nop
}
 80002a6:	bf00      	nop
 80002a8:	3708      	adds	r7, #8
 80002aa:	46bd      	mov	sp, r7
 80002ac:	bd80      	pop	{r7, pc}
 80002ae:	bf00      	nop
 80002b0:	40010800 	.word	0x40010800

080002b4 <LED_Clear>:

void LED_Clear(){
 80002b4:	b580      	push	{r7, lr}
 80002b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 80002b8:	2200      	movs	r2, #0
 80002ba:	2101      	movs	r1, #1
 80002bc:	4807      	ldr	r0, [pc, #28]	; (80002dc <LED_Clear+0x28>)
 80002be:	f001 fc7b 	bl	8001bb8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 80002c2:	2200      	movs	r2, #0
 80002c4:	2102      	movs	r1, #2
 80002c6:	4805      	ldr	r0, [pc, #20]	; (80002dc <LED_Clear+0x28>)
 80002c8:	f001 fc76 	bl	8001bb8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 80002cc:	2200      	movs	r2, #0
 80002ce:	2104      	movs	r1, #4
 80002d0:	4802      	ldr	r0, [pc, #8]	; (80002dc <LED_Clear+0x28>)
 80002d2:	f001 fc71 	bl	8001bb8 <HAL_GPIO_WritePin>
}
 80002d6:	bf00      	nop
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	bf00      	nop
 80002dc:	40010800 	.word	0x40010800

080002e0 <LED_ClearColor>:
void LED_ClearColor(uint8_t color){
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b082      	sub	sp, #8
 80002e4:	af00      	add	r7, sp, #0
 80002e6:	4603      	mov	r3, r0
 80002e8:	71fb      	strb	r3, [r7, #7]
	switch (color){
 80002ea:	79fb      	ldrb	r3, [r7, #7]
 80002ec:	2b01      	cmp	r3, #1
 80002ee:	d00a      	beq.n	8000306 <LED_ClearColor+0x26>
 80002f0:	2b02      	cmp	r3, #2
 80002f2:	d00e      	beq.n	8000312 <LED_ClearColor+0x32>
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d000      	beq.n	80002fa <LED_ClearColor+0x1a>
		break;
	case BLUE:
		HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
		break;
	}
}
 80002f8:	e011      	b.n	800031e <LED_ClearColor+0x3e>
		HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 80002fa:	2200      	movs	r2, #0
 80002fc:	2101      	movs	r1, #1
 80002fe:	480a      	ldr	r0, [pc, #40]	; (8000328 <LED_ClearColor+0x48>)
 8000300:	f001 fc5a 	bl	8001bb8 <HAL_GPIO_WritePin>
		break;
 8000304:	e00b      	b.n	800031e <LED_ClearColor+0x3e>
		HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000306:	2200      	movs	r2, #0
 8000308:	2102      	movs	r1, #2
 800030a:	4807      	ldr	r0, [pc, #28]	; (8000328 <LED_ClearColor+0x48>)
 800030c:	f001 fc54 	bl	8001bb8 <HAL_GPIO_WritePin>
		break;
 8000310:	e005      	b.n	800031e <LED_ClearColor+0x3e>
		HAL_GPIO_WritePin(LED_BLUE_GPIO_Port, LED_BLUE_Pin, GPIO_PIN_RESET);
 8000312:	2200      	movs	r2, #0
 8000314:	2104      	movs	r1, #4
 8000316:	4804      	ldr	r0, [pc, #16]	; (8000328 <LED_ClearColor+0x48>)
 8000318:	f001 fc4e 	bl	8001bb8 <HAL_GPIO_WritePin>
		break;
 800031c:	bf00      	nop
}
 800031e:	bf00      	nop
 8000320:	3708      	adds	r7, #8
 8000322:	46bd      	mov	sp, r7
 8000324:	bd80      	pop	{r7, pc}
 8000326:	bf00      	nop
 8000328:	40010800 	.word	0x40010800

0800032c <BUZZ_Enable>:

void BUZZ_Enable(){
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8000330:	2201      	movs	r2, #1
 8000332:	2108      	movs	r1, #8
 8000334:	4802      	ldr	r0, [pc, #8]	; (8000340 <BUZZ_Enable+0x14>)
 8000336:	f001 fc3f 	bl	8001bb8 <HAL_GPIO_WritePin>
}
 800033a:	bf00      	nop
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop
 8000340:	40010800 	.word	0x40010800

08000344 <BUZZ_Disable>:
void BUZZ_Disable(){
 8000344:	b580      	push	{r7, lr}
 8000346:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8000348:	2200      	movs	r2, #0
 800034a:	2108      	movs	r1, #8
 800034c:	4802      	ldr	r0, [pc, #8]	; (8000358 <BUZZ_Disable+0x14>)
 800034e:	f001 fc33 	bl	8001bb8 <HAL_GPIO_WritePin>
}
 8000352:	bf00      	nop
 8000354:	bd80      	pop	{r7, pc}
 8000356:	bf00      	nop
 8000358:	40010800 	.word	0x40010800

0800035c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800035c:	b5b0      	push	{r4, r5, r7, lr}
 800035e:	b096      	sub	sp, #88	; 0x58
 8000360:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000362:	f001 f947 	bl	80015f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000366:	f000 f857 	bl	8000418 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800036a:	f000 f945 	bl	80005f8 <MX_GPIO_Init>
  MX_SPI1_Init();
 800036e:	f000 f897 	bl	80004a0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000372:	f000 f917 	bl	80005a4 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8000376:	f000 f8c9 	bl	800050c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  MFRC522_Init();
 800037a:	f000 fec6 	bl	800110a <MFRC522_Init>
  HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_ALL);
 800037e:	213c      	movs	r1, #60	; 0x3c
 8000380:	481e      	ldr	r0, [pc, #120]	; (80003fc <main+0xa0>)
 8000382:	f002 fb57 	bl	8002a34 <HAL_TIM_PWM_Start_IT>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 1024);
 8000386:	4b1e      	ldr	r3, [pc, #120]	; (8000400 <main+0xa4>)
 8000388:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800038c:	461d      	mov	r5, r3
 800038e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000390:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000392:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000396:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800039a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800039e:	2100      	movs	r1, #0
 80003a0:	4618      	mov	r0, r3
 80003a2:	f003 fc19 	bl	8003bd8 <osThreadCreate>
 80003a6:	4602      	mov	r2, r0
 80003a8:	4b16      	ldr	r3, [pc, #88]	; (8000404 <main+0xa8>)
 80003aa:	601a      	str	r2, [r3, #0]

  /* definition and creation of ReceiveData */
  osThreadDef(ReceiveData, vReceiveDataTask, osPriorityNormal, 0, 1024);
 80003ac:	4b16      	ldr	r3, [pc, #88]	; (8000408 <main+0xac>)
 80003ae:	f107 0420 	add.w	r4, r7, #32
 80003b2:	461d      	mov	r5, r3
 80003b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80003b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003b8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80003bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ReceiveDataHandle = osThreadCreate(osThread(ReceiveData), NULL);
 80003c0:	f107 0320 	add.w	r3, r7, #32
 80003c4:	2100      	movs	r1, #0
 80003c6:	4618      	mov	r0, r3
 80003c8:	f003 fc06 	bl	8003bd8 <osThreadCreate>
 80003cc:	4602      	mov	r2, r0
 80003ce:	4b0f      	ldr	r3, [pc, #60]	; (800040c <main+0xb0>)
 80003d0:	601a      	str	r2, [r3, #0]

  /* definition and creation of StatusReporting */
  osThreadDef(StatusReporting, vStatusReporting, osPriorityNormal, 0, 128);
 80003d2:	4b0f      	ldr	r3, [pc, #60]	; (8000410 <main+0xb4>)
 80003d4:	1d3c      	adds	r4, r7, #4
 80003d6:	461d      	mov	r5, r3
 80003d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80003da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80003e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  StatusReportingHandle = osThreadCreate(osThread(StatusReporting), NULL);
 80003e4:	1d3b      	adds	r3, r7, #4
 80003e6:	2100      	movs	r1, #0
 80003e8:	4618      	mov	r0, r3
 80003ea:	f003 fbf5 	bl	8003bd8 <osThreadCreate>
 80003ee:	4602      	mov	r2, r0
 80003f0:	4b08      	ldr	r3, [pc, #32]	; (8000414 <main+0xb8>)
 80003f2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80003f4:	f003 fbe9 	bl	8003bca <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80003f8:	e7fe      	b.n	80003f8 <main+0x9c>
 80003fa:	bf00      	nop
 80003fc:	20003fa4 	.word	0x20003fa4
 8000400:	08005abc 	.word	0x08005abc
 8000404:	20003ef8 	.word	0x20003ef8
 8000408:	08005ae4 	.word	0x08005ae4
 800040c:	20003f44 	.word	0x20003f44
 8000410:	08005b10 	.word	0x08005b10
 8000414:	20003f48 	.word	0x20003f48

08000418 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b090      	sub	sp, #64	; 0x40
 800041c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800041e:	f107 0318 	add.w	r3, r7, #24
 8000422:	2228      	movs	r2, #40	; 0x28
 8000424:	2100      	movs	r1, #0
 8000426:	4618      	mov	r0, r3
 8000428:	f004 ff11 	bl	800524e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800042c:	1d3b      	adds	r3, r7, #4
 800042e:	2200      	movs	r2, #0
 8000430:	601a      	str	r2, [r3, #0]
 8000432:	605a      	str	r2, [r3, #4]
 8000434:	609a      	str	r2, [r3, #8]
 8000436:	60da      	str	r2, [r3, #12]
 8000438:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800043a:	2301      	movs	r3, #1
 800043c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800043e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000442:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000444:	2300      	movs	r3, #0
 8000446:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000448:	2301      	movs	r3, #1
 800044a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800044c:	2302      	movs	r3, #2
 800044e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000450:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000454:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000456:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800045a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800045c:	f107 0318 	add.w	r3, r7, #24
 8000460:	4618      	mov	r0, r3
 8000462:	f001 fbc1 	bl	8001be8 <HAL_RCC_OscConfig>
 8000466:	4603      	mov	r3, r0
 8000468:	2b00      	cmp	r3, #0
 800046a:	d001      	beq.n	8000470 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800046c:	f000 fbf2 	bl	8000c54 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000470:	230f      	movs	r3, #15
 8000472:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000474:	2302      	movs	r3, #2
 8000476:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000478:	2380      	movs	r3, #128	; 0x80
 800047a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800047c:	2300      	movs	r3, #0
 800047e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000480:	2300      	movs	r3, #0
 8000482:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000484:	1d3b      	adds	r3, r7, #4
 8000486:	2102      	movs	r1, #2
 8000488:	4618      	mov	r0, r3
 800048a:	f001 fe2d 	bl	80020e8 <HAL_RCC_ClockConfig>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d001      	beq.n	8000498 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000494:	f000 fbde 	bl	8000c54 <Error_Handler>
  }
}
 8000498:	bf00      	nop
 800049a:	3740      	adds	r7, #64	; 0x40
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}

080004a0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80004a0:	b580      	push	{r7, lr}
 80004a2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80004a4:	4b17      	ldr	r3, [pc, #92]	; (8000504 <MX_SPI1_Init+0x64>)
 80004a6:	4a18      	ldr	r2, [pc, #96]	; (8000508 <MX_SPI1_Init+0x68>)
 80004a8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80004aa:	4b16      	ldr	r3, [pc, #88]	; (8000504 <MX_SPI1_Init+0x64>)
 80004ac:	f44f 7282 	mov.w	r2, #260	; 0x104
 80004b0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80004b2:	4b14      	ldr	r3, [pc, #80]	; (8000504 <MX_SPI1_Init+0x64>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80004b8:	4b12      	ldr	r3, [pc, #72]	; (8000504 <MX_SPI1_Init+0x64>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004be:	4b11      	ldr	r3, [pc, #68]	; (8000504 <MX_SPI1_Init+0x64>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80004c4:	4b0f      	ldr	r3, [pc, #60]	; (8000504 <MX_SPI1_Init+0x64>)
 80004c6:	2200      	movs	r2, #0
 80004c8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80004ca:	4b0e      	ldr	r3, [pc, #56]	; (8000504 <MX_SPI1_Init+0x64>)
 80004cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80004d0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80004d2:	4b0c      	ldr	r3, [pc, #48]	; (8000504 <MX_SPI1_Init+0x64>)
 80004d4:	2208      	movs	r2, #8
 80004d6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004d8:	4b0a      	ldr	r3, [pc, #40]	; (8000504 <MX_SPI1_Init+0x64>)
 80004da:	2200      	movs	r2, #0
 80004dc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80004de:	4b09      	ldr	r3, [pc, #36]	; (8000504 <MX_SPI1_Init+0x64>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004e4:	4b07      	ldr	r3, [pc, #28]	; (8000504 <MX_SPI1_Init+0x64>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80004ea:	4b06      	ldr	r3, [pc, #24]	; (8000504 <MX_SPI1_Init+0x64>)
 80004ec:	220a      	movs	r2, #10
 80004ee:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80004f0:	4804      	ldr	r0, [pc, #16]	; (8000504 <MX_SPI1_Init+0x64>)
 80004f2:	f001 ffc5 	bl	8002480 <HAL_SPI_Init>
 80004f6:	4603      	mov	r3, r0
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d001      	beq.n	8000500 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80004fc:	f000 fbaa 	bl	8000c54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000500:	bf00      	nop
 8000502:	bd80      	pop	{r7, pc}
 8000504:	20003f4c 	.word	0x20003f4c
 8000508:	40013000 	.word	0x40013000

0800050c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b086      	sub	sp, #24
 8000510:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000512:	f107 0308 	add.w	r3, r7, #8
 8000516:	2200      	movs	r2, #0
 8000518:	601a      	str	r2, [r3, #0]
 800051a:	605a      	str	r2, [r3, #4]
 800051c:	609a      	str	r2, [r3, #8]
 800051e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000520:	463b      	mov	r3, r7
 8000522:	2200      	movs	r2, #0
 8000524:	601a      	str	r2, [r3, #0]
 8000526:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000528:	4b1d      	ldr	r3, [pc, #116]	; (80005a0 <MX_TIM2_Init+0x94>)
 800052a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800052e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4;
 8000530:	4b1b      	ldr	r3, [pc, #108]	; (80005a0 <MX_TIM2_Init+0x94>)
 8000532:	2204      	movs	r2, #4
 8000534:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000536:	4b1a      	ldr	r3, [pc, #104]	; (80005a0 <MX_TIM2_Init+0x94>)
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 800053c:	4b18      	ldr	r3, [pc, #96]	; (80005a0 <MX_TIM2_Init+0x94>)
 800053e:	f242 720f 	movw	r2, #9999	; 0x270f
 8000542:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000544:	4b16      	ldr	r3, [pc, #88]	; (80005a0 <MX_TIM2_Init+0x94>)
 8000546:	2200      	movs	r2, #0
 8000548:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800054a:	4b15      	ldr	r3, [pc, #84]	; (80005a0 <MX_TIM2_Init+0x94>)
 800054c:	2200      	movs	r2, #0
 800054e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000550:	4813      	ldr	r0, [pc, #76]	; (80005a0 <MX_TIM2_Init+0x94>)
 8000552:	f002 fa20 	bl	8002996 <HAL_TIM_Base_Init>
 8000556:	4603      	mov	r3, r0
 8000558:	2b00      	cmp	r3, #0
 800055a:	d001      	beq.n	8000560 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800055c:	f000 fb7a 	bl	8000c54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000560:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000564:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000566:	f107 0308 	add.w	r3, r7, #8
 800056a:	4619      	mov	r1, r3
 800056c:	480c      	ldr	r0, [pc, #48]	; (80005a0 <MX_TIM2_Init+0x94>)
 800056e:	f002 fbe1 	bl	8002d34 <HAL_TIM_ConfigClockSource>
 8000572:	4603      	mov	r3, r0
 8000574:	2b00      	cmp	r3, #0
 8000576:	d001      	beq.n	800057c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000578:	f000 fb6c 	bl	8000c54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800057c:	2300      	movs	r3, #0
 800057e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000580:	2300      	movs	r3, #0
 8000582:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000584:	463b      	mov	r3, r7
 8000586:	4619      	mov	r1, r3
 8000588:	4805      	ldr	r0, [pc, #20]	; (80005a0 <MX_TIM2_Init+0x94>)
 800058a:	f002 fdcb 	bl	8003124 <HAL_TIMEx_MasterConfigSynchronization>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000594:	f000 fb5e 	bl	8000c54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000598:	bf00      	nop
 800059a:	3718      	adds	r7, #24
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	20003fa4 	.word	0x20003fa4

080005a4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80005a8:	4b11      	ldr	r3, [pc, #68]	; (80005f0 <MX_USART1_UART_Init+0x4c>)
 80005aa:	4a12      	ldr	r2, [pc, #72]	; (80005f4 <MX_USART1_UART_Init+0x50>)
 80005ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80005ae:	4b10      	ldr	r3, [pc, #64]	; (80005f0 <MX_USART1_UART_Init+0x4c>)
 80005b0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80005b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005b6:	4b0e      	ldr	r3, [pc, #56]	; (80005f0 <MX_USART1_UART_Init+0x4c>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80005bc:	4b0c      	ldr	r3, [pc, #48]	; (80005f0 <MX_USART1_UART_Init+0x4c>)
 80005be:	2200      	movs	r2, #0
 80005c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005c2:	4b0b      	ldr	r3, [pc, #44]	; (80005f0 <MX_USART1_UART_Init+0x4c>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005c8:	4b09      	ldr	r3, [pc, #36]	; (80005f0 <MX_USART1_UART_Init+0x4c>)
 80005ca:	220c      	movs	r2, #12
 80005cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005ce:	4b08      	ldr	r3, [pc, #32]	; (80005f0 <MX_USART1_UART_Init+0x4c>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005d4:	4b06      	ldr	r3, [pc, #24]	; (80005f0 <MX_USART1_UART_Init+0x4c>)
 80005d6:	2200      	movs	r2, #0
 80005d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80005da:	4805      	ldr	r0, [pc, #20]	; (80005f0 <MX_USART1_UART_Init+0x4c>)
 80005dc:	f002 fdf8 	bl	80031d0 <HAL_UART_Init>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80005e6:	f000 fb35 	bl	8000c54 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80005ea:	bf00      	nop
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	20003f04 	.word	0x20003f04
 80005f4:	40013800 	.word	0x40013800

080005f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b088      	sub	sp, #32
 80005fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005fe:	f107 0310 	add.w	r3, r7, #16
 8000602:	2200      	movs	r2, #0
 8000604:	601a      	str	r2, [r3, #0]
 8000606:	605a      	str	r2, [r3, #4]
 8000608:	609a      	str	r2, [r3, #8]
 800060a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800060c:	4b4e      	ldr	r3, [pc, #312]	; (8000748 <MX_GPIO_Init+0x150>)
 800060e:	699b      	ldr	r3, [r3, #24]
 8000610:	4a4d      	ldr	r2, [pc, #308]	; (8000748 <MX_GPIO_Init+0x150>)
 8000612:	f043 0310 	orr.w	r3, r3, #16
 8000616:	6193      	str	r3, [r2, #24]
 8000618:	4b4b      	ldr	r3, [pc, #300]	; (8000748 <MX_GPIO_Init+0x150>)
 800061a:	699b      	ldr	r3, [r3, #24]
 800061c:	f003 0310 	and.w	r3, r3, #16
 8000620:	60fb      	str	r3, [r7, #12]
 8000622:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000624:	4b48      	ldr	r3, [pc, #288]	; (8000748 <MX_GPIO_Init+0x150>)
 8000626:	699b      	ldr	r3, [r3, #24]
 8000628:	4a47      	ldr	r2, [pc, #284]	; (8000748 <MX_GPIO_Init+0x150>)
 800062a:	f043 0320 	orr.w	r3, r3, #32
 800062e:	6193      	str	r3, [r2, #24]
 8000630:	4b45      	ldr	r3, [pc, #276]	; (8000748 <MX_GPIO_Init+0x150>)
 8000632:	699b      	ldr	r3, [r3, #24]
 8000634:	f003 0320 	and.w	r3, r3, #32
 8000638:	60bb      	str	r3, [r7, #8]
 800063a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800063c:	4b42      	ldr	r3, [pc, #264]	; (8000748 <MX_GPIO_Init+0x150>)
 800063e:	699b      	ldr	r3, [r3, #24]
 8000640:	4a41      	ldr	r2, [pc, #260]	; (8000748 <MX_GPIO_Init+0x150>)
 8000642:	f043 0304 	orr.w	r3, r3, #4
 8000646:	6193      	str	r3, [r2, #24]
 8000648:	4b3f      	ldr	r3, [pc, #252]	; (8000748 <MX_GPIO_Init+0x150>)
 800064a:	699b      	ldr	r3, [r3, #24]
 800064c:	f003 0304 	and.w	r3, r3, #4
 8000650:	607b      	str	r3, [r7, #4]
 8000652:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000654:	4b3c      	ldr	r3, [pc, #240]	; (8000748 <MX_GPIO_Init+0x150>)
 8000656:	699b      	ldr	r3, [r3, #24]
 8000658:	4a3b      	ldr	r2, [pc, #236]	; (8000748 <MX_GPIO_Init+0x150>)
 800065a:	f043 0308 	orr.w	r3, r3, #8
 800065e:	6193      	str	r3, [r2, #24]
 8000660:	4b39      	ldr	r3, [pc, #228]	; (8000748 <MX_GPIO_Init+0x150>)
 8000662:	699b      	ldr	r3, [r3, #24]
 8000664:	f003 0308 	and.w	r3, r3, #8
 8000668:	603b      	str	r3, [r7, #0]
 800066a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEBUGLED_GPIO_Port, DEBUGLED_Pin, GPIO_PIN_RESET);
 800066c:	2200      	movs	r2, #0
 800066e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000672:	4836      	ldr	r0, [pc, #216]	; (800074c <MX_GPIO_Init+0x154>)
 8000674:	f001 faa0 	bl	8001bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|LED_GREEN_Pin|LED_BLUE_Pin|BUZZER_Pin 
 8000678:	2200      	movs	r2, #0
 800067a:	f240 110f 	movw	r1, #271	; 0x10f
 800067e:	4834      	ldr	r0, [pc, #208]	; (8000750 <MX_GPIO_Init+0x158>)
 8000680:	f001 fa9a 	bl	8001bb8 <HAL_GPIO_WritePin>
                          |RS485_TXENABLE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8000684:	2201      	movs	r2, #1
 8000686:	2101      	movs	r1, #1
 8000688:	4832      	ldr	r0, [pc, #200]	; (8000754 <MX_GPIO_Init+0x15c>)
 800068a:	f001 fa95 	bl	8001bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RC522_RESET_GPIO_Port, RC522_RESET_Pin, GPIO_PIN_RESET);
 800068e:	2200      	movs	r2, #0
 8000690:	2102      	movs	r1, #2
 8000692:	4830      	ldr	r0, [pc, #192]	; (8000754 <MX_GPIO_Init+0x15c>)
 8000694:	f001 fa90 	bl	8001bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DEBUGLED_Pin */
  GPIO_InitStruct.Pin = DEBUGLED_Pin;
 8000698:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800069c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069e:	2301      	movs	r3, #1
 80006a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a2:	2300      	movs	r3, #0
 80006a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a6:	2302      	movs	r3, #2
 80006a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DEBUGLED_GPIO_Port, &GPIO_InitStruct);
 80006aa:	f107 0310 	add.w	r3, r7, #16
 80006ae:	4619      	mov	r1, r3
 80006b0:	4826      	ldr	r0, [pc, #152]	; (800074c <MX_GPIO_Init+0x154>)
 80006b2:	f001 f927 	bl	8001904 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin LED_BLUE_Pin BUZZER_Pin 
                           RS485_TXENABLE_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|LED_BLUE_Pin|BUZZER_Pin 
 80006b6:	f240 130f 	movw	r3, #271	; 0x10f
 80006ba:	613b      	str	r3, [r7, #16]
                          |RS485_TXENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006bc:	2301      	movs	r3, #1
 80006be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c0:	2300      	movs	r3, #0
 80006c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c4:	2302      	movs	r3, #2
 80006c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006c8:	f107 0310 	add.w	r3, r7, #16
 80006cc:	4619      	mov	r1, r3
 80006ce:	4820      	ldr	r0, [pc, #128]	; (8000750 <MX_GPIO_Init+0x158>)
 80006d0:	f001 f918 	bl	8001904 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 80006d4:	2301      	movs	r3, #1
 80006d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006d8:	2301      	movs	r3, #1
 80006da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006dc:	2300      	movs	r3, #0
 80006de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006e0:	2303      	movs	r3, #3
 80006e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80006e4:	f107 0310 	add.w	r3, r7, #16
 80006e8:	4619      	mov	r1, r3
 80006ea:	481a      	ldr	r0, [pc, #104]	; (8000754 <MX_GPIO_Init+0x15c>)
 80006ec:	f001 f90a 	bl	8001904 <HAL_GPIO_Init>

  /*Configure GPIO pin : RC522_RESET_Pin */
  GPIO_InitStruct.Pin = RC522_RESET_Pin;
 80006f0:	2302      	movs	r3, #2
 80006f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f4:	2301      	movs	r3, #1
 80006f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80006f8:	2302      	movs	r3, #2
 80006fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006fc:	2302      	movs	r3, #2
 80006fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RC522_RESET_GPIO_Port, &GPIO_InitStruct);
 8000700:	f107 0310 	add.w	r3, r7, #16
 8000704:	4619      	mov	r1, r3
 8000706:	4813      	ldr	r0, [pc, #76]	; (8000754 <MX_GPIO_Init+0x15c>)
 8000708:	f001 f8fc 	bl	8001904 <HAL_GPIO_Init>

  /*Configure GPIO pin : RC522_IRQ_Pin */
  GPIO_InitStruct.Pin = RC522_IRQ_Pin;
 800070c:	2304      	movs	r3, #4
 800070e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000710:	2300      	movs	r3, #0
 8000712:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000714:	2300      	movs	r3, #0
 8000716:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RC522_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000718:	f107 0310 	add.w	r3, r7, #16
 800071c:	4619      	mov	r1, r3
 800071e:	480d      	ldr	r0, [pc, #52]	; (8000754 <MX_GPIO_Init+0x15c>)
 8000720:	f001 f8f0 	bl	8001904 <HAL_GPIO_Init>

  /*Configure GPIO pin : DEBUGBTN_Pin */
  GPIO_InitStruct.Pin = DEBUGBTN_Pin;
 8000724:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000728:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800072a:	2300      	movs	r3, #0
 800072c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800072e:	2301      	movs	r3, #1
 8000730:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(DEBUGBTN_GPIO_Port, &GPIO_InitStruct);
 8000732:	f107 0310 	add.w	r3, r7, #16
 8000736:	4619      	mov	r1, r3
 8000738:	4805      	ldr	r0, [pc, #20]	; (8000750 <MX_GPIO_Init+0x158>)
 800073a:	f001 f8e3 	bl	8001904 <HAL_GPIO_Init>

}
 800073e:	bf00      	nop
 8000740:	3720      	adds	r7, #32
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40021000 	.word	0x40021000
 800074c:	40011000 	.word	0x40011000
 8000750:	40010800 	.word	0x40010800
 8000754:	40010c00 	.word	0x40010c00

08000758 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000758:	b590      	push	{r4, r7, lr}
 800075a:	b087      	sub	sp, #28
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	char UARTInitMsg[10];
	  snprintf(UARTInitMsg,10,"INIT\r\n");
 8000760:	f107 0308 	add.w	r3, r7, #8
 8000764:	4a45      	ldr	r2, [pc, #276]	; (800087c <StartDefaultTask+0x124>)
 8000766:	e892 0003 	ldmia.w	r2, {r0, r1}
 800076a:	6018      	str	r0, [r3, #0]
 800076c:	3304      	adds	r3, #4
 800076e:	8019      	strh	r1, [r3, #0]
 8000770:	3302      	adds	r3, #2
 8000772:	0c0a      	lsrs	r2, r1, #16
 8000774:	701a      	strb	r2, [r3, #0]
	  HAL_GPIO_WritePin(RS485_TXENABLE_GPIO_Port, RS485_TXENABLE_Pin, GPIO_PIN_SET);
 8000776:	2201      	movs	r2, #1
 8000778:	f44f 7180 	mov.w	r1, #256	; 0x100
 800077c:	4840      	ldr	r0, [pc, #256]	; (8000880 <StartDefaultTask+0x128>)
 800077e:	f001 fa1b 	bl	8001bb8 <HAL_GPIO_WritePin>
	  HAL_UART_Transmit(&huart1, (uint8_t *) UARTInitMsg, strlen(UARTInitMsg),20);
 8000782:	f107 0308 	add.w	r3, r7, #8
 8000786:	4618      	mov	r0, r3
 8000788:	f7ff fce2 	bl	8000150 <strlen>
 800078c:	4603      	mov	r3, r0
 800078e:	b29a      	uxth	r2, r3
 8000790:	f107 0108 	add.w	r1, r7, #8
 8000794:	2314      	movs	r3, #20
 8000796:	483b      	ldr	r0, [pc, #236]	; (8000884 <StartDefaultTask+0x12c>)
 8000798:	f002 fd67 	bl	800326a <HAL_UART_Transmit>
	  HAL_GPIO_WritePin(RS485_TXENABLE_GPIO_Port, RS485_TXENABLE_Pin, GPIO_PIN_RESET);
 800079c:	2200      	movs	r2, #0
 800079e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007a2:	4837      	ldr	r0, [pc, #220]	; (8000880 <StartDefaultTask+0x128>)
 80007a4:	f001 fa08 	bl	8001bb8 <HAL_GPIO_WritePin>
	/* Infinite loop */
	for(;;)
	{
		if(MFRC522_Check(cardIDarray)==MI_OK){
 80007a8:	4837      	ldr	r0, [pc, #220]	; (8000888 <StartDefaultTask+0x130>)
 80007aa:	f000 fae3 	bl	8000d74 <MFRC522_Check>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d15f      	bne.n	8000874 <StartDefaultTask+0x11c>
			HAL_GPIO_WritePin(DEBUGLED_GPIO_Port, DEBUGLED_Pin,GPIO_PIN_SET);
 80007b4:	2201      	movs	r2, #1
 80007b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007ba:	4834      	ldr	r0, [pc, #208]	; (800088c <StartDefaultTask+0x134>)
 80007bc:	f001 f9fc 	bl	8001bb8 <HAL_GPIO_WritePin>
			BUZZ_Enable();
 80007c0:	f7ff fdb4 	bl	800032c <BUZZ_Enable>
			uint32_t cardIDdec;
			cardIDdec =  (uint32_t)cardIDarray[0] << 24;
 80007c4:	4b30      	ldr	r3, [pc, #192]	; (8000888 <StartDefaultTask+0x130>)
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	061b      	lsls	r3, r3, #24
 80007ca:	617b      	str	r3, [r7, #20]
			cardIDdec += (uint32_t)cardIDarray[1] << 16;
 80007cc:	4b2e      	ldr	r3, [pc, #184]	; (8000888 <StartDefaultTask+0x130>)
 80007ce:	785b      	ldrb	r3, [r3, #1]
 80007d0:	041b      	lsls	r3, r3, #16
 80007d2:	697a      	ldr	r2, [r7, #20]
 80007d4:	4413      	add	r3, r2
 80007d6:	617b      	str	r3, [r7, #20]
			cardIDdec += (uint32_t)cardIDarray[2] <<  8;
 80007d8:	4b2b      	ldr	r3, [pc, #172]	; (8000888 <StartDefaultTask+0x130>)
 80007da:	789b      	ldrb	r3, [r3, #2]
 80007dc:	021b      	lsls	r3, r3, #8
 80007de:	697a      	ldr	r2, [r7, #20]
 80007e0:	4413      	add	r3, r2
 80007e2:	617b      	str	r3, [r7, #20]
			cardIDdec += (uint32_t)cardIDarray[3];
 80007e4:	4b28      	ldr	r3, [pc, #160]	; (8000888 <StartDefaultTask+0x130>)
 80007e6:	78db      	ldrb	r3, [r3, #3]
 80007e8:	461a      	mov	r2, r3
 80007ea:	697b      	ldr	r3, [r7, #20]
 80007ec:	4413      	add	r3, r2
 80007ee:	617b      	str	r3, [r7, #20]
			if(cardIDdec!=lastCardIDdec || (lastRFReadSystick+15000 < xTaskGetTickCount()) || lastRFReadSystick>xTaskGetTickCount()){ //dont accept 2 reads of the same card within 10 sec(ignore if systick overflowed)
 80007f0:	4b27      	ldr	r3, [pc, #156]	; (8000890 <StartDefaultTask+0x138>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	697a      	ldr	r2, [r7, #20]
 80007f6:	429a      	cmp	r2, r3
 80007f8:	d110      	bne.n	800081c <StartDefaultTask+0xc4>
 80007fa:	4b26      	ldr	r3, [pc, #152]	; (8000894 <StartDefaultTask+0x13c>)
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	f503 546a 	add.w	r4, r3, #14976	; 0x3a80
 8000802:	3418      	adds	r4, #24
 8000804:	f003 fef6 	bl	80045f4 <xTaskGetTickCount>
 8000808:	4603      	mov	r3, r0
 800080a:	429c      	cmp	r4, r3
 800080c:	d306      	bcc.n	800081c <StartDefaultTask+0xc4>
 800080e:	f003 fef1 	bl	80045f4 <xTaskGetTickCount>
 8000812:	4602      	mov	r2, r0
 8000814:	4b1f      	ldr	r3, [pc, #124]	; (8000894 <StartDefaultTask+0x13c>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	429a      	cmp	r2, r3
 800081a:	d220      	bcs.n	800085e <StartDefaultTask+0x106>

				lastCardIDdec=cardIDdec;
 800081c:	4a1c      	ldr	r2, [pc, #112]	; (8000890 <StartDefaultTask+0x138>)
 800081e:	697b      	ldr	r3, [r7, #20]
 8000820:	6013      	str	r3, [r2, #0]
				lastRFReadSystick=xTaskGetTickCount();
 8000822:	f003 fee7 	bl	80045f4 <xTaskGetTickCount>
 8000826:	4602      	mov	r2, r0
 8000828:	4b1a      	ldr	r3, [pc, #104]	; (8000894 <StartDefaultTask+0x13c>)
 800082a:	601a      	str	r2, [r3, #0]
				device_status=CONN_IN_PROGRESS;
 800082c:	4b1a      	ldr	r3, [pc, #104]	; (8000898 <StartDefaultTask+0x140>)
 800082e:	2203      	movs	r2, #3
 8000830:	701a      	strb	r2, [r3, #0]
				osDelay(200);
 8000832:	20c8      	movs	r0, #200	; 0xc8
 8000834:	f003 fa1c 	bl	8003c70 <osDelay>
				HAL_GPIO_WritePin(DEBUGLED_GPIO_Port, DEBUGLED_Pin,GPIO_PIN_RESET);
 8000838:	2200      	movs	r2, #0
 800083a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800083e:	4813      	ldr	r0, [pc, #76]	; (800088c <StartDefaultTask+0x134>)
 8000840:	f001 f9ba 	bl	8001bb8 <HAL_GPIO_WritePin>
				BUZZ_Disable();
 8000844:	f7ff fd7e 	bl	8000344 <BUZZ_Disable>
				vTaskResume(ReceiveDataHandle);
 8000848:	4b14      	ldr	r3, [pc, #80]	; (800089c <StartDefaultTask+0x144>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4618      	mov	r0, r3
 800084e:	f003 fd6b 	bl	8004328 <vTaskResume>
				vTaskSuspend(defaultTaskHandle);
 8000852:	4b13      	ldr	r3, [pc, #76]	; (80008a0 <StartDefaultTask+0x148>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	4618      	mov	r0, r3
 8000858:	f003 fc9a 	bl	8004190 <vTaskSuspend>
 800085c:	e00a      	b.n	8000874 <StartDefaultTask+0x11c>
			}
			else{
				osDelay(5);
 800085e:	2005      	movs	r0, #5
 8000860:	f003 fa06 	bl	8003c70 <osDelay>
				HAL_GPIO_WritePin(DEBUGLED_GPIO_Port, DEBUGLED_Pin,GPIO_PIN_RESET);
 8000864:	2200      	movs	r2, #0
 8000866:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800086a:	4808      	ldr	r0, [pc, #32]	; (800088c <StartDefaultTask+0x134>)
 800086c:	f001 f9a4 	bl	8001bb8 <HAL_GPIO_WritePin>
				BUZZ_Disable();
 8000870:	f7ff fd68 	bl	8000344 <BUZZ_Disable>
			}
		}

		osDelay(100);
 8000874:	2064      	movs	r0, #100	; 0x64
 8000876:	f003 f9fb 	bl	8003c70 <osDelay>
		if(MFRC522_Check(cardIDarray)==MI_OK){
 800087a:	e795      	b.n	80007a8 <StartDefaultTask+0x50>
 800087c:	08005b2c 	.word	0x08005b2c
 8000880:	40010800 	.word	0x40010800
 8000884:	20003f04 	.word	0x20003f04
 8000888:	20003efc 	.word	0x20003efc
 800088c:	40011000 	.word	0x40011000
 8000890:	200002f8 	.word	0x200002f8
 8000894:	200002fc 	.word	0x200002fc
 8000898:	20000000 	.word	0x20000000
 800089c:	20003f44 	.word	0x20003f44
 80008a0:	20003ef8 	.word	0x20003ef8

080008a4 <vReceiveDataTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vReceiveDataTask */
void vReceiveDataTask(void const * argument)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b08a      	sub	sp, #40	; 0x28
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN vReceiveDataTask */
	vTaskSuspend(ReceiveDataHandle); //suspended by default until new UID is read in DefaultTask thread
 80008ac:	4b65      	ldr	r3, [pc, #404]	; (8000a44 <vReceiveDataTask+0x1a0>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4618      	mov	r0, r3
 80008b2:	f003 fc6d 	bl	8004190 <vTaskSuspend>
	/* Infinite loop */
	for(;;)
	{
		//////SEND PING AND THEN CARD UID VIA RS485////
		char UARTSendBuffer[20];
		snprintf(UARTSendBuffer,20,"PING\r\n");
 80008b6:	f107 0310 	add.w	r3, r7, #16
 80008ba:	4a63      	ldr	r2, [pc, #396]	; (8000a48 <vReceiveDataTask+0x1a4>)
 80008bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008c0:	6018      	str	r0, [r3, #0]
 80008c2:	3304      	adds	r3, #4
 80008c4:	8019      	strh	r1, [r3, #0]
 80008c6:	3302      	adds	r3, #2
 80008c8:	0c0a      	lsrs	r2, r1, #16
 80008ca:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(RS485_TXENABLE_GPIO_Port, RS485_TXENABLE_Pin, GPIO_PIN_SET); //enable TX on transciever
 80008cc:	2201      	movs	r2, #1
 80008ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008d2:	485e      	ldr	r0, [pc, #376]	; (8000a4c <vReceiveDataTask+0x1a8>)
 80008d4:	f001 f970 	bl	8001bb8 <HAL_GPIO_WritePin>
		osDelay(10);
 80008d8:	200a      	movs	r0, #10
 80008da:	f003 f9c9 	bl	8003c70 <osDelay>
		HAL_UART_Transmit(&huart1, (uint8_t *) UARTSendBuffer, strlen(UARTSendBuffer),15); //transmit in blocking mode - no need to implement DMA or interrupts
 80008de:	f107 0310 	add.w	r3, r7, #16
 80008e2:	4618      	mov	r0, r3
 80008e4:	f7ff fc34 	bl	8000150 <strlen>
 80008e8:	4603      	mov	r3, r0
 80008ea:	b29a      	uxth	r2, r3
 80008ec:	f107 0110 	add.w	r1, r7, #16
 80008f0:	230f      	movs	r3, #15
 80008f2:	4857      	ldr	r0, [pc, #348]	; (8000a50 <vReceiveDataTask+0x1ac>)
 80008f4:	f002 fcb9 	bl	800326a <HAL_UART_Transmit>
		HAL_GPIO_WritePin(RS485_TXENABLE_GPIO_Port, RS485_TXENABLE_Pin, GPIO_PIN_RESET); //RS485 transceiver is high impedance (listening for response)
 80008f8:	2200      	movs	r2, #0
 80008fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008fe:	4853      	ldr	r0, [pc, #332]	; (8000a4c <vReceiveDataTask+0x1a8>)
 8000900:	f001 f95a 	bl	8001bb8 <HAL_GPIO_WritePin>

		uint8_t UARTReceiveBuffer=8;
 8000904:	2308      	movs	r3, #8
 8000906:	73fb      	strb	r3, [r7, #15]
		uint8_t* pUARTReceiveBuffer=&UARTReceiveBuffer;
 8000908:	f107 030f 	add.w	r3, r7, #15
 800090c:	627b      	str	r3, [r7, #36]	; 0x24
		//__HAL_UART_FLUSH_DRREGISTER(&huart1);
		switch(HAL_UART_Receive(&huart1, pUARTReceiveBuffer, 1, 100)){
 800090e:	2364      	movs	r3, #100	; 0x64
 8000910:	2201      	movs	r2, #1
 8000912:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000914:	484e      	ldr	r0, [pc, #312]	; (8000a50 <vReceiveDataTask+0x1ac>)
 8000916:	f002 fd41 	bl	800339c <HAL_UART_Receive>
 800091a:	4603      	mov	r3, r0
 800091c:	2b01      	cmp	r3, #1
 800091e:	d008      	beq.n	8000932 <vReceiveDataTask+0x8e>
 8000920:	2b03      	cmp	r3, #3
 8000922:	d002      	beq.n	800092a <vReceiveDataTask+0x86>
 8000924:	2b00      	cmp	r3, #0
 8000926:	d008      	beq.n	800093a <vReceiveDataTask+0x96>
 8000928:	e081      	b.n	8000a2e <vReceiveDataTask+0x18a>
		case HAL_TIMEOUT:
			device_status=CONN_TIMEOUT;
 800092a:	4b4a      	ldr	r3, [pc, #296]	; (8000a54 <vReceiveDataTask+0x1b0>)
 800092c:	2200      	movs	r2, #0
 800092e:	701a      	strb	r2, [r3, #0]
			break;
 8000930:	e07d      	b.n	8000a2e <vReceiveDataTask+0x18a>
		case HAL_ERROR:
			device_status=ERROR_READER;
 8000932:	4b48      	ldr	r3, [pc, #288]	; (8000a54 <vReceiveDataTask+0x1b0>)
 8000934:	2206      	movs	r2, #6
 8000936:	701a      	strb	r2, [r3, #0]
			break;
 8000938:	e079      	b.n	8000a2e <vReceiveDataTask+0x18a>
		case HAL_OK:
			if(UARTReceiveBuffer=='9'){ //indoor unit responds with '9' if its ready to process new UID
 800093a:	7bfb      	ldrb	r3, [r7, #15]
 800093c:	2b39      	cmp	r3, #57	; 0x39
 800093e:	d174      	bne.n	8000a2a <vReceiveDataTask+0x186>
				snprintf(UARTSendBuffer,20,"ID%lu\r\n",lastCardIDdec);
 8000940:	4b45      	ldr	r3, [pc, #276]	; (8000a58 <vReceiveDataTask+0x1b4>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f107 0010 	add.w	r0, r7, #16
 8000948:	4a44      	ldr	r2, [pc, #272]	; (8000a5c <vReceiveDataTask+0x1b8>)
 800094a:	2114      	movs	r1, #20
 800094c:	f004 fc88 	bl	8005260 <sniprintf>
				HAL_GPIO_WritePin(RS485_TXENABLE_GPIO_Port, RS485_TXENABLE_Pin, GPIO_PIN_SET); //enable TX on transciever
 8000950:	2201      	movs	r2, #1
 8000952:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000956:	483d      	ldr	r0, [pc, #244]	; (8000a4c <vReceiveDataTask+0x1a8>)
 8000958:	f001 f92e 	bl	8001bb8 <HAL_GPIO_WritePin>
				HAL_UART_Transmit(&huart1, (uint8_t *) UARTSendBuffer, strlen(UARTSendBuffer),15); //transmit in blocking mode - no need to implement DMA or interrupts
 800095c:	f107 0310 	add.w	r3, r7, #16
 8000960:	4618      	mov	r0, r3
 8000962:	f7ff fbf5 	bl	8000150 <strlen>
 8000966:	4603      	mov	r3, r0
 8000968:	b29a      	uxth	r2, r3
 800096a:	f107 0110 	add.w	r1, r7, #16
 800096e:	230f      	movs	r3, #15
 8000970:	4837      	ldr	r0, [pc, #220]	; (8000a50 <vReceiveDataTask+0x1ac>)
 8000972:	f002 fc7a 	bl	800326a <HAL_UART_Transmit>
				osDelay(10);
 8000976:	200a      	movs	r0, #10
 8000978:	f003 f97a 	bl	8003c70 <osDelay>
				HAL_GPIO_WritePin(RS485_TXENABLE_GPIO_Port, RS485_TXENABLE_Pin, GPIO_PIN_RESET); //RS485 transceiver is high impedance (listening for response)
 800097c:	2200      	movs	r2, #0
 800097e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000982:	4832      	ldr	r0, [pc, #200]	; (8000a4c <vReceiveDataTask+0x1a8>)
 8000984:	f001 f918 	bl	8001bb8 <HAL_GPIO_WritePin>

				device_status=WAITING_FOR_RESPONSE;
 8000988:	4b32      	ldr	r3, [pc, #200]	; (8000a54 <vReceiveDataTask+0x1b0>)
 800098a:	2204      	movs	r2, #4
 800098c:	701a      	strb	r2, [r3, #0]
				__HAL_UART_FLUSH_DRREGISTER(&huart1);
 800098e:	4b30      	ldr	r3, [pc, #192]	; (8000a50 <vReceiveDataTask+0x1ac>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	685b      	ldr	r3, [r3, #4]
				switch(HAL_UART_Receive(&huart1, pUARTReceiveBuffer, 1, 8000)){ //receiving in blocking mode to use 8s timeout if there is a problem within indoor unit
 8000994:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8000998:	2201      	movs	r2, #1
 800099a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800099c:	482c      	ldr	r0, [pc, #176]	; (8000a50 <vReceiveDataTask+0x1ac>)
 800099e:	f002 fcfd 	bl	800339c <HAL_UART_Receive>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b01      	cmp	r3, #1
 80009a6:	d038      	beq.n	8000a1a <vReceiveDataTask+0x176>
 80009a8:	2b03      	cmp	r3, #3
 80009aa:	d002      	beq.n	80009b2 <vReceiveDataTask+0x10e>
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d004      	beq.n	80009ba <vReceiveDataTask+0x116>
 80009b0:	e037      	b.n	8000a22 <vReceiveDataTask+0x17e>
				case HAL_TIMEOUT:
					device_status=CONN_TIMEOUT;
 80009b2:	4b28      	ldr	r3, [pc, #160]	; (8000a54 <vReceiveDataTask+0x1b0>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	701a      	strb	r2, [r3, #0]
					break;
 80009b8:	e038      	b.n	8000a2c <vReceiveDataTask+0x188>
				case HAL_OK:
					//device_status=READY;
					switch(UARTReceiveBuffer){      /////////set reader state depending on received code from indoor unit
 80009ba:	7bfb      	ldrb	r3, [r7, #15]
 80009bc:	3b30      	subs	r3, #48	; 0x30
 80009be:	2b05      	cmp	r3, #5
 80009c0:	d826      	bhi.n	8000a10 <vReceiveDataTask+0x16c>
 80009c2:	a201      	add	r2, pc, #4	; (adr r2, 80009c8 <vReceiveDataTask+0x124>)
 80009c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009c8:	080009e9 	.word	0x080009e9
 80009cc:	080009e1 	.word	0x080009e1
 80009d0:	080009f1 	.word	0x080009f1
 80009d4:	080009f9 	.word	0x080009f9
 80009d8:	08000a01 	.word	0x08000a01
 80009dc:	08000a09 	.word	0x08000a09
					case '1': 						//UID OK
						device_status=UID_VALID;
 80009e0:	4b1c      	ldr	r3, [pc, #112]	; (8000a54 <vReceiveDataTask+0x1b0>)
 80009e2:	2205      	movs	r2, #5
 80009e4:	701a      	strb	r2, [r3, #0]
						break;
 80009e6:	e017      	b.n	8000a18 <vReceiveDataTask+0x174>
					case '0':						//UID unknown/intruder
						device_status=UID_UNKNOWN;
 80009e8:	4b1a      	ldr	r3, [pc, #104]	; (8000a54 <vReceiveDataTask+0x1b0>)
 80009ea:	2201      	movs	r2, #1
 80009ec:	701a      	strb	r2, [r3, #0]
						break;
 80009ee:	e013      	b.n	8000a18 <vReceiveDataTask+0x174>
					case '2':						//SQL error
						device_status=ERROR_SQL;
 80009f0:	4b18      	ldr	r3, [pc, #96]	; (8000a54 <vReceiveDataTask+0x1b0>)
 80009f2:	2207      	movs	r2, #7
 80009f4:	701a      	strb	r2, [r3, #0]
						break;
 80009f6:	e00f      	b.n	8000a18 <vReceiveDataTask+0x174>
					case '3':						//HTTP ERROR
						device_status=ERROR_HTTP;
 80009f8:	4b16      	ldr	r3, [pc, #88]	; (8000a54 <vReceiveDataTask+0x1b0>)
 80009fa:	2208      	movs	r2, #8
 80009fc:	701a      	strb	r2, [r3, #0]
						break;
 80009fe:	e00b      	b.n	8000a18 <vReceiveDataTask+0x174>
					case '4':						//SERVER ERROR
						device_status=ERROR_SERVER;
 8000a00:	4b14      	ldr	r3, [pc, #80]	; (8000a54 <vReceiveDataTask+0x1b0>)
 8000a02:	2209      	movs	r2, #9
 8000a04:	701a      	strb	r2, [r3, #0]
						break;
 8000a06:	e007      	b.n	8000a18 <vReceiveDataTask+0x174>
					case '5':						//WIFI ERROR
						device_status=ERROR_WIFI;
 8000a08:	4b12      	ldr	r3, [pc, #72]	; (8000a54 <vReceiveDataTask+0x1b0>)
 8000a0a:	220a      	movs	r2, #10
 8000a0c:	701a      	strb	r2, [r3, #0]
						break;
 8000a0e:	e003      	b.n	8000a18 <vReceiveDataTask+0x174>
					default:
						device_status=ERROR_READER;
 8000a10:	4b10      	ldr	r3, [pc, #64]	; (8000a54 <vReceiveDataTask+0x1b0>)
 8000a12:	2206      	movs	r2, #6
 8000a14:	701a      	strb	r2, [r3, #0]
						break;
 8000a16:	bf00      	nop
					}
					break;
 8000a18:	e008      	b.n	8000a2c <vReceiveDataTask+0x188>
					case HAL_ERROR:
						device_status=ERROR_READER;
 8000a1a:	4b0e      	ldr	r3, [pc, #56]	; (8000a54 <vReceiveDataTask+0x1b0>)
 8000a1c:	2206      	movs	r2, #6
 8000a1e:	701a      	strb	r2, [r3, #0]
						break;
 8000a20:	e004      	b.n	8000a2c <vReceiveDataTask+0x188>
					default:
						device_status=READY;
 8000a22:	4b0c      	ldr	r3, [pc, #48]	; (8000a54 <vReceiveDataTask+0x1b0>)
 8000a24:	2202      	movs	r2, #2
 8000a26:	701a      	strb	r2, [r3, #0]
						break;
 8000a28:	e000      	b.n	8000a2c <vReceiveDataTask+0x188>
				}
			}
 8000a2a:	bf00      	nop
			break;
 8000a2c:	bf00      	nop
		}

		vTaskResume(defaultTaskHandle);
 8000a2e:	4b0c      	ldr	r3, [pc, #48]	; (8000a60 <vReceiveDataTask+0x1bc>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4618      	mov	r0, r3
 8000a34:	f003 fc78 	bl	8004328 <vTaskResume>
		vTaskSuspend(ReceiveDataHandle); //task suspended, default task is now in charge
 8000a38:	4b02      	ldr	r3, [pc, #8]	; (8000a44 <vReceiveDataTask+0x1a0>)
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f003 fba7 	bl	8004190 <vTaskSuspend>
	{
 8000a42:	e738      	b.n	80008b6 <vReceiveDataTask+0x12>
 8000a44:	20003f44 	.word	0x20003f44
 8000a48:	08005b34 	.word	0x08005b34
 8000a4c:	40010800 	.word	0x40010800
 8000a50:	20003f04 	.word	0x20003f04
 8000a54:	20000000 	.word	0x20000000
 8000a58:	200002f8 	.word	0x200002f8
 8000a5c:	08005b3c 	.word	0x08005b3c
 8000a60:	20003ef8 	.word	0x20003ef8

08000a64 <vStatusReporting>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_vStatusReporting */
void vStatusReporting(void const * argument)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b084      	sub	sp, #16
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vStatusReporting */
	osDelay(100);
 8000a6c:	2064      	movs	r0, #100	; 0x64
 8000a6e:	f003 f8ff 	bl	8003c70 <osDelay>
	LED_Init();
 8000a72:	f7ff fbc0 	bl	80001f6 <LED_Init>
  /* Infinite loop */
	for(;;)
	{
		 // HAL_TIM_StateTypeDef timstate = HAL_TIM_PWM_GetState(&htim2);
		switch(device_status){
 8000a76:	4b6c      	ldr	r3, [pc, #432]	; (8000c28 <vStatusReporting+0x1c4>)
 8000a78:	781b      	ldrb	r3, [r3, #0]
 8000a7a:	3b01      	subs	r3, #1
 8000a7c:	2b09      	cmp	r3, #9
 8000a7e:	f200 80be 	bhi.w	8000bfe <vStatusReporting+0x19a>
 8000a82:	a201      	add	r2, pc, #4	; (adr r2, 8000a88 <vStatusReporting+0x24>)
 8000a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a88:	08000b55 	.word	0x08000b55
 8000a8c:	08000ab1 	.word	0x08000ab1
 8000a90:	08000ac3 	.word	0x08000ac3
 8000a94:	08000af1 	.word	0x08000af1
 8000a98:	08000b1f 	.word	0x08000b1f
 8000a9c:	08000bff 	.word	0x08000bff
 8000aa0:	08000b77 	.word	0x08000b77
 8000aa4:	08000b99 	.word	0x08000b99
 8000aa8:	08000bbb 	.word	0x08000bbb
 8000aac:	08000bdd 	.word	0x08000bdd
		case READY:
			LED_SetColor(BLUE);
 8000ab0:	2002      	movs	r0, #2
 8000ab2:	f7ff fbd9 	bl	8000268 <LED_SetColor>
			osDelay(3);
 8000ab6:	2003      	movs	r0, #3
 8000ab8:	f003 f8da 	bl	8003c70 <osDelay>
			LED_Clear();
 8000abc:	f7ff fbfa 	bl	80002b4 <LED_Clear>
			break;
 8000ac0:	e0ae      	b.n	8000c20 <vStatusReporting+0x1bc>
		case CONN_IN_PROGRESS:
			LED_Clear();
 8000ac2:	f7ff fbf7 	bl	80002b4 <LED_Clear>
			for(uint8_t i=0;i<3;i++){
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	73fb      	strb	r3, [r7, #15]
 8000aca:	e00d      	b.n	8000ae8 <vStatusReporting+0x84>
				LED_SetColor(BLUE);
 8000acc:	2002      	movs	r0, #2
 8000ace:	f7ff fbcb 	bl	8000268 <LED_SetColor>
				osDelay(50);
 8000ad2:	2032      	movs	r0, #50	; 0x32
 8000ad4:	f003 f8cc 	bl	8003c70 <osDelay>
				LED_Clear();
 8000ad8:	f7ff fbec 	bl	80002b4 <LED_Clear>
				osDelay(200);
 8000adc:	20c8      	movs	r0, #200	; 0xc8
 8000ade:	f003 f8c7 	bl	8003c70 <osDelay>
			for(uint8_t i=0;i<3;i++){
 8000ae2:	7bfb      	ldrb	r3, [r7, #15]
 8000ae4:	3301      	adds	r3, #1
 8000ae6:	73fb      	strb	r3, [r7, #15]
 8000ae8:	7bfb      	ldrb	r3, [r7, #15]
 8000aea:	2b02      	cmp	r3, #2
 8000aec:	d9ee      	bls.n	8000acc <vStatusReporting+0x68>
			}
			break;
 8000aee:	e097      	b.n	8000c20 <vStatusReporting+0x1bc>
		case WAITING_FOR_RESPONSE:
			LED_Clear();
 8000af0:	f7ff fbe0 	bl	80002b4 <LED_Clear>
			for(uint8_t i=0;i<3;i++){
 8000af4:	2300      	movs	r3, #0
 8000af6:	73bb      	strb	r3, [r7, #14]
 8000af8:	e00d      	b.n	8000b16 <vStatusReporting+0xb2>
				LED_SetColor(BLUE);
 8000afa:	2002      	movs	r0, #2
 8000afc:	f7ff fbb4 	bl	8000268 <LED_SetColor>
				osDelay(50);
 8000b00:	2032      	movs	r0, #50	; 0x32
 8000b02:	f003 f8b5 	bl	8003c70 <osDelay>
				LED_Clear();
 8000b06:	f7ff fbd5 	bl	80002b4 <LED_Clear>
				osDelay(200);
 8000b0a:	20c8      	movs	r0, #200	; 0xc8
 8000b0c:	f003 f8b0 	bl	8003c70 <osDelay>
			for(uint8_t i=0;i<3;i++){
 8000b10:	7bbb      	ldrb	r3, [r7, #14]
 8000b12:	3301      	adds	r3, #1
 8000b14:	73bb      	strb	r3, [r7, #14]
 8000b16:	7bbb      	ldrb	r3, [r7, #14]
 8000b18:	2b02      	cmp	r3, #2
 8000b1a:	d9ee      	bls.n	8000afa <vStatusReporting+0x96>
			}
			break;
 8000b1c:	e080      	b.n	8000c20 <vStatusReporting+0x1bc>
		case UID_VALID:
			vTaskSuspend(defaultTaskHandle);
 8000b1e:	4b43      	ldr	r3, [pc, #268]	; (8000c2c <vStatusReporting+0x1c8>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4618      	mov	r0, r3
 8000b24:	f003 fb34 	bl	8004190 <vTaskSuspend>
			LED_Clear();
 8000b28:	f7ff fbc4 	bl	80002b4 <LED_Clear>
			LED_SetColor(GREEN);
 8000b2c:	2001      	movs	r0, #1
 8000b2e:	f7ff fb9b 	bl	8000268 <LED_SetColor>
			BUZZ_Enable();
 8000b32:	f7ff fbfb 	bl	800032c <BUZZ_Enable>
			osDelay(2000);
 8000b36:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000b3a:	f003 f899 	bl	8003c70 <osDelay>
			device_status=READY;
 8000b3e:	4b3a      	ldr	r3, [pc, #232]	; (8000c28 <vStatusReporting+0x1c4>)
 8000b40:	2202      	movs	r2, #2
 8000b42:	701a      	strb	r2, [r3, #0]
			BUZZ_Disable();
 8000b44:	f7ff fbfe 	bl	8000344 <BUZZ_Disable>
			vTaskResume(defaultTaskHandle);
 8000b48:	4b38      	ldr	r3, [pc, #224]	; (8000c2c <vStatusReporting+0x1c8>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f003 fbeb 	bl	8004328 <vTaskResume>
			break;
 8000b52:	e065      	b.n	8000c20 <vStatusReporting+0x1bc>
////ERROR signalling with blinking RED led and buzzer/////
		case UID_UNKNOWN:
			vTaskSuspend(defaultTaskHandle);
 8000b54:	4b35      	ldr	r3, [pc, #212]	; (8000c2c <vStatusReporting+0x1c8>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f003 fb19 	bl	8004190 <vTaskSuspend>
			LED_SignalDeviceError(1); //1 beep for unknown
 8000b5e:	2001      	movs	r0, #1
 8000b60:	f7ff fb24 	bl	80001ac <LED_SignalDeviceError>
			device_status=READY;
 8000b64:	4b30      	ldr	r3, [pc, #192]	; (8000c28 <vStatusReporting+0x1c4>)
 8000b66:	2202      	movs	r2, #2
 8000b68:	701a      	strb	r2, [r3, #0]
			vTaskResume(defaultTaskHandle);
 8000b6a:	4b30      	ldr	r3, [pc, #192]	; (8000c2c <vStatusReporting+0x1c8>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f003 fbda 	bl	8004328 <vTaskResume>
			break;
 8000b74:	e054      	b.n	8000c20 <vStatusReporting+0x1bc>
		case ERROR_SQL:
			vTaskSuspend(defaultTaskHandle);
 8000b76:	4b2d      	ldr	r3, [pc, #180]	; (8000c2c <vStatusReporting+0x1c8>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f003 fb08 	bl	8004190 <vTaskSuspend>
			LED_SignalDeviceError(2); //2 beeps for SQL error
 8000b80:	2002      	movs	r0, #2
 8000b82:	f7ff fb13 	bl	80001ac <LED_SignalDeviceError>
			device_status=READY;
 8000b86:	4b28      	ldr	r3, [pc, #160]	; (8000c28 <vStatusReporting+0x1c4>)
 8000b88:	2202      	movs	r2, #2
 8000b8a:	701a      	strb	r2, [r3, #0]
			vTaskResume(defaultTaskHandle);
 8000b8c:	4b27      	ldr	r3, [pc, #156]	; (8000c2c <vStatusReporting+0x1c8>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4618      	mov	r0, r3
 8000b92:	f003 fbc9 	bl	8004328 <vTaskResume>
			break;
 8000b96:	e043      	b.n	8000c20 <vStatusReporting+0x1bc>
		case ERROR_HTTP:
			vTaskSuspend(defaultTaskHandle);
 8000b98:	4b24      	ldr	r3, [pc, #144]	; (8000c2c <vStatusReporting+0x1c8>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f003 faf7 	bl	8004190 <vTaskSuspend>
			LED_SignalDeviceError(3); //3 beeps for HTTP error
 8000ba2:	2003      	movs	r0, #3
 8000ba4:	f7ff fb02 	bl	80001ac <LED_SignalDeviceError>
			device_status=READY;
 8000ba8:	4b1f      	ldr	r3, [pc, #124]	; (8000c28 <vStatusReporting+0x1c4>)
 8000baa:	2202      	movs	r2, #2
 8000bac:	701a      	strb	r2, [r3, #0]
			vTaskResume(defaultTaskHandle);
 8000bae:	4b1f      	ldr	r3, [pc, #124]	; (8000c2c <vStatusReporting+0x1c8>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	f003 fbb8 	bl	8004328 <vTaskResume>
			break;
 8000bb8:	e032      	b.n	8000c20 <vStatusReporting+0x1bc>
		case ERROR_SERVER:
			vTaskSuspend(defaultTaskHandle);
 8000bba:	4b1c      	ldr	r3, [pc, #112]	; (8000c2c <vStatusReporting+0x1c8>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f003 fae6 	bl	8004190 <vTaskSuspend>
			LED_SignalDeviceError(4); //4 beeps for server error
 8000bc4:	2004      	movs	r0, #4
 8000bc6:	f7ff faf1 	bl	80001ac <LED_SignalDeviceError>
			device_status=READY;
 8000bca:	4b17      	ldr	r3, [pc, #92]	; (8000c28 <vStatusReporting+0x1c4>)
 8000bcc:	2202      	movs	r2, #2
 8000bce:	701a      	strb	r2, [r3, #0]
			vTaskResume(defaultTaskHandle);
 8000bd0:	4b16      	ldr	r3, [pc, #88]	; (8000c2c <vStatusReporting+0x1c8>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f003 fba7 	bl	8004328 <vTaskResume>
			break;
 8000bda:	e021      	b.n	8000c20 <vStatusReporting+0x1bc>
		case ERROR_WIFI:
			vTaskSuspend(defaultTaskHandle);
 8000bdc:	4b13      	ldr	r3, [pc, #76]	; (8000c2c <vStatusReporting+0x1c8>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4618      	mov	r0, r3
 8000be2:	f003 fad5 	bl	8004190 <vTaskSuspend>
			LED_SignalDeviceError(5); //5 beeps for wifi error
 8000be6:	2005      	movs	r0, #5
 8000be8:	f7ff fae0 	bl	80001ac <LED_SignalDeviceError>
			device_status=READY;
 8000bec:	4b0e      	ldr	r3, [pc, #56]	; (8000c28 <vStatusReporting+0x1c4>)
 8000bee:	2202      	movs	r2, #2
 8000bf0:	701a      	strb	r2, [r3, #0]
			vTaskResume(defaultTaskHandle);
 8000bf2:	4b0e      	ldr	r3, [pc, #56]	; (8000c2c <vStatusReporting+0x1c8>)
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	f003 fb96 	bl	8004328 <vTaskResume>
			break;
 8000bfc:	e010      	b.n	8000c20 <vStatusReporting+0x1bc>
		default:
			vTaskSuspend(defaultTaskHandle);
 8000bfe:	4b0b      	ldr	r3, [pc, #44]	; (8000c2c <vStatusReporting+0x1c8>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	4618      	mov	r0, r3
 8000c04:	f003 fac4 	bl	8004190 <vTaskSuspend>
			LED_SignalDeviceError(6); //6 beeps for other problems
 8000c08:	2006      	movs	r0, #6
 8000c0a:	f7ff facf 	bl	80001ac <LED_SignalDeviceError>
			device_status=READY;
 8000c0e:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <vStatusReporting+0x1c4>)
 8000c10:	2202      	movs	r2, #2
 8000c12:	701a      	strb	r2, [r3, #0]
			vTaskResume(defaultTaskHandle);
 8000c14:	4b05      	ldr	r3, [pc, #20]	; (8000c2c <vStatusReporting+0x1c8>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f003 fb85 	bl	8004328 <vTaskResume>
			break;
 8000c1e:	bf00      	nop
		}
		osDelay(10);
 8000c20:	200a      	movs	r0, #10
 8000c22:	f003 f825 	bl	8003c70 <osDelay>
		switch(device_status){
 8000c26:	e726      	b.n	8000a76 <vStatusReporting+0x12>
 8000c28:	20000000 	.word	0x20000000
 8000c2c:	20003ef8 	.word	0x20003ef8

08000c30 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4) {
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a04      	ldr	r2, [pc, #16]	; (8000c50 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c3e:	4293      	cmp	r3, r2
 8000c40:	d101      	bne.n	8000c46 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c42:	f000 fced 	bl	8001620 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c46:	bf00      	nop
 8000c48:	3708      	adds	r7, #8
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	40000800 	.word	0x40000800

08000c54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bc80      	pop	{r7}
 8000c5e:	4770      	bx	lr

08000c60 <SPI1SendByte>:
#include "rc522.h"

extern SPI_HandleTypeDef hspi1;


uint8_t SPI1SendByte(uint8_t data) {
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b086      	sub	sp, #24
 8000c64:	af02      	add	r7, sp, #8
 8000c66:	4603      	mov	r3, r0
 8000c68:	71fb      	strb	r3, [r7, #7]
	unsigned char writeCommand[1];
	unsigned char readValue[1];

	writeCommand[0] = data;
 8000c6a:	79fb      	ldrb	r3, [r7, #7]
 8000c6c:	733b      	strb	r3, [r7, #12]
	HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&writeCommand, (uint8_t*)&readValue, 1, 10);
 8000c6e:	f107 0208 	add.w	r2, r7, #8
 8000c72:	f107 010c 	add.w	r1, r7, #12
 8000c76:	230a      	movs	r3, #10
 8000c78:	9300      	str	r3, [sp, #0]
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	4803      	ldr	r0, [pc, #12]	; (8000c8c <SPI1SendByte+0x2c>)
 8000c7e:	f001 fc60 	bl	8002542 <HAL_SPI_TransmitReceive>
	return readValue[0];
 8000c82:	7a3b      	ldrb	r3, [r7, #8]
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	3710      	adds	r7, #16
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	20003f4c 	.word	0x20003f4c

08000c90 <SPI1_WriteReg>:

void SPI1_WriteReg(uint8_t address, uint8_t value) {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	4603      	mov	r3, r0
 8000c98:	460a      	mov	r2, r1
 8000c9a:	71fb      	strb	r3, [r7, #7]
 8000c9c:	4613      	mov	r3, r2
 8000c9e:	71bb      	strb	r3, [r7, #6]
	cs_reset();
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	2101      	movs	r1, #1
 8000ca4:	4809      	ldr	r0, [pc, #36]	; (8000ccc <SPI1_WriteReg+0x3c>)
 8000ca6:	f000 ff87 	bl	8001bb8 <HAL_GPIO_WritePin>
	SPI1SendByte(address);
 8000caa:	79fb      	ldrb	r3, [r7, #7]
 8000cac:	4618      	mov	r0, r3
 8000cae:	f7ff ffd7 	bl	8000c60 <SPI1SendByte>
	SPI1SendByte(value);
 8000cb2:	79bb      	ldrb	r3, [r7, #6]
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	f7ff ffd3 	bl	8000c60 <SPI1SendByte>
	cs_set();
 8000cba:	2201      	movs	r2, #1
 8000cbc:	2101      	movs	r1, #1
 8000cbe:	4803      	ldr	r0, [pc, #12]	; (8000ccc <SPI1_WriteReg+0x3c>)
 8000cc0:	f000 ff7a 	bl	8001bb8 <HAL_GPIO_WritePin>
}
 8000cc4:	bf00      	nop
 8000cc6:	3708      	adds	r7, #8
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	40010c00 	.word	0x40010c00

08000cd0 <SPI1_ReadReg>:

uint8_t SPI1_ReadReg(uint8_t address) {
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b084      	sub	sp, #16
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	71fb      	strb	r3, [r7, #7]
	uint8_t	val;

	cs_reset();
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2101      	movs	r1, #1
 8000cde:	480b      	ldr	r0, [pc, #44]	; (8000d0c <SPI1_ReadReg+0x3c>)
 8000ce0:	f000 ff6a 	bl	8001bb8 <HAL_GPIO_WritePin>
	SPI1SendByte(address);
 8000ce4:	79fb      	ldrb	r3, [r7, #7]
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff ffba 	bl	8000c60 <SPI1SendByte>
	val = SPI1SendByte(0x00);
 8000cec:	2000      	movs	r0, #0
 8000cee:	f7ff ffb7 	bl	8000c60 <SPI1SendByte>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	73fb      	strb	r3, [r7, #15]
	cs_set();
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	4804      	ldr	r0, [pc, #16]	; (8000d0c <SPI1_ReadReg+0x3c>)
 8000cfc:	f000 ff5c 	bl	8001bb8 <HAL_GPIO_WritePin>
	return val;
 8000d00:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3710      	adds	r7, #16
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	bf00      	nop
 8000d0c:	40010c00 	.word	0x40010c00

08000d10 <MFRC522_WriteRegister>:

void MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	4603      	mov	r3, r0
 8000d18:	460a      	mov	r2, r1
 8000d1a:	71fb      	strb	r3, [r7, #7]
 8000d1c:	4613      	mov	r3, r2
 8000d1e:	71bb      	strb	r3, [r7, #6]
	addr = (addr << 1) & 0x7E;								// Address format: 0XXXXXX0
 8000d20:	79fb      	ldrb	r3, [r7, #7]
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	b2db      	uxtb	r3, r3
 8000d26:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8000d2a:	71fb      	strb	r3, [r7, #7]
  SPI1_WriteReg(addr, val);
 8000d2c:	79ba      	ldrb	r2, [r7, #6]
 8000d2e:	79fb      	ldrb	r3, [r7, #7]
 8000d30:	4611      	mov	r1, r2
 8000d32:	4618      	mov	r0, r3
 8000d34:	f7ff ffac 	bl	8000c90 <SPI1_WriteReg>
}
 8000d38:	bf00      	nop
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <MFRC522_ReadRegister>:

uint8_t MFRC522_ReadRegister(uint8_t addr) {
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	4603      	mov	r3, r0
 8000d48:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	addr = ((addr << 1) & 0x7E) | 0x80;
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	005b      	lsls	r3, r3, #1
 8000d4e:	b25b      	sxtb	r3, r3
 8000d50:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8000d54:	b25b      	sxtb	r3, r3
 8000d56:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d5a:	b25b      	sxtb	r3, r3
 8000d5c:	71fb      	strb	r3, [r7, #7]
	val = SPI1_ReadReg(addr);
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	4618      	mov	r0, r3
 8000d62:	f7ff ffb5 	bl	8000cd0 <SPI1_ReadReg>
 8000d66:	4603      	mov	r3, r0
 8000d68:	73fb      	strb	r3, [r7, #15]
	return val;
 8000d6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	3710      	adds	r7, #16
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <MFRC522_Check>:

uint8_t MFRC522_Check(uint8_t* id) {
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
	uint8_t status;
	status = MFRC522_Request(PICC_REQIDL, id);					// Find cards, return card type
 8000d7c:	6879      	ldr	r1, [r7, #4]
 8000d7e:	2026      	movs	r0, #38	; 0x26
 8000d80:	f000 f849 	bl	8000e16 <MFRC522_Request>
 8000d84:	4603      	mov	r3, r0
 8000d86:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK) status = MFRC522_Anticoll(id);			// Card detected. Anti-collision, return card serial number 4 bytes
 8000d88:	7bfb      	ldrb	r3, [r7, #15]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d104      	bne.n	8000d98 <MFRC522_Check+0x24>
 8000d8e:	6878      	ldr	r0, [r7, #4]
 8000d90:	f000 f935 	bl	8000ffe <MFRC522_Anticoll>
 8000d94:	4603      	mov	r3, r0
 8000d96:	73fb      	strb	r3, [r7, #15]
	MFRC522_Halt();												// Command card into hibernation
 8000d98:	f000 fa01 	bl	800119e <MFRC522_Halt>
	return status;
 8000d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	3710      	adds	r7, #16
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <MFRC522_SetBitMask>:
		if (CardID[i] != CompareID[i]) return MI_ERR;
	}
	return MI_OK;
}

void MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 8000da6:	b580      	push	{r7, lr}
 8000da8:	b082      	sub	sp, #8
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	4603      	mov	r3, r0
 8000dae:	460a      	mov	r2, r1
 8000db0:	71fb      	strb	r3, [r7, #7]
 8000db2:	4613      	mov	r3, r2
 8000db4:	71bb      	strb	r3, [r7, #6]
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) | mask);
 8000db6:	79fb      	ldrb	r3, [r7, #7]
 8000db8:	4618      	mov	r0, r3
 8000dba:	f7ff ffc1 	bl	8000d40 <MFRC522_ReadRegister>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	461a      	mov	r2, r3
 8000dc2:	79bb      	ldrb	r3, [r7, #6]
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	b2da      	uxtb	r2, r3
 8000dc8:	79fb      	ldrb	r3, [r7, #7]
 8000dca:	4611      	mov	r1, r2
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f7ff ff9f 	bl	8000d10 <MFRC522_WriteRegister>
}
 8000dd2:	bf00      	nop
 8000dd4:	3708      	adds	r7, #8
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}

08000dda <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(uint8_t reg, uint8_t mask){
 8000dda:	b580      	push	{r7, lr}
 8000ddc:	b082      	sub	sp, #8
 8000dde:	af00      	add	r7, sp, #0
 8000de0:	4603      	mov	r3, r0
 8000de2:	460a      	mov	r2, r1
 8000de4:	71fb      	strb	r3, [r7, #7]
 8000de6:	4613      	mov	r3, r2
 8000de8:	71bb      	strb	r3, [r7, #6]
	MFRC522_WriteRegister(reg, MFRC522_ReadRegister(reg) & (~mask));
 8000dea:	79fb      	ldrb	r3, [r7, #7]
 8000dec:	4618      	mov	r0, r3
 8000dee:	f7ff ffa7 	bl	8000d40 <MFRC522_ReadRegister>
 8000df2:	4603      	mov	r3, r0
 8000df4:	b25a      	sxtb	r2, r3
 8000df6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000dfa:	43db      	mvns	r3, r3
 8000dfc:	b25b      	sxtb	r3, r3
 8000dfe:	4013      	ands	r3, r2
 8000e00:	b25b      	sxtb	r3, r3
 8000e02:	b2da      	uxtb	r2, r3
 8000e04:	79fb      	ldrb	r3, [r7, #7]
 8000e06:	4611      	mov	r1, r2
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f7ff ff81 	bl	8000d10 <MFRC522_WriteRegister>
}
 8000e0e:	bf00      	nop
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}

08000e16 <MFRC522_Request>:

uint8_t MFRC522_Request(uint8_t reqMode, uint8_t* TagType) {
 8000e16:	b580      	push	{r7, lr}
 8000e18:	b086      	sub	sp, #24
 8000e1a:	af02      	add	r7, sp, #8
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	6039      	str	r1, [r7, #0]
 8000e20:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	uint16_t backBits;											// The received data bits

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x07);		// TxLastBists = BitFramingReg[2..0]
 8000e22:	2107      	movs	r1, #7
 8000e24:	200d      	movs	r0, #13
 8000e26:	f7ff ff73 	bl	8000d10 <MFRC522_WriteRegister>
	TagType[0] = reqMode;
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	79fa      	ldrb	r2, [r7, #7]
 8000e2e:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8000e30:	f107 030c 	add.w	r3, r7, #12
 8000e34:	9300      	str	r3, [sp, #0]
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	2201      	movs	r2, #1
 8000e3a:	6839      	ldr	r1, [r7, #0]
 8000e3c:	200c      	movs	r0, #12
 8000e3e:	f000 f80f 	bl	8000e60 <MFRC522_ToCard>
 8000e42:	4603      	mov	r3, r0
 8000e44:	73fb      	strb	r3, [r7, #15]
	if ((status != MI_OK) || (backBits != 0x10)) status = MI_ERR;
 8000e46:	7bfb      	ldrb	r3, [r7, #15]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d102      	bne.n	8000e52 <MFRC522_Request+0x3c>
 8000e4c:	89bb      	ldrh	r3, [r7, #12]
 8000e4e:	2b10      	cmp	r3, #16
 8000e50:	d001      	beq.n	8000e56 <MFRC522_Request+0x40>
 8000e52:	2302      	movs	r3, #2
 8000e54:	73fb      	strb	r3, [r7, #15]
	return status;
 8000e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e58:	4618      	mov	r0, r3
 8000e5a:	3710      	adds	r7, #16
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <MFRC522_ToCard>:

uint8_t MFRC522_ToCard(uint8_t command, uint8_t* sendData, uint8_t sendLen, uint8_t* backData, uint16_t* backLen) {
 8000e60:	b590      	push	{r4, r7, lr}
 8000e62:	b087      	sub	sp, #28
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60b9      	str	r1, [r7, #8]
 8000e68:	607b      	str	r3, [r7, #4]
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	73fb      	strb	r3, [r7, #15]
 8000e6e:	4613      	mov	r3, r2
 8000e70:	73bb      	strb	r3, [r7, #14]
	uint8_t status = MI_ERR;
 8000e72:	2302      	movs	r3, #2
 8000e74:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 8000e76:	2300      	movs	r3, #0
 8000e78:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 8000e7e:	7bfb      	ldrb	r3, [r7, #15]
 8000e80:	2b0c      	cmp	r3, #12
 8000e82:	d007      	beq.n	8000e94 <MFRC522_ToCard+0x34>
 8000e84:	2b0e      	cmp	r3, #14
 8000e86:	d000      	beq.n	8000e8a <MFRC522_ToCard+0x2a>
			irqEn = 0x77;
			waitIRq = 0x30;
			break;
		}
		default:
		break;
 8000e88:	e009      	b.n	8000e9e <MFRC522_ToCard+0x3e>
			irqEn = 0x12;
 8000e8a:	2312      	movs	r3, #18
 8000e8c:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x10;
 8000e8e:	2310      	movs	r3, #16
 8000e90:	757b      	strb	r3, [r7, #21]
			break;
 8000e92:	e004      	b.n	8000e9e <MFRC522_ToCard+0x3e>
			irqEn = 0x77;
 8000e94:	2377      	movs	r3, #119	; 0x77
 8000e96:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x30;
 8000e98:	2330      	movs	r3, #48	; 0x30
 8000e9a:	757b      	strb	r3, [r7, #21]
			break;
 8000e9c:	bf00      	nop
	}

	MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
 8000e9e:	7dbb      	ldrb	r3, [r7, #22]
 8000ea0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	2002      	movs	r0, #2
 8000eaa:	f7ff ff31 	bl	8000d10 <MFRC522_WriteRegister>
	MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80);
 8000eae:	2180      	movs	r1, #128	; 0x80
 8000eb0:	2004      	movs	r0, #4
 8000eb2:	f7ff ff92 	bl	8000dda <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);
 8000eb6:	2180      	movs	r1, #128	; 0x80
 8000eb8:	200a      	movs	r0, #10
 8000eba:	f7ff ff74 	bl	8000da6 <MFRC522_SetBitMask>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE);
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	2001      	movs	r0, #1
 8000ec2:	f7ff ff25 	bl	8000d10 <MFRC522_WriteRegister>

	// Writing data to the FIFO
	for (i = 0; i < sendLen; i++) MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	827b      	strh	r3, [r7, #18]
 8000eca:	e00a      	b.n	8000ee2 <MFRC522_ToCard+0x82>
 8000ecc:	8a7b      	ldrh	r3, [r7, #18]
 8000ece:	68ba      	ldr	r2, [r7, #8]
 8000ed0:	4413      	add	r3, r2
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	2009      	movs	r0, #9
 8000ed8:	f7ff ff1a 	bl	8000d10 <MFRC522_WriteRegister>
 8000edc:	8a7b      	ldrh	r3, [r7, #18]
 8000ede:	3301      	adds	r3, #1
 8000ee0:	827b      	strh	r3, [r7, #18]
 8000ee2:	7bbb      	ldrb	r3, [r7, #14]
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	8a7a      	ldrh	r2, [r7, #18]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	d3ef      	bcc.n	8000ecc <MFRC522_ToCard+0x6c>

	// Execute the command
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
 8000eec:	7bfb      	ldrb	r3, [r7, #15]
 8000eee:	4619      	mov	r1, r3
 8000ef0:	2001      	movs	r0, #1
 8000ef2:	f7ff ff0d 	bl	8000d10 <MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE) MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);
 8000ef6:	7bfb      	ldrb	r3, [r7, #15]
 8000ef8:	2b0c      	cmp	r3, #12
 8000efa:	d103      	bne.n	8000f04 <MFRC522_ToCard+0xa4>
 8000efc:	2180      	movs	r1, #128	; 0x80
 8000efe:	200d      	movs	r0, #13
 8000f00:	f7ff ff51 	bl	8000da6 <MFRC522_SetBitMask>


	i = 2000;	//
 8000f04:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000f08:	827b      	strh	r3, [r7, #18]
	do {

		n = MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
 8000f0a:	2004      	movs	r0, #4
 8000f0c:	f7ff ff18 	bl	8000d40 <MFRC522_ReadRegister>
 8000f10:	4603      	mov	r3, r0
 8000f12:	753b      	strb	r3, [r7, #20]
		i--;
 8000f14:	8a7b      	ldrh	r3, [r7, #18]
 8000f16:	3b01      	subs	r3, #1
 8000f18:	827b      	strh	r3, [r7, #18]
	} while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 8000f1a:	8a7b      	ldrh	r3, [r7, #18]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d00a      	beq.n	8000f36 <MFRC522_ToCard+0xd6>
 8000f20:	7d3b      	ldrb	r3, [r7, #20]
 8000f22:	f003 0301 	and.w	r3, r3, #1
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d105      	bne.n	8000f36 <MFRC522_ToCard+0xd6>
 8000f2a:	7d3a      	ldrb	r2, [r7, #20]
 8000f2c:	7d7b      	ldrb	r3, [r7, #21]
 8000f2e:	4013      	ands	r3, r2
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d0e9      	beq.n	8000f0a <MFRC522_ToCard+0xaa>

	MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);																// StartSend=0
 8000f36:	2180      	movs	r1, #128	; 0x80
 8000f38:	200d      	movs	r0, #13
 8000f3a:	f7ff ff4e 	bl	8000dda <MFRC522_ClearBitMask>

	if (i != 0)  {
 8000f3e:	8a7b      	ldrh	r3, [r7, #18]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d057      	beq.n	8000ff4 <MFRC522_ToCard+0x194>
		if (!(MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B)) {
 8000f44:	2006      	movs	r0, #6
 8000f46:	f7ff fefb 	bl	8000d40 <MFRC522_ReadRegister>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	f003 031b 	and.w	r3, r3, #27
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d14d      	bne.n	8000ff0 <MFRC522_ToCard+0x190>
			status = MI_OK;
 8000f54:	2300      	movs	r3, #0
 8000f56:	75fb      	strb	r3, [r7, #23]
			if (n & irqEn & 0x01) status = MI_NOTAGERR;
 8000f58:	7d3a      	ldrb	r2, [r7, #20]
 8000f5a:	7dbb      	ldrb	r3, [r7, #22]
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	b2db      	uxtb	r3, r3
 8000f60:	f003 0301 	and.w	r3, r3, #1
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <MFRC522_ToCard+0x10c>
 8000f68:	2301      	movs	r3, #1
 8000f6a:	75fb      	strb	r3, [r7, #23]
			if (command == PCD_TRANSCEIVE) {
 8000f6c:	7bfb      	ldrb	r3, [r7, #15]
 8000f6e:	2b0c      	cmp	r3, #12
 8000f70:	d140      	bne.n	8000ff4 <MFRC522_ToCard+0x194>
				n = MFRC522_ReadRegister(MFRC522_REG_FIFO_LEVEL);
 8000f72:	200a      	movs	r0, #10
 8000f74:	f7ff fee4 	bl	8000d40 <MFRC522_ReadRegister>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	753b      	strb	r3, [r7, #20]
				lastBits = MFRC522_ReadRegister(MFRC522_REG_CONTROL) & 0x07;
 8000f7c:	200c      	movs	r0, #12
 8000f7e:	f7ff fedf 	bl	8000d40 <MFRC522_ReadRegister>
 8000f82:	4603      	mov	r3, r0
 8000f84:	f003 0307 	and.w	r3, r3, #7
 8000f88:	747b      	strb	r3, [r7, #17]
				if (lastBits) *backLen = (n-1)*8+lastBits; else *backLen = n*8;
 8000f8a:	7c7b      	ldrb	r3, [r7, #17]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d00b      	beq.n	8000fa8 <MFRC522_ToCard+0x148>
 8000f90:	7d3b      	ldrb	r3, [r7, #20]
 8000f92:	3b01      	subs	r3, #1
 8000f94:	b29b      	uxth	r3, r3
 8000f96:	00db      	lsls	r3, r3, #3
 8000f98:	b29a      	uxth	r2, r3
 8000f9a:	7c7b      	ldrb	r3, [r7, #17]
 8000f9c:	b29b      	uxth	r3, r3
 8000f9e:	4413      	add	r3, r2
 8000fa0:	b29a      	uxth	r2, r3
 8000fa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fa4:	801a      	strh	r2, [r3, #0]
 8000fa6:	e005      	b.n	8000fb4 <MFRC522_ToCard+0x154>
 8000fa8:	7d3b      	ldrb	r3, [r7, #20]
 8000faa:	b29b      	uxth	r3, r3
 8000fac:	00db      	lsls	r3, r3, #3
 8000fae:	b29a      	uxth	r2, r3
 8000fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000fb2:	801a      	strh	r2, [r3, #0]
				if (n == 0) n = 1;
 8000fb4:	7d3b      	ldrb	r3, [r7, #20]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d101      	bne.n	8000fbe <MFRC522_ToCard+0x15e>
 8000fba:	2301      	movs	r3, #1
 8000fbc:	753b      	strb	r3, [r7, #20]
				if (n > MFRC522_MAX_LEN) n = MFRC522_MAX_LEN;
 8000fbe:	7d3b      	ldrb	r3, [r7, #20]
 8000fc0:	2b10      	cmp	r3, #16
 8000fc2:	d901      	bls.n	8000fc8 <MFRC522_ToCard+0x168>
 8000fc4:	2310      	movs	r3, #16
 8000fc6:	753b      	strb	r3, [r7, #20]
				for (i = 0; i < n; i++) backData[i] = MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);		// Reading the received data in FIFO
 8000fc8:	2300      	movs	r3, #0
 8000fca:	827b      	strh	r3, [r7, #18]
 8000fcc:	e00a      	b.n	8000fe4 <MFRC522_ToCard+0x184>
 8000fce:	8a7b      	ldrh	r3, [r7, #18]
 8000fd0:	687a      	ldr	r2, [r7, #4]
 8000fd2:	18d4      	adds	r4, r2, r3
 8000fd4:	2009      	movs	r0, #9
 8000fd6:	f7ff feb3 	bl	8000d40 <MFRC522_ReadRegister>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	7023      	strb	r3, [r4, #0]
 8000fde:	8a7b      	ldrh	r3, [r7, #18]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	827b      	strh	r3, [r7, #18]
 8000fe4:	7d3b      	ldrb	r3, [r7, #20]
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	8a7a      	ldrh	r2, [r7, #18]
 8000fea:	429a      	cmp	r2, r3
 8000fec:	d3ef      	bcc.n	8000fce <MFRC522_ToCard+0x16e>
 8000fee:	e001      	b.n	8000ff4 <MFRC522_ToCard+0x194>
			}
		} else status = MI_ERR;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	75fb      	strb	r3, [r7, #23]
	}
	return status;
 8000ff4:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	371c      	adds	r7, #28
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd90      	pop	{r4, r7, pc}

08000ffe <MFRC522_Anticoll>:

uint8_t MFRC522_Anticoll(uint8_t* serNum) {
 8000ffe:	b580      	push	{r7, lr}
 8001000:	b086      	sub	sp, #24
 8001002:	af02      	add	r7, sp, #8
 8001004:	6078      	str	r0, [r7, #4]
	uint8_t status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);												// TxLastBists = BitFramingReg[2..0]
 800100a:	2100      	movs	r1, #0
 800100c:	200d      	movs	r0, #13
 800100e:	f7ff fe7f 	bl	8000d10 <MFRC522_WriteRegister>
	serNum[0] = PICC_ANTICOLL;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2293      	movs	r2, #147	; 0x93
 8001016:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	3301      	adds	r3, #1
 800101c:	2220      	movs	r2, #32
 800101e:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8001020:	f107 030a 	add.w	r3, r7, #10
 8001024:	9300      	str	r3, [sp, #0]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	2202      	movs	r2, #2
 800102a:	6879      	ldr	r1, [r7, #4]
 800102c:	200c      	movs	r0, #12
 800102e:	f7ff ff17 	bl	8000e60 <MFRC522_ToCard>
 8001032:	4603      	mov	r3, r0
 8001034:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK) {
 8001036:	7bfb      	ldrb	r3, [r7, #15]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d118      	bne.n	800106e <MFRC522_Anticoll+0x70>
		// Check card serial number
		for (i = 0; i < 4; i++) serNumCheck ^= serNum[i];
 800103c:	2300      	movs	r3, #0
 800103e:	73bb      	strb	r3, [r7, #14]
 8001040:	e009      	b.n	8001056 <MFRC522_Anticoll+0x58>
 8001042:	7bbb      	ldrb	r3, [r7, #14]
 8001044:	687a      	ldr	r2, [r7, #4]
 8001046:	4413      	add	r3, r2
 8001048:	781a      	ldrb	r2, [r3, #0]
 800104a:	7b7b      	ldrb	r3, [r7, #13]
 800104c:	4053      	eors	r3, r2
 800104e:	737b      	strb	r3, [r7, #13]
 8001050:	7bbb      	ldrb	r3, [r7, #14]
 8001052:	3301      	adds	r3, #1
 8001054:	73bb      	strb	r3, [r7, #14]
 8001056:	7bbb      	ldrb	r3, [r7, #14]
 8001058:	2b03      	cmp	r3, #3
 800105a:	d9f2      	bls.n	8001042 <MFRC522_Anticoll+0x44>
		if (serNumCheck != serNum[i]) status = MI_ERR;
 800105c:	7bbb      	ldrb	r3, [r7, #14]
 800105e:	687a      	ldr	r2, [r7, #4]
 8001060:	4413      	add	r3, r2
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	7b7a      	ldrb	r2, [r7, #13]
 8001066:	429a      	cmp	r2, r3
 8001068:	d001      	beq.n	800106e <MFRC522_Anticoll+0x70>
 800106a:	2302      	movs	r3, #2
 800106c:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 800106e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001070:	4618      	mov	r0, r3
 8001072:	3710      	adds	r7, #16
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <MFRC522_CalculateCRC>:

void MFRC522_CalculateCRC(uint8_t*  pIndata, uint8_t len, uint8_t* pOutData) {
 8001078:	b590      	push	{r4, r7, lr}
 800107a:	b087      	sub	sp, #28
 800107c:	af00      	add	r7, sp, #0
 800107e:	60f8      	str	r0, [r7, #12]
 8001080:	460b      	mov	r3, r1
 8001082:	607a      	str	r2, [r7, #4]
 8001084:	72fb      	strb	r3, [r7, #11]
	uint8_t i, n;

	MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);													// CRCIrq = 0
 8001086:	2104      	movs	r1, #4
 8001088:	2005      	movs	r0, #5
 800108a:	f7ff fea6 	bl	8000dda <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);													// Clear the FIFO pointer
 800108e:	2180      	movs	r1, #128	; 0x80
 8001090:	200a      	movs	r0, #10
 8001092:	f7ff fe88 	bl	8000da6 <MFRC522_SetBitMask>
	// Write_MFRC522(CommandReg, PCD_IDLE);

	// Writing data to the FIFO
	for (i = 0; i < len; i++) MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata+i));
 8001096:	2300      	movs	r3, #0
 8001098:	75fb      	strb	r3, [r7, #23]
 800109a:	e00a      	b.n	80010b2 <MFRC522_CalculateCRC+0x3a>
 800109c:	7dfb      	ldrb	r3, [r7, #23]
 800109e:	68fa      	ldr	r2, [r7, #12]
 80010a0:	4413      	add	r3, r2
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	4619      	mov	r1, r3
 80010a6:	2009      	movs	r0, #9
 80010a8:	f7ff fe32 	bl	8000d10 <MFRC522_WriteRegister>
 80010ac:	7dfb      	ldrb	r3, [r7, #23]
 80010ae:	3301      	adds	r3, #1
 80010b0:	75fb      	strb	r3, [r7, #23]
 80010b2:	7dfa      	ldrb	r2, [r7, #23]
 80010b4:	7afb      	ldrb	r3, [r7, #11]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d3f0      	bcc.n	800109c <MFRC522_CalculateCRC+0x24>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_CALCCRC);
 80010ba:	2103      	movs	r1, #3
 80010bc:	2001      	movs	r0, #1
 80010be:	f7ff fe27 	bl	8000d10 <MFRC522_WriteRegister>

	// Wait CRC calculation is complete
	i = 0xFF;
 80010c2:	23ff      	movs	r3, #255	; 0xff
 80010c4:	75fb      	strb	r3, [r7, #23]
	do {
		n = MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
 80010c6:	2005      	movs	r0, #5
 80010c8:	f7ff fe3a 	bl	8000d40 <MFRC522_ReadRegister>
 80010cc:	4603      	mov	r3, r0
 80010ce:	75bb      	strb	r3, [r7, #22]
		i--;
 80010d0:	7dfb      	ldrb	r3, [r7, #23]
 80010d2:	3b01      	subs	r3, #1
 80010d4:	75fb      	strb	r3, [r7, #23]
	} while ((i!=0) && !(n&0x04));																						// CRCIrq = 1
 80010d6:	7dfb      	ldrb	r3, [r7, #23]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d004      	beq.n	80010e6 <MFRC522_CalculateCRC+0x6e>
 80010dc:	7dbb      	ldrb	r3, [r7, #22]
 80010de:	f003 0304 	and.w	r3, r3, #4
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d0ef      	beq.n	80010c6 <MFRC522_CalculateCRC+0x4e>

	// Read CRC calculation result
	pOutData[0] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 80010e6:	2022      	movs	r0, #34	; 0x22
 80010e8:	f7ff fe2a 	bl	8000d40 <MFRC522_ReadRegister>
 80010ec:	4603      	mov	r3, r0
 80010ee:	461a      	mov	r2, r3
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	701a      	strb	r2, [r3, #0]
	pOutData[1] = MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	1c5c      	adds	r4, r3, #1
 80010f8:	2021      	movs	r0, #33	; 0x21
 80010fa:	f7ff fe21 	bl	8000d40 <MFRC522_ReadRegister>
 80010fe:	4603      	mov	r3, r0
 8001100:	7023      	strb	r3, [r4, #0]
}
 8001102:	bf00      	nop
 8001104:	371c      	adds	r7, #28
 8001106:	46bd      	mov	sp, r7
 8001108:	bd90      	pop	{r4, r7, pc}

0800110a <MFRC522_Init>:
		if ((status != MI_OK) || (recvBits != 4) || ((buff[0] & 0x0F) != 0x0A)) status = MI_ERR;
	}
	return status;
}

void MFRC522_Init(void) {
 800110a:	b580      	push	{r7, lr}
 800110c:	af00      	add	r7, sp, #0
	MFRC522_Reset();
 800110e:	f000 f821 	bl	8001154 <MFRC522_Reset>
	MFRC522_WriteRegister(MFRC522_REG_T_MODE, 0x8D);
 8001112:	218d      	movs	r1, #141	; 0x8d
 8001114:	202a      	movs	r0, #42	; 0x2a
 8001116:	f7ff fdfb 	bl	8000d10 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_PRESCALER, 0x3E);
 800111a:	213e      	movs	r1, #62	; 0x3e
 800111c:	202b      	movs	r0, #43	; 0x2b
 800111e:	f7ff fdf7 	bl	8000d10 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_L, 30);
 8001122:	211e      	movs	r1, #30
 8001124:	202d      	movs	r0, #45	; 0x2d
 8001126:	f7ff fdf3 	bl	8000d10 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_H, 0);
 800112a:	2100      	movs	r1, #0
 800112c:	202c      	movs	r0, #44	; 0x2c
 800112e:	f7ff fdef 	bl	8000d10 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_RF_CFG, 0x10);				// 23dB gain
 8001132:	2110      	movs	r1, #16
 8001134:	2026      	movs	r0, #38	; 0x26
 8001136:	f7ff fdeb 	bl	8000d10 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_TX_AUTO, 0x40);
 800113a:	2140      	movs	r1, #64	; 0x40
 800113c:	2015      	movs	r0, #21
 800113e:	f7ff fde7 	bl	8000d10 <MFRC522_WriteRegister>
	MFRC522_WriteRegister(MFRC522_REG_MODE, 0x3D);
 8001142:	213d      	movs	r1, #61	; 0x3d
 8001144:	2011      	movs	r0, #17
 8001146:	f7ff fde3 	bl	8000d10 <MFRC522_WriteRegister>
	MFRC522_AntennaOn();																		// Open the antenna
 800114a:	f000 f813 	bl	8001174 <MFRC522_AntennaOn>
}
 800114e:	bf00      	nop
 8001150:	bd80      	pop	{r7, pc}
	...

08001154 <MFRC522_Reset>:

void MFRC522_Reset(void) {
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RC522_RESET_GPIO_Port, RC522_RESET_Pin, GPIO_PIN_SET);
 8001158:	2201      	movs	r2, #1
 800115a:	2102      	movs	r1, #2
 800115c:	4804      	ldr	r0, [pc, #16]	; (8001170 <MFRC522_Reset+0x1c>)
 800115e:	f000 fd2b 	bl	8001bb8 <HAL_GPIO_WritePin>
	MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
 8001162:	210f      	movs	r1, #15
 8001164:	2001      	movs	r0, #1
 8001166:	f7ff fdd3 	bl	8000d10 <MFRC522_WriteRegister>
}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	40010c00 	.word	0x40010c00

08001174 <MFRC522_AntennaOn>:

void MFRC522_AntennaOn(void) {
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
	uint8_t temp;

	temp = MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
 800117a:	2014      	movs	r0, #20
 800117c:	f7ff fde0 	bl	8000d40 <MFRC522_ReadRegister>
 8001180:	4603      	mov	r3, r0
 8001182:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03)) MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 8001184:	79fb      	ldrb	r3, [r7, #7]
 8001186:	f003 0303 	and.w	r3, r3, #3
 800118a:	2b00      	cmp	r3, #0
 800118c:	d103      	bne.n	8001196 <MFRC522_AntennaOn+0x22>
 800118e:	2103      	movs	r1, #3
 8001190:	2014      	movs	r0, #20
 8001192:	f7ff fe08 	bl	8000da6 <MFRC522_SetBitMask>
}
 8001196:	bf00      	nop
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}

0800119e <MFRC522_Halt>:

void MFRC522_AntennaOff(void) {
	MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void MFRC522_Halt(void) {
 800119e:	b580      	push	{r7, lr}
 80011a0:	b084      	sub	sp, #16
 80011a2:	af02      	add	r7, sp, #8
	uint16_t unLen;
	uint8_t buff[4];

	buff[0] = PICC_HALT;
 80011a4:	2350      	movs	r3, #80	; 0x50
 80011a6:	703b      	strb	r3, [r7, #0]
	buff[1] = 0;
 80011a8:	2300      	movs	r3, #0
 80011aa:	707b      	strb	r3, [r7, #1]
	MFRC522_CalculateCRC(buff, 2, &buff[2]);
 80011ac:	463b      	mov	r3, r7
 80011ae:	1c9a      	adds	r2, r3, #2
 80011b0:	463b      	mov	r3, r7
 80011b2:	2102      	movs	r1, #2
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff ff5f 	bl	8001078 <MFRC522_CalculateCRC>
	MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 80011ba:	463a      	mov	r2, r7
 80011bc:	4639      	mov	r1, r7
 80011be:	1dbb      	adds	r3, r7, #6
 80011c0:	9300      	str	r3, [sp, #0]
 80011c2:	4613      	mov	r3, r2
 80011c4:	2204      	movs	r2, #4
 80011c6:	200c      	movs	r0, #12
 80011c8:	f7ff fe4a 	bl	8000e60 <MFRC522_ToCard>
}
 80011cc:	bf00      	nop
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b084      	sub	sp, #16
 80011d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011da:	4b18      	ldr	r3, [pc, #96]	; (800123c <HAL_MspInit+0x68>)
 80011dc:	699b      	ldr	r3, [r3, #24]
 80011de:	4a17      	ldr	r2, [pc, #92]	; (800123c <HAL_MspInit+0x68>)
 80011e0:	f043 0301 	orr.w	r3, r3, #1
 80011e4:	6193      	str	r3, [r2, #24]
 80011e6:	4b15      	ldr	r3, [pc, #84]	; (800123c <HAL_MspInit+0x68>)
 80011e8:	699b      	ldr	r3, [r3, #24]
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	60bb      	str	r3, [r7, #8]
 80011f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f2:	4b12      	ldr	r3, [pc, #72]	; (800123c <HAL_MspInit+0x68>)
 80011f4:	69db      	ldr	r3, [r3, #28]
 80011f6:	4a11      	ldr	r2, [pc, #68]	; (800123c <HAL_MspInit+0x68>)
 80011f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011fc:	61d3      	str	r3, [r2, #28]
 80011fe:	4b0f      	ldr	r3, [pc, #60]	; (800123c <HAL_MspInit+0x68>)
 8001200:	69db      	ldr	r3, [r3, #28]
 8001202:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001206:	607b      	str	r3, [r7, #4]
 8001208:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800120a:	2200      	movs	r2, #0
 800120c:	210f      	movs	r1, #15
 800120e:	f06f 0001 	mvn.w	r0, #1
 8001212:	f000 fad6 	bl	80017c2 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001216:	4b0a      	ldr	r3, [pc, #40]	; (8001240 <HAL_MspInit+0x6c>)
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	60fb      	str	r3, [r7, #12]
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	4a04      	ldr	r2, [pc, #16]	; (8001240 <HAL_MspInit+0x6c>)
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001232:	bf00      	nop
 8001234:	3710      	adds	r7, #16
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	40021000 	.word	0x40021000
 8001240:	40010000 	.word	0x40010000

08001244 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b088      	sub	sp, #32
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800124c:	f107 0310 	add.w	r3, r7, #16
 8001250:	2200      	movs	r2, #0
 8001252:	601a      	str	r2, [r3, #0]
 8001254:	605a      	str	r2, [r3, #4]
 8001256:	609a      	str	r2, [r3, #8]
 8001258:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	4a1b      	ldr	r2, [pc, #108]	; (80012cc <HAL_SPI_MspInit+0x88>)
 8001260:	4293      	cmp	r3, r2
 8001262:	d12f      	bne.n	80012c4 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001264:	4b1a      	ldr	r3, [pc, #104]	; (80012d0 <HAL_SPI_MspInit+0x8c>)
 8001266:	699b      	ldr	r3, [r3, #24]
 8001268:	4a19      	ldr	r2, [pc, #100]	; (80012d0 <HAL_SPI_MspInit+0x8c>)
 800126a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800126e:	6193      	str	r3, [r2, #24]
 8001270:	4b17      	ldr	r3, [pc, #92]	; (80012d0 <HAL_SPI_MspInit+0x8c>)
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001278:	60fb      	str	r3, [r7, #12]
 800127a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800127c:	4b14      	ldr	r3, [pc, #80]	; (80012d0 <HAL_SPI_MspInit+0x8c>)
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	4a13      	ldr	r2, [pc, #76]	; (80012d0 <HAL_SPI_MspInit+0x8c>)
 8001282:	f043 0304 	orr.w	r3, r3, #4
 8001286:	6193      	str	r3, [r2, #24]
 8001288:	4b11      	ldr	r3, [pc, #68]	; (80012d0 <HAL_SPI_MspInit+0x8c>)
 800128a:	699b      	ldr	r3, [r3, #24]
 800128c:	f003 0304 	and.w	r3, r3, #4
 8001290:	60bb      	str	r3, [r7, #8]
 8001292:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001294:	23a0      	movs	r3, #160	; 0xa0
 8001296:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001298:	2302      	movs	r3, #2
 800129a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800129c:	2303      	movs	r3, #3
 800129e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a0:	f107 0310 	add.w	r3, r7, #16
 80012a4:	4619      	mov	r1, r3
 80012a6:	480b      	ldr	r0, [pc, #44]	; (80012d4 <HAL_SPI_MspInit+0x90>)
 80012a8:	f000 fb2c 	bl	8001904 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80012ac:	2340      	movs	r3, #64	; 0x40
 80012ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012b0:	2300      	movs	r3, #0
 80012b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b4:	2300      	movs	r3, #0
 80012b6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b8:	f107 0310 	add.w	r3, r7, #16
 80012bc:	4619      	mov	r1, r3
 80012be:	4805      	ldr	r0, [pc, #20]	; (80012d4 <HAL_SPI_MspInit+0x90>)
 80012c0:	f000 fb20 	bl	8001904 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80012c4:	bf00      	nop
 80012c6:	3720      	adds	r7, #32
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	40013000 	.word	0x40013000
 80012d0:	40021000 	.word	0x40021000
 80012d4:	40010800 	.word	0x40010800

080012d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b084      	sub	sp, #16
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80012e8:	d113      	bne.n	8001312 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012ea:	4b0c      	ldr	r3, [pc, #48]	; (800131c <HAL_TIM_Base_MspInit+0x44>)
 80012ec:	69db      	ldr	r3, [r3, #28]
 80012ee:	4a0b      	ldr	r2, [pc, #44]	; (800131c <HAL_TIM_Base_MspInit+0x44>)
 80012f0:	f043 0301 	orr.w	r3, r3, #1
 80012f4:	61d3      	str	r3, [r2, #28]
 80012f6:	4b09      	ldr	r3, [pc, #36]	; (800131c <HAL_TIM_Base_MspInit+0x44>)
 80012f8:	69db      	ldr	r3, [r3, #28]
 80012fa:	f003 0301 	and.w	r3, r3, #1
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001302:	2200      	movs	r2, #0
 8001304:	2105      	movs	r1, #5
 8001306:	201c      	movs	r0, #28
 8001308:	f000 fa5b 	bl	80017c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800130c:	201c      	movs	r0, #28
 800130e:	f000 fa74 	bl	80017fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001312:	bf00      	nop
 8001314:	3710      	adds	r7, #16
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40021000 	.word	0x40021000

08001320 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b088      	sub	sp, #32
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001328:	f107 0310 	add.w	r3, r7, #16
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
 8001330:	605a      	str	r2, [r3, #4]
 8001332:	609a      	str	r2, [r3, #8]
 8001334:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4a20      	ldr	r2, [pc, #128]	; (80013bc <HAL_UART_MspInit+0x9c>)
 800133c:	4293      	cmp	r3, r2
 800133e:	d139      	bne.n	80013b4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001340:	4b1f      	ldr	r3, [pc, #124]	; (80013c0 <HAL_UART_MspInit+0xa0>)
 8001342:	699b      	ldr	r3, [r3, #24]
 8001344:	4a1e      	ldr	r2, [pc, #120]	; (80013c0 <HAL_UART_MspInit+0xa0>)
 8001346:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800134a:	6193      	str	r3, [r2, #24]
 800134c:	4b1c      	ldr	r3, [pc, #112]	; (80013c0 <HAL_UART_MspInit+0xa0>)
 800134e:	699b      	ldr	r3, [r3, #24]
 8001350:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001358:	4b19      	ldr	r3, [pc, #100]	; (80013c0 <HAL_UART_MspInit+0xa0>)
 800135a:	699b      	ldr	r3, [r3, #24]
 800135c:	4a18      	ldr	r2, [pc, #96]	; (80013c0 <HAL_UART_MspInit+0xa0>)
 800135e:	f043 0304 	orr.w	r3, r3, #4
 8001362:	6193      	str	r3, [r2, #24]
 8001364:	4b16      	ldr	r3, [pc, #88]	; (80013c0 <HAL_UART_MspInit+0xa0>)
 8001366:	699b      	ldr	r3, [r3, #24]
 8001368:	f003 0304 	and.w	r3, r3, #4
 800136c:	60bb      	str	r3, [r7, #8]
 800136e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001370:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001374:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001376:	2302      	movs	r3, #2
 8001378:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800137a:	2303      	movs	r3, #3
 800137c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800137e:	f107 0310 	add.w	r3, r7, #16
 8001382:	4619      	mov	r1, r3
 8001384:	480f      	ldr	r0, [pc, #60]	; (80013c4 <HAL_UART_MspInit+0xa4>)
 8001386:	f000 fabd 	bl	8001904 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800138a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800138e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001390:	2300      	movs	r3, #0
 8001392:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001394:	2300      	movs	r3, #0
 8001396:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001398:	f107 0310 	add.w	r3, r7, #16
 800139c:	4619      	mov	r1, r3
 800139e:	4809      	ldr	r0, [pc, #36]	; (80013c4 <HAL_UART_MspInit+0xa4>)
 80013a0:	f000 fab0 	bl	8001904 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 80013a4:	2200      	movs	r2, #0
 80013a6:	2105      	movs	r1, #5
 80013a8:	2025      	movs	r0, #37	; 0x25
 80013aa:	f000 fa0a 	bl	80017c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80013ae:	2025      	movs	r0, #37	; 0x25
 80013b0:	f000 fa23 	bl	80017fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80013b4:	bf00      	nop
 80013b6:	3720      	adds	r7, #32
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	40013800 	.word	0x40013800
 80013c0:	40021000 	.word	0x40021000
 80013c4:	40010800 	.word	0x40010800

080013c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b08c      	sub	sp, #48	; 0x30
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80013d0:	2300      	movs	r3, #0
 80013d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80013d4:	2300      	movs	r3, #0
 80013d6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0); 
 80013d8:	2200      	movs	r2, #0
 80013da:	6879      	ldr	r1, [r7, #4]
 80013dc:	201e      	movs	r0, #30
 80013de:	f000 f9f0 	bl	80017c2 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn); 
 80013e2:	201e      	movs	r0, #30
 80013e4:	f000 fa09 	bl	80017fa <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80013e8:	4b1e      	ldr	r3, [pc, #120]	; (8001464 <HAL_InitTick+0x9c>)
 80013ea:	69db      	ldr	r3, [r3, #28]
 80013ec:	4a1d      	ldr	r2, [pc, #116]	; (8001464 <HAL_InitTick+0x9c>)
 80013ee:	f043 0304 	orr.w	r3, r3, #4
 80013f2:	61d3      	str	r3, [r2, #28]
 80013f4:	4b1b      	ldr	r3, [pc, #108]	; (8001464 <HAL_InitTick+0x9c>)
 80013f6:	69db      	ldr	r3, [r3, #28]
 80013f8:	f003 0304 	and.w	r3, r3, #4
 80013fc:	60fb      	str	r3, [r7, #12]
 80013fe:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001400:	f107 0210 	add.w	r2, r7, #16
 8001404:	f107 0314 	add.w	r3, r7, #20
 8001408:	4611      	mov	r1, r2
 800140a:	4618      	mov	r0, r3
 800140c:	f000 ffea 	bl	80023e4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM4 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001410:	f000 ffc0 	bl	8002394 <HAL_RCC_GetPCLK1Freq>
 8001414:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001418:	4a13      	ldr	r2, [pc, #76]	; (8001468 <HAL_InitTick+0xa0>)
 800141a:	fba2 2303 	umull	r2, r3, r2, r3
 800141e:	0c9b      	lsrs	r3, r3, #18
 8001420:	3b01      	subs	r3, #1
 8001422:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001424:	4b11      	ldr	r3, [pc, #68]	; (800146c <HAL_InitTick+0xa4>)
 8001426:	4a12      	ldr	r2, [pc, #72]	; (8001470 <HAL_InitTick+0xa8>)
 8001428:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 800142a:	4b10      	ldr	r3, [pc, #64]	; (800146c <HAL_InitTick+0xa4>)
 800142c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001430:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001432:	4a0e      	ldr	r2, [pc, #56]	; (800146c <HAL_InitTick+0xa4>)
 8001434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001436:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001438:	4b0c      	ldr	r3, [pc, #48]	; (800146c <HAL_InitTick+0xa4>)
 800143a:	2200      	movs	r2, #0
 800143c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800143e:	4b0b      	ldr	r3, [pc, #44]	; (800146c <HAL_InitTick+0xa4>)
 8001440:	2200      	movs	r2, #0
 8001442:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8001444:	4809      	ldr	r0, [pc, #36]	; (800146c <HAL_InitTick+0xa4>)
 8001446:	f001 faa6 	bl	8002996 <HAL_TIM_Base_Init>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d104      	bne.n	800145a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8001450:	4806      	ldr	r0, [pc, #24]	; (800146c <HAL_InitTick+0xa4>)
 8001452:	f001 facb 	bl	80029ec <HAL_TIM_Base_Start_IT>
 8001456:	4603      	mov	r3, r0
 8001458:	e000      	b.n	800145c <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
}
 800145c:	4618      	mov	r0, r3
 800145e:	3730      	adds	r7, #48	; 0x30
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	40021000 	.word	0x40021000
 8001468:	431bde83 	.word	0x431bde83
 800146c:	20003fe4 	.word	0x20003fe4
 8001470:	40000800 	.word	0x40000800

08001474 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001478:	bf00      	nop
 800147a:	46bd      	mov	sp, r7
 800147c:	bc80      	pop	{r7}
 800147e:	4770      	bx	lr

08001480 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001484:	e7fe      	b.n	8001484 <HardFault_Handler+0x4>

08001486 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001486:	b480      	push	{r7}
 8001488:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800148a:	e7fe      	b.n	800148a <MemManage_Handler+0x4>

0800148c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001490:	e7fe      	b.n	8001490 <BusFault_Handler+0x4>

08001492 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001492:	b480      	push	{r7}
 8001494:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001496:	e7fe      	b.n	8001496 <UsageFault_Handler+0x4>

08001498 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800149c:	bf00      	nop
 800149e:	46bd      	mov	sp, r7
 80014a0:	bc80      	pop	{r7}
 80014a2:	4770      	bx	lr

080014a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
__HAL_TIM_SET_COUNTER(&htim2,0);
 80014a8:	4b04      	ldr	r3, [pc, #16]	; (80014bc <TIM2_IRQHandler+0x18>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2200      	movs	r2, #0
 80014ae:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80014b0:	4802      	ldr	r0, [pc, #8]	; (80014bc <TIM2_IRQHandler+0x18>)
 80014b2:	f001 fb37 	bl	8002b24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	20003fa4 	.word	0x20003fa4

080014c0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80014c4:	4802      	ldr	r0, [pc, #8]	; (80014d0 <TIM4_IRQHandler+0x10>)
 80014c6:	f001 fb2d 	bl	8002b24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80014ca:	bf00      	nop
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20003fe4 	.word	0x20003fe4

080014d4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80014d8:	4802      	ldr	r0, [pc, #8]	; (80014e4 <USART1_IRQHandler+0x10>)
 80014da:	f002 f805 	bl	80034e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20003f04 	.word	0x20003f04

080014e8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b084      	sub	sp, #16
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80014f0:	4b11      	ldr	r3, [pc, #68]	; (8001538 <_sbrk+0x50>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d102      	bne.n	80014fe <_sbrk+0x16>
		heap_end = &end;
 80014f8:	4b0f      	ldr	r3, [pc, #60]	; (8001538 <_sbrk+0x50>)
 80014fa:	4a10      	ldr	r2, [pc, #64]	; (800153c <_sbrk+0x54>)
 80014fc:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80014fe:	4b0e      	ldr	r3, [pc, #56]	; (8001538 <_sbrk+0x50>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001504:	4b0c      	ldr	r3, [pc, #48]	; (8001538 <_sbrk+0x50>)
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	4413      	add	r3, r2
 800150c:	466a      	mov	r2, sp
 800150e:	4293      	cmp	r3, r2
 8001510:	d907      	bls.n	8001522 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001512:	f003 fe67 	bl	80051e4 <__errno>
 8001516:	4602      	mov	r2, r0
 8001518:	230c      	movs	r3, #12
 800151a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800151c:	f04f 33ff 	mov.w	r3, #4294967295
 8001520:	e006      	b.n	8001530 <_sbrk+0x48>
	}

	heap_end += incr;
 8001522:	4b05      	ldr	r3, [pc, #20]	; (8001538 <_sbrk+0x50>)
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4413      	add	r3, r2
 800152a:	4a03      	ldr	r2, [pc, #12]	; (8001538 <_sbrk+0x50>)
 800152c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800152e:	68fb      	ldr	r3, [r7, #12]
}
 8001530:	4618      	mov	r0, r3
 8001532:	3710      	adds	r7, #16
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20000300 	.word	0x20000300
 800153c:	20004030 	.word	0x20004030

08001540 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001544:	4b15      	ldr	r3, [pc, #84]	; (800159c <SystemInit+0x5c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a14      	ldr	r2, [pc, #80]	; (800159c <SystemInit+0x5c>)
 800154a:	f043 0301 	orr.w	r3, r3, #1
 800154e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001550:	4b12      	ldr	r3, [pc, #72]	; (800159c <SystemInit+0x5c>)
 8001552:	685a      	ldr	r2, [r3, #4]
 8001554:	4911      	ldr	r1, [pc, #68]	; (800159c <SystemInit+0x5c>)
 8001556:	4b12      	ldr	r3, [pc, #72]	; (80015a0 <SystemInit+0x60>)
 8001558:	4013      	ands	r3, r2
 800155a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800155c:	4b0f      	ldr	r3, [pc, #60]	; (800159c <SystemInit+0x5c>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a0e      	ldr	r2, [pc, #56]	; (800159c <SystemInit+0x5c>)
 8001562:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001566:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800156a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800156c:	4b0b      	ldr	r3, [pc, #44]	; (800159c <SystemInit+0x5c>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	4a0a      	ldr	r2, [pc, #40]	; (800159c <SystemInit+0x5c>)
 8001572:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001576:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001578:	4b08      	ldr	r3, [pc, #32]	; (800159c <SystemInit+0x5c>)
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	4a07      	ldr	r2, [pc, #28]	; (800159c <SystemInit+0x5c>)
 800157e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001582:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001584:	4b05      	ldr	r3, [pc, #20]	; (800159c <SystemInit+0x5c>)
 8001586:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800158a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800158c:	4b05      	ldr	r3, [pc, #20]	; (80015a4 <SystemInit+0x64>)
 800158e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001592:	609a      	str	r2, [r3, #8]
#endif 
}
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr
 800159c:	40021000 	.word	0x40021000
 80015a0:	f8ff0000 	.word	0xf8ff0000
 80015a4:	e000ed00 	.word	0xe000ed00

080015a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80015a8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80015aa:	e003      	b.n	80015b4 <LoopCopyDataInit>

080015ac <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80015ac:	4b0b      	ldr	r3, [pc, #44]	; (80015dc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80015ae:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80015b0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80015b2:	3104      	adds	r1, #4

080015b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80015b4:	480a      	ldr	r0, [pc, #40]	; (80015e0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80015b6:	4b0b      	ldr	r3, [pc, #44]	; (80015e4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80015b8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80015ba:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80015bc:	d3f6      	bcc.n	80015ac <CopyDataInit>
  ldr r2, =_sbss
 80015be:	4a0a      	ldr	r2, [pc, #40]	; (80015e8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80015c0:	e002      	b.n	80015c8 <LoopFillZerobss>

080015c2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80015c2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80015c4:	f842 3b04 	str.w	r3, [r2], #4

080015c8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80015c8:	4b08      	ldr	r3, [pc, #32]	; (80015ec <LoopFillZerobss+0x24>)
  cmp r2, r3
 80015ca:	429a      	cmp	r2, r3
  bcc FillZerobss
 80015cc:	d3f9      	bcc.n	80015c2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80015ce:	f7ff ffb7 	bl	8001540 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80015d2:	f003 fe0d 	bl	80051f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015d6:	f7fe fec1 	bl	800035c <main>
  bx lr
 80015da:	4770      	bx	lr
  ldr r3, =_sidata
 80015dc:	08005bb4 	.word	0x08005bb4
  ldr r0, =_sdata
 80015e0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80015e4:	20000078 	.word	0x20000078
  ldr r2, =_sbss
 80015e8:	20000078 	.word	0x20000078
  ldr r3, = _ebss
 80015ec:	2000402c 	.word	0x2000402c

080015f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015f0:	e7fe      	b.n	80015f0 <ADC1_2_IRQHandler>
	...

080015f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80015f8:	4b08      	ldr	r3, [pc, #32]	; (800161c <HAL_Init+0x28>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a07      	ldr	r2, [pc, #28]	; (800161c <HAL_Init+0x28>)
 80015fe:	f043 0310 	orr.w	r3, r3, #16
 8001602:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001604:	2003      	movs	r0, #3
 8001606:	f000 f8d1 	bl	80017ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800160a:	2000      	movs	r0, #0
 800160c:	f7ff fedc 	bl	80013c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001610:	f7ff fde0 	bl	80011d4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001614:	2300      	movs	r3, #0
}
 8001616:	4618      	mov	r0, r3
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	40022000 	.word	0x40022000

08001620 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001624:	4b05      	ldr	r3, [pc, #20]	; (800163c <HAL_IncTick+0x1c>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	461a      	mov	r2, r3
 800162a:	4b05      	ldr	r3, [pc, #20]	; (8001640 <HAL_IncTick+0x20>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4413      	add	r3, r2
 8001630:	4a03      	ldr	r2, [pc, #12]	; (8001640 <HAL_IncTick+0x20>)
 8001632:	6013      	str	r3, [r2, #0]
}
 8001634:	bf00      	nop
 8001636:	46bd      	mov	sp, r7
 8001638:	bc80      	pop	{r7}
 800163a:	4770      	bx	lr
 800163c:	2000000c 	.word	0x2000000c
 8001640:	20004024 	.word	0x20004024

08001644 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  return uwTick;
 8001648:	4b02      	ldr	r3, [pc, #8]	; (8001654 <HAL_GetTick+0x10>)
 800164a:	681b      	ldr	r3, [r3, #0]
}
 800164c:	4618      	mov	r0, r3
 800164e:	46bd      	mov	sp, r7
 8001650:	bc80      	pop	{r7}
 8001652:	4770      	bx	lr
 8001654:	20004024 	.word	0x20004024

08001658 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f003 0307 	and.w	r3, r3, #7
 8001666:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001668:	4b0c      	ldr	r3, [pc, #48]	; (800169c <__NVIC_SetPriorityGrouping+0x44>)
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800166e:	68ba      	ldr	r2, [r7, #8]
 8001670:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001674:	4013      	ands	r3, r2
 8001676:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001680:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001684:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001688:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800168a:	4a04      	ldr	r2, [pc, #16]	; (800169c <__NVIC_SetPriorityGrouping+0x44>)
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	60d3      	str	r3, [r2, #12]
}
 8001690:	bf00      	nop
 8001692:	3714      	adds	r7, #20
 8001694:	46bd      	mov	sp, r7
 8001696:	bc80      	pop	{r7}
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	e000ed00 	.word	0xe000ed00

080016a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016a4:	4b04      	ldr	r3, [pc, #16]	; (80016b8 <__NVIC_GetPriorityGrouping+0x18>)
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	0a1b      	lsrs	r3, r3, #8
 80016aa:	f003 0307 	and.w	r3, r3, #7
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bc80      	pop	{r7}
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	e000ed00 	.word	0xe000ed00

080016bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	db0b      	blt.n	80016e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	f003 021f 	and.w	r2, r3, #31
 80016d4:	4906      	ldr	r1, [pc, #24]	; (80016f0 <__NVIC_EnableIRQ+0x34>)
 80016d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016da:	095b      	lsrs	r3, r3, #5
 80016dc:	2001      	movs	r0, #1
 80016de:	fa00 f202 	lsl.w	r2, r0, r2
 80016e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr
 80016f0:	e000e100 	.word	0xe000e100

080016f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	6039      	str	r1, [r7, #0]
 80016fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001704:	2b00      	cmp	r3, #0
 8001706:	db0a      	blt.n	800171e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	b2da      	uxtb	r2, r3
 800170c:	490c      	ldr	r1, [pc, #48]	; (8001740 <__NVIC_SetPriority+0x4c>)
 800170e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001712:	0112      	lsls	r2, r2, #4
 8001714:	b2d2      	uxtb	r2, r2
 8001716:	440b      	add	r3, r1
 8001718:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800171c:	e00a      	b.n	8001734 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	b2da      	uxtb	r2, r3
 8001722:	4908      	ldr	r1, [pc, #32]	; (8001744 <__NVIC_SetPriority+0x50>)
 8001724:	79fb      	ldrb	r3, [r7, #7]
 8001726:	f003 030f 	and.w	r3, r3, #15
 800172a:	3b04      	subs	r3, #4
 800172c:	0112      	lsls	r2, r2, #4
 800172e:	b2d2      	uxtb	r2, r2
 8001730:	440b      	add	r3, r1
 8001732:	761a      	strb	r2, [r3, #24]
}
 8001734:	bf00      	nop
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	bc80      	pop	{r7}
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	e000e100 	.word	0xe000e100
 8001744:	e000ed00 	.word	0xe000ed00

08001748 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001748:	b480      	push	{r7}
 800174a:	b089      	sub	sp, #36	; 0x24
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	f1c3 0307 	rsb	r3, r3, #7
 8001762:	2b04      	cmp	r3, #4
 8001764:	bf28      	it	cs
 8001766:	2304      	movcs	r3, #4
 8001768:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	3304      	adds	r3, #4
 800176e:	2b06      	cmp	r3, #6
 8001770:	d902      	bls.n	8001778 <NVIC_EncodePriority+0x30>
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	3b03      	subs	r3, #3
 8001776:	e000      	b.n	800177a <NVIC_EncodePriority+0x32>
 8001778:	2300      	movs	r3, #0
 800177a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800177c:	f04f 32ff 	mov.w	r2, #4294967295
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	fa02 f303 	lsl.w	r3, r2, r3
 8001786:	43da      	mvns	r2, r3
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	401a      	ands	r2, r3
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001790:	f04f 31ff 	mov.w	r1, #4294967295
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	fa01 f303 	lsl.w	r3, r1, r3
 800179a:	43d9      	mvns	r1, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a0:	4313      	orrs	r3, r2
         );
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3724      	adds	r7, #36	; 0x24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bc80      	pop	{r7}
 80017aa:	4770      	bx	lr

080017ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f7ff ff4f 	bl	8001658 <__NVIC_SetPriorityGrouping>
}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}

080017c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017c2:	b580      	push	{r7, lr}
 80017c4:	b086      	sub	sp, #24
 80017c6:	af00      	add	r7, sp, #0
 80017c8:	4603      	mov	r3, r0
 80017ca:	60b9      	str	r1, [r7, #8]
 80017cc:	607a      	str	r2, [r7, #4]
 80017ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80017d0:	2300      	movs	r3, #0
 80017d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017d4:	f7ff ff64 	bl	80016a0 <__NVIC_GetPriorityGrouping>
 80017d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017da:	687a      	ldr	r2, [r7, #4]
 80017dc:	68b9      	ldr	r1, [r7, #8]
 80017de:	6978      	ldr	r0, [r7, #20]
 80017e0:	f7ff ffb2 	bl	8001748 <NVIC_EncodePriority>
 80017e4:	4602      	mov	r2, r0
 80017e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017ea:	4611      	mov	r1, r2
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7ff ff81 	bl	80016f4 <__NVIC_SetPriority>
}
 80017f2:	bf00      	nop
 80017f4:	3718      	adds	r7, #24
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}

080017fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	b082      	sub	sp, #8
 80017fe:	af00      	add	r7, sp, #0
 8001800:	4603      	mov	r3, r0
 8001802:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001808:	4618      	mov	r0, r3
 800180a:	f7ff ff57 	bl	80016bc <__NVIC_EnableIRQ>
}
 800180e:	bf00      	nop
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
	...

08001818 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001820:	2300      	movs	r3, #0
 8001822:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800182a:	2b02      	cmp	r3, #2
 800182c:	d005      	beq.n	800183a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2204      	movs	r2, #4
 8001832:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	73fb      	strb	r3, [r7, #15]
 8001838:	e051      	b.n	80018de <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f022 020e 	bic.w	r2, r2, #14
 8001848:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f022 0201 	bic.w	r2, r2, #1
 8001858:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a22      	ldr	r2, [pc, #136]	; (80018e8 <HAL_DMA_Abort_IT+0xd0>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d029      	beq.n	80018b8 <HAL_DMA_Abort_IT+0xa0>
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a20      	ldr	r2, [pc, #128]	; (80018ec <HAL_DMA_Abort_IT+0xd4>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d022      	beq.n	80018b4 <HAL_DMA_Abort_IT+0x9c>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a1f      	ldr	r2, [pc, #124]	; (80018f0 <HAL_DMA_Abort_IT+0xd8>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d01a      	beq.n	80018ae <HAL_DMA_Abort_IT+0x96>
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a1d      	ldr	r2, [pc, #116]	; (80018f4 <HAL_DMA_Abort_IT+0xdc>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d012      	beq.n	80018a8 <HAL_DMA_Abort_IT+0x90>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a1c      	ldr	r2, [pc, #112]	; (80018f8 <HAL_DMA_Abort_IT+0xe0>)
 8001888:	4293      	cmp	r3, r2
 800188a:	d00a      	beq.n	80018a2 <HAL_DMA_Abort_IT+0x8a>
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a1a      	ldr	r2, [pc, #104]	; (80018fc <HAL_DMA_Abort_IT+0xe4>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d102      	bne.n	800189c <HAL_DMA_Abort_IT+0x84>
 8001896:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800189a:	e00e      	b.n	80018ba <HAL_DMA_Abort_IT+0xa2>
 800189c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80018a0:	e00b      	b.n	80018ba <HAL_DMA_Abort_IT+0xa2>
 80018a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018a6:	e008      	b.n	80018ba <HAL_DMA_Abort_IT+0xa2>
 80018a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018ac:	e005      	b.n	80018ba <HAL_DMA_Abort_IT+0xa2>
 80018ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018b2:	e002      	b.n	80018ba <HAL_DMA_Abort_IT+0xa2>
 80018b4:	2310      	movs	r3, #16
 80018b6:	e000      	b.n	80018ba <HAL_DMA_Abort_IT+0xa2>
 80018b8:	2301      	movs	r3, #1
 80018ba:	4a11      	ldr	r2, [pc, #68]	; (8001900 <HAL_DMA_Abort_IT+0xe8>)
 80018bc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2201      	movs	r2, #1
 80018c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2200      	movs	r2, #0
 80018ca:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d003      	beq.n	80018de <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	4798      	blx	r3
    } 
  }
  return status;
 80018de:	7bfb      	ldrb	r3, [r7, #15]
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3710      	adds	r7, #16
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}
 80018e8:	40020008 	.word	0x40020008
 80018ec:	4002001c 	.word	0x4002001c
 80018f0:	40020030 	.word	0x40020030
 80018f4:	40020044 	.word	0x40020044
 80018f8:	40020058 	.word	0x40020058
 80018fc:	4002006c 	.word	0x4002006c
 8001900:	40020000 	.word	0x40020000

08001904 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001904:	b480      	push	{r7}
 8001906:	b08b      	sub	sp, #44	; 0x2c
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800190e:	2300      	movs	r3, #0
 8001910:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001912:	2300      	movs	r3, #0
 8001914:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001916:	e127      	b.n	8001b68 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001918:	2201      	movs	r2, #1
 800191a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800191c:	fa02 f303 	lsl.w	r3, r2, r3
 8001920:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	69fa      	ldr	r2, [r7, #28]
 8001928:	4013      	ands	r3, r2
 800192a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800192c:	69ba      	ldr	r2, [r7, #24]
 800192e:	69fb      	ldr	r3, [r7, #28]
 8001930:	429a      	cmp	r2, r3
 8001932:	f040 8116 	bne.w	8001b62 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	2b12      	cmp	r3, #18
 800193c:	d034      	beq.n	80019a8 <HAL_GPIO_Init+0xa4>
 800193e:	2b12      	cmp	r3, #18
 8001940:	d80d      	bhi.n	800195e <HAL_GPIO_Init+0x5a>
 8001942:	2b02      	cmp	r3, #2
 8001944:	d02b      	beq.n	800199e <HAL_GPIO_Init+0x9a>
 8001946:	2b02      	cmp	r3, #2
 8001948:	d804      	bhi.n	8001954 <HAL_GPIO_Init+0x50>
 800194a:	2b00      	cmp	r3, #0
 800194c:	d031      	beq.n	80019b2 <HAL_GPIO_Init+0xae>
 800194e:	2b01      	cmp	r3, #1
 8001950:	d01c      	beq.n	800198c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001952:	e048      	b.n	80019e6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001954:	2b03      	cmp	r3, #3
 8001956:	d043      	beq.n	80019e0 <HAL_GPIO_Init+0xdc>
 8001958:	2b11      	cmp	r3, #17
 800195a:	d01b      	beq.n	8001994 <HAL_GPIO_Init+0x90>
          break;
 800195c:	e043      	b.n	80019e6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800195e:	4a89      	ldr	r2, [pc, #548]	; (8001b84 <HAL_GPIO_Init+0x280>)
 8001960:	4293      	cmp	r3, r2
 8001962:	d026      	beq.n	80019b2 <HAL_GPIO_Init+0xae>
 8001964:	4a87      	ldr	r2, [pc, #540]	; (8001b84 <HAL_GPIO_Init+0x280>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d806      	bhi.n	8001978 <HAL_GPIO_Init+0x74>
 800196a:	4a87      	ldr	r2, [pc, #540]	; (8001b88 <HAL_GPIO_Init+0x284>)
 800196c:	4293      	cmp	r3, r2
 800196e:	d020      	beq.n	80019b2 <HAL_GPIO_Init+0xae>
 8001970:	4a86      	ldr	r2, [pc, #536]	; (8001b8c <HAL_GPIO_Init+0x288>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d01d      	beq.n	80019b2 <HAL_GPIO_Init+0xae>
          break;
 8001976:	e036      	b.n	80019e6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001978:	4a85      	ldr	r2, [pc, #532]	; (8001b90 <HAL_GPIO_Init+0x28c>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d019      	beq.n	80019b2 <HAL_GPIO_Init+0xae>
 800197e:	4a85      	ldr	r2, [pc, #532]	; (8001b94 <HAL_GPIO_Init+0x290>)
 8001980:	4293      	cmp	r3, r2
 8001982:	d016      	beq.n	80019b2 <HAL_GPIO_Init+0xae>
 8001984:	4a84      	ldr	r2, [pc, #528]	; (8001b98 <HAL_GPIO_Init+0x294>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d013      	beq.n	80019b2 <HAL_GPIO_Init+0xae>
          break;
 800198a:	e02c      	b.n	80019e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	623b      	str	r3, [r7, #32]
          break;
 8001992:	e028      	b.n	80019e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	3304      	adds	r3, #4
 800199a:	623b      	str	r3, [r7, #32]
          break;
 800199c:	e023      	b.n	80019e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	68db      	ldr	r3, [r3, #12]
 80019a2:	3308      	adds	r3, #8
 80019a4:	623b      	str	r3, [r7, #32]
          break;
 80019a6:	e01e      	b.n	80019e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	330c      	adds	r3, #12
 80019ae:	623b      	str	r3, [r7, #32]
          break;
 80019b0:	e019      	b.n	80019e6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d102      	bne.n	80019c0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80019ba:	2304      	movs	r3, #4
 80019bc:	623b      	str	r3, [r7, #32]
          break;
 80019be:	e012      	b.n	80019e6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d105      	bne.n	80019d4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019c8:	2308      	movs	r3, #8
 80019ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	69fa      	ldr	r2, [r7, #28]
 80019d0:	611a      	str	r2, [r3, #16]
          break;
 80019d2:	e008      	b.n	80019e6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80019d4:	2308      	movs	r3, #8
 80019d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	69fa      	ldr	r2, [r7, #28]
 80019dc:	615a      	str	r2, [r3, #20]
          break;
 80019de:	e002      	b.n	80019e6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80019e0:	2300      	movs	r3, #0
 80019e2:	623b      	str	r3, [r7, #32]
          break;
 80019e4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80019e6:	69bb      	ldr	r3, [r7, #24]
 80019e8:	2bff      	cmp	r3, #255	; 0xff
 80019ea:	d801      	bhi.n	80019f0 <HAL_GPIO_Init+0xec>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	e001      	b.n	80019f4 <HAL_GPIO_Init+0xf0>
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	3304      	adds	r3, #4
 80019f4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80019f6:	69bb      	ldr	r3, [r7, #24]
 80019f8:	2bff      	cmp	r3, #255	; 0xff
 80019fa:	d802      	bhi.n	8001a02 <HAL_GPIO_Init+0xfe>
 80019fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019fe:	009b      	lsls	r3, r3, #2
 8001a00:	e002      	b.n	8001a08 <HAL_GPIO_Init+0x104>
 8001a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a04:	3b08      	subs	r3, #8
 8001a06:	009b      	lsls	r3, r3, #2
 8001a08:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001a0a:	697b      	ldr	r3, [r7, #20]
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	210f      	movs	r1, #15
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	fa01 f303 	lsl.w	r3, r1, r3
 8001a16:	43db      	mvns	r3, r3
 8001a18:	401a      	ands	r2, r3
 8001a1a:	6a39      	ldr	r1, [r7, #32]
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a22:	431a      	orrs	r2, r3
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	f000 8096 	beq.w	8001b62 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001a36:	4b59      	ldr	r3, [pc, #356]	; (8001b9c <HAL_GPIO_Init+0x298>)
 8001a38:	699b      	ldr	r3, [r3, #24]
 8001a3a:	4a58      	ldr	r2, [pc, #352]	; (8001b9c <HAL_GPIO_Init+0x298>)
 8001a3c:	f043 0301 	orr.w	r3, r3, #1
 8001a40:	6193      	str	r3, [r2, #24]
 8001a42:	4b56      	ldr	r3, [pc, #344]	; (8001b9c <HAL_GPIO_Init+0x298>)
 8001a44:	699b      	ldr	r3, [r3, #24]
 8001a46:	f003 0301 	and.w	r3, r3, #1
 8001a4a:	60bb      	str	r3, [r7, #8]
 8001a4c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001a4e:	4a54      	ldr	r2, [pc, #336]	; (8001ba0 <HAL_GPIO_Init+0x29c>)
 8001a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a52:	089b      	lsrs	r3, r3, #2
 8001a54:	3302      	adds	r3, #2
 8001a56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a5a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a5e:	f003 0303 	and.w	r3, r3, #3
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	220f      	movs	r2, #15
 8001a66:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6a:	43db      	mvns	r3, r3
 8001a6c:	68fa      	ldr	r2, [r7, #12]
 8001a6e:	4013      	ands	r3, r2
 8001a70:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4a4b      	ldr	r2, [pc, #300]	; (8001ba4 <HAL_GPIO_Init+0x2a0>)
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d013      	beq.n	8001aa2 <HAL_GPIO_Init+0x19e>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	4a4a      	ldr	r2, [pc, #296]	; (8001ba8 <HAL_GPIO_Init+0x2a4>)
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d00d      	beq.n	8001a9e <HAL_GPIO_Init+0x19a>
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4a49      	ldr	r2, [pc, #292]	; (8001bac <HAL_GPIO_Init+0x2a8>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d007      	beq.n	8001a9a <HAL_GPIO_Init+0x196>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	4a48      	ldr	r2, [pc, #288]	; (8001bb0 <HAL_GPIO_Init+0x2ac>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d101      	bne.n	8001a96 <HAL_GPIO_Init+0x192>
 8001a92:	2303      	movs	r3, #3
 8001a94:	e006      	b.n	8001aa4 <HAL_GPIO_Init+0x1a0>
 8001a96:	2304      	movs	r3, #4
 8001a98:	e004      	b.n	8001aa4 <HAL_GPIO_Init+0x1a0>
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	e002      	b.n	8001aa4 <HAL_GPIO_Init+0x1a0>
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e000      	b.n	8001aa4 <HAL_GPIO_Init+0x1a0>
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001aa6:	f002 0203 	and.w	r2, r2, #3
 8001aaa:	0092      	lsls	r2, r2, #2
 8001aac:	4093      	lsls	r3, r2
 8001aae:	68fa      	ldr	r2, [r7, #12]
 8001ab0:	4313      	orrs	r3, r2
 8001ab2:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ab4:	493a      	ldr	r1, [pc, #232]	; (8001ba0 <HAL_GPIO_Init+0x29c>)
 8001ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab8:	089b      	lsrs	r3, r3, #2
 8001aba:	3302      	adds	r3, #2
 8001abc:	68fa      	ldr	r2, [r7, #12]
 8001abe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	685b      	ldr	r3, [r3, #4]
 8001ac6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d006      	beq.n	8001adc <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001ace:	4b39      	ldr	r3, [pc, #228]	; (8001bb4 <HAL_GPIO_Init+0x2b0>)
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	4938      	ldr	r1, [pc, #224]	; (8001bb4 <HAL_GPIO_Init+0x2b0>)
 8001ad4:	69bb      	ldr	r3, [r7, #24]
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	600b      	str	r3, [r1, #0]
 8001ada:	e006      	b.n	8001aea <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001adc:	4b35      	ldr	r3, [pc, #212]	; (8001bb4 <HAL_GPIO_Init+0x2b0>)
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	69bb      	ldr	r3, [r7, #24]
 8001ae2:	43db      	mvns	r3, r3
 8001ae4:	4933      	ldr	r1, [pc, #204]	; (8001bb4 <HAL_GPIO_Init+0x2b0>)
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d006      	beq.n	8001b04 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001af6:	4b2f      	ldr	r3, [pc, #188]	; (8001bb4 <HAL_GPIO_Init+0x2b0>)
 8001af8:	685a      	ldr	r2, [r3, #4]
 8001afa:	492e      	ldr	r1, [pc, #184]	; (8001bb4 <HAL_GPIO_Init+0x2b0>)
 8001afc:	69bb      	ldr	r3, [r7, #24]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	604b      	str	r3, [r1, #4]
 8001b02:	e006      	b.n	8001b12 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001b04:	4b2b      	ldr	r3, [pc, #172]	; (8001bb4 <HAL_GPIO_Init+0x2b0>)
 8001b06:	685a      	ldr	r2, [r3, #4]
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	43db      	mvns	r3, r3
 8001b0c:	4929      	ldr	r1, [pc, #164]	; (8001bb4 <HAL_GPIO_Init+0x2b0>)
 8001b0e:	4013      	ands	r3, r2
 8001b10:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d006      	beq.n	8001b2c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b1e:	4b25      	ldr	r3, [pc, #148]	; (8001bb4 <HAL_GPIO_Init+0x2b0>)
 8001b20:	689a      	ldr	r2, [r3, #8]
 8001b22:	4924      	ldr	r1, [pc, #144]	; (8001bb4 <HAL_GPIO_Init+0x2b0>)
 8001b24:	69bb      	ldr	r3, [r7, #24]
 8001b26:	4313      	orrs	r3, r2
 8001b28:	608b      	str	r3, [r1, #8]
 8001b2a:	e006      	b.n	8001b3a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b2c:	4b21      	ldr	r3, [pc, #132]	; (8001bb4 <HAL_GPIO_Init+0x2b0>)
 8001b2e:	689a      	ldr	r2, [r3, #8]
 8001b30:	69bb      	ldr	r3, [r7, #24]
 8001b32:	43db      	mvns	r3, r3
 8001b34:	491f      	ldr	r1, [pc, #124]	; (8001bb4 <HAL_GPIO_Init+0x2b0>)
 8001b36:	4013      	ands	r3, r2
 8001b38:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b3a:	683b      	ldr	r3, [r7, #0]
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d006      	beq.n	8001b54 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b46:	4b1b      	ldr	r3, [pc, #108]	; (8001bb4 <HAL_GPIO_Init+0x2b0>)
 8001b48:	68da      	ldr	r2, [r3, #12]
 8001b4a:	491a      	ldr	r1, [pc, #104]	; (8001bb4 <HAL_GPIO_Init+0x2b0>)
 8001b4c:	69bb      	ldr	r3, [r7, #24]
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	60cb      	str	r3, [r1, #12]
 8001b52:	e006      	b.n	8001b62 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b54:	4b17      	ldr	r3, [pc, #92]	; (8001bb4 <HAL_GPIO_Init+0x2b0>)
 8001b56:	68da      	ldr	r2, [r3, #12]
 8001b58:	69bb      	ldr	r3, [r7, #24]
 8001b5a:	43db      	mvns	r3, r3
 8001b5c:	4915      	ldr	r1, [pc, #84]	; (8001bb4 <HAL_GPIO_Init+0x2b0>)
 8001b5e:	4013      	ands	r3, r2
 8001b60:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b64:	3301      	adds	r3, #1
 8001b66:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	681a      	ldr	r2, [r3, #0]
 8001b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b6e:	fa22 f303 	lsr.w	r3, r2, r3
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	f47f aed0 	bne.w	8001918 <HAL_GPIO_Init+0x14>
  }
}
 8001b78:	bf00      	nop
 8001b7a:	372c      	adds	r7, #44	; 0x2c
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bc80      	pop	{r7}
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	10210000 	.word	0x10210000
 8001b88:	10110000 	.word	0x10110000
 8001b8c:	10120000 	.word	0x10120000
 8001b90:	10310000 	.word	0x10310000
 8001b94:	10320000 	.word	0x10320000
 8001b98:	10220000 	.word	0x10220000
 8001b9c:	40021000 	.word	0x40021000
 8001ba0:	40010000 	.word	0x40010000
 8001ba4:	40010800 	.word	0x40010800
 8001ba8:	40010c00 	.word	0x40010c00
 8001bac:	40011000 	.word	0x40011000
 8001bb0:	40011400 	.word	0x40011400
 8001bb4:	40010400 	.word	0x40010400

08001bb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	807b      	strh	r3, [r7, #2]
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bc8:	787b      	ldrb	r3, [r7, #1]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d003      	beq.n	8001bd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bce:	887a      	ldrh	r2, [r7, #2]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001bd4:	e003      	b.n	8001bde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001bd6:	887b      	ldrh	r3, [r7, #2]
 8001bd8:	041a      	lsls	r2, r3, #16
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	611a      	str	r2, [r3, #16]
}
 8001bde:	bf00      	nop
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bc80      	pop	{r7}
 8001be6:	4770      	bx	lr

08001be8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b086      	sub	sp, #24
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d101      	bne.n	8001bfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e26c      	b.n	80020d4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0301 	and.w	r3, r3, #1
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	f000 8087 	beq.w	8001d16 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c08:	4b92      	ldr	r3, [pc, #584]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	f003 030c 	and.w	r3, r3, #12
 8001c10:	2b04      	cmp	r3, #4
 8001c12:	d00c      	beq.n	8001c2e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001c14:	4b8f      	ldr	r3, [pc, #572]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f003 030c 	and.w	r3, r3, #12
 8001c1c:	2b08      	cmp	r3, #8
 8001c1e:	d112      	bne.n	8001c46 <HAL_RCC_OscConfig+0x5e>
 8001c20:	4b8c      	ldr	r3, [pc, #560]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c2c:	d10b      	bne.n	8001c46 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c2e:	4b89      	ldr	r3, [pc, #548]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d06c      	beq.n	8001d14 <HAL_RCC_OscConfig+0x12c>
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d168      	bne.n	8001d14 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e246      	b.n	80020d4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001c4e:	d106      	bne.n	8001c5e <HAL_RCC_OscConfig+0x76>
 8001c50:	4b80      	ldr	r3, [pc, #512]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4a7f      	ldr	r2, [pc, #508]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001c56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001c5a:	6013      	str	r3, [r2, #0]
 8001c5c:	e02e      	b.n	8001cbc <HAL_RCC_OscConfig+0xd4>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	685b      	ldr	r3, [r3, #4]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d10c      	bne.n	8001c80 <HAL_RCC_OscConfig+0x98>
 8001c66:	4b7b      	ldr	r3, [pc, #492]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4a7a      	ldr	r2, [pc, #488]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001c6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c70:	6013      	str	r3, [r2, #0]
 8001c72:	4b78      	ldr	r3, [pc, #480]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4a77      	ldr	r2, [pc, #476]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001c78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c7c:	6013      	str	r3, [r2, #0]
 8001c7e:	e01d      	b.n	8001cbc <HAL_RCC_OscConfig+0xd4>
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001c88:	d10c      	bne.n	8001ca4 <HAL_RCC_OscConfig+0xbc>
 8001c8a:	4b72      	ldr	r3, [pc, #456]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a71      	ldr	r2, [pc, #452]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001c90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c94:	6013      	str	r3, [r2, #0]
 8001c96:	4b6f      	ldr	r3, [pc, #444]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4a6e      	ldr	r2, [pc, #440]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001c9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ca0:	6013      	str	r3, [r2, #0]
 8001ca2:	e00b      	b.n	8001cbc <HAL_RCC_OscConfig+0xd4>
 8001ca4:	4b6b      	ldr	r3, [pc, #428]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a6a      	ldr	r2, [pc, #424]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001caa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cae:	6013      	str	r3, [r2, #0]
 8001cb0:	4b68      	ldr	r3, [pc, #416]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a67      	ldr	r2, [pc, #412]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001cb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	685b      	ldr	r3, [r3, #4]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d013      	beq.n	8001cec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc4:	f7ff fcbe 	bl	8001644 <HAL_GetTick>
 8001cc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cca:	e008      	b.n	8001cde <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ccc:	f7ff fcba 	bl	8001644 <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	2b64      	cmp	r3, #100	; 0x64
 8001cd8:	d901      	bls.n	8001cde <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	e1fa      	b.n	80020d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cde:	4b5d      	ldr	r3, [pc, #372]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d0f0      	beq.n	8001ccc <HAL_RCC_OscConfig+0xe4>
 8001cea:	e014      	b.n	8001d16 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cec:	f7ff fcaa 	bl	8001644 <HAL_GetTick>
 8001cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cf2:	e008      	b.n	8001d06 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001cf4:	f7ff fca6 	bl	8001644 <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	1ad3      	subs	r3, r2, r3
 8001cfe:	2b64      	cmp	r3, #100	; 0x64
 8001d00:	d901      	bls.n	8001d06 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001d02:	2303      	movs	r3, #3
 8001d04:	e1e6      	b.n	80020d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001d06:	4b53      	ldr	r3, [pc, #332]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d1f0      	bne.n	8001cf4 <HAL_RCC_OscConfig+0x10c>
 8001d12:	e000      	b.n	8001d16 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d14:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0302 	and.w	r3, r3, #2
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d063      	beq.n	8001dea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d22:	4b4c      	ldr	r3, [pc, #304]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f003 030c 	and.w	r3, r3, #12
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d00b      	beq.n	8001d46 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001d2e:	4b49      	ldr	r3, [pc, #292]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	f003 030c 	and.w	r3, r3, #12
 8001d36:	2b08      	cmp	r3, #8
 8001d38:	d11c      	bne.n	8001d74 <HAL_RCC_OscConfig+0x18c>
 8001d3a:	4b46      	ldr	r3, [pc, #280]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001d3c:	685b      	ldr	r3, [r3, #4]
 8001d3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d116      	bne.n	8001d74 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d46:	4b43      	ldr	r3, [pc, #268]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d005      	beq.n	8001d5e <HAL_RCC_OscConfig+0x176>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	691b      	ldr	r3, [r3, #16]
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d001      	beq.n	8001d5e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e1ba      	b.n	80020d4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d5e:	4b3d      	ldr	r3, [pc, #244]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	695b      	ldr	r3, [r3, #20]
 8001d6a:	00db      	lsls	r3, r3, #3
 8001d6c:	4939      	ldr	r1, [pc, #228]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001d6e:	4313      	orrs	r3, r2
 8001d70:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001d72:	e03a      	b.n	8001dea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	691b      	ldr	r3, [r3, #16]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d020      	beq.n	8001dbe <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001d7c:	4b36      	ldr	r3, [pc, #216]	; (8001e58 <HAL_RCC_OscConfig+0x270>)
 8001d7e:	2201      	movs	r2, #1
 8001d80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d82:	f7ff fc5f 	bl	8001644 <HAL_GetTick>
 8001d86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d88:	e008      	b.n	8001d9c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d8a:	f7ff fc5b 	bl	8001644 <HAL_GetTick>
 8001d8e:	4602      	mov	r2, r0
 8001d90:	693b      	ldr	r3, [r7, #16]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	2b02      	cmp	r3, #2
 8001d96:	d901      	bls.n	8001d9c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	e19b      	b.n	80020d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d9c:	4b2d      	ldr	r3, [pc, #180]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 0302 	and.w	r3, r3, #2
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d0f0      	beq.n	8001d8a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001da8:	4b2a      	ldr	r3, [pc, #168]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	695b      	ldr	r3, [r3, #20]
 8001db4:	00db      	lsls	r3, r3, #3
 8001db6:	4927      	ldr	r1, [pc, #156]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001db8:	4313      	orrs	r3, r2
 8001dba:	600b      	str	r3, [r1, #0]
 8001dbc:	e015      	b.n	8001dea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001dbe:	4b26      	ldr	r3, [pc, #152]	; (8001e58 <HAL_RCC_OscConfig+0x270>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dc4:	f7ff fc3e 	bl	8001644 <HAL_GetTick>
 8001dc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dca:	e008      	b.n	8001dde <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001dcc:	f7ff fc3a 	bl	8001644 <HAL_GetTick>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d901      	bls.n	8001dde <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	e17a      	b.n	80020d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001dde:	4b1d      	ldr	r3, [pc, #116]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 0302 	and.w	r3, r3, #2
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d1f0      	bne.n	8001dcc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f003 0308 	and.w	r3, r3, #8
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d03a      	beq.n	8001e6c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	699b      	ldr	r3, [r3, #24]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d019      	beq.n	8001e32 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001dfe:	4b17      	ldr	r3, [pc, #92]	; (8001e5c <HAL_RCC_OscConfig+0x274>)
 8001e00:	2201      	movs	r2, #1
 8001e02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e04:	f7ff fc1e 	bl	8001644 <HAL_GetTick>
 8001e08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e0a:	e008      	b.n	8001e1e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e0c:	f7ff fc1a 	bl	8001644 <HAL_GetTick>
 8001e10:	4602      	mov	r2, r0
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	2b02      	cmp	r3, #2
 8001e18:	d901      	bls.n	8001e1e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001e1a:	2303      	movs	r3, #3
 8001e1c:	e15a      	b.n	80020d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001e1e:	4b0d      	ldr	r3, [pc, #52]	; (8001e54 <HAL_RCC_OscConfig+0x26c>)
 8001e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d0f0      	beq.n	8001e0c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001e2a:	2001      	movs	r0, #1
 8001e2c:	f000 fb0a 	bl	8002444 <RCC_Delay>
 8001e30:	e01c      	b.n	8001e6c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001e32:	4b0a      	ldr	r3, [pc, #40]	; (8001e5c <HAL_RCC_OscConfig+0x274>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e38:	f7ff fc04 	bl	8001644 <HAL_GetTick>
 8001e3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e3e:	e00f      	b.n	8001e60 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001e40:	f7ff fc00 	bl	8001644 <HAL_GetTick>
 8001e44:	4602      	mov	r2, r0
 8001e46:	693b      	ldr	r3, [r7, #16]
 8001e48:	1ad3      	subs	r3, r2, r3
 8001e4a:	2b02      	cmp	r3, #2
 8001e4c:	d908      	bls.n	8001e60 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e140      	b.n	80020d4 <HAL_RCC_OscConfig+0x4ec>
 8001e52:	bf00      	nop
 8001e54:	40021000 	.word	0x40021000
 8001e58:	42420000 	.word	0x42420000
 8001e5c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001e60:	4b9e      	ldr	r3, [pc, #632]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e64:	f003 0302 	and.w	r3, r3, #2
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d1e9      	bne.n	8001e40 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0304 	and.w	r3, r3, #4
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	f000 80a6 	beq.w	8001fc6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e7e:	4b97      	ldr	r3, [pc, #604]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001e80:	69db      	ldr	r3, [r3, #28]
 8001e82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d10d      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e8a:	4b94      	ldr	r3, [pc, #592]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001e8c:	69db      	ldr	r3, [r3, #28]
 8001e8e:	4a93      	ldr	r2, [pc, #588]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001e90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e94:	61d3      	str	r3, [r2, #28]
 8001e96:	4b91      	ldr	r3, [pc, #580]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001e98:	69db      	ldr	r3, [r3, #28]
 8001e9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e9e:	60bb      	str	r3, [r7, #8]
 8001ea0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ea6:	4b8e      	ldr	r3, [pc, #568]	; (80020e0 <HAL_RCC_OscConfig+0x4f8>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d118      	bne.n	8001ee4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001eb2:	4b8b      	ldr	r3, [pc, #556]	; (80020e0 <HAL_RCC_OscConfig+0x4f8>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a8a      	ldr	r2, [pc, #552]	; (80020e0 <HAL_RCC_OscConfig+0x4f8>)
 8001eb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ebc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ebe:	f7ff fbc1 	bl	8001644 <HAL_GetTick>
 8001ec2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ec4:	e008      	b.n	8001ed8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ec6:	f7ff fbbd 	bl	8001644 <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	2b64      	cmp	r3, #100	; 0x64
 8001ed2:	d901      	bls.n	8001ed8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e0fd      	b.n	80020d4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ed8:	4b81      	ldr	r3, [pc, #516]	; (80020e0 <HAL_RCC_OscConfig+0x4f8>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d0f0      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d106      	bne.n	8001efa <HAL_RCC_OscConfig+0x312>
 8001eec:	4b7b      	ldr	r3, [pc, #492]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001eee:	6a1b      	ldr	r3, [r3, #32]
 8001ef0:	4a7a      	ldr	r2, [pc, #488]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001ef2:	f043 0301 	orr.w	r3, r3, #1
 8001ef6:	6213      	str	r3, [r2, #32]
 8001ef8:	e02d      	b.n	8001f56 <HAL_RCC_OscConfig+0x36e>
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	68db      	ldr	r3, [r3, #12]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d10c      	bne.n	8001f1c <HAL_RCC_OscConfig+0x334>
 8001f02:	4b76      	ldr	r3, [pc, #472]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001f04:	6a1b      	ldr	r3, [r3, #32]
 8001f06:	4a75      	ldr	r2, [pc, #468]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001f08:	f023 0301 	bic.w	r3, r3, #1
 8001f0c:	6213      	str	r3, [r2, #32]
 8001f0e:	4b73      	ldr	r3, [pc, #460]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001f10:	6a1b      	ldr	r3, [r3, #32]
 8001f12:	4a72      	ldr	r2, [pc, #456]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001f14:	f023 0304 	bic.w	r3, r3, #4
 8001f18:	6213      	str	r3, [r2, #32]
 8001f1a:	e01c      	b.n	8001f56 <HAL_RCC_OscConfig+0x36e>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	2b05      	cmp	r3, #5
 8001f22:	d10c      	bne.n	8001f3e <HAL_RCC_OscConfig+0x356>
 8001f24:	4b6d      	ldr	r3, [pc, #436]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001f26:	6a1b      	ldr	r3, [r3, #32]
 8001f28:	4a6c      	ldr	r2, [pc, #432]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001f2a:	f043 0304 	orr.w	r3, r3, #4
 8001f2e:	6213      	str	r3, [r2, #32]
 8001f30:	4b6a      	ldr	r3, [pc, #424]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001f32:	6a1b      	ldr	r3, [r3, #32]
 8001f34:	4a69      	ldr	r2, [pc, #420]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001f36:	f043 0301 	orr.w	r3, r3, #1
 8001f3a:	6213      	str	r3, [r2, #32]
 8001f3c:	e00b      	b.n	8001f56 <HAL_RCC_OscConfig+0x36e>
 8001f3e:	4b67      	ldr	r3, [pc, #412]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001f40:	6a1b      	ldr	r3, [r3, #32]
 8001f42:	4a66      	ldr	r2, [pc, #408]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001f44:	f023 0301 	bic.w	r3, r3, #1
 8001f48:	6213      	str	r3, [r2, #32]
 8001f4a:	4b64      	ldr	r3, [pc, #400]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001f4c:	6a1b      	ldr	r3, [r3, #32]
 8001f4e:	4a63      	ldr	r2, [pc, #396]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001f50:	f023 0304 	bic.w	r3, r3, #4
 8001f54:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	68db      	ldr	r3, [r3, #12]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d015      	beq.n	8001f8a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f5e:	f7ff fb71 	bl	8001644 <HAL_GetTick>
 8001f62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f64:	e00a      	b.n	8001f7c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f66:	f7ff fb6d 	bl	8001644 <HAL_GetTick>
 8001f6a:	4602      	mov	r2, r0
 8001f6c:	693b      	ldr	r3, [r7, #16]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d901      	bls.n	8001f7c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	e0ab      	b.n	80020d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f7c:	4b57      	ldr	r3, [pc, #348]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001f7e:	6a1b      	ldr	r3, [r3, #32]
 8001f80:	f003 0302 	and.w	r3, r3, #2
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d0ee      	beq.n	8001f66 <HAL_RCC_OscConfig+0x37e>
 8001f88:	e014      	b.n	8001fb4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f8a:	f7ff fb5b 	bl	8001644 <HAL_GetTick>
 8001f8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001f90:	e00a      	b.n	8001fa8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f92:	f7ff fb57 	bl	8001644 <HAL_GetTick>
 8001f96:	4602      	mov	r2, r0
 8001f98:	693b      	ldr	r3, [r7, #16]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d901      	bls.n	8001fa8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001fa4:	2303      	movs	r3, #3
 8001fa6:	e095      	b.n	80020d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001fa8:	4b4c      	ldr	r3, [pc, #304]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001faa:	6a1b      	ldr	r3, [r3, #32]
 8001fac:	f003 0302 	and.w	r3, r3, #2
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d1ee      	bne.n	8001f92 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001fb4:	7dfb      	ldrb	r3, [r7, #23]
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d105      	bne.n	8001fc6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001fba:	4b48      	ldr	r3, [pc, #288]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001fbc:	69db      	ldr	r3, [r3, #28]
 8001fbe:	4a47      	ldr	r2, [pc, #284]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001fc0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001fc4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	69db      	ldr	r3, [r3, #28]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	f000 8081 	beq.w	80020d2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fd0:	4b42      	ldr	r3, [pc, #264]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f003 030c 	and.w	r3, r3, #12
 8001fd8:	2b08      	cmp	r3, #8
 8001fda:	d061      	beq.n	80020a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	69db      	ldr	r3, [r3, #28]
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d146      	bne.n	8002072 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fe4:	4b3f      	ldr	r3, [pc, #252]	; (80020e4 <HAL_RCC_OscConfig+0x4fc>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fea:	f7ff fb2b 	bl	8001644 <HAL_GetTick>
 8001fee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ff0:	e008      	b.n	8002004 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ff2:	f7ff fb27 	bl	8001644 <HAL_GetTick>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	693b      	ldr	r3, [r7, #16]
 8001ffa:	1ad3      	subs	r3, r2, r3
 8001ffc:	2b02      	cmp	r3, #2
 8001ffe:	d901      	bls.n	8002004 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002000:	2303      	movs	r3, #3
 8002002:	e067      	b.n	80020d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002004:	4b35      	ldr	r3, [pc, #212]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800200c:	2b00      	cmp	r3, #0
 800200e:	d1f0      	bne.n	8001ff2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6a1b      	ldr	r3, [r3, #32]
 8002014:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002018:	d108      	bne.n	800202c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800201a:	4b30      	ldr	r3, [pc, #192]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	492d      	ldr	r1, [pc, #180]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8002028:	4313      	orrs	r3, r2
 800202a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800202c:	4b2b      	ldr	r3, [pc, #172]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6a19      	ldr	r1, [r3, #32]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800203c:	430b      	orrs	r3, r1
 800203e:	4927      	ldr	r1, [pc, #156]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8002040:	4313      	orrs	r3, r2
 8002042:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002044:	4b27      	ldr	r3, [pc, #156]	; (80020e4 <HAL_RCC_OscConfig+0x4fc>)
 8002046:	2201      	movs	r2, #1
 8002048:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800204a:	f7ff fafb 	bl	8001644 <HAL_GetTick>
 800204e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002050:	e008      	b.n	8002064 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002052:	f7ff faf7 	bl	8001644 <HAL_GetTick>
 8002056:	4602      	mov	r2, r0
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	2b02      	cmp	r3, #2
 800205e:	d901      	bls.n	8002064 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002060:	2303      	movs	r3, #3
 8002062:	e037      	b.n	80020d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002064:	4b1d      	ldr	r3, [pc, #116]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d0f0      	beq.n	8002052 <HAL_RCC_OscConfig+0x46a>
 8002070:	e02f      	b.n	80020d2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002072:	4b1c      	ldr	r3, [pc, #112]	; (80020e4 <HAL_RCC_OscConfig+0x4fc>)
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002078:	f7ff fae4 	bl	8001644 <HAL_GetTick>
 800207c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800207e:	e008      	b.n	8002092 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002080:	f7ff fae0 	bl	8001644 <HAL_GetTick>
 8002084:	4602      	mov	r2, r0
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	2b02      	cmp	r3, #2
 800208c:	d901      	bls.n	8002092 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800208e:	2303      	movs	r3, #3
 8002090:	e020      	b.n	80020d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002092:	4b12      	ldr	r3, [pc, #72]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d1f0      	bne.n	8002080 <HAL_RCC_OscConfig+0x498>
 800209e:	e018      	b.n	80020d2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	69db      	ldr	r3, [r3, #28]
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d101      	bne.n	80020ac <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e013      	b.n	80020d4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80020ac:	4b0b      	ldr	r3, [pc, #44]	; (80020dc <HAL_RCC_OscConfig+0x4f4>)
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6a1b      	ldr	r3, [r3, #32]
 80020bc:	429a      	cmp	r2, r3
 80020be:	d106      	bne.n	80020ce <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d001      	beq.n	80020d2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e000      	b.n	80020d4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80020d2:	2300      	movs	r3, #0
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3718      	adds	r7, #24
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	40021000 	.word	0x40021000
 80020e0:	40007000 	.word	0x40007000
 80020e4:	42420060 	.word	0x42420060

080020e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d101      	bne.n	80020fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020f8:	2301      	movs	r3, #1
 80020fa:	e0d0      	b.n	800229e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020fc:	4b6a      	ldr	r3, [pc, #424]	; (80022a8 <HAL_RCC_ClockConfig+0x1c0>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0307 	and.w	r3, r3, #7
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	429a      	cmp	r2, r3
 8002108:	d910      	bls.n	800212c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800210a:	4b67      	ldr	r3, [pc, #412]	; (80022a8 <HAL_RCC_ClockConfig+0x1c0>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f023 0207 	bic.w	r2, r3, #7
 8002112:	4965      	ldr	r1, [pc, #404]	; (80022a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	4313      	orrs	r3, r2
 8002118:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800211a:	4b63      	ldr	r3, [pc, #396]	; (80022a8 <HAL_RCC_ClockConfig+0x1c0>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0307 	and.w	r3, r3, #7
 8002122:	683a      	ldr	r2, [r7, #0]
 8002124:	429a      	cmp	r2, r3
 8002126:	d001      	beq.n	800212c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	e0b8      	b.n	800229e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0302 	and.w	r3, r3, #2
 8002134:	2b00      	cmp	r3, #0
 8002136:	d020      	beq.n	800217a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0304 	and.w	r3, r3, #4
 8002140:	2b00      	cmp	r3, #0
 8002142:	d005      	beq.n	8002150 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002144:	4b59      	ldr	r3, [pc, #356]	; (80022ac <HAL_RCC_ClockConfig+0x1c4>)
 8002146:	685b      	ldr	r3, [r3, #4]
 8002148:	4a58      	ldr	r2, [pc, #352]	; (80022ac <HAL_RCC_ClockConfig+0x1c4>)
 800214a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800214e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f003 0308 	and.w	r3, r3, #8
 8002158:	2b00      	cmp	r3, #0
 800215a:	d005      	beq.n	8002168 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800215c:	4b53      	ldr	r3, [pc, #332]	; (80022ac <HAL_RCC_ClockConfig+0x1c4>)
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	4a52      	ldr	r2, [pc, #328]	; (80022ac <HAL_RCC_ClockConfig+0x1c4>)
 8002162:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002166:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002168:	4b50      	ldr	r3, [pc, #320]	; (80022ac <HAL_RCC_ClockConfig+0x1c4>)
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	494d      	ldr	r1, [pc, #308]	; (80022ac <HAL_RCC_ClockConfig+0x1c4>)
 8002176:	4313      	orrs	r3, r2
 8002178:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	2b00      	cmp	r3, #0
 8002184:	d040      	beq.n	8002208 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	2b01      	cmp	r3, #1
 800218c:	d107      	bne.n	800219e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800218e:	4b47      	ldr	r3, [pc, #284]	; (80022ac <HAL_RCC_ClockConfig+0x1c4>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002196:	2b00      	cmp	r3, #0
 8002198:	d115      	bne.n	80021c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e07f      	b.n	800229e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	2b02      	cmp	r3, #2
 80021a4:	d107      	bne.n	80021b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021a6:	4b41      	ldr	r3, [pc, #260]	; (80022ac <HAL_RCC_ClockConfig+0x1c4>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d109      	bne.n	80021c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e073      	b.n	800229e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021b6:	4b3d      	ldr	r3, [pc, #244]	; (80022ac <HAL_RCC_ClockConfig+0x1c4>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d101      	bne.n	80021c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021c2:	2301      	movs	r3, #1
 80021c4:	e06b      	b.n	800229e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021c6:	4b39      	ldr	r3, [pc, #228]	; (80022ac <HAL_RCC_ClockConfig+0x1c4>)
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f023 0203 	bic.w	r2, r3, #3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	4936      	ldr	r1, [pc, #216]	; (80022ac <HAL_RCC_ClockConfig+0x1c4>)
 80021d4:	4313      	orrs	r3, r2
 80021d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021d8:	f7ff fa34 	bl	8001644 <HAL_GetTick>
 80021dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021de:	e00a      	b.n	80021f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021e0:	f7ff fa30 	bl	8001644 <HAL_GetTick>
 80021e4:	4602      	mov	r2, r0
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e053      	b.n	800229e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021f6:	4b2d      	ldr	r3, [pc, #180]	; (80022ac <HAL_RCC_ClockConfig+0x1c4>)
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f003 020c 	and.w	r2, r3, #12
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	429a      	cmp	r2, r3
 8002206:	d1eb      	bne.n	80021e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002208:	4b27      	ldr	r3, [pc, #156]	; (80022a8 <HAL_RCC_ClockConfig+0x1c0>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0307 	and.w	r3, r3, #7
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	429a      	cmp	r2, r3
 8002214:	d210      	bcs.n	8002238 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002216:	4b24      	ldr	r3, [pc, #144]	; (80022a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f023 0207 	bic.w	r2, r3, #7
 800221e:	4922      	ldr	r1, [pc, #136]	; (80022a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	4313      	orrs	r3, r2
 8002224:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002226:	4b20      	ldr	r3, [pc, #128]	; (80022a8 <HAL_RCC_ClockConfig+0x1c0>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0307 	and.w	r3, r3, #7
 800222e:	683a      	ldr	r2, [r7, #0]
 8002230:	429a      	cmp	r2, r3
 8002232:	d001      	beq.n	8002238 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e032      	b.n	800229e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f003 0304 	and.w	r3, r3, #4
 8002240:	2b00      	cmp	r3, #0
 8002242:	d008      	beq.n	8002256 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002244:	4b19      	ldr	r3, [pc, #100]	; (80022ac <HAL_RCC_ClockConfig+0x1c4>)
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	4916      	ldr	r1, [pc, #88]	; (80022ac <HAL_RCC_ClockConfig+0x1c4>)
 8002252:	4313      	orrs	r3, r2
 8002254:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0308 	and.w	r3, r3, #8
 800225e:	2b00      	cmp	r3, #0
 8002260:	d009      	beq.n	8002276 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002262:	4b12      	ldr	r3, [pc, #72]	; (80022ac <HAL_RCC_ClockConfig+0x1c4>)
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	691b      	ldr	r3, [r3, #16]
 800226e:	00db      	lsls	r3, r3, #3
 8002270:	490e      	ldr	r1, [pc, #56]	; (80022ac <HAL_RCC_ClockConfig+0x1c4>)
 8002272:	4313      	orrs	r3, r2
 8002274:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002276:	f000 f821 	bl	80022bc <HAL_RCC_GetSysClockFreq>
 800227a:	4601      	mov	r1, r0
 800227c:	4b0b      	ldr	r3, [pc, #44]	; (80022ac <HAL_RCC_ClockConfig+0x1c4>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	091b      	lsrs	r3, r3, #4
 8002282:	f003 030f 	and.w	r3, r3, #15
 8002286:	4a0a      	ldr	r2, [pc, #40]	; (80022b0 <HAL_RCC_ClockConfig+0x1c8>)
 8002288:	5cd3      	ldrb	r3, [r2, r3]
 800228a:	fa21 f303 	lsr.w	r3, r1, r3
 800228e:	4a09      	ldr	r2, [pc, #36]	; (80022b4 <HAL_RCC_ClockConfig+0x1cc>)
 8002290:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002292:	4b09      	ldr	r3, [pc, #36]	; (80022b8 <HAL_RCC_ClockConfig+0x1d0>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4618      	mov	r0, r3
 8002298:	f7ff f896 	bl	80013c8 <HAL_InitTick>

  return HAL_OK;
 800229c:	2300      	movs	r3, #0
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3710      	adds	r7, #16
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	40022000 	.word	0x40022000
 80022ac:	40021000 	.word	0x40021000
 80022b0:	08005b60 	.word	0x08005b60
 80022b4:	20000004 	.word	0x20000004
 80022b8:	20000008 	.word	0x20000008

080022bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022bc:	b490      	push	{r4, r7}
 80022be:	b08a      	sub	sp, #40	; 0x28
 80022c0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80022c2:	4b2a      	ldr	r3, [pc, #168]	; (800236c <HAL_RCC_GetSysClockFreq+0xb0>)
 80022c4:	1d3c      	adds	r4, r7, #4
 80022c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80022c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80022cc:	4b28      	ldr	r3, [pc, #160]	; (8002370 <HAL_RCC_GetSysClockFreq+0xb4>)
 80022ce:	881b      	ldrh	r3, [r3, #0]
 80022d0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80022d2:	2300      	movs	r3, #0
 80022d4:	61fb      	str	r3, [r7, #28]
 80022d6:	2300      	movs	r3, #0
 80022d8:	61bb      	str	r3, [r7, #24]
 80022da:	2300      	movs	r3, #0
 80022dc:	627b      	str	r3, [r7, #36]	; 0x24
 80022de:	2300      	movs	r3, #0
 80022e0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80022e2:	2300      	movs	r3, #0
 80022e4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80022e6:	4b23      	ldr	r3, [pc, #140]	; (8002374 <HAL_RCC_GetSysClockFreq+0xb8>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80022ec:	69fb      	ldr	r3, [r7, #28]
 80022ee:	f003 030c 	and.w	r3, r3, #12
 80022f2:	2b04      	cmp	r3, #4
 80022f4:	d002      	beq.n	80022fc <HAL_RCC_GetSysClockFreq+0x40>
 80022f6:	2b08      	cmp	r3, #8
 80022f8:	d003      	beq.n	8002302 <HAL_RCC_GetSysClockFreq+0x46>
 80022fa:	e02d      	b.n	8002358 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80022fc:	4b1e      	ldr	r3, [pc, #120]	; (8002378 <HAL_RCC_GetSysClockFreq+0xbc>)
 80022fe:	623b      	str	r3, [r7, #32]
      break;
 8002300:	e02d      	b.n	800235e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	0c9b      	lsrs	r3, r3, #18
 8002306:	f003 030f 	and.w	r3, r3, #15
 800230a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800230e:	4413      	add	r3, r2
 8002310:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002314:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d013      	beq.n	8002348 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002320:	4b14      	ldr	r3, [pc, #80]	; (8002374 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	0c5b      	lsrs	r3, r3, #17
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800232e:	4413      	add	r3, r2
 8002330:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002334:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	4a0f      	ldr	r2, [pc, #60]	; (8002378 <HAL_RCC_GetSysClockFreq+0xbc>)
 800233a:	fb02 f203 	mul.w	r2, r2, r3
 800233e:	69bb      	ldr	r3, [r7, #24]
 8002340:	fbb2 f3f3 	udiv	r3, r2, r3
 8002344:	627b      	str	r3, [r7, #36]	; 0x24
 8002346:	e004      	b.n	8002352 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	4a0c      	ldr	r2, [pc, #48]	; (800237c <HAL_RCC_GetSysClockFreq+0xc0>)
 800234c:	fb02 f303 	mul.w	r3, r2, r3
 8002350:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002354:	623b      	str	r3, [r7, #32]
      break;
 8002356:	e002      	b.n	800235e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002358:	4b07      	ldr	r3, [pc, #28]	; (8002378 <HAL_RCC_GetSysClockFreq+0xbc>)
 800235a:	623b      	str	r3, [r7, #32]
      break;
 800235c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800235e:	6a3b      	ldr	r3, [r7, #32]
}
 8002360:	4618      	mov	r0, r3
 8002362:	3728      	adds	r7, #40	; 0x28
 8002364:	46bd      	mov	sp, r7
 8002366:	bc90      	pop	{r4, r7}
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	08005b44 	.word	0x08005b44
 8002370:	08005b54 	.word	0x08005b54
 8002374:	40021000 	.word	0x40021000
 8002378:	007a1200 	.word	0x007a1200
 800237c:	003d0900 	.word	0x003d0900

08002380 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002384:	4b02      	ldr	r3, [pc, #8]	; (8002390 <HAL_RCC_GetHCLKFreq+0x10>)
 8002386:	681b      	ldr	r3, [r3, #0]
}
 8002388:	4618      	mov	r0, r3
 800238a:	46bd      	mov	sp, r7
 800238c:	bc80      	pop	{r7}
 800238e:	4770      	bx	lr
 8002390:	20000004 	.word	0x20000004

08002394 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002398:	f7ff fff2 	bl	8002380 <HAL_RCC_GetHCLKFreq>
 800239c:	4601      	mov	r1, r0
 800239e:	4b05      	ldr	r3, [pc, #20]	; (80023b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	0a1b      	lsrs	r3, r3, #8
 80023a4:	f003 0307 	and.w	r3, r3, #7
 80023a8:	4a03      	ldr	r2, [pc, #12]	; (80023b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80023aa:	5cd3      	ldrb	r3, [r2, r3]
 80023ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	40021000 	.word	0x40021000
 80023b8:	08005b70 	.word	0x08005b70

080023bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80023c0:	f7ff ffde 	bl	8002380 <HAL_RCC_GetHCLKFreq>
 80023c4:	4601      	mov	r1, r0
 80023c6:	4b05      	ldr	r3, [pc, #20]	; (80023dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	0adb      	lsrs	r3, r3, #11
 80023cc:	f003 0307 	and.w	r3, r3, #7
 80023d0:	4a03      	ldr	r2, [pc, #12]	; (80023e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80023d2:	5cd3      	ldrb	r3, [r2, r3]
 80023d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80023d8:	4618      	mov	r0, r3
 80023da:	bd80      	pop	{r7, pc}
 80023dc:	40021000 	.word	0x40021000
 80023e0:	08005b70 	.word	0x08005b70

080023e4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
 80023ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	220f      	movs	r2, #15
 80023f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80023f4:	4b11      	ldr	r3, [pc, #68]	; (800243c <HAL_RCC_GetClockConfig+0x58>)
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f003 0203 	and.w	r2, r3, #3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002400:	4b0e      	ldr	r3, [pc, #56]	; (800243c <HAL_RCC_GetClockConfig+0x58>)
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800240c:	4b0b      	ldr	r3, [pc, #44]	; (800243c <HAL_RCC_GetClockConfig+0x58>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002418:	4b08      	ldr	r3, [pc, #32]	; (800243c <HAL_RCC_GetClockConfig+0x58>)
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	08db      	lsrs	r3, r3, #3
 800241e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002426:	4b06      	ldr	r3, [pc, #24]	; (8002440 <HAL_RCC_GetClockConfig+0x5c>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0207 	and.w	r2, r3, #7
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002432:	bf00      	nop
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	bc80      	pop	{r7}
 800243a:	4770      	bx	lr
 800243c:	40021000 	.word	0x40021000
 8002440:	40022000 	.word	0x40022000

08002444 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800244c:	4b0a      	ldr	r3, [pc, #40]	; (8002478 <RCC_Delay+0x34>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a0a      	ldr	r2, [pc, #40]	; (800247c <RCC_Delay+0x38>)
 8002452:	fba2 2303 	umull	r2, r3, r2, r3
 8002456:	0a5b      	lsrs	r3, r3, #9
 8002458:	687a      	ldr	r2, [r7, #4]
 800245a:	fb02 f303 	mul.w	r3, r2, r3
 800245e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002460:	bf00      	nop
  }
  while (Delay --);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	1e5a      	subs	r2, r3, #1
 8002466:	60fa      	str	r2, [r7, #12]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d1f9      	bne.n	8002460 <RCC_Delay+0x1c>
}
 800246c:	bf00      	nop
 800246e:	3714      	adds	r7, #20
 8002470:	46bd      	mov	sp, r7
 8002472:	bc80      	pop	{r7}
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	20000004 	.word	0x20000004
 800247c:	10624dd3 	.word	0x10624dd3

08002480 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d101      	bne.n	8002492 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e053      	b.n	800253a <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d106      	bne.n	80024b2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f7fe fec9 	bl	8001244 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2202      	movs	r2, #2
 80024b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	681a      	ldr	r2, [r3, #0]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80024c8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	685a      	ldr	r2, [r3, #4]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	689b      	ldr	r3, [r3, #8]
 80024d2:	431a      	orrs	r2, r3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	431a      	orrs	r2, r3
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	691b      	ldr	r3, [r3, #16]
 80024de:	431a      	orrs	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	695b      	ldr	r3, [r3, #20]
 80024e4:	431a      	orrs	r2, r3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	699b      	ldr	r3, [r3, #24]
 80024ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80024ee:	431a      	orrs	r2, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	69db      	ldr	r3, [r3, #28]
 80024f4:	431a      	orrs	r2, r3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6a1b      	ldr	r3, [r3, #32]
 80024fa:	ea42 0103 	orr.w	r1, r2, r3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	430a      	orrs	r2, r1
 8002508:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	699b      	ldr	r3, [r3, #24]
 800250e:	0c1a      	lsrs	r2, r3, #16
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f002 0204 	and.w	r2, r2, #4
 8002518:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	69da      	ldr	r2, [r3, #28]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002528:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2200      	movs	r2, #0
 800252e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002542:	b580      	push	{r7, lr}
 8002544:	b08c      	sub	sp, #48	; 0x30
 8002546:	af00      	add	r7, sp, #0
 8002548:	60f8      	str	r0, [r7, #12]
 800254a:	60b9      	str	r1, [r7, #8]
 800254c:	607a      	str	r2, [r7, #4]
 800254e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002550:	2301      	movs	r3, #1
 8002552:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002554:	2300      	movs	r3, #0
 8002556:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002560:	2b01      	cmp	r3, #1
 8002562:	d101      	bne.n	8002568 <HAL_SPI_TransmitReceive+0x26>
 8002564:	2302      	movs	r3, #2
 8002566:	e18a      	b.n	800287e <HAL_SPI_TransmitReceive+0x33c>
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2201      	movs	r2, #1
 800256c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002570:	f7ff f868 	bl	8001644 <HAL_GetTick>
 8002574:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800257c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	685b      	ldr	r3, [r3, #4]
 8002584:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8002586:	887b      	ldrh	r3, [r7, #2]
 8002588:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800258a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800258e:	2b01      	cmp	r3, #1
 8002590:	d00f      	beq.n	80025b2 <HAL_SPI_TransmitReceive+0x70>
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002598:	d107      	bne.n	80025aa <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d103      	bne.n	80025aa <HAL_SPI_TransmitReceive+0x68>
 80025a2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80025a6:	2b04      	cmp	r3, #4
 80025a8:	d003      	beq.n	80025b2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80025aa:	2302      	movs	r3, #2
 80025ac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80025b0:	e15b      	b.n	800286a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d005      	beq.n	80025c4 <HAL_SPI_TransmitReceive+0x82>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d002      	beq.n	80025c4 <HAL_SPI_TransmitReceive+0x82>
 80025be:	887b      	ldrh	r3, [r7, #2]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d103      	bne.n	80025cc <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80025ca:	e14e      	b.n	800286a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2b04      	cmp	r3, #4
 80025d6:	d003      	beq.n	80025e0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	2205      	movs	r2, #5
 80025dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2200      	movs	r2, #0
 80025e4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	887a      	ldrh	r2, [r7, #2]
 80025f0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	887a      	ldrh	r2, [r7, #2]
 80025f6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	68ba      	ldr	r2, [r7, #8]
 80025fc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	887a      	ldrh	r2, [r7, #2]
 8002602:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	887a      	ldrh	r2, [r7, #2]
 8002608:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2200      	movs	r2, #0
 800260e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2200      	movs	r2, #0
 8002614:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002620:	2b40      	cmp	r3, #64	; 0x40
 8002622:	d007      	beq.n	8002634 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002632:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800263c:	d178      	bne.n	8002730 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d002      	beq.n	800264c <HAL_SPI_TransmitReceive+0x10a>
 8002646:	8b7b      	ldrh	r3, [r7, #26]
 8002648:	2b01      	cmp	r3, #1
 800264a:	d166      	bne.n	800271a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002650:	881a      	ldrh	r2, [r3, #0]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800265c:	1c9a      	adds	r2, r3, #2
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002666:	b29b      	uxth	r3, r3
 8002668:	3b01      	subs	r3, #1
 800266a:	b29a      	uxth	r2, r3
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002670:	e053      	b.n	800271a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f003 0302 	and.w	r3, r3, #2
 800267c:	2b02      	cmp	r3, #2
 800267e:	d11b      	bne.n	80026b8 <HAL_SPI_TransmitReceive+0x176>
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002684:	b29b      	uxth	r3, r3
 8002686:	2b00      	cmp	r3, #0
 8002688:	d016      	beq.n	80026b8 <HAL_SPI_TransmitReceive+0x176>
 800268a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800268c:	2b01      	cmp	r3, #1
 800268e:	d113      	bne.n	80026b8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002694:	881a      	ldrh	r2, [r3, #0]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026a0:	1c9a      	adds	r2, r3, #2
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80026aa:	b29b      	uxth	r3, r3
 80026ac:	3b01      	subs	r3, #1
 80026ae:	b29a      	uxth	r2, r3
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80026b4:	2300      	movs	r3, #0
 80026b6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d119      	bne.n	80026fa <HAL_SPI_TransmitReceive+0x1b8>
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d014      	beq.n	80026fa <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	68da      	ldr	r2, [r3, #12]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026da:	b292      	uxth	r2, r2
 80026dc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026e2:	1c9a      	adds	r2, r3, #2
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80026ec:	b29b      	uxth	r3, r3
 80026ee:	3b01      	subs	r3, #1
 80026f0:	b29a      	uxth	r2, r3
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80026f6:	2301      	movs	r3, #1
 80026f8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80026fa:	f7fe ffa3 	bl	8001644 <HAL_GetTick>
 80026fe:	4602      	mov	r2, r0
 8002700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002702:	1ad3      	subs	r3, r2, r3
 8002704:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002706:	429a      	cmp	r2, r3
 8002708:	d807      	bhi.n	800271a <HAL_SPI_TransmitReceive+0x1d8>
 800270a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800270c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002710:	d003      	beq.n	800271a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002718:	e0a7      	b.n	800286a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800271e:	b29b      	uxth	r3, r3
 8002720:	2b00      	cmp	r3, #0
 8002722:	d1a6      	bne.n	8002672 <HAL_SPI_TransmitReceive+0x130>
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002728:	b29b      	uxth	r3, r3
 800272a:	2b00      	cmp	r3, #0
 800272c:	d1a1      	bne.n	8002672 <HAL_SPI_TransmitReceive+0x130>
 800272e:	e07c      	b.n	800282a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d002      	beq.n	800273e <HAL_SPI_TransmitReceive+0x1fc>
 8002738:	8b7b      	ldrh	r3, [r7, #26]
 800273a:	2b01      	cmp	r3, #1
 800273c:	d16b      	bne.n	8002816 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	330c      	adds	r3, #12
 8002748:	7812      	ldrb	r2, [r2, #0]
 800274a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002750:	1c5a      	adds	r2, r3, #1
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800275a:	b29b      	uxth	r3, r3
 800275c:	3b01      	subs	r3, #1
 800275e:	b29a      	uxth	r2, r3
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002764:	e057      	b.n	8002816 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	689b      	ldr	r3, [r3, #8]
 800276c:	f003 0302 	and.w	r3, r3, #2
 8002770:	2b02      	cmp	r3, #2
 8002772:	d11c      	bne.n	80027ae <HAL_SPI_TransmitReceive+0x26c>
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002778:	b29b      	uxth	r3, r3
 800277a:	2b00      	cmp	r3, #0
 800277c:	d017      	beq.n	80027ae <HAL_SPI_TransmitReceive+0x26c>
 800277e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002780:	2b01      	cmp	r3, #1
 8002782:	d114      	bne.n	80027ae <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	330c      	adds	r3, #12
 800278e:	7812      	ldrb	r2, [r2, #0]
 8002790:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002796:	1c5a      	adds	r2, r3, #1
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	3b01      	subs	r3, #1
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80027aa:	2300      	movs	r3, #0
 80027ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	f003 0301 	and.w	r3, r3, #1
 80027b8:	2b01      	cmp	r3, #1
 80027ba:	d119      	bne.n	80027f0 <HAL_SPI_TransmitReceive+0x2ae>
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d014      	beq.n	80027f0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	68da      	ldr	r2, [r3, #12]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027d0:	b2d2      	uxtb	r2, r2
 80027d2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027d8:	1c5a      	adds	r2, r3, #1
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80027e2:	b29b      	uxth	r3, r3
 80027e4:	3b01      	subs	r3, #1
 80027e6:	b29a      	uxth	r2, r3
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80027ec:	2301      	movs	r3, #1
 80027ee:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80027f0:	f7fe ff28 	bl	8001644 <HAL_GetTick>
 80027f4:	4602      	mov	r2, r0
 80027f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f8:	1ad3      	subs	r3, r2, r3
 80027fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d803      	bhi.n	8002808 <HAL_SPI_TransmitReceive+0x2c6>
 8002800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002802:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002806:	d102      	bne.n	800280e <HAL_SPI_TransmitReceive+0x2cc>
 8002808:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800280a:	2b00      	cmp	r3, #0
 800280c:	d103      	bne.n	8002816 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002814:	e029      	b.n	800286a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800281a:	b29b      	uxth	r3, r3
 800281c:	2b00      	cmp	r3, #0
 800281e:	d1a2      	bne.n	8002766 <HAL_SPI_TransmitReceive+0x224>
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002824:	b29b      	uxth	r3, r3
 8002826:	2b00      	cmp	r3, #0
 8002828:	d19d      	bne.n	8002766 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800282a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800282c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800282e:	68f8      	ldr	r0, [r7, #12]
 8002830:	f000 f893 	bl	800295a <SPI_EndRxTxTransaction>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d006      	beq.n	8002848 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2220      	movs	r2, #32
 8002844:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002846:	e010      	b.n	800286a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	689b      	ldr	r3, [r3, #8]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d10b      	bne.n	8002868 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002850:	2300      	movs	r3, #0
 8002852:	617b      	str	r3, [r7, #20]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	617b      	str	r3, [r7, #20]
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	617b      	str	r3, [r7, #20]
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	e000      	b.n	800286a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002868:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2201      	movs	r2, #1
 800286e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2200      	movs	r2, #0
 8002876:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800287a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800287e:	4618      	mov	r0, r3
 8002880:	3730      	adds	r7, #48	; 0x30
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002886:	b580      	push	{r7, lr}
 8002888:	b084      	sub	sp, #16
 800288a:	af00      	add	r7, sp, #0
 800288c:	60f8      	str	r0, [r7, #12]
 800288e:	60b9      	str	r1, [r7, #8]
 8002890:	603b      	str	r3, [r7, #0]
 8002892:	4613      	mov	r3, r2
 8002894:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002896:	e04c      	b.n	8002932 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800289e:	d048      	beq.n	8002932 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80028a0:	f7fe fed0 	bl	8001644 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	69bb      	ldr	r3, [r7, #24]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	683a      	ldr	r2, [r7, #0]
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d902      	bls.n	80028b6 <SPI_WaitFlagStateUntilTimeout+0x30>
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d13d      	bne.n	8002932 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	685a      	ldr	r2, [r3, #4]
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80028c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	685b      	ldr	r3, [r3, #4]
 80028ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80028ce:	d111      	bne.n	80028f4 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80028d8:	d004      	beq.n	80028e4 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028e2:	d107      	bne.n	80028f4 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	681a      	ldr	r2, [r3, #0]
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80028f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028fc:	d10f      	bne.n	800291e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800290c:	601a      	str	r2, [r3, #0]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800291c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	2201      	movs	r2, #1
 8002922:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2200      	movs	r2, #0
 800292a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e00f      	b.n	8002952 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	689a      	ldr	r2, [r3, #8]
 8002938:	68bb      	ldr	r3, [r7, #8]
 800293a:	4013      	ands	r3, r2
 800293c:	68ba      	ldr	r2, [r7, #8]
 800293e:	429a      	cmp	r2, r3
 8002940:	bf0c      	ite	eq
 8002942:	2301      	moveq	r3, #1
 8002944:	2300      	movne	r3, #0
 8002946:	b2db      	uxtb	r3, r3
 8002948:	461a      	mov	r2, r3
 800294a:	79fb      	ldrb	r3, [r7, #7]
 800294c:	429a      	cmp	r2, r3
 800294e:	d1a3      	bne.n	8002898 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8002950:	2300      	movs	r3, #0
}
 8002952:	4618      	mov	r0, r3
 8002954:	3710      	adds	r7, #16
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b086      	sub	sp, #24
 800295e:	af02      	add	r7, sp, #8
 8002960:	60f8      	str	r0, [r7, #12]
 8002962:	60b9      	str	r1, [r7, #8]
 8002964:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	9300      	str	r3, [sp, #0]
 800296a:	68bb      	ldr	r3, [r7, #8]
 800296c:	2200      	movs	r2, #0
 800296e:	2180      	movs	r1, #128	; 0x80
 8002970:	68f8      	ldr	r0, [r7, #12]
 8002972:	f7ff ff88 	bl	8002886 <SPI_WaitFlagStateUntilTimeout>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d007      	beq.n	800298c <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002980:	f043 0220 	orr.w	r2, r3, #32
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	e000      	b.n	800298e <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	3710      	adds	r7, #16
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002996:	b580      	push	{r7, lr}
 8002998:	b082      	sub	sp, #8
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d101      	bne.n	80029a8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e01d      	b.n	80029e4 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029ae:	b2db      	uxtb	r3, r3
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d106      	bne.n	80029c2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029bc:	6878      	ldr	r0, [r7, #4]
 80029be:	f7fe fc8b 	bl	80012d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2202      	movs	r2, #2
 80029c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	3304      	adds	r3, #4
 80029d2:	4619      	mov	r1, r3
 80029d4:	4610      	mov	r0, r2
 80029d6:	f000 fa89 	bl	8002eec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2201      	movs	r2, #1
 80029de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029e2:	2300      	movs	r3, #0
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3708      	adds	r7, #8
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}

080029ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80029ec:	b480      	push	{r7}
 80029ee:	b085      	sub	sp, #20
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	68da      	ldr	r2, [r3, #12]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f042 0201 	orr.w	r2, r2, #1
 8002a02:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	f003 0307 	and.w	r3, r3, #7
 8002a0e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2b06      	cmp	r3, #6
 8002a14:	d007      	beq.n	8002a26 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f042 0201 	orr.w	r2, r2, #1
 8002a24:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002a26:	2300      	movs	r3, #0
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	3714      	adds	r7, #20
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bc80      	pop	{r7}
 8002a30:	4770      	bx	lr
	...

08002a34 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	2b0c      	cmp	r3, #12
 8002a42:	d841      	bhi.n	8002ac8 <HAL_TIM_PWM_Start_IT+0x94>
 8002a44:	a201      	add	r2, pc, #4	; (adr r2, 8002a4c <HAL_TIM_PWM_Start_IT+0x18>)
 8002a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a4a:	bf00      	nop
 8002a4c:	08002a81 	.word	0x08002a81
 8002a50:	08002ac9 	.word	0x08002ac9
 8002a54:	08002ac9 	.word	0x08002ac9
 8002a58:	08002ac9 	.word	0x08002ac9
 8002a5c:	08002a93 	.word	0x08002a93
 8002a60:	08002ac9 	.word	0x08002ac9
 8002a64:	08002ac9 	.word	0x08002ac9
 8002a68:	08002ac9 	.word	0x08002ac9
 8002a6c:	08002aa5 	.word	0x08002aa5
 8002a70:	08002ac9 	.word	0x08002ac9
 8002a74:	08002ac9 	.word	0x08002ac9
 8002a78:	08002ac9 	.word	0x08002ac9
 8002a7c:	08002ab7 	.word	0x08002ab7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	68da      	ldr	r2, [r3, #12]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f042 0202 	orr.w	r2, r2, #2
 8002a8e:	60da      	str	r2, [r3, #12]
      break;
 8002a90:	e01b      	b.n	8002aca <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	68da      	ldr	r2, [r3, #12]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f042 0204 	orr.w	r2, r2, #4
 8002aa0:	60da      	str	r2, [r3, #12]
      break;
 8002aa2:	e012      	b.n	8002aca <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	68da      	ldr	r2, [r3, #12]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f042 0208 	orr.w	r2, r2, #8
 8002ab2:	60da      	str	r2, [r3, #12]
      break;
 8002ab4:	e009      	b.n	8002aca <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	68da      	ldr	r2, [r3, #12]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f042 0210 	orr.w	r2, r2, #16
 8002ac4:	60da      	str	r2, [r3, #12]
      break;
 8002ac6:	e000      	b.n	8002aca <HAL_TIM_PWM_Start_IT+0x96>
    }

    default:
      break;
 8002ac8:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2201      	movs	r2, #1
 8002ad0:	6839      	ldr	r1, [r7, #0]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f000 fb02 	bl	80030dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a10      	ldr	r2, [pc, #64]	; (8002b20 <HAL_TIM_PWM_Start_IT+0xec>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d107      	bne.n	8002af2 <HAL_TIM_PWM_Start_IT+0xbe>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002af0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f003 0307 	and.w	r3, r3, #7
 8002afc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	2b06      	cmp	r3, #6
 8002b02:	d007      	beq.n	8002b14 <HAL_TIM_PWM_Start_IT+0xe0>
  {
    __HAL_TIM_ENABLE(htim);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f042 0201 	orr.w	r2, r2, #1
 8002b12:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002b14:	2300      	movs	r3, #0
}
 8002b16:	4618      	mov	r0, r3
 8002b18:	3710      	adds	r7, #16
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	bd80      	pop	{r7, pc}
 8002b1e:	bf00      	nop
 8002b20:	40012c00 	.word	0x40012c00

08002b24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	691b      	ldr	r3, [r3, #16]
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	2b02      	cmp	r3, #2
 8002b38:	d122      	bne.n	8002b80 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	f003 0302 	and.w	r3, r3, #2
 8002b44:	2b02      	cmp	r3, #2
 8002b46:	d11b      	bne.n	8002b80 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f06f 0202 	mvn.w	r2, #2
 8002b50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2201      	movs	r2, #1
 8002b56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	699b      	ldr	r3, [r3, #24]
 8002b5e:	f003 0303 	and.w	r3, r3, #3
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d003      	beq.n	8002b6e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f000 f9a4 	bl	8002eb4 <HAL_TIM_IC_CaptureCallback>
 8002b6c:	e005      	b.n	8002b7a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f000 f997 	bl	8002ea2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	f000 f9a6 	bl	8002ec6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	691b      	ldr	r3, [r3, #16]
 8002b86:	f003 0304 	and.w	r3, r3, #4
 8002b8a:	2b04      	cmp	r3, #4
 8002b8c:	d122      	bne.n	8002bd4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	f003 0304 	and.w	r3, r3, #4
 8002b98:	2b04      	cmp	r3, #4
 8002b9a:	d11b      	bne.n	8002bd4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f06f 0204 	mvn.w	r2, #4
 8002ba4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2202      	movs	r2, #2
 8002baa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	699b      	ldr	r3, [r3, #24]
 8002bb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d003      	beq.n	8002bc2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f000 f97a 	bl	8002eb4 <HAL_TIM_IC_CaptureCallback>
 8002bc0:	e005      	b.n	8002bce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f000 f96d 	bl	8002ea2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002bc8:	6878      	ldr	r0, [r7, #4]
 8002bca:	f000 f97c 	bl	8002ec6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	691b      	ldr	r3, [r3, #16]
 8002bda:	f003 0308 	and.w	r3, r3, #8
 8002bde:	2b08      	cmp	r3, #8
 8002be0:	d122      	bne.n	8002c28 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	f003 0308 	and.w	r3, r3, #8
 8002bec:	2b08      	cmp	r3, #8
 8002bee:	d11b      	bne.n	8002c28 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f06f 0208 	mvn.w	r2, #8
 8002bf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	2204      	movs	r2, #4
 8002bfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	69db      	ldr	r3, [r3, #28]
 8002c06:	f003 0303 	and.w	r3, r3, #3
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d003      	beq.n	8002c16 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c0e:	6878      	ldr	r0, [r7, #4]
 8002c10:	f000 f950 	bl	8002eb4 <HAL_TIM_IC_CaptureCallback>
 8002c14:	e005      	b.n	8002c22 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c16:	6878      	ldr	r0, [r7, #4]
 8002c18:	f000 f943 	bl	8002ea2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f000 f952 	bl	8002ec6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2200      	movs	r2, #0
 8002c26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	691b      	ldr	r3, [r3, #16]
 8002c2e:	f003 0310 	and.w	r3, r3, #16
 8002c32:	2b10      	cmp	r3, #16
 8002c34:	d122      	bne.n	8002c7c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	f003 0310 	and.w	r3, r3, #16
 8002c40:	2b10      	cmp	r3, #16
 8002c42:	d11b      	bne.n	8002c7c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f06f 0210 	mvn.w	r2, #16
 8002c4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2208      	movs	r2, #8
 8002c52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	69db      	ldr	r3, [r3, #28]
 8002c5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d003      	beq.n	8002c6a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f000 f926 	bl	8002eb4 <HAL_TIM_IC_CaptureCallback>
 8002c68:	e005      	b.n	8002c76 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f000 f919 	bl	8002ea2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002c70:	6878      	ldr	r0, [r7, #4]
 8002c72:	f000 f928 	bl	8002ec6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	691b      	ldr	r3, [r3, #16]
 8002c82:	f003 0301 	and.w	r3, r3, #1
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d10e      	bne.n	8002ca8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	f003 0301 	and.w	r3, r3, #1
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d107      	bne.n	8002ca8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f06f 0201 	mvn.w	r2, #1
 8002ca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	f7fd ffc4 	bl	8000c30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	691b      	ldr	r3, [r3, #16]
 8002cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cb2:	2b80      	cmp	r3, #128	; 0x80
 8002cb4:	d10e      	bne.n	8002cd4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	68db      	ldr	r3, [r3, #12]
 8002cbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cc0:	2b80      	cmp	r3, #128	; 0x80
 8002cc2:	d107      	bne.n	8002cd4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002ccc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f000 fa75 	bl	80031be <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	691b      	ldr	r3, [r3, #16]
 8002cda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cde:	2b40      	cmp	r3, #64	; 0x40
 8002ce0:	d10e      	bne.n	8002d00 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cec:	2b40      	cmp	r3, #64	; 0x40
 8002cee:	d107      	bne.n	8002d00 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002cf8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002cfa:	6878      	ldr	r0, [r7, #4]
 8002cfc:	f000 f8ec 	bl	8002ed8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	691b      	ldr	r3, [r3, #16]
 8002d06:	f003 0320 	and.w	r3, r3, #32
 8002d0a:	2b20      	cmp	r3, #32
 8002d0c:	d10e      	bne.n	8002d2c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	f003 0320 	and.w	r3, r3, #32
 8002d18:	2b20      	cmp	r3, #32
 8002d1a:	d107      	bne.n	8002d2c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f06f 0220 	mvn.w	r2, #32
 8002d24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002d26:	6878      	ldr	r0, [r7, #4]
 8002d28:	f000 fa40 	bl	80031ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002d2c:	bf00      	nop
 8002d2e:	3708      	adds	r7, #8
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b084      	sub	sp, #16
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d101      	bne.n	8002d4c <HAL_TIM_ConfigClockSource+0x18>
 8002d48:	2302      	movs	r3, #2
 8002d4a:	e0a6      	b.n	8002e9a <HAL_TIM_ConfigClockSource+0x166>
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2201      	movs	r2, #1
 8002d50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2202      	movs	r2, #2
 8002d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002d6a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d72:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	68fa      	ldr	r2, [r7, #12]
 8002d7a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2b40      	cmp	r3, #64	; 0x40
 8002d82:	d067      	beq.n	8002e54 <HAL_TIM_ConfigClockSource+0x120>
 8002d84:	2b40      	cmp	r3, #64	; 0x40
 8002d86:	d80b      	bhi.n	8002da0 <HAL_TIM_ConfigClockSource+0x6c>
 8002d88:	2b10      	cmp	r3, #16
 8002d8a:	d073      	beq.n	8002e74 <HAL_TIM_ConfigClockSource+0x140>
 8002d8c:	2b10      	cmp	r3, #16
 8002d8e:	d802      	bhi.n	8002d96 <HAL_TIM_ConfigClockSource+0x62>
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d06f      	beq.n	8002e74 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002d94:	e078      	b.n	8002e88 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002d96:	2b20      	cmp	r3, #32
 8002d98:	d06c      	beq.n	8002e74 <HAL_TIM_ConfigClockSource+0x140>
 8002d9a:	2b30      	cmp	r3, #48	; 0x30
 8002d9c:	d06a      	beq.n	8002e74 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8002d9e:	e073      	b.n	8002e88 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002da0:	2b70      	cmp	r3, #112	; 0x70
 8002da2:	d00d      	beq.n	8002dc0 <HAL_TIM_ConfigClockSource+0x8c>
 8002da4:	2b70      	cmp	r3, #112	; 0x70
 8002da6:	d804      	bhi.n	8002db2 <HAL_TIM_ConfigClockSource+0x7e>
 8002da8:	2b50      	cmp	r3, #80	; 0x50
 8002daa:	d033      	beq.n	8002e14 <HAL_TIM_ConfigClockSource+0xe0>
 8002dac:	2b60      	cmp	r3, #96	; 0x60
 8002dae:	d041      	beq.n	8002e34 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002db0:	e06a      	b.n	8002e88 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002db2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002db6:	d066      	beq.n	8002e86 <HAL_TIM_ConfigClockSource+0x152>
 8002db8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002dbc:	d017      	beq.n	8002dee <HAL_TIM_ConfigClockSource+0xba>
      break;
 8002dbe:	e063      	b.n	8002e88 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6818      	ldr	r0, [r3, #0]
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	6899      	ldr	r1, [r3, #8]
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685a      	ldr	r2, [r3, #4]
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	f000 f965 	bl	800309e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002de2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68fa      	ldr	r2, [r7, #12]
 8002dea:	609a      	str	r2, [r3, #8]
      break;
 8002dec:	e04c      	b.n	8002e88 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6818      	ldr	r0, [r3, #0]
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	6899      	ldr	r1, [r3, #8]
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	685a      	ldr	r2, [r3, #4]
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	f000 f94e 	bl	800309e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	689a      	ldr	r2, [r3, #8]
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002e10:	609a      	str	r2, [r3, #8]
      break;
 8002e12:	e039      	b.n	8002e88 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6818      	ldr	r0, [r3, #0]
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	6859      	ldr	r1, [r3, #4]
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	461a      	mov	r2, r3
 8002e22:	f000 f8c5 	bl	8002fb0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2150      	movs	r1, #80	; 0x50
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f000 f91c 	bl	800306a <TIM_ITRx_SetConfig>
      break;
 8002e32:	e029      	b.n	8002e88 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6818      	ldr	r0, [r3, #0]
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	6859      	ldr	r1, [r3, #4]
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	461a      	mov	r2, r3
 8002e42:	f000 f8e3 	bl	800300c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2160      	movs	r1, #96	; 0x60
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f000 f90c 	bl	800306a <TIM_ITRx_SetConfig>
      break;
 8002e52:	e019      	b.n	8002e88 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6818      	ldr	r0, [r3, #0]
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	6859      	ldr	r1, [r3, #4]
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	68db      	ldr	r3, [r3, #12]
 8002e60:	461a      	mov	r2, r3
 8002e62:	f000 f8a5 	bl	8002fb0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	2140      	movs	r1, #64	; 0x40
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	f000 f8fc 	bl	800306a <TIM_ITRx_SetConfig>
      break;
 8002e72:	e009      	b.n	8002e88 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681a      	ldr	r2, [r3, #0]
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4619      	mov	r1, r3
 8002e7e:	4610      	mov	r0, r2
 8002e80:	f000 f8f3 	bl	800306a <TIM_ITRx_SetConfig>
      break;
 8002e84:	e000      	b.n	8002e88 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002e86:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3710      	adds	r7, #16
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bd80      	pop	{r7, pc}

08002ea2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ea2:	b480      	push	{r7}
 8002ea4:	b083      	sub	sp, #12
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002eaa:	bf00      	nop
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bc80      	pop	{r7}
 8002eb2:	4770      	bx	lr

08002eb4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bc80      	pop	{r7}
 8002ec4:	4770      	bx	lr

08002ec6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002ec6:	b480      	push	{r7}
 8002ec8:	b083      	sub	sp, #12
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002ece:	bf00      	nop
 8002ed0:	370c      	adds	r7, #12
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bc80      	pop	{r7}
 8002ed6:	4770      	bx	lr

08002ed8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002ee0:	bf00      	nop
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bc80      	pop	{r7}
 8002ee8:	4770      	bx	lr
	...

08002eec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b085      	sub	sp, #20
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	4a29      	ldr	r2, [pc, #164]	; (8002fa4 <TIM_Base_SetConfig+0xb8>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d00b      	beq.n	8002f1c <TIM_Base_SetConfig+0x30>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f0a:	d007      	beq.n	8002f1c <TIM_Base_SetConfig+0x30>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4a26      	ldr	r2, [pc, #152]	; (8002fa8 <TIM_Base_SetConfig+0xbc>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d003      	beq.n	8002f1c <TIM_Base_SetConfig+0x30>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	4a25      	ldr	r2, [pc, #148]	; (8002fac <TIM_Base_SetConfig+0xc0>)
 8002f18:	4293      	cmp	r3, r2
 8002f1a:	d108      	bne.n	8002f2e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	68fa      	ldr	r2, [r7, #12]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	4a1c      	ldr	r2, [pc, #112]	; (8002fa4 <TIM_Base_SetConfig+0xb8>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d00b      	beq.n	8002f4e <TIM_Base_SetConfig+0x62>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f3c:	d007      	beq.n	8002f4e <TIM_Base_SetConfig+0x62>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4a19      	ldr	r2, [pc, #100]	; (8002fa8 <TIM_Base_SetConfig+0xbc>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d003      	beq.n	8002f4e <TIM_Base_SetConfig+0x62>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a18      	ldr	r2, [pc, #96]	; (8002fac <TIM_Base_SetConfig+0xc0>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d108      	bne.n	8002f60 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	68db      	ldr	r3, [r3, #12]
 8002f5a:	68fa      	ldr	r2, [r7, #12]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	695b      	ldr	r3, [r3, #20]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	68fa      	ldr	r2, [r7, #12]
 8002f72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	689a      	ldr	r2, [r3, #8]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	681a      	ldr	r2, [r3, #0]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a07      	ldr	r2, [pc, #28]	; (8002fa4 <TIM_Base_SetConfig+0xb8>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d103      	bne.n	8002f94 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	691a      	ldr	r2, [r3, #16]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2201      	movs	r2, #1
 8002f98:	615a      	str	r2, [r3, #20]
}
 8002f9a:	bf00      	nop
 8002f9c:	3714      	adds	r7, #20
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bc80      	pop	{r7}
 8002fa2:	4770      	bx	lr
 8002fa4:	40012c00 	.word	0x40012c00
 8002fa8:	40000400 	.word	0x40000400
 8002fac:	40000800 	.word	0x40000800

08002fb0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b087      	sub	sp, #28
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	60f8      	str	r0, [r7, #12]
 8002fb8:	60b9      	str	r1, [r7, #8]
 8002fba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6a1b      	ldr	r3, [r3, #32]
 8002fc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	6a1b      	ldr	r3, [r3, #32]
 8002fc6:	f023 0201 	bic.w	r2, r3, #1
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002fda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	011b      	lsls	r3, r3, #4
 8002fe0:	693a      	ldr	r2, [r7, #16]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002fe6:	697b      	ldr	r3, [r7, #20]
 8002fe8:	f023 030a 	bic.w	r3, r3, #10
 8002fec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	693a      	ldr	r2, [r7, #16]
 8002ffa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	697a      	ldr	r2, [r7, #20]
 8003000:	621a      	str	r2, [r3, #32]
}
 8003002:	bf00      	nop
 8003004:	371c      	adds	r7, #28
 8003006:	46bd      	mov	sp, r7
 8003008:	bc80      	pop	{r7}
 800300a:	4770      	bx	lr

0800300c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800300c:	b480      	push	{r7}
 800300e:	b087      	sub	sp, #28
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6a1b      	ldr	r3, [r3, #32]
 800301c:	f023 0210 	bic.w	r2, r3, #16
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	699b      	ldr	r3, [r3, #24]
 8003028:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	6a1b      	ldr	r3, [r3, #32]
 800302e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003036:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	031b      	lsls	r3, r3, #12
 800303c:	697a      	ldr	r2, [r7, #20]
 800303e:	4313      	orrs	r3, r2
 8003040:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003048:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	011b      	lsls	r3, r3, #4
 800304e:	693a      	ldr	r2, [r7, #16]
 8003050:	4313      	orrs	r3, r2
 8003052:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	697a      	ldr	r2, [r7, #20]
 8003058:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	693a      	ldr	r2, [r7, #16]
 800305e:	621a      	str	r2, [r3, #32]
}
 8003060:	bf00      	nop
 8003062:	371c      	adds	r7, #28
 8003064:	46bd      	mov	sp, r7
 8003066:	bc80      	pop	{r7}
 8003068:	4770      	bx	lr

0800306a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800306a:	b480      	push	{r7}
 800306c:	b085      	sub	sp, #20
 800306e:	af00      	add	r7, sp, #0
 8003070:	6078      	str	r0, [r7, #4]
 8003072:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003080:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003082:	683a      	ldr	r2, [r7, #0]
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	4313      	orrs	r3, r2
 8003088:	f043 0307 	orr.w	r3, r3, #7
 800308c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	68fa      	ldr	r2, [r7, #12]
 8003092:	609a      	str	r2, [r3, #8]
}
 8003094:	bf00      	nop
 8003096:	3714      	adds	r7, #20
 8003098:	46bd      	mov	sp, r7
 800309a:	bc80      	pop	{r7}
 800309c:	4770      	bx	lr

0800309e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800309e:	b480      	push	{r7}
 80030a0:	b087      	sub	sp, #28
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	60f8      	str	r0, [r7, #12]
 80030a6:	60b9      	str	r1, [r7, #8]
 80030a8:	607a      	str	r2, [r7, #4]
 80030aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80030b8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	021a      	lsls	r2, r3, #8
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	431a      	orrs	r2, r3
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	697a      	ldr	r2, [r7, #20]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	697a      	ldr	r2, [r7, #20]
 80030d0:	609a      	str	r2, [r3, #8]
}
 80030d2:	bf00      	nop
 80030d4:	371c      	adds	r7, #28
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bc80      	pop	{r7}
 80030da:	4770      	bx	lr

080030dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80030dc:	b480      	push	{r7}
 80030de:	b087      	sub	sp, #28
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	60f8      	str	r0, [r7, #12]
 80030e4:	60b9      	str	r1, [r7, #8]
 80030e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	f003 031f 	and.w	r3, r3, #31
 80030ee:	2201      	movs	r2, #1
 80030f0:	fa02 f303 	lsl.w	r3, r2, r3
 80030f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6a1a      	ldr	r2, [r3, #32]
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	43db      	mvns	r3, r3
 80030fe:	401a      	ands	r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6a1a      	ldr	r2, [r3, #32]
 8003108:	68bb      	ldr	r3, [r7, #8]
 800310a:	f003 031f 	and.w	r3, r3, #31
 800310e:	6879      	ldr	r1, [r7, #4]
 8003110:	fa01 f303 	lsl.w	r3, r1, r3
 8003114:	431a      	orrs	r2, r3
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	621a      	str	r2, [r3, #32]
}
 800311a:	bf00      	nop
 800311c:	371c      	adds	r7, #28
 800311e:	46bd      	mov	sp, r7
 8003120:	bc80      	pop	{r7}
 8003122:	4770      	bx	lr

08003124 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003124:	b480      	push	{r7}
 8003126:	b085      	sub	sp, #20
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003134:	2b01      	cmp	r3, #1
 8003136:	d101      	bne.n	800313c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003138:	2302      	movs	r3, #2
 800313a:	e032      	b.n	80031a2 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2201      	movs	r2, #1
 8003140:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2202      	movs	r2, #2
 8003148:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003162:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	68fa      	ldr	r2, [r7, #12]
 800316a:	4313      	orrs	r3, r2
 800316c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003174:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	68ba      	ldr	r2, [r7, #8]
 800317c:	4313      	orrs	r3, r2
 800317e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	68fa      	ldr	r2, [r7, #12]
 8003186:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	68ba      	ldr	r2, [r7, #8]
 800318e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2201      	movs	r2, #1
 8003194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2200      	movs	r2, #0
 800319c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3714      	adds	r7, #20
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc80      	pop	{r7}
 80031aa:	4770      	bx	lr

080031ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80031b4:	bf00      	nop
 80031b6:	370c      	adds	r7, #12
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bc80      	pop	{r7}
 80031bc:	4770      	bx	lr

080031be <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80031be:	b480      	push	{r7}
 80031c0:	b083      	sub	sp, #12
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80031c6:	bf00      	nop
 80031c8:	370c      	adds	r7, #12
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bc80      	pop	{r7}
 80031ce:	4770      	bx	lr

080031d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d101      	bne.n	80031e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e03f      	b.n	8003262 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d106      	bne.n	80031fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f7fe f892 	bl	8001320 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2224      	movs	r2, #36	; 0x24
 8003200:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68da      	ldr	r2, [r3, #12]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003212:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003214:	6878      	ldr	r0, [r7, #4]
 8003216:	f000 fbe7 	bl	80039e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	691a      	ldr	r2, [r3, #16]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003228:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	695a      	ldr	r2, [r3, #20]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003238:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68da      	ldr	r2, [r3, #12]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003248:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	2200      	movs	r2, #0
 800324e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2220      	movs	r2, #32
 8003254:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2220      	movs	r2, #32
 800325c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8003260:	2300      	movs	r3, #0
}
 8003262:	4618      	mov	r0, r3
 8003264:	3708      	adds	r7, #8
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}

0800326a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800326a:	b580      	push	{r7, lr}
 800326c:	b088      	sub	sp, #32
 800326e:	af02      	add	r7, sp, #8
 8003270:	60f8      	str	r0, [r7, #12]
 8003272:	60b9      	str	r1, [r7, #8]
 8003274:	603b      	str	r3, [r7, #0]
 8003276:	4613      	mov	r3, r2
 8003278:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800327a:	2300      	movs	r3, #0
 800327c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003284:	b2db      	uxtb	r3, r3
 8003286:	2b20      	cmp	r3, #32
 8003288:	f040 8083 	bne.w	8003392 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800328c:	68bb      	ldr	r3, [r7, #8]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d002      	beq.n	8003298 <HAL_UART_Transmit+0x2e>
 8003292:	88fb      	ldrh	r3, [r7, #6]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d101      	bne.n	800329c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e07b      	b.n	8003394 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d101      	bne.n	80032aa <HAL_UART_Transmit+0x40>
 80032a6:	2302      	movs	r3, #2
 80032a8:	e074      	b.n	8003394 <HAL_UART_Transmit+0x12a>
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2201      	movs	r2, #1
 80032ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2200      	movs	r2, #0
 80032b6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2221      	movs	r2, #33	; 0x21
 80032bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80032c0:	f7fe f9c0 	bl	8001644 <HAL_GetTick>
 80032c4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	88fa      	ldrh	r2, [r7, #6]
 80032ca:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	88fa      	ldrh	r2, [r7, #6]
 80032d0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80032d2:	e042      	b.n	800335a <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80032d8:	b29b      	uxth	r3, r3
 80032da:	3b01      	subs	r3, #1
 80032dc:	b29a      	uxth	r2, r3
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80032ea:	d122      	bne.n	8003332 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80032ec:	683b      	ldr	r3, [r7, #0]
 80032ee:	9300      	str	r3, [sp, #0]
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	2200      	movs	r2, #0
 80032f4:	2180      	movs	r1, #128	; 0x80
 80032f6:	68f8      	ldr	r0, [r7, #12]
 80032f8:	f000 fa0d 	bl	8003716 <UART_WaitOnFlagUntilTimeout>
 80032fc:	4603      	mov	r3, r0
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d001      	beq.n	8003306 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e046      	b.n	8003394 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	881b      	ldrh	r3, [r3, #0]
 800330e:	461a      	mov	r2, r3
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003318:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	691b      	ldr	r3, [r3, #16]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d103      	bne.n	800332a <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8003322:	68bb      	ldr	r3, [r7, #8]
 8003324:	3302      	adds	r3, #2
 8003326:	60bb      	str	r3, [r7, #8]
 8003328:	e017      	b.n	800335a <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	3301      	adds	r3, #1
 800332e:	60bb      	str	r3, [r7, #8]
 8003330:	e013      	b.n	800335a <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	9300      	str	r3, [sp, #0]
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	2200      	movs	r2, #0
 800333a:	2180      	movs	r1, #128	; 0x80
 800333c:	68f8      	ldr	r0, [r7, #12]
 800333e:	f000 f9ea 	bl	8003716 <UART_WaitOnFlagUntilTimeout>
 8003342:	4603      	mov	r3, r0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d001      	beq.n	800334c <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8003348:	2303      	movs	r3, #3
 800334a:	e023      	b.n	8003394 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	1c5a      	adds	r2, r3, #1
 8003350:	60ba      	str	r2, [r7, #8]
 8003352:	781a      	ldrb	r2, [r3, #0]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800335e:	b29b      	uxth	r3, r3
 8003360:	2b00      	cmp	r3, #0
 8003362:	d1b7      	bne.n	80032d4 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	9300      	str	r3, [sp, #0]
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	2200      	movs	r2, #0
 800336c:	2140      	movs	r1, #64	; 0x40
 800336e:	68f8      	ldr	r0, [r7, #12]
 8003370:	f000 f9d1 	bl	8003716 <UART_WaitOnFlagUntilTimeout>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e00a      	b.n	8003394 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2220      	movs	r2, #32
 8003382:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2200      	movs	r2, #0
 800338a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800338e:	2300      	movs	r3, #0
 8003390:	e000      	b.n	8003394 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8003392:	2302      	movs	r3, #2
  }
}
 8003394:	4618      	mov	r0, r3
 8003396:	3718      	adds	r7, #24
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}

0800339c <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b088      	sub	sp, #32
 80033a0:	af02      	add	r7, sp, #8
 80033a2:	60f8      	str	r0, [r7, #12]
 80033a4:	60b9      	str	r1, [r7, #8]
 80033a6:	603b      	str	r3, [r7, #0]
 80033a8:	4613      	mov	r3, r2
 80033aa:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80033ac:	2300      	movs	r3, #0
 80033ae:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80033b6:	b2db      	uxtb	r3, r3
 80033b8:	2b20      	cmp	r3, #32
 80033ba:	f040 8090 	bne.w	80034de <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d002      	beq.n	80033ca <HAL_UART_Receive+0x2e>
 80033c4:	88fb      	ldrh	r3, [r7, #6]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d101      	bne.n	80033ce <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e088      	b.n	80034e0 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80033d4:	2b01      	cmp	r3, #1
 80033d6:	d101      	bne.n	80033dc <HAL_UART_Receive+0x40>
 80033d8:	2302      	movs	r3, #2
 80033da:	e081      	b.n	80034e0 <HAL_UART_Receive+0x144>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2222      	movs	r2, #34	; 0x22
 80033ee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80033f2:	f7fe f927 	bl	8001644 <HAL_GetTick>
 80033f6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	88fa      	ldrh	r2, [r7, #6]
 80033fc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	88fa      	ldrh	r2, [r7, #6]
 8003402:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003404:	e05c      	b.n	80034c0 <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800340a:	b29b      	uxth	r3, r3
 800340c:	3b01      	subs	r3, #1
 800340e:	b29a      	uxth	r2, r3
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800341c:	d12b      	bne.n	8003476 <HAL_UART_Receive+0xda>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	2200      	movs	r2, #0
 8003426:	2120      	movs	r1, #32
 8003428:	68f8      	ldr	r0, [r7, #12]
 800342a:	f000 f974 	bl	8003716 <UART_WaitOnFlagUntilTimeout>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d001      	beq.n	8003438 <HAL_UART_Receive+0x9c>
        {
          return HAL_TIMEOUT;
 8003434:	2303      	movs	r3, #3
 8003436:	e053      	b.n	80034e0 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	691b      	ldr	r3, [r3, #16]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d10c      	bne.n	800345e <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	b29b      	uxth	r3, r3
 800344c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003450:	b29a      	uxth	r2, r3
 8003452:	693b      	ldr	r3, [r7, #16]
 8003454:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	3302      	adds	r3, #2
 800345a:	60bb      	str	r3, [r7, #8]
 800345c:	e030      	b.n	80034c0 <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	b29b      	uxth	r3, r3
 8003466:	b2db      	uxtb	r3, r3
 8003468:	b29a      	uxth	r2, r3
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	3301      	adds	r3, #1
 8003472:	60bb      	str	r3, [r7, #8]
 8003474:	e024      	b.n	80034c0 <HAL_UART_Receive+0x124>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	9300      	str	r3, [sp, #0]
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	2200      	movs	r2, #0
 800347e:	2120      	movs	r1, #32
 8003480:	68f8      	ldr	r0, [r7, #12]
 8003482:	f000 f948 	bl	8003716 <UART_WaitOnFlagUntilTimeout>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d001      	beq.n	8003490 <HAL_UART_Receive+0xf4>
        {
          return HAL_TIMEOUT;
 800348c:	2303      	movs	r3, #3
 800348e:	e027      	b.n	80034e0 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	691b      	ldr	r3, [r3, #16]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d108      	bne.n	80034aa <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	6859      	ldr	r1, [r3, #4]
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	1c5a      	adds	r2, r3, #1
 80034a2:	60ba      	str	r2, [r7, #8]
 80034a4:	b2ca      	uxtb	r2, r1
 80034a6:	701a      	strb	r2, [r3, #0]
 80034a8:	e00a      	b.n	80034c0 <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	b2da      	uxtb	r2, r3
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	1c59      	adds	r1, r3, #1
 80034b6:	60b9      	str	r1, [r7, #8]
 80034b8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80034bc:	b2d2      	uxtb	r2, r2
 80034be:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d19d      	bne.n	8003406 <HAL_UART_Receive+0x6a>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2220      	movs	r2, #32
 80034ce:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2200      	movs	r2, #0
 80034d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80034da:	2300      	movs	r3, #0
 80034dc:	e000      	b.n	80034e0 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 80034de:	2302      	movs	r3, #2
  }
}
 80034e0:	4618      	mov	r0, r3
 80034e2:	3718      	adds	r7, #24
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}

080034e8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b088      	sub	sp, #32
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8003508:	2300      	movs	r3, #0
 800350a:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800350c:	2300      	movs	r3, #0
 800350e:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003510:	69fb      	ldr	r3, [r7, #28]
 8003512:	f003 030f 	and.w	r3, r3, #15
 8003516:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8003518:	693b      	ldr	r3, [r7, #16]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d10d      	bne.n	800353a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	f003 0320 	and.w	r3, r3, #32
 8003524:	2b00      	cmp	r3, #0
 8003526:	d008      	beq.n	800353a <HAL_UART_IRQHandler+0x52>
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	f003 0320 	and.w	r3, r3, #32
 800352e:	2b00      	cmp	r3, #0
 8003530:	d003      	beq.n	800353a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f000 f9d7 	bl	80038e6 <UART_Receive_IT>
      return;
 8003538:	e0cc      	b.n	80036d4 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	2b00      	cmp	r3, #0
 800353e:	f000 80ab 	beq.w	8003698 <HAL_UART_IRQHandler+0x1b0>
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	f003 0301 	and.w	r3, r3, #1
 8003548:	2b00      	cmp	r3, #0
 800354a:	d105      	bne.n	8003558 <HAL_UART_IRQHandler+0x70>
 800354c:	69bb      	ldr	r3, [r7, #24]
 800354e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003552:	2b00      	cmp	r3, #0
 8003554:	f000 80a0 	beq.w	8003698 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	f003 0301 	and.w	r3, r3, #1
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00a      	beq.n	8003578 <HAL_UART_IRQHandler+0x90>
 8003562:	69bb      	ldr	r3, [r7, #24]
 8003564:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003568:	2b00      	cmp	r3, #0
 800356a:	d005      	beq.n	8003578 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003570:	f043 0201 	orr.w	r2, r3, #1
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003578:	69fb      	ldr	r3, [r7, #28]
 800357a:	f003 0304 	and.w	r3, r3, #4
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00a      	beq.n	8003598 <HAL_UART_IRQHandler+0xb0>
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	f003 0301 	and.w	r3, r3, #1
 8003588:	2b00      	cmp	r3, #0
 800358a:	d005      	beq.n	8003598 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003590:	f043 0202 	orr.w	r2, r3, #2
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	f003 0302 	and.w	r3, r3, #2
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d00a      	beq.n	80035b8 <HAL_UART_IRQHandler+0xd0>
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	f003 0301 	and.w	r3, r3, #1
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d005      	beq.n	80035b8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035b0:	f043 0204 	orr.w	r2, r3, #4
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035b8:	69fb      	ldr	r3, [r7, #28]
 80035ba:	f003 0308 	and.w	r3, r3, #8
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00a      	beq.n	80035d8 <HAL_UART_IRQHandler+0xf0>
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	f003 0301 	and.w	r3, r3, #1
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d005      	beq.n	80035d8 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035d0:	f043 0208 	orr.w	r2, r3, #8
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d078      	beq.n	80036d2 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	f003 0320 	and.w	r3, r3, #32
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d007      	beq.n	80035fa <HAL_UART_IRQHandler+0x112>
 80035ea:	69bb      	ldr	r3, [r7, #24]
 80035ec:	f003 0320 	and.w	r3, r3, #32
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d002      	beq.n	80035fa <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80035f4:	6878      	ldr	r0, [r7, #4]
 80035f6:	f000 f976 	bl	80038e6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	695b      	ldr	r3, [r3, #20]
 8003600:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003604:	2b00      	cmp	r3, #0
 8003606:	bf14      	ite	ne
 8003608:	2301      	movne	r3, #1
 800360a:	2300      	moveq	r3, #0
 800360c:	b2db      	uxtb	r3, r3
 800360e:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003614:	f003 0308 	and.w	r3, r3, #8
 8003618:	2b00      	cmp	r3, #0
 800361a:	d102      	bne.n	8003622 <HAL_UART_IRQHandler+0x13a>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d031      	beq.n	8003686 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f000 f8c1 	bl	80037aa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	695b      	ldr	r3, [r3, #20]
 800362e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003632:	2b00      	cmp	r3, #0
 8003634:	d023      	beq.n	800367e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	695a      	ldr	r2, [r3, #20]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003644:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800364a:	2b00      	cmp	r3, #0
 800364c:	d013      	beq.n	8003676 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003652:	4a22      	ldr	r2, [pc, #136]	; (80036dc <HAL_UART_IRQHandler+0x1f4>)
 8003654:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800365a:	4618      	mov	r0, r3
 800365c:	f7fe f8dc 	bl	8001818 <HAL_DMA_Abort_IT>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d016      	beq.n	8003694 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800366a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800366c:	687a      	ldr	r2, [r7, #4]
 800366e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003670:	4610      	mov	r0, r2
 8003672:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003674:	e00e      	b.n	8003694 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f000 f844 	bl	8003704 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800367c:	e00a      	b.n	8003694 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800367e:	6878      	ldr	r0, [r7, #4]
 8003680:	f000 f840 	bl	8003704 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003684:	e006      	b.n	8003694 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003686:	6878      	ldr	r0, [r7, #4]
 8003688:	f000 f83c 	bl	8003704 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003692:	e01e      	b.n	80036d2 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003694:	bf00      	nop
    return;
 8003696:	e01c      	b.n	80036d2 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d008      	beq.n	80036b4 <HAL_UART_IRQHandler+0x1cc>
 80036a2:	69bb      	ldr	r3, [r7, #24]
 80036a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d003      	beq.n	80036b4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	f000 f8ad 	bl	800380c <UART_Transmit_IT>
    return;
 80036b2:	e00f      	b.n	80036d4 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d00a      	beq.n	80036d4 <HAL_UART_IRQHandler+0x1ec>
 80036be:	69bb      	ldr	r3, [r7, #24]
 80036c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d005      	beq.n	80036d4 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f000 f8f4 	bl	80038b6 <UART_EndTransmit_IT>
    return;
 80036ce:	bf00      	nop
 80036d0:	e000      	b.n	80036d4 <HAL_UART_IRQHandler+0x1ec>
    return;
 80036d2:	bf00      	nop
  }
}
 80036d4:	3720      	adds	r7, #32
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	080037e5 	.word	0x080037e5

080036e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80036e8:	bf00      	nop
 80036ea:	370c      	adds	r7, #12
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bc80      	pop	{r7}
 80036f0:	4770      	bx	lr

080036f2 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80036f2:	b480      	push	{r7}
 80036f4:	b083      	sub	sp, #12
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80036fa:	bf00      	nop
 80036fc:	370c      	adds	r7, #12
 80036fe:	46bd      	mov	sp, r7
 8003700:	bc80      	pop	{r7}
 8003702:	4770      	bx	lr

08003704 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003704:	b480      	push	{r7}
 8003706:	b083      	sub	sp, #12
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800370c:	bf00      	nop
 800370e:	370c      	adds	r7, #12
 8003710:	46bd      	mov	sp, r7
 8003712:	bc80      	pop	{r7}
 8003714:	4770      	bx	lr

08003716 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003716:	b580      	push	{r7, lr}
 8003718:	b084      	sub	sp, #16
 800371a:	af00      	add	r7, sp, #0
 800371c:	60f8      	str	r0, [r7, #12]
 800371e:	60b9      	str	r1, [r7, #8]
 8003720:	603b      	str	r3, [r7, #0]
 8003722:	4613      	mov	r3, r2
 8003724:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003726:	e02c      	b.n	8003782 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003728:	69bb      	ldr	r3, [r7, #24]
 800372a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800372e:	d028      	beq.n	8003782 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003730:	69bb      	ldr	r3, [r7, #24]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d007      	beq.n	8003746 <UART_WaitOnFlagUntilTimeout+0x30>
 8003736:	f7fd ff85 	bl	8001644 <HAL_GetTick>
 800373a:	4602      	mov	r2, r0
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	69ba      	ldr	r2, [r7, #24]
 8003742:	429a      	cmp	r2, r3
 8003744:	d21d      	bcs.n	8003782 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	68da      	ldr	r2, [r3, #12]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003754:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	695a      	ldr	r2, [r3, #20]
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f022 0201 	bic.w	r2, r2, #1
 8003764:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	2220      	movs	r2, #32
 800376a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	2220      	movs	r2, #32
 8003772:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2200      	movs	r2, #0
 800377a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800377e:	2303      	movs	r3, #3
 8003780:	e00f      	b.n	80037a2 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	4013      	ands	r3, r2
 800378c:	68ba      	ldr	r2, [r7, #8]
 800378e:	429a      	cmp	r2, r3
 8003790:	bf0c      	ite	eq
 8003792:	2301      	moveq	r3, #1
 8003794:	2300      	movne	r3, #0
 8003796:	b2db      	uxtb	r3, r3
 8003798:	461a      	mov	r2, r3
 800379a:	79fb      	ldrb	r3, [r7, #7]
 800379c:	429a      	cmp	r2, r3
 800379e:	d0c3      	beq.n	8003728 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3710      	adds	r7, #16
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}

080037aa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037aa:	b480      	push	{r7}
 80037ac:	b083      	sub	sp, #12
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	68da      	ldr	r2, [r3, #12]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80037c0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	695a      	ldr	r2, [r3, #20]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f022 0201 	bic.w	r2, r2, #1
 80037d0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	2220      	movs	r2, #32
 80037d6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80037da:	bf00      	nop
 80037dc:	370c      	adds	r7, #12
 80037de:	46bd      	mov	sp, r7
 80037e0:	bc80      	pop	{r7}
 80037e2:	4770      	bx	lr

080037e4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	2200      	movs	r2, #0
 80037f6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	2200      	movs	r2, #0
 80037fc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80037fe:	68f8      	ldr	r0, [r7, #12]
 8003800:	f7ff ff80 	bl	8003704 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003804:	bf00      	nop
 8003806:	3710      	adds	r7, #16
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}

0800380c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800380c:	b480      	push	{r7}
 800380e:	b085      	sub	sp, #20
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2b21      	cmp	r3, #33	; 0x21
 800381e:	d144      	bne.n	80038aa <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003828:	d11a      	bne.n	8003860 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a1b      	ldr	r3, [r3, #32]
 800382e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	881b      	ldrh	r3, [r3, #0]
 8003834:	461a      	mov	r2, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800383e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	691b      	ldr	r3, [r3, #16]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d105      	bne.n	8003854 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6a1b      	ldr	r3, [r3, #32]
 800384c:	1c9a      	adds	r2, r3, #2
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	621a      	str	r2, [r3, #32]
 8003852:	e00e      	b.n	8003872 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6a1b      	ldr	r3, [r3, #32]
 8003858:	1c5a      	adds	r2, r3, #1
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	621a      	str	r2, [r3, #32]
 800385e:	e008      	b.n	8003872 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a1b      	ldr	r3, [r3, #32]
 8003864:	1c59      	adds	r1, r3, #1
 8003866:	687a      	ldr	r2, [r7, #4]
 8003868:	6211      	str	r1, [r2, #32]
 800386a:	781a      	ldrb	r2, [r3, #0]
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003876:	b29b      	uxth	r3, r3
 8003878:	3b01      	subs	r3, #1
 800387a:	b29b      	uxth	r3, r3
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	4619      	mov	r1, r3
 8003880:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003882:	2b00      	cmp	r3, #0
 8003884:	d10f      	bne.n	80038a6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	68da      	ldr	r2, [r3, #12]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003894:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	68da      	ldr	r2, [r3, #12]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038a4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80038a6:	2300      	movs	r3, #0
 80038a8:	e000      	b.n	80038ac <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80038aa:	2302      	movs	r3, #2
  }
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3714      	adds	r7, #20
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bc80      	pop	{r7}
 80038b4:	4770      	bx	lr

080038b6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80038b6:	b580      	push	{r7, lr}
 80038b8:	b082      	sub	sp, #8
 80038ba:	af00      	add	r7, sp, #0
 80038bc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	68da      	ldr	r2, [r3, #12]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038cc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2220      	movs	r2, #32
 80038d2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80038d6:	6878      	ldr	r0, [r7, #4]
 80038d8:	f7ff ff02 	bl	80036e0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80038dc:	2300      	movs	r3, #0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3708      	adds	r7, #8
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}

080038e6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b084      	sub	sp, #16
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b22      	cmp	r3, #34	; 0x22
 80038f8:	d171      	bne.n	80039de <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003902:	d123      	bne.n	800394c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003908:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d10e      	bne.n	8003930 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	b29b      	uxth	r3, r3
 800391a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800391e:	b29a      	uxth	r2, r3
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003928:	1c9a      	adds	r2, r3, #2
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	629a      	str	r2, [r3, #40]	; 0x28
 800392e:	e029      	b.n	8003984 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	685b      	ldr	r3, [r3, #4]
 8003936:	b29b      	uxth	r3, r3
 8003938:	b2db      	uxtb	r3, r3
 800393a:	b29a      	uxth	r2, r3
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003944:	1c5a      	adds	r2, r3, #1
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	629a      	str	r2, [r3, #40]	; 0x28
 800394a:	e01b      	b.n	8003984 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	691b      	ldr	r3, [r3, #16]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d10a      	bne.n	800396a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	6858      	ldr	r0, [r3, #4]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800395e:	1c59      	adds	r1, r3, #1
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	6291      	str	r1, [r2, #40]	; 0x28
 8003964:	b2c2      	uxtb	r2, r0
 8003966:	701a      	strb	r2, [r3, #0]
 8003968:	e00c      	b.n	8003984 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	685b      	ldr	r3, [r3, #4]
 8003970:	b2da      	uxtb	r2, r3
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003976:	1c58      	adds	r0, r3, #1
 8003978:	6879      	ldr	r1, [r7, #4]
 800397a:	6288      	str	r0, [r1, #40]	; 0x28
 800397c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003980:	b2d2      	uxtb	r2, r2
 8003982:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003988:	b29b      	uxth	r3, r3
 800398a:	3b01      	subs	r3, #1
 800398c:	b29b      	uxth	r3, r3
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	4619      	mov	r1, r3
 8003992:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003994:	2b00      	cmp	r3, #0
 8003996:	d120      	bne.n	80039da <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	68da      	ldr	r2, [r3, #12]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f022 0220 	bic.w	r2, r2, #32
 80039a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	68da      	ldr	r2, [r3, #12]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80039b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	695a      	ldr	r2, [r3, #20]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f022 0201 	bic.w	r2, r2, #1
 80039c6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2220      	movs	r2, #32
 80039cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f7ff fe8e 	bl	80036f2 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80039d6:	2300      	movs	r3, #0
 80039d8:	e002      	b.n	80039e0 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80039da:	2300      	movs	r3, #0
 80039dc:	e000      	b.n	80039e0 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80039de:	2302      	movs	r3, #2
  }
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3710      	adds	r7, #16
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}

080039e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b084      	sub	sp, #16
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	68da      	ldr	r2, [r3, #12]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	430a      	orrs	r2, r1
 8003a04:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	689a      	ldr	r2, [r3, #8]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	691b      	ldr	r3, [r3, #16]
 8003a0e:	431a      	orrs	r2, r3
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	695b      	ldr	r3, [r3, #20]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003a22:	f023 030c 	bic.w	r3, r3, #12
 8003a26:	687a      	ldr	r2, [r7, #4]
 8003a28:	6812      	ldr	r2, [r2, #0]
 8003a2a:	68f9      	ldr	r1, [r7, #12]
 8003a2c:	430b      	orrs	r3, r1
 8003a2e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	695b      	ldr	r3, [r3, #20]
 8003a36:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	699a      	ldr	r2, [r3, #24]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	430a      	orrs	r2, r1
 8003a44:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a52      	ldr	r2, [pc, #328]	; (8003b94 <UART_SetConfig+0x1ac>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d14e      	bne.n	8003aee <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003a50:	f7fe fcb4 	bl	80023bc <HAL_RCC_GetPCLK2Freq>
 8003a54:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003a56:	68ba      	ldr	r2, [r7, #8]
 8003a58:	4613      	mov	r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	4413      	add	r3, r2
 8003a5e:	009a      	lsls	r2, r3, #2
 8003a60:	441a      	add	r2, r3
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a6c:	4a4a      	ldr	r2, [pc, #296]	; (8003b98 <UART_SetConfig+0x1b0>)
 8003a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a72:	095b      	lsrs	r3, r3, #5
 8003a74:	0119      	lsls	r1, r3, #4
 8003a76:	68ba      	ldr	r2, [r7, #8]
 8003a78:	4613      	mov	r3, r2
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	4413      	add	r3, r2
 8003a7e:	009a      	lsls	r2, r3, #2
 8003a80:	441a      	add	r2, r3
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a8c:	4b42      	ldr	r3, [pc, #264]	; (8003b98 <UART_SetConfig+0x1b0>)
 8003a8e:	fba3 0302 	umull	r0, r3, r3, r2
 8003a92:	095b      	lsrs	r3, r3, #5
 8003a94:	2064      	movs	r0, #100	; 0x64
 8003a96:	fb00 f303 	mul.w	r3, r0, r3
 8003a9a:	1ad3      	subs	r3, r2, r3
 8003a9c:	011b      	lsls	r3, r3, #4
 8003a9e:	3332      	adds	r3, #50	; 0x32
 8003aa0:	4a3d      	ldr	r2, [pc, #244]	; (8003b98 <UART_SetConfig+0x1b0>)
 8003aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8003aa6:	095b      	lsrs	r3, r3, #5
 8003aa8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003aac:	4419      	add	r1, r3
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	4613      	mov	r3, r2
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	4413      	add	r3, r2
 8003ab6:	009a      	lsls	r2, r3, #2
 8003ab8:	441a      	add	r2, r3
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ac4:	4b34      	ldr	r3, [pc, #208]	; (8003b98 <UART_SetConfig+0x1b0>)
 8003ac6:	fba3 0302 	umull	r0, r3, r3, r2
 8003aca:	095b      	lsrs	r3, r3, #5
 8003acc:	2064      	movs	r0, #100	; 0x64
 8003ace:	fb00 f303 	mul.w	r3, r0, r3
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	011b      	lsls	r3, r3, #4
 8003ad6:	3332      	adds	r3, #50	; 0x32
 8003ad8:	4a2f      	ldr	r2, [pc, #188]	; (8003b98 <UART_SetConfig+0x1b0>)
 8003ada:	fba2 2303 	umull	r2, r3, r2, r3
 8003ade:	095b      	lsrs	r3, r3, #5
 8003ae0:	f003 020f 	and.w	r2, r3, #15
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	440a      	add	r2, r1
 8003aea:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8003aec:	e04d      	b.n	8003b8a <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8003aee:	f7fe fc51 	bl	8002394 <HAL_RCC_GetPCLK1Freq>
 8003af2:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003af4:	68ba      	ldr	r2, [r7, #8]
 8003af6:	4613      	mov	r3, r2
 8003af8:	009b      	lsls	r3, r3, #2
 8003afa:	4413      	add	r3, r2
 8003afc:	009a      	lsls	r2, r3, #2
 8003afe:	441a      	add	r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	009b      	lsls	r3, r3, #2
 8003b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b0a:	4a23      	ldr	r2, [pc, #140]	; (8003b98 <UART_SetConfig+0x1b0>)
 8003b0c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b10:	095b      	lsrs	r3, r3, #5
 8003b12:	0119      	lsls	r1, r3, #4
 8003b14:	68ba      	ldr	r2, [r7, #8]
 8003b16:	4613      	mov	r3, r2
 8003b18:	009b      	lsls	r3, r3, #2
 8003b1a:	4413      	add	r3, r2
 8003b1c:	009a      	lsls	r2, r3, #2
 8003b1e:	441a      	add	r2, r3
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	009b      	lsls	r3, r3, #2
 8003b26:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b2a:	4b1b      	ldr	r3, [pc, #108]	; (8003b98 <UART_SetConfig+0x1b0>)
 8003b2c:	fba3 0302 	umull	r0, r3, r3, r2
 8003b30:	095b      	lsrs	r3, r3, #5
 8003b32:	2064      	movs	r0, #100	; 0x64
 8003b34:	fb00 f303 	mul.w	r3, r0, r3
 8003b38:	1ad3      	subs	r3, r2, r3
 8003b3a:	011b      	lsls	r3, r3, #4
 8003b3c:	3332      	adds	r3, #50	; 0x32
 8003b3e:	4a16      	ldr	r2, [pc, #88]	; (8003b98 <UART_SetConfig+0x1b0>)
 8003b40:	fba2 2303 	umull	r2, r3, r2, r3
 8003b44:	095b      	lsrs	r3, r3, #5
 8003b46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003b4a:	4419      	add	r1, r3
 8003b4c:	68ba      	ldr	r2, [r7, #8]
 8003b4e:	4613      	mov	r3, r2
 8003b50:	009b      	lsls	r3, r3, #2
 8003b52:	4413      	add	r3, r2
 8003b54:	009a      	lsls	r2, r3, #2
 8003b56:	441a      	add	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003b62:	4b0d      	ldr	r3, [pc, #52]	; (8003b98 <UART_SetConfig+0x1b0>)
 8003b64:	fba3 0302 	umull	r0, r3, r3, r2
 8003b68:	095b      	lsrs	r3, r3, #5
 8003b6a:	2064      	movs	r0, #100	; 0x64
 8003b6c:	fb00 f303 	mul.w	r3, r0, r3
 8003b70:	1ad3      	subs	r3, r2, r3
 8003b72:	011b      	lsls	r3, r3, #4
 8003b74:	3332      	adds	r3, #50	; 0x32
 8003b76:	4a08      	ldr	r2, [pc, #32]	; (8003b98 <UART_SetConfig+0x1b0>)
 8003b78:	fba2 2303 	umull	r2, r3, r2, r3
 8003b7c:	095b      	lsrs	r3, r3, #5
 8003b7e:	f003 020f 	and.w	r2, r3, #15
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	440a      	add	r2, r1
 8003b88:	609a      	str	r2, [r3, #8]
}
 8003b8a:	bf00      	nop
 8003b8c:	3710      	adds	r7, #16
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	40013800 	.word	0x40013800
 8003b98:	51eb851f 	.word	0x51eb851f

08003b9c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b085      	sub	sp, #20
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003baa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003bae:	2b84      	cmp	r3, #132	; 0x84
 8003bb0:	d005      	beq.n	8003bbe <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003bb2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	4413      	add	r3, r2
 8003bba:	3303      	adds	r3, #3
 8003bbc:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3714      	adds	r7, #20
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bc80      	pop	{r7}
 8003bc8:	4770      	bx	lr

08003bca <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003bca:	b580      	push	{r7, lr}
 8003bcc:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003bce:	f000 fc07 	bl	80043e0 <vTaskStartScheduler>
  
  return osOK;
 8003bd2:	2300      	movs	r3, #0
}
 8003bd4:	4618      	mov	r0, r3
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bda:	b089      	sub	sp, #36	; 0x24
 8003bdc:	af04      	add	r7, sp, #16
 8003bde:	6078      	str	r0, [r7, #4]
 8003be0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	695b      	ldr	r3, [r3, #20]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d020      	beq.n	8003c2c <osThreadCreate+0x54>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	699b      	ldr	r3, [r3, #24]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d01c      	beq.n	8003c2c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	685c      	ldr	r4, [r3, #4]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681d      	ldr	r5, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	691e      	ldr	r6, [r3, #16]
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003c04:	4618      	mov	r0, r3
 8003c06:	f7ff ffc9 	bl	8003b9c <makeFreeRtosPriority>
 8003c0a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	695b      	ldr	r3, [r3, #20]
 8003c10:	687a      	ldr	r2, [r7, #4]
 8003c12:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c14:	9202      	str	r2, [sp, #8]
 8003c16:	9301      	str	r3, [sp, #4]
 8003c18:	9100      	str	r1, [sp, #0]
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	4632      	mov	r2, r6
 8003c1e:	4629      	mov	r1, r5
 8003c20:	4620      	mov	r0, r4
 8003c22:	f000 f8e8 	bl	8003df6 <xTaskCreateStatic>
 8003c26:	4603      	mov	r3, r0
 8003c28:	60fb      	str	r3, [r7, #12]
 8003c2a:	e01c      	b.n	8003c66 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	685c      	ldr	r4, [r3, #4]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c38:	b29e      	uxth	r6, r3
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8003c40:	4618      	mov	r0, r3
 8003c42:	f7ff ffab 	bl	8003b9c <makeFreeRtosPriority>
 8003c46:	4602      	mov	r2, r0
 8003c48:	f107 030c 	add.w	r3, r7, #12
 8003c4c:	9301      	str	r3, [sp, #4]
 8003c4e:	9200      	str	r2, [sp, #0]
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	4632      	mov	r2, r6
 8003c54:	4629      	mov	r1, r5
 8003c56:	4620      	mov	r0, r4
 8003c58:	f000 f926 	bl	8003ea8 <xTaskCreate>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d001      	beq.n	8003c66 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003c62:	2300      	movs	r3, #0
 8003c64:	e000      	b.n	8003c68 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003c66:	68fb      	ldr	r3, [r7, #12]
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3714      	adds	r7, #20
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003c70 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b084      	sub	sp, #16
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d001      	beq.n	8003c86 <osDelay+0x16>
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	e000      	b.n	8003c88 <osDelay+0x18>
 8003c86:	2301      	movs	r3, #1
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f000 fa4d 	bl	8004128 <vTaskDelay>
  
  return osOK;
 8003c8e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	3710      	adds	r7, #16
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	f103 0208 	add.w	r2, r3, #8
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f04f 32ff 	mov.w	r2, #4294967295
 8003cb0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f103 0208 	add.w	r2, r3, #8
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	f103 0208 	add.w	r2, r3, #8
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2200      	movs	r2, #0
 8003cca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003ccc:	bf00      	nop
 8003cce:	370c      	adds	r7, #12
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	bc80      	pop	{r7}
 8003cd4:	4770      	bx	lr

08003cd6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003cd6:	b480      	push	{r7}
 8003cd8:	b083      	sub	sp, #12
 8003cda:	af00      	add	r7, sp, #0
 8003cdc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bc80      	pop	{r7}
 8003cec:	4770      	bx	lr

08003cee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003cee:	b480      	push	{r7}
 8003cf0:	b085      	sub	sp, #20
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	6078      	str	r0, [r7, #4]
 8003cf6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	68fa      	ldr	r2, [r7, #12]
 8003d02:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	689a      	ldr	r2, [r3, #8]
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	683a      	ldr	r2, [r7, #0]
 8003d12:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	683a      	ldr	r2, [r7, #0]
 8003d18:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	1c5a      	adds	r2, r3, #1
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	601a      	str	r2, [r3, #0]
}
 8003d2a:	bf00      	nop
 8003d2c:	3714      	adds	r7, #20
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bc80      	pop	{r7}
 8003d32:	4770      	bx	lr

08003d34 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003d34:	b480      	push	{r7}
 8003d36:	b085      	sub	sp, #20
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
 8003d3c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003d44:	68bb      	ldr	r3, [r7, #8]
 8003d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d4a:	d103      	bne.n	8003d54 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	691b      	ldr	r3, [r3, #16]
 8003d50:	60fb      	str	r3, [r7, #12]
 8003d52:	e00c      	b.n	8003d6e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	3308      	adds	r3, #8
 8003d58:	60fb      	str	r3, [r7, #12]
 8003d5a:	e002      	b.n	8003d62 <vListInsert+0x2e>
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	60fb      	str	r3, [r7, #12]
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	685b      	ldr	r3, [r3, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	68ba      	ldr	r2, [r7, #8]
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d2f6      	bcs.n	8003d5c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	685a      	ldr	r2, [r3, #4]
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	683a      	ldr	r2, [r7, #0]
 8003d7c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	68fa      	ldr	r2, [r7, #12]
 8003d82:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	683a      	ldr	r2, [r7, #0]
 8003d88:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	687a      	ldr	r2, [r7, #4]
 8003d8e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	1c5a      	adds	r2, r3, #1
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	601a      	str	r2, [r3, #0]
}
 8003d9a:	bf00      	nop
 8003d9c:	3714      	adds	r7, #20
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bc80      	pop	{r7}
 8003da2:	4770      	bx	lr

08003da4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003da4:	b480      	push	{r7}
 8003da6:	b085      	sub	sp, #20
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	691b      	ldr	r3, [r3, #16]
 8003db0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	687a      	ldr	r2, [r7, #4]
 8003db8:	6892      	ldr	r2, [r2, #8]
 8003dba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	689b      	ldr	r3, [r3, #8]
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	6852      	ldr	r2, [r2, #4]
 8003dc4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	687a      	ldr	r2, [r7, #4]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d103      	bne.n	8003dd8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	689a      	ldr	r2, [r3, #8]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	1e5a      	subs	r2, r3, #1
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	3714      	adds	r7, #20
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bc80      	pop	{r7}
 8003df4:	4770      	bx	lr

08003df6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003df6:	b580      	push	{r7, lr}
 8003df8:	b08e      	sub	sp, #56	; 0x38
 8003dfa:	af04      	add	r7, sp, #16
 8003dfc:	60f8      	str	r0, [r7, #12]
 8003dfe:	60b9      	str	r1, [r7, #8]
 8003e00:	607a      	str	r2, [r7, #4]
 8003e02:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003e04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d109      	bne.n	8003e1e <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003e0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e0e:	f383 8811 	msr	BASEPRI, r3
 8003e12:	f3bf 8f6f 	isb	sy
 8003e16:	f3bf 8f4f 	dsb	sy
 8003e1a:	623b      	str	r3, [r7, #32]
 8003e1c:	e7fe      	b.n	8003e1c <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8003e1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d109      	bne.n	8003e38 <xTaskCreateStatic+0x42>
 8003e24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e28:	f383 8811 	msr	BASEPRI, r3
 8003e2c:	f3bf 8f6f 	isb	sy
 8003e30:	f3bf 8f4f 	dsb	sy
 8003e34:	61fb      	str	r3, [r7, #28]
 8003e36:	e7fe      	b.n	8003e36 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003e38:	2364      	movs	r3, #100	; 0x64
 8003e3a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	2b64      	cmp	r3, #100	; 0x64
 8003e40:	d009      	beq.n	8003e56 <xTaskCreateStatic+0x60>
 8003e42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e46:	f383 8811 	msr	BASEPRI, r3
 8003e4a:	f3bf 8f6f 	isb	sy
 8003e4e:	f3bf 8f4f 	dsb	sy
 8003e52:	61bb      	str	r3, [r7, #24]
 8003e54:	e7fe      	b.n	8003e54 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003e56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d01e      	beq.n	8003e9a <xTaskCreateStatic+0xa4>
 8003e5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d01b      	beq.n	8003e9a <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e64:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e68:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e6a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e6e:	2202      	movs	r2, #2
 8003e70:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003e74:	2300      	movs	r3, #0
 8003e76:	9303      	str	r3, [sp, #12]
 8003e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e7a:	9302      	str	r3, [sp, #8]
 8003e7c:	f107 0314 	add.w	r3, r7, #20
 8003e80:	9301      	str	r3, [sp, #4]
 8003e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e84:	9300      	str	r3, [sp, #0]
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	687a      	ldr	r2, [r7, #4]
 8003e8a:	68b9      	ldr	r1, [r7, #8]
 8003e8c:	68f8      	ldr	r0, [r7, #12]
 8003e8e:	f000 f850 	bl	8003f32 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003e92:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e94:	f000 f8da 	bl	800404c <prvAddNewTaskToReadyList>
 8003e98:	e001      	b.n	8003e9e <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003e9e:	697b      	ldr	r3, [r7, #20]
	}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3728      	adds	r7, #40	; 0x28
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}

08003ea8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b08c      	sub	sp, #48	; 0x30
 8003eac:	af04      	add	r7, sp, #16
 8003eae:	60f8      	str	r0, [r7, #12]
 8003eb0:	60b9      	str	r1, [r7, #8]
 8003eb2:	603b      	str	r3, [r7, #0]
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003eb8:	88fb      	ldrh	r3, [r7, #6]
 8003eba:	009b      	lsls	r3, r3, #2
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f000 ffbd 	bl	8004e3c <pvPortMalloc>
 8003ec2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00e      	beq.n	8003ee8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8003eca:	2064      	movs	r0, #100	; 0x64
 8003ecc:	f000 ffb6 	bl	8004e3c <pvPortMalloc>
 8003ed0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d003      	beq.n	8003ee0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003ed8:	69fb      	ldr	r3, [r7, #28]
 8003eda:	697a      	ldr	r2, [r7, #20]
 8003edc:	631a      	str	r2, [r3, #48]	; 0x30
 8003ede:	e005      	b.n	8003eec <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003ee0:	6978      	ldr	r0, [r7, #20]
 8003ee2:	f001 f86d 	bl	8004fc0 <vPortFree>
 8003ee6:	e001      	b.n	8003eec <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003ee8:	2300      	movs	r3, #0
 8003eea:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d017      	beq.n	8003f22 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003ef2:	69fb      	ldr	r3, [r7, #28]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003efa:	88fa      	ldrh	r2, [r7, #6]
 8003efc:	2300      	movs	r3, #0
 8003efe:	9303      	str	r3, [sp, #12]
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	9302      	str	r3, [sp, #8]
 8003f04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f06:	9301      	str	r3, [sp, #4]
 8003f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f0a:	9300      	str	r3, [sp, #0]
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	68b9      	ldr	r1, [r7, #8]
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f000 f80e 	bl	8003f32 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003f16:	69f8      	ldr	r0, [r7, #28]
 8003f18:	f000 f898 	bl	800404c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	61bb      	str	r3, [r7, #24]
 8003f20:	e002      	b.n	8003f28 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003f22:	f04f 33ff 	mov.w	r3, #4294967295
 8003f26:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003f28:	69bb      	ldr	r3, [r7, #24]
	}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	3720      	adds	r7, #32
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003f32:	b580      	push	{r7, lr}
 8003f34:	b088      	sub	sp, #32
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	60f8      	str	r0, [r7, #12]
 8003f3a:	60b9      	str	r1, [r7, #8]
 8003f3c:	607a      	str	r2, [r7, #4]
 8003f3e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f42:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	009b      	lsls	r3, r3, #2
 8003f48:	461a      	mov	r2, r3
 8003f4a:	21a5      	movs	r1, #165	; 0xa5
 8003f4c:	f001 f97f 	bl	800524e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8003f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003f5a:	3b01      	subs	r3, #1
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	4413      	add	r3, r2
 8003f60:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003f62:	69bb      	ldr	r3, [r7, #24]
 8003f64:	f023 0307 	bic.w	r3, r3, #7
 8003f68:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003f6a:	69bb      	ldr	r3, [r7, #24]
 8003f6c:	f003 0307 	and.w	r3, r3, #7
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d009      	beq.n	8003f88 <prvInitialiseNewTask+0x56>
 8003f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f78:	f383 8811 	msr	BASEPRI, r3
 8003f7c:	f3bf 8f6f 	isb	sy
 8003f80:	f3bf 8f4f 	dsb	sy
 8003f84:	617b      	str	r3, [r7, #20]
 8003f86:	e7fe      	b.n	8003f86 <prvInitialiseNewTask+0x54>

		#if( configRECORD_STACK_HIGH_ADDRESS == 1 )
		{
			/* Also record the stack's high address, which may assist
			debugging. */
			pxNewTCB->pxEndOfStack = pxTopOfStack;
 8003f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f8a:	69ba      	ldr	r2, [r7, #24]
 8003f8c:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003f8e:	2300      	movs	r3, #0
 8003f90:	61fb      	str	r3, [r7, #28]
 8003f92:	e012      	b.n	8003fba <prvInitialiseNewTask+0x88>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003f94:	68ba      	ldr	r2, [r7, #8]
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	4413      	add	r3, r2
 8003f9a:	7819      	ldrb	r1, [r3, #0]
 8003f9c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003f9e:	69fb      	ldr	r3, [r7, #28]
 8003fa0:	4413      	add	r3, r2
 8003fa2:	3334      	adds	r3, #52	; 0x34
 8003fa4:	460a      	mov	r2, r1
 8003fa6:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003fa8:	68ba      	ldr	r2, [r7, #8]
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	4413      	add	r3, r2
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d006      	beq.n	8003fc2 <prvInitialiseNewTask+0x90>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	3301      	adds	r3, #1
 8003fb8:	61fb      	str	r3, [r7, #28]
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	2b0f      	cmp	r3, #15
 8003fbe:	d9e9      	bls.n	8003f94 <prvInitialiseNewTask+0x62>
 8003fc0:	e000      	b.n	8003fc4 <prvInitialiseNewTask+0x92>
		{
			break;
 8003fc2:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003fcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fce:	2b06      	cmp	r3, #6
 8003fd0:	d901      	bls.n	8003fd6 <prvInitialiseNewTask+0xa4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003fd2:	2306      	movs	r3, #6
 8003fd4:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fd8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fda:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fde:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003fe0:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
 8003fe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003fea:	3304      	adds	r3, #4
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7ff fe72 	bl	8003cd6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003ff2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ff4:	3318      	adds	r3, #24
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7ff fe6d 	bl	8003cd6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ffe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004000:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004004:	f1c3 0207 	rsb	r2, r3, #7
 8004008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800400a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800400c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800400e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004010:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 8004012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004014:	2200      	movs	r2, #0
 8004016:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800401a:	2200      	movs	r2, #0
 800401c:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800401e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004020:	2200      	movs	r2, #0
 8004022:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004026:	683a      	ldr	r2, [r7, #0]
 8004028:	68f9      	ldr	r1, [r7, #12]
 800402a:	69b8      	ldr	r0, [r7, #24]
 800402c:	f000 fd5e 	bl	8004aec <pxPortInitialiseStack>
 8004030:	4602      	mov	r2, r0
 8004032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004034:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8004036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004038:	2b00      	cmp	r3, #0
 800403a:	d002      	beq.n	8004042 <prvInitialiseNewTask+0x110>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800403c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800403e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004040:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004042:	bf00      	nop
 8004044:	3720      	adds	r7, #32
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
	...

0800404c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b082      	sub	sp, #8
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004054:	f000 fe38 	bl	8004cc8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004058:	4b2c      	ldr	r3, [pc, #176]	; (800410c <prvAddNewTaskToReadyList+0xc0>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	3301      	adds	r3, #1
 800405e:	4a2b      	ldr	r2, [pc, #172]	; (800410c <prvAddNewTaskToReadyList+0xc0>)
 8004060:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004062:	4b2b      	ldr	r3, [pc, #172]	; (8004110 <prvAddNewTaskToReadyList+0xc4>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d109      	bne.n	800407e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800406a:	4a29      	ldr	r2, [pc, #164]	; (8004110 <prvAddNewTaskToReadyList+0xc4>)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004070:	4b26      	ldr	r3, [pc, #152]	; (800410c <prvAddNewTaskToReadyList+0xc0>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2b01      	cmp	r3, #1
 8004076:	d110      	bne.n	800409a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004078:	f000 fc14 	bl	80048a4 <prvInitialiseTaskLists>
 800407c:	e00d      	b.n	800409a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800407e:	4b25      	ldr	r3, [pc, #148]	; (8004114 <prvAddNewTaskToReadyList+0xc8>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d109      	bne.n	800409a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004086:	4b22      	ldr	r3, [pc, #136]	; (8004110 <prvAddNewTaskToReadyList+0xc4>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004090:	429a      	cmp	r2, r3
 8004092:	d802      	bhi.n	800409a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004094:	4a1e      	ldr	r2, [pc, #120]	; (8004110 <prvAddNewTaskToReadyList+0xc4>)
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800409a:	4b1f      	ldr	r3, [pc, #124]	; (8004118 <prvAddNewTaskToReadyList+0xcc>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	3301      	adds	r3, #1
 80040a0:	4a1d      	ldr	r2, [pc, #116]	; (8004118 <prvAddNewTaskToReadyList+0xcc>)
 80040a2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80040a4:	4b1c      	ldr	r3, [pc, #112]	; (8004118 <prvAddNewTaskToReadyList+0xcc>)
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	649a      	str	r2, [r3, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b0:	2201      	movs	r2, #1
 80040b2:	409a      	lsls	r2, r3
 80040b4:	4b19      	ldr	r3, [pc, #100]	; (800411c <prvAddNewTaskToReadyList+0xd0>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	4a18      	ldr	r2, [pc, #96]	; (800411c <prvAddNewTaskToReadyList+0xd0>)
 80040bc:	6013      	str	r3, [r2, #0]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040c2:	4613      	mov	r3, r2
 80040c4:	009b      	lsls	r3, r3, #2
 80040c6:	4413      	add	r3, r2
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	4a15      	ldr	r2, [pc, #84]	; (8004120 <prvAddNewTaskToReadyList+0xd4>)
 80040cc:	441a      	add	r2, r3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	3304      	adds	r3, #4
 80040d2:	4619      	mov	r1, r3
 80040d4:	4610      	mov	r0, r2
 80040d6:	f7ff fe0a 	bl	8003cee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80040da:	f000 fe23 	bl	8004d24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80040de:	4b0d      	ldr	r3, [pc, #52]	; (8004114 <prvAddNewTaskToReadyList+0xc8>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d00e      	beq.n	8004104 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80040e6:	4b0a      	ldr	r3, [pc, #40]	; (8004110 <prvAddNewTaskToReadyList+0xc4>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d207      	bcs.n	8004104 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80040f4:	4b0b      	ldr	r3, [pc, #44]	; (8004124 <prvAddNewTaskToReadyList+0xd8>)
 80040f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040fa:	601a      	str	r2, [r3, #0]
 80040fc:	f3bf 8f4f 	dsb	sy
 8004100:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004104:	bf00      	nop
 8004106:	3708      	adds	r7, #8
 8004108:	46bd      	mov	sp, r7
 800410a:	bd80      	pop	{r7, pc}
 800410c:	20000404 	.word	0x20000404
 8004110:	20000304 	.word	0x20000304
 8004114:	20000410 	.word	0x20000410
 8004118:	20000420 	.word	0x20000420
 800411c:	2000040c 	.word	0x2000040c
 8004120:	20000308 	.word	0x20000308
 8004124:	e000ed04 	.word	0xe000ed04

08004128 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004130:	2300      	movs	r3, #0
 8004132:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2b00      	cmp	r3, #0
 8004138:	d016      	beq.n	8004168 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800413a:	4b13      	ldr	r3, [pc, #76]	; (8004188 <vTaskDelay+0x60>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d009      	beq.n	8004156 <vTaskDelay+0x2e>
 8004142:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004146:	f383 8811 	msr	BASEPRI, r3
 800414a:	f3bf 8f6f 	isb	sy
 800414e:	f3bf 8f4f 	dsb	sy
 8004152:	60bb      	str	r3, [r7, #8]
 8004154:	e7fe      	b.n	8004154 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8004156:	f000 f9a3 	bl	80044a0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800415a:	2100      	movs	r1, #0
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f000 fc5f 	bl	8004a20 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004162:	f000 f9ab 	bl	80044bc <xTaskResumeAll>
 8004166:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d107      	bne.n	800417e <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800416e:	4b07      	ldr	r3, [pc, #28]	; (800418c <vTaskDelay+0x64>)
 8004170:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004174:	601a      	str	r2, [r3, #0]
 8004176:	f3bf 8f4f 	dsb	sy
 800417a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800417e:	bf00      	nop
 8004180:	3710      	adds	r7, #16
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}
 8004186:	bf00      	nop
 8004188:	2000042c 	.word	0x2000042c
 800418c:	e000ed04 	.word	0xe000ed04

08004190 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8004190:	b580      	push	{r7, lr}
 8004192:	b084      	sub	sp, #16
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8004198:	f000 fd96 	bl	8004cc8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d102      	bne.n	80041a8 <vTaskSuspend+0x18>
 80041a2:	4b3c      	ldr	r3, [pc, #240]	; (8004294 <vTaskSuspend+0x104>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	e000      	b.n	80041aa <vTaskSuspend+0x1a>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	3304      	adds	r3, #4
 80041b0:	4618      	mov	r0, r3
 80041b2:	f7ff fdf7 	bl	8003da4 <uxListRemove>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d115      	bne.n	80041e8 <vTaskSuspend+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041c0:	4935      	ldr	r1, [pc, #212]	; (8004298 <vTaskSuspend+0x108>)
 80041c2:	4613      	mov	r3, r2
 80041c4:	009b      	lsls	r3, r3, #2
 80041c6:	4413      	add	r3, r2
 80041c8:	009b      	lsls	r3, r3, #2
 80041ca:	440b      	add	r3, r1
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d10a      	bne.n	80041e8 <vTaskSuspend+0x58>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d6:	2201      	movs	r2, #1
 80041d8:	fa02 f303 	lsl.w	r3, r2, r3
 80041dc:	43da      	mvns	r2, r3
 80041de:	4b2f      	ldr	r3, [pc, #188]	; (800429c <vTaskSuspend+0x10c>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4013      	ands	r3, r2
 80041e4:	4a2d      	ldr	r2, [pc, #180]	; (800429c <vTaskSuspend+0x10c>)
 80041e6:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d004      	beq.n	80041fa <vTaskSuspend+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	3318      	adds	r3, #24
 80041f4:	4618      	mov	r0, r3
 80041f6:	f7ff fdd5 	bl	8003da4 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	3304      	adds	r3, #4
 80041fe:	4619      	mov	r1, r3
 8004200:	4827      	ldr	r0, [pc, #156]	; (80042a0 <vTaskSuspend+0x110>)
 8004202:	f7ff fd74 	bl	8003cee <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800420c:	b2db      	uxtb	r3, r3
 800420e:	2b01      	cmp	r3, #1
 8004210:	d103      	bne.n	800421a <vTaskSuspend+0x8a>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 800421a:	f000 fd83 	bl	8004d24 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 800421e:	4b21      	ldr	r3, [pc, #132]	; (80042a4 <vTaskSuspend+0x114>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d005      	beq.n	8004232 <vTaskSuspend+0xa2>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8004226:	f000 fd4f 	bl	8004cc8 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 800422a:	f000 fbd5 	bl	80049d8 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 800422e:	f000 fd79 	bl	8004d24 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8004232:	4b18      	ldr	r3, [pc, #96]	; (8004294 <vTaskSuspend+0x104>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	68fa      	ldr	r2, [r7, #12]
 8004238:	429a      	cmp	r2, r3
 800423a:	d126      	bne.n	800428a <vTaskSuspend+0xfa>
		{
			if( xSchedulerRunning != pdFALSE )
 800423c:	4b19      	ldr	r3, [pc, #100]	; (80042a4 <vTaskSuspend+0x114>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d016      	beq.n	8004272 <vTaskSuspend+0xe2>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8004244:	4b18      	ldr	r3, [pc, #96]	; (80042a8 <vTaskSuspend+0x118>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d009      	beq.n	8004260 <vTaskSuspend+0xd0>
 800424c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004250:	f383 8811 	msr	BASEPRI, r3
 8004254:	f3bf 8f6f 	isb	sy
 8004258:	f3bf 8f4f 	dsb	sy
 800425c:	60bb      	str	r3, [r7, #8]
 800425e:	e7fe      	b.n	800425e <vTaskSuspend+0xce>
				portYIELD_WITHIN_API();
 8004260:	4b12      	ldr	r3, [pc, #72]	; (80042ac <vTaskSuspend+0x11c>)
 8004262:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004266:	601a      	str	r2, [r3, #0]
 8004268:	f3bf 8f4f 	dsb	sy
 800426c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004270:	e00b      	b.n	800428a <vTaskSuspend+0xfa>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 8004272:	4b0b      	ldr	r3, [pc, #44]	; (80042a0 <vTaskSuspend+0x110>)
 8004274:	681a      	ldr	r2, [r3, #0]
 8004276:	4b0e      	ldr	r3, [pc, #56]	; (80042b0 <vTaskSuspend+0x120>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	429a      	cmp	r2, r3
 800427c:	d103      	bne.n	8004286 <vTaskSuspend+0xf6>
					pxCurrentTCB = NULL;
 800427e:	4b05      	ldr	r3, [pc, #20]	; (8004294 <vTaskSuspend+0x104>)
 8004280:	2200      	movs	r2, #0
 8004282:	601a      	str	r2, [r3, #0]
	}
 8004284:	e001      	b.n	800428a <vTaskSuspend+0xfa>
					vTaskSwitchContext();
 8004286:	f000 fa7f 	bl	8004788 <vTaskSwitchContext>
	}
 800428a:	bf00      	nop
 800428c:	3710      	adds	r7, #16
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}
 8004292:	bf00      	nop
 8004294:	20000304 	.word	0x20000304
 8004298:	20000308 	.word	0x20000308
 800429c:	2000040c 	.word	0x2000040c
 80042a0:	200003f0 	.word	0x200003f0
 80042a4:	20000410 	.word	0x20000410
 80042a8:	2000042c 	.word	0x2000042c
 80042ac:	e000ed04 	.word	0xe000ed04
 80042b0:	20000404 	.word	0x20000404

080042b4 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 80042b4:	b480      	push	{r7}
 80042b6:	b087      	sub	sp, #28
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 80042bc:	2300      	movs	r3, #0
 80042be:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d109      	bne.n	80042de <prvTaskIsTaskSuspended+0x2a>
 80042ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042ce:	f383 8811 	msr	BASEPRI, r3
 80042d2:	f3bf 8f6f 	isb	sy
 80042d6:	f3bf 8f4f 	dsb	sy
 80042da:	60fb      	str	r3, [r7, #12]
 80042dc:	e7fe      	b.n	80042dc <prvTaskIsTaskSuspended+0x28>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	695b      	ldr	r3, [r3, #20]
 80042e2:	4a0f      	ldr	r2, [pc, #60]	; (8004320 <prvTaskIsTaskSuspended+0x6c>)
 80042e4:	4293      	cmp	r3, r2
 80042e6:	d101      	bne.n	80042ec <prvTaskIsTaskSuspended+0x38>
 80042e8:	2301      	movs	r3, #1
 80042ea:	e000      	b.n	80042ee <prvTaskIsTaskSuspended+0x3a>
 80042ec:	2300      	movs	r3, #0
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00f      	beq.n	8004312 <prvTaskIsTaskSuspended+0x5e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042f6:	4a0b      	ldr	r2, [pc, #44]	; (8004324 <prvTaskIsTaskSuspended+0x70>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d00a      	beq.n	8004312 <prvTaskIsTaskSuspended+0x5e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004300:	2b00      	cmp	r3, #0
 8004302:	d101      	bne.n	8004308 <prvTaskIsTaskSuspended+0x54>
 8004304:	2301      	movs	r3, #1
 8004306:	e000      	b.n	800430a <prvTaskIsTaskSuspended+0x56>
 8004308:	2300      	movs	r3, #0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d001      	beq.n	8004312 <prvTaskIsTaskSuspended+0x5e>
				{
					xReturn = pdTRUE;
 800430e:	2301      	movs	r3, #1
 8004310:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004312:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8004314:	4618      	mov	r0, r3
 8004316:	371c      	adds	r7, #28
 8004318:	46bd      	mov	sp, r7
 800431a:	bc80      	pop	{r7}
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop
 8004320:	200003f0 	.word	0x200003f0
 8004324:	200003c4 	.word	0x200003c4

08004328 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8004328:	b580      	push	{r7, lr}
 800432a:	b084      	sub	sp, #16
 800432c:	af00      	add	r7, sp, #0
 800432e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d109      	bne.n	800434e <vTaskResume+0x26>
 800433a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800433e:	f383 8811 	msr	BASEPRI, r3
 8004342:	f3bf 8f6f 	isb	sy
 8004346:	f3bf 8f4f 	dsb	sy
 800434a:	60bb      	str	r3, [r7, #8]
 800434c:	e7fe      	b.n	800434c <vTaskResume+0x24>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d039      	beq.n	80043c8 <vTaskResume+0xa0>
 8004354:	4b1e      	ldr	r3, [pc, #120]	; (80043d0 <vTaskResume+0xa8>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	68fa      	ldr	r2, [r7, #12]
 800435a:	429a      	cmp	r2, r3
 800435c:	d034      	beq.n	80043c8 <vTaskResume+0xa0>
		{
			taskENTER_CRITICAL();
 800435e:	f000 fcb3 	bl	8004cc8 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8004362:	68f8      	ldr	r0, [r7, #12]
 8004364:	f7ff ffa6 	bl	80042b4 <prvTaskIsTaskSuspended>
 8004368:	4603      	mov	r3, r0
 800436a:	2b00      	cmp	r3, #0
 800436c:	d02a      	beq.n	80043c4 <vTaskResume+0x9c>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	3304      	adds	r3, #4
 8004372:	4618      	mov	r0, r3
 8004374:	f7ff fd16 	bl	8003da4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800437c:	2201      	movs	r2, #1
 800437e:	409a      	lsls	r2, r3
 8004380:	4b14      	ldr	r3, [pc, #80]	; (80043d4 <vTaskResume+0xac>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4313      	orrs	r3, r2
 8004386:	4a13      	ldr	r2, [pc, #76]	; (80043d4 <vTaskResume+0xac>)
 8004388:	6013      	str	r3, [r2, #0]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800438e:	4613      	mov	r3, r2
 8004390:	009b      	lsls	r3, r3, #2
 8004392:	4413      	add	r3, r2
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	4a10      	ldr	r2, [pc, #64]	; (80043d8 <vTaskResume+0xb0>)
 8004398:	441a      	add	r2, r3
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	3304      	adds	r3, #4
 800439e:	4619      	mov	r1, r3
 80043a0:	4610      	mov	r0, r2
 80043a2:	f7ff fca4 	bl	8003cee <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80043aa:	4b09      	ldr	r3, [pc, #36]	; (80043d0 <vTaskResume+0xa8>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d307      	bcc.n	80043c4 <vTaskResume+0x9c>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 80043b4:	4b09      	ldr	r3, [pc, #36]	; (80043dc <vTaskResume+0xb4>)
 80043b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043ba:	601a      	str	r2, [r3, #0]
 80043bc:	f3bf 8f4f 	dsb	sy
 80043c0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 80043c4:	f000 fcae 	bl	8004d24 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80043c8:	bf00      	nop
 80043ca:	3710      	adds	r7, #16
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	20000304 	.word	0x20000304
 80043d4:	2000040c 	.word	0x2000040c
 80043d8:	20000308 	.word	0x20000308
 80043dc:	e000ed04 	.word	0xe000ed04

080043e0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b08a      	sub	sp, #40	; 0x28
 80043e4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80043e6:	2300      	movs	r3, #0
 80043e8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80043ea:	2300      	movs	r3, #0
 80043ec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80043ee:	463a      	mov	r2, r7
 80043f0:	1d39      	adds	r1, r7, #4
 80043f2:	f107 0308 	add.w	r3, r7, #8
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7fb fec0 	bl	800017c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80043fc:	6839      	ldr	r1, [r7, #0]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	68ba      	ldr	r2, [r7, #8]
 8004402:	9202      	str	r2, [sp, #8]
 8004404:	9301      	str	r3, [sp, #4]
 8004406:	2300      	movs	r3, #0
 8004408:	9300      	str	r3, [sp, #0]
 800440a:	2300      	movs	r3, #0
 800440c:	460a      	mov	r2, r1
 800440e:	491e      	ldr	r1, [pc, #120]	; (8004488 <vTaskStartScheduler+0xa8>)
 8004410:	481e      	ldr	r0, [pc, #120]	; (800448c <vTaskStartScheduler+0xac>)
 8004412:	f7ff fcf0 	bl	8003df6 <xTaskCreateStatic>
 8004416:	4602      	mov	r2, r0
 8004418:	4b1d      	ldr	r3, [pc, #116]	; (8004490 <vTaskStartScheduler+0xb0>)
 800441a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800441c:	4b1c      	ldr	r3, [pc, #112]	; (8004490 <vTaskStartScheduler+0xb0>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d002      	beq.n	800442a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004424:	2301      	movs	r3, #1
 8004426:	617b      	str	r3, [r7, #20]
 8004428:	e001      	b.n	800442e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800442a:	2300      	movs	r3, #0
 800442c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	2b01      	cmp	r3, #1
 8004432:	d117      	bne.n	8004464 <vTaskStartScheduler+0x84>
 8004434:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004438:	f383 8811 	msr	BASEPRI, r3
 800443c:	f3bf 8f6f 	isb	sy
 8004440:	f3bf 8f4f 	dsb	sy
 8004444:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004446:	4b13      	ldr	r3, [pc, #76]	; (8004494 <vTaskStartScheduler+0xb4>)
 8004448:	f04f 32ff 	mov.w	r2, #4294967295
 800444c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800444e:	4b12      	ldr	r3, [pc, #72]	; (8004498 <vTaskStartScheduler+0xb8>)
 8004450:	2201      	movs	r2, #1
 8004452:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8004454:	4b11      	ldr	r3, [pc, #68]	; (800449c <vTaskStartScheduler+0xbc>)
 8004456:	2200      	movs	r2, #0
 8004458:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800445a:	f7fb fe81 	bl	8000160 <configureTimerForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800445e:	f000 fbc3 	bl	8004be8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004462:	e00d      	b.n	8004480 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004464:	697b      	ldr	r3, [r7, #20]
 8004466:	f1b3 3fff 	cmp.w	r3, #4294967295
 800446a:	d109      	bne.n	8004480 <vTaskStartScheduler+0xa0>
 800446c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004470:	f383 8811 	msr	BASEPRI, r3
 8004474:	f3bf 8f6f 	isb	sy
 8004478:	f3bf 8f4f 	dsb	sy
 800447c:	60fb      	str	r3, [r7, #12]
 800447e:	e7fe      	b.n	800447e <vTaskStartScheduler+0x9e>
}
 8004480:	bf00      	nop
 8004482:	3718      	adds	r7, #24
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	08005b58 	.word	0x08005b58
 800448c:	08004875 	.word	0x08004875
 8004490:	20000428 	.word	0x20000428
 8004494:	20000424 	.word	0x20000424
 8004498:	20000410 	.word	0x20000410
 800449c:	20000408 	.word	0x20000408

080044a0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80044a0:	b480      	push	{r7}
 80044a2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80044a4:	4b04      	ldr	r3, [pc, #16]	; (80044b8 <vTaskSuspendAll+0x18>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	3301      	adds	r3, #1
 80044aa:	4a03      	ldr	r2, [pc, #12]	; (80044b8 <vTaskSuspendAll+0x18>)
 80044ac:	6013      	str	r3, [r2, #0]
}
 80044ae:	bf00      	nop
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bc80      	pop	{r7}
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop
 80044b8:	2000042c 	.word	0x2000042c

080044bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80044c2:	2300      	movs	r3, #0
 80044c4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80044c6:	2300      	movs	r3, #0
 80044c8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80044ca:	4b41      	ldr	r3, [pc, #260]	; (80045d0 <xTaskResumeAll+0x114>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d109      	bne.n	80044e6 <xTaskResumeAll+0x2a>
 80044d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044d6:	f383 8811 	msr	BASEPRI, r3
 80044da:	f3bf 8f6f 	isb	sy
 80044de:	f3bf 8f4f 	dsb	sy
 80044e2:	603b      	str	r3, [r7, #0]
 80044e4:	e7fe      	b.n	80044e4 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80044e6:	f000 fbef 	bl	8004cc8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80044ea:	4b39      	ldr	r3, [pc, #228]	; (80045d0 <xTaskResumeAll+0x114>)
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	3b01      	subs	r3, #1
 80044f0:	4a37      	ldr	r2, [pc, #220]	; (80045d0 <xTaskResumeAll+0x114>)
 80044f2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80044f4:	4b36      	ldr	r3, [pc, #216]	; (80045d0 <xTaskResumeAll+0x114>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d161      	bne.n	80045c0 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80044fc:	4b35      	ldr	r3, [pc, #212]	; (80045d4 <xTaskResumeAll+0x118>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d05d      	beq.n	80045c0 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004504:	e02e      	b.n	8004564 <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004506:	4b34      	ldr	r3, [pc, #208]	; (80045d8 <xTaskResumeAll+0x11c>)
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	3318      	adds	r3, #24
 8004512:	4618      	mov	r0, r3
 8004514:	f7ff fc46 	bl	8003da4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	3304      	adds	r3, #4
 800451c:	4618      	mov	r0, r3
 800451e:	f7ff fc41 	bl	8003da4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004526:	2201      	movs	r2, #1
 8004528:	409a      	lsls	r2, r3
 800452a:	4b2c      	ldr	r3, [pc, #176]	; (80045dc <xTaskResumeAll+0x120>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4313      	orrs	r3, r2
 8004530:	4a2a      	ldr	r2, [pc, #168]	; (80045dc <xTaskResumeAll+0x120>)
 8004532:	6013      	str	r3, [r2, #0]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004538:	4613      	mov	r3, r2
 800453a:	009b      	lsls	r3, r3, #2
 800453c:	4413      	add	r3, r2
 800453e:	009b      	lsls	r3, r3, #2
 8004540:	4a27      	ldr	r2, [pc, #156]	; (80045e0 <xTaskResumeAll+0x124>)
 8004542:	441a      	add	r2, r3
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	3304      	adds	r3, #4
 8004548:	4619      	mov	r1, r3
 800454a:	4610      	mov	r0, r2
 800454c:	f7ff fbcf 	bl	8003cee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004554:	4b23      	ldr	r3, [pc, #140]	; (80045e4 <xTaskResumeAll+0x128>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800455a:	429a      	cmp	r2, r3
 800455c:	d302      	bcc.n	8004564 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800455e:	4b22      	ldr	r3, [pc, #136]	; (80045e8 <xTaskResumeAll+0x12c>)
 8004560:	2201      	movs	r2, #1
 8004562:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004564:	4b1c      	ldr	r3, [pc, #112]	; (80045d8 <xTaskResumeAll+0x11c>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d1cc      	bne.n	8004506 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d001      	beq.n	8004576 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004572:	f000 fa31 	bl	80049d8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004576:	4b1d      	ldr	r3, [pc, #116]	; (80045ec <xTaskResumeAll+0x130>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d010      	beq.n	80045a4 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004582:	f000 f845 	bl	8004610 <xTaskIncrementTick>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d002      	beq.n	8004592 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800458c:	4b16      	ldr	r3, [pc, #88]	; (80045e8 <xTaskResumeAll+0x12c>)
 800458e:	2201      	movs	r2, #1
 8004590:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	3b01      	subs	r3, #1
 8004596:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d1f1      	bne.n	8004582 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800459e:	4b13      	ldr	r3, [pc, #76]	; (80045ec <xTaskResumeAll+0x130>)
 80045a0:	2200      	movs	r2, #0
 80045a2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80045a4:	4b10      	ldr	r3, [pc, #64]	; (80045e8 <xTaskResumeAll+0x12c>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d009      	beq.n	80045c0 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80045ac:	2301      	movs	r3, #1
 80045ae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80045b0:	4b0f      	ldr	r3, [pc, #60]	; (80045f0 <xTaskResumeAll+0x134>)
 80045b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80045b6:	601a      	str	r2, [r3, #0]
 80045b8:	f3bf 8f4f 	dsb	sy
 80045bc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80045c0:	f000 fbb0 	bl	8004d24 <vPortExitCritical>

	return xAlreadyYielded;
 80045c4:	68bb      	ldr	r3, [r7, #8]
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3710      	adds	r7, #16
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	2000042c 	.word	0x2000042c
 80045d4:	20000404 	.word	0x20000404
 80045d8:	200003c4 	.word	0x200003c4
 80045dc:	2000040c 	.word	0x2000040c
 80045e0:	20000308 	.word	0x20000308
 80045e4:	20000304 	.word	0x20000304
 80045e8:	20000418 	.word	0x20000418
 80045ec:	20000414 	.word	0x20000414
 80045f0:	e000ed04 	.word	0xe000ed04

080045f4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80045f4:	b480      	push	{r7}
 80045f6:	b083      	sub	sp, #12
 80045f8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80045fa:	4b04      	ldr	r3, [pc, #16]	; (800460c <xTaskGetTickCount+0x18>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004600:	687b      	ldr	r3, [r7, #4]
}
 8004602:	4618      	mov	r0, r3
 8004604:	370c      	adds	r7, #12
 8004606:	46bd      	mov	sp, r7
 8004608:	bc80      	pop	{r7}
 800460a:	4770      	bx	lr
 800460c:	20000408 	.word	0x20000408

08004610 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b086      	sub	sp, #24
 8004614:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004616:	2300      	movs	r3, #0
 8004618:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800461a:	4b50      	ldr	r3, [pc, #320]	; (800475c <xTaskIncrementTick+0x14c>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	2b00      	cmp	r3, #0
 8004620:	f040 808c 	bne.w	800473c <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004624:	4b4e      	ldr	r3, [pc, #312]	; (8004760 <xTaskIncrementTick+0x150>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	3301      	adds	r3, #1
 800462a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800462c:	4a4c      	ldr	r2, [pc, #304]	; (8004760 <xTaskIncrementTick+0x150>)
 800462e:	693b      	ldr	r3, [r7, #16]
 8004630:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d11f      	bne.n	8004678 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8004638:	4b4a      	ldr	r3, [pc, #296]	; (8004764 <xTaskIncrementTick+0x154>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	2b00      	cmp	r3, #0
 8004640:	d009      	beq.n	8004656 <xTaskIncrementTick+0x46>
 8004642:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004646:	f383 8811 	msr	BASEPRI, r3
 800464a:	f3bf 8f6f 	isb	sy
 800464e:	f3bf 8f4f 	dsb	sy
 8004652:	603b      	str	r3, [r7, #0]
 8004654:	e7fe      	b.n	8004654 <xTaskIncrementTick+0x44>
 8004656:	4b43      	ldr	r3, [pc, #268]	; (8004764 <xTaskIncrementTick+0x154>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	60fb      	str	r3, [r7, #12]
 800465c:	4b42      	ldr	r3, [pc, #264]	; (8004768 <xTaskIncrementTick+0x158>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4a40      	ldr	r2, [pc, #256]	; (8004764 <xTaskIncrementTick+0x154>)
 8004662:	6013      	str	r3, [r2, #0]
 8004664:	4a40      	ldr	r2, [pc, #256]	; (8004768 <xTaskIncrementTick+0x158>)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	6013      	str	r3, [r2, #0]
 800466a:	4b40      	ldr	r3, [pc, #256]	; (800476c <xTaskIncrementTick+0x15c>)
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	3301      	adds	r3, #1
 8004670:	4a3e      	ldr	r2, [pc, #248]	; (800476c <xTaskIncrementTick+0x15c>)
 8004672:	6013      	str	r3, [r2, #0]
 8004674:	f000 f9b0 	bl	80049d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004678:	4b3d      	ldr	r3, [pc, #244]	; (8004770 <xTaskIncrementTick+0x160>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	429a      	cmp	r2, r3
 8004680:	d34d      	bcc.n	800471e <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004682:	4b38      	ldr	r3, [pc, #224]	; (8004764 <xTaskIncrementTick+0x154>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d101      	bne.n	8004690 <xTaskIncrementTick+0x80>
 800468c:	2301      	movs	r3, #1
 800468e:	e000      	b.n	8004692 <xTaskIncrementTick+0x82>
 8004690:	2300      	movs	r3, #0
 8004692:	2b00      	cmp	r3, #0
 8004694:	d004      	beq.n	80046a0 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004696:	4b36      	ldr	r3, [pc, #216]	; (8004770 <xTaskIncrementTick+0x160>)
 8004698:	f04f 32ff 	mov.w	r2, #4294967295
 800469c:	601a      	str	r2, [r3, #0]
					break;
 800469e:	e03e      	b.n	800471e <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80046a0:	4b30      	ldr	r3, [pc, #192]	; (8004764 <xTaskIncrementTick+0x154>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	68db      	ldr	r3, [r3, #12]
 80046a8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80046b0:	693a      	ldr	r2, [r7, #16]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d203      	bcs.n	80046c0 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80046b8:	4a2d      	ldr	r2, [pc, #180]	; (8004770 <xTaskIncrementTick+0x160>)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6013      	str	r3, [r2, #0]
						break;
 80046be:	e02e      	b.n	800471e <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	3304      	adds	r3, #4
 80046c4:	4618      	mov	r0, r3
 80046c6:	f7ff fb6d 	bl	8003da4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d004      	beq.n	80046dc <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80046d2:	68bb      	ldr	r3, [r7, #8]
 80046d4:	3318      	adds	r3, #24
 80046d6:	4618      	mov	r0, r3
 80046d8:	f7ff fb64 	bl	8003da4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80046dc:	68bb      	ldr	r3, [r7, #8]
 80046de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046e0:	2201      	movs	r2, #1
 80046e2:	409a      	lsls	r2, r3
 80046e4:	4b23      	ldr	r3, [pc, #140]	; (8004774 <xTaskIncrementTick+0x164>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	4a22      	ldr	r2, [pc, #136]	; (8004774 <xTaskIncrementTick+0x164>)
 80046ec:	6013      	str	r3, [r2, #0]
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046f2:	4613      	mov	r3, r2
 80046f4:	009b      	lsls	r3, r3, #2
 80046f6:	4413      	add	r3, r2
 80046f8:	009b      	lsls	r3, r3, #2
 80046fa:	4a1f      	ldr	r2, [pc, #124]	; (8004778 <xTaskIncrementTick+0x168>)
 80046fc:	441a      	add	r2, r3
 80046fe:	68bb      	ldr	r3, [r7, #8]
 8004700:	3304      	adds	r3, #4
 8004702:	4619      	mov	r1, r3
 8004704:	4610      	mov	r0, r2
 8004706:	f7ff faf2 	bl	8003cee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800470e:	4b1b      	ldr	r3, [pc, #108]	; (800477c <xTaskIncrementTick+0x16c>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004714:	429a      	cmp	r2, r3
 8004716:	d3b4      	bcc.n	8004682 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8004718:	2301      	movs	r3, #1
 800471a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800471c:	e7b1      	b.n	8004682 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800471e:	4b17      	ldr	r3, [pc, #92]	; (800477c <xTaskIncrementTick+0x16c>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004724:	4914      	ldr	r1, [pc, #80]	; (8004778 <xTaskIncrementTick+0x168>)
 8004726:	4613      	mov	r3, r2
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	4413      	add	r3, r2
 800472c:	009b      	lsls	r3, r3, #2
 800472e:	440b      	add	r3, r1
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	2b01      	cmp	r3, #1
 8004734:	d907      	bls.n	8004746 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8004736:	2301      	movs	r3, #1
 8004738:	617b      	str	r3, [r7, #20]
 800473a:	e004      	b.n	8004746 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800473c:	4b10      	ldr	r3, [pc, #64]	; (8004780 <xTaskIncrementTick+0x170>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	3301      	adds	r3, #1
 8004742:	4a0f      	ldr	r2, [pc, #60]	; (8004780 <xTaskIncrementTick+0x170>)
 8004744:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004746:	4b0f      	ldr	r3, [pc, #60]	; (8004784 <xTaskIncrementTick+0x174>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d001      	beq.n	8004752 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800474e:	2301      	movs	r3, #1
 8004750:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004752:	697b      	ldr	r3, [r7, #20]
}
 8004754:	4618      	mov	r0, r3
 8004756:	3718      	adds	r7, #24
 8004758:	46bd      	mov	sp, r7
 800475a:	bd80      	pop	{r7, pc}
 800475c:	2000042c 	.word	0x2000042c
 8004760:	20000408 	.word	0x20000408
 8004764:	200003bc 	.word	0x200003bc
 8004768:	200003c0 	.word	0x200003c0
 800476c:	2000041c 	.word	0x2000041c
 8004770:	20000424 	.word	0x20000424
 8004774:	2000040c 	.word	0x2000040c
 8004778:	20000308 	.word	0x20000308
 800477c:	20000304 	.word	0x20000304
 8004780:	20000414 	.word	0x20000414
 8004784:	20000418 	.word	0x20000418

08004788 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b086      	sub	sp, #24
 800478c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800478e:	4b32      	ldr	r3, [pc, #200]	; (8004858 <vTaskSwitchContext+0xd0>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d003      	beq.n	800479e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004796:	4b31      	ldr	r3, [pc, #196]	; (800485c <vTaskSwitchContext+0xd4>)
 8004798:	2201      	movs	r2, #1
 800479a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800479c:	e057      	b.n	800484e <vTaskSwitchContext+0xc6>
		xYieldPending = pdFALSE;
 800479e:	4b2f      	ldr	r3, [pc, #188]	; (800485c <vTaskSwitchContext+0xd4>)
 80047a0:	2200      	movs	r2, #0
 80047a2:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80047a4:	f7fb fce2 	bl	800016c <getRunTimeCounterValue>
 80047a8:	4602      	mov	r2, r0
 80047aa:	4b2d      	ldr	r3, [pc, #180]	; (8004860 <vTaskSwitchContext+0xd8>)
 80047ac:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 80047ae:	4b2c      	ldr	r3, [pc, #176]	; (8004860 <vTaskSwitchContext+0xd8>)
 80047b0:	681a      	ldr	r2, [r3, #0]
 80047b2:	4b2c      	ldr	r3, [pc, #176]	; (8004864 <vTaskSwitchContext+0xdc>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	429a      	cmp	r2, r3
 80047b8:	d909      	bls.n	80047ce <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 80047ba:	4b2b      	ldr	r3, [pc, #172]	; (8004868 <vTaskSwitchContext+0xe0>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80047c0:	4a27      	ldr	r2, [pc, #156]	; (8004860 <vTaskSwitchContext+0xd8>)
 80047c2:	6810      	ldr	r0, [r2, #0]
 80047c4:	4a27      	ldr	r2, [pc, #156]	; (8004864 <vTaskSwitchContext+0xdc>)
 80047c6:	6812      	ldr	r2, [r2, #0]
 80047c8:	1a82      	subs	r2, r0, r2
 80047ca:	440a      	add	r2, r1
 80047cc:	659a      	str	r2, [r3, #88]	; 0x58
				ulTaskSwitchedInTime = ulTotalRunTime;
 80047ce:	4b24      	ldr	r3, [pc, #144]	; (8004860 <vTaskSwitchContext+0xd8>)
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	4a24      	ldr	r2, [pc, #144]	; (8004864 <vTaskSwitchContext+0xdc>)
 80047d4:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80047d6:	4b25      	ldr	r3, [pc, #148]	; (800486c <vTaskSwitchContext+0xe4>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	fab3 f383 	clz	r3, r3
 80047e2:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80047e4:	7afb      	ldrb	r3, [r7, #11]
 80047e6:	f1c3 031f 	rsb	r3, r3, #31
 80047ea:	617b      	str	r3, [r7, #20]
 80047ec:	4920      	ldr	r1, [pc, #128]	; (8004870 <vTaskSwitchContext+0xe8>)
 80047ee:	697a      	ldr	r2, [r7, #20]
 80047f0:	4613      	mov	r3, r2
 80047f2:	009b      	lsls	r3, r3, #2
 80047f4:	4413      	add	r3, r2
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	440b      	add	r3, r1
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d109      	bne.n	8004814 <vTaskSwitchContext+0x8c>
	__asm volatile
 8004800:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004804:	f383 8811 	msr	BASEPRI, r3
 8004808:	f3bf 8f6f 	isb	sy
 800480c:	f3bf 8f4f 	dsb	sy
 8004810:	607b      	str	r3, [r7, #4]
 8004812:	e7fe      	b.n	8004812 <vTaskSwitchContext+0x8a>
 8004814:	697a      	ldr	r2, [r7, #20]
 8004816:	4613      	mov	r3, r2
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	4413      	add	r3, r2
 800481c:	009b      	lsls	r3, r3, #2
 800481e:	4a14      	ldr	r2, [pc, #80]	; (8004870 <vTaskSwitchContext+0xe8>)
 8004820:	4413      	add	r3, r2
 8004822:	613b      	str	r3, [r7, #16]
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	685a      	ldr	r2, [r3, #4]
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	605a      	str	r2, [r3, #4]
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	685a      	ldr	r2, [r3, #4]
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	3308      	adds	r3, #8
 8004836:	429a      	cmp	r2, r3
 8004838:	d104      	bne.n	8004844 <vTaskSwitchContext+0xbc>
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	685a      	ldr	r2, [r3, #4]
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	605a      	str	r2, [r3, #4]
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	68db      	ldr	r3, [r3, #12]
 800484a:	4a07      	ldr	r2, [pc, #28]	; (8004868 <vTaskSwitchContext+0xe0>)
 800484c:	6013      	str	r3, [r2, #0]
}
 800484e:	bf00      	nop
 8004850:	3718      	adds	r7, #24
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	2000042c 	.word	0x2000042c
 800485c:	20000418 	.word	0x20000418
 8004860:	20000434 	.word	0x20000434
 8004864:	20000430 	.word	0x20000430
 8004868:	20000304 	.word	0x20000304
 800486c:	2000040c 	.word	0x2000040c
 8004870:	20000308 	.word	0x20000308

08004874 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b082      	sub	sp, #8
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800487c:	f000 f852 	bl	8004924 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004880:	4b06      	ldr	r3, [pc, #24]	; (800489c <prvIdleTask+0x28>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	2b01      	cmp	r3, #1
 8004886:	d9f9      	bls.n	800487c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004888:	4b05      	ldr	r3, [pc, #20]	; (80048a0 <prvIdleTask+0x2c>)
 800488a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800488e:	601a      	str	r2, [r3, #0]
 8004890:	f3bf 8f4f 	dsb	sy
 8004894:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004898:	e7f0      	b.n	800487c <prvIdleTask+0x8>
 800489a:	bf00      	nop
 800489c:	20000308 	.word	0x20000308
 80048a0:	e000ed04 	.word	0xe000ed04

080048a4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b082      	sub	sp, #8
 80048a8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80048aa:	2300      	movs	r3, #0
 80048ac:	607b      	str	r3, [r7, #4]
 80048ae:	e00c      	b.n	80048ca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	4613      	mov	r3, r2
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	4413      	add	r3, r2
 80048b8:	009b      	lsls	r3, r3, #2
 80048ba:	4a12      	ldr	r2, [pc, #72]	; (8004904 <prvInitialiseTaskLists+0x60>)
 80048bc:	4413      	add	r3, r2
 80048be:	4618      	mov	r0, r3
 80048c0:	f7ff f9ea 	bl	8003c98 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	3301      	adds	r3, #1
 80048c8:	607b      	str	r3, [r7, #4]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	2b06      	cmp	r3, #6
 80048ce:	d9ef      	bls.n	80048b0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80048d0:	480d      	ldr	r0, [pc, #52]	; (8004908 <prvInitialiseTaskLists+0x64>)
 80048d2:	f7ff f9e1 	bl	8003c98 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80048d6:	480d      	ldr	r0, [pc, #52]	; (800490c <prvInitialiseTaskLists+0x68>)
 80048d8:	f7ff f9de 	bl	8003c98 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80048dc:	480c      	ldr	r0, [pc, #48]	; (8004910 <prvInitialiseTaskLists+0x6c>)
 80048de:	f7ff f9db 	bl	8003c98 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80048e2:	480c      	ldr	r0, [pc, #48]	; (8004914 <prvInitialiseTaskLists+0x70>)
 80048e4:	f7ff f9d8 	bl	8003c98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80048e8:	480b      	ldr	r0, [pc, #44]	; (8004918 <prvInitialiseTaskLists+0x74>)
 80048ea:	f7ff f9d5 	bl	8003c98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80048ee:	4b0b      	ldr	r3, [pc, #44]	; (800491c <prvInitialiseTaskLists+0x78>)
 80048f0:	4a05      	ldr	r2, [pc, #20]	; (8004908 <prvInitialiseTaskLists+0x64>)
 80048f2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80048f4:	4b0a      	ldr	r3, [pc, #40]	; (8004920 <prvInitialiseTaskLists+0x7c>)
 80048f6:	4a05      	ldr	r2, [pc, #20]	; (800490c <prvInitialiseTaskLists+0x68>)
 80048f8:	601a      	str	r2, [r3, #0]
}
 80048fa:	bf00      	nop
 80048fc:	3708      	adds	r7, #8
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	20000308 	.word	0x20000308
 8004908:	20000394 	.word	0x20000394
 800490c:	200003a8 	.word	0x200003a8
 8004910:	200003c4 	.word	0x200003c4
 8004914:	200003d8 	.word	0x200003d8
 8004918:	200003f0 	.word	0x200003f0
 800491c:	200003bc 	.word	0x200003bc
 8004920:	200003c0 	.word	0x200003c0

08004924 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b082      	sub	sp, #8
 8004928:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800492a:	e019      	b.n	8004960 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800492c:	f000 f9cc 	bl	8004cc8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004930:	4b0f      	ldr	r3, [pc, #60]	; (8004970 <prvCheckTasksWaitingTermination+0x4c>)
 8004932:	68db      	ldr	r3, [r3, #12]
 8004934:	68db      	ldr	r3, [r3, #12]
 8004936:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	3304      	adds	r3, #4
 800493c:	4618      	mov	r0, r3
 800493e:	f7ff fa31 	bl	8003da4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004942:	4b0c      	ldr	r3, [pc, #48]	; (8004974 <prvCheckTasksWaitingTermination+0x50>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	3b01      	subs	r3, #1
 8004948:	4a0a      	ldr	r2, [pc, #40]	; (8004974 <prvCheckTasksWaitingTermination+0x50>)
 800494a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800494c:	4b0a      	ldr	r3, [pc, #40]	; (8004978 <prvCheckTasksWaitingTermination+0x54>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	3b01      	subs	r3, #1
 8004952:	4a09      	ldr	r2, [pc, #36]	; (8004978 <prvCheckTasksWaitingTermination+0x54>)
 8004954:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004956:	f000 f9e5 	bl	8004d24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800495a:	6878      	ldr	r0, [r7, #4]
 800495c:	f000 f80e 	bl	800497c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004960:	4b05      	ldr	r3, [pc, #20]	; (8004978 <prvCheckTasksWaitingTermination+0x54>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d1e1      	bne.n	800492c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004968:	bf00      	nop
 800496a:	3708      	adds	r7, #8
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}
 8004970:	200003d8 	.word	0x200003d8
 8004974:	20000404 	.word	0x20000404
 8004978:	200003ec 	.word	0x200003ec

0800497c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800498a:	2b00      	cmp	r3, #0
 800498c:	d108      	bne.n	80049a0 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004992:	4618      	mov	r0, r3
 8004994:	f000 fb14 	bl	8004fc0 <vPortFree>
				vPortFree( pxTCB );
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f000 fb11 	bl	8004fc0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800499e:	e017      	b.n	80049d0 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d103      	bne.n	80049b2 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f000 fb08 	bl	8004fc0 <vPortFree>
	}
 80049b0:	e00e      	b.n	80049d0 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 80049b8:	2b02      	cmp	r3, #2
 80049ba:	d009      	beq.n	80049d0 <prvDeleteTCB+0x54>
 80049bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049c0:	f383 8811 	msr	BASEPRI, r3
 80049c4:	f3bf 8f6f 	isb	sy
 80049c8:	f3bf 8f4f 	dsb	sy
 80049cc:	60fb      	str	r3, [r7, #12]
 80049ce:	e7fe      	b.n	80049ce <prvDeleteTCB+0x52>
	}
 80049d0:	bf00      	nop
 80049d2:	3710      	adds	r7, #16
 80049d4:	46bd      	mov	sp, r7
 80049d6:	bd80      	pop	{r7, pc}

080049d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80049d8:	b480      	push	{r7}
 80049da:	b083      	sub	sp, #12
 80049dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80049de:	4b0e      	ldr	r3, [pc, #56]	; (8004a18 <prvResetNextTaskUnblockTime+0x40>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d101      	bne.n	80049ec <prvResetNextTaskUnblockTime+0x14>
 80049e8:	2301      	movs	r3, #1
 80049ea:	e000      	b.n	80049ee <prvResetNextTaskUnblockTime+0x16>
 80049ec:	2300      	movs	r3, #0
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d004      	beq.n	80049fc <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80049f2:	4b0a      	ldr	r3, [pc, #40]	; (8004a1c <prvResetNextTaskUnblockTime+0x44>)
 80049f4:	f04f 32ff 	mov.w	r2, #4294967295
 80049f8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80049fa:	e008      	b.n	8004a0e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80049fc:	4b06      	ldr	r3, [pc, #24]	; (8004a18 <prvResetNextTaskUnblockTime+0x40>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	68db      	ldr	r3, [r3, #12]
 8004a04:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	4a04      	ldr	r2, [pc, #16]	; (8004a1c <prvResetNextTaskUnblockTime+0x44>)
 8004a0c:	6013      	str	r3, [r2, #0]
}
 8004a0e:	bf00      	nop
 8004a10:	370c      	adds	r7, #12
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bc80      	pop	{r7}
 8004a16:	4770      	bx	lr
 8004a18:	200003bc 	.word	0x200003bc
 8004a1c:	20000424 	.word	0x20000424

08004a20 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b084      	sub	sp, #16
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004a2a:	4b29      	ldr	r3, [pc, #164]	; (8004ad0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004a30:	4b28      	ldr	r3, [pc, #160]	; (8004ad4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	3304      	adds	r3, #4
 8004a36:	4618      	mov	r0, r3
 8004a38:	f7ff f9b4 	bl	8003da4 <uxListRemove>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d10b      	bne.n	8004a5a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004a42:	4b24      	ldr	r3, [pc, #144]	; (8004ad4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a48:	2201      	movs	r2, #1
 8004a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4e:	43da      	mvns	r2, r3
 8004a50:	4b21      	ldr	r3, [pc, #132]	; (8004ad8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4013      	ands	r3, r2
 8004a56:	4a20      	ldr	r2, [pc, #128]	; (8004ad8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004a58:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a60:	d10a      	bne.n	8004a78 <prvAddCurrentTaskToDelayedList+0x58>
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d007      	beq.n	8004a78 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004a68:	4b1a      	ldr	r3, [pc, #104]	; (8004ad4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	3304      	adds	r3, #4
 8004a6e:	4619      	mov	r1, r3
 8004a70:	481a      	ldr	r0, [pc, #104]	; (8004adc <prvAddCurrentTaskToDelayedList+0xbc>)
 8004a72:	f7ff f93c 	bl	8003cee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004a76:	e026      	b.n	8004ac6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004a78:	68fa      	ldr	r2, [r7, #12]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	4413      	add	r3, r2
 8004a7e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004a80:	4b14      	ldr	r3, [pc, #80]	; (8004ad4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	68ba      	ldr	r2, [r7, #8]
 8004a86:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004a88:	68ba      	ldr	r2, [r7, #8]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d209      	bcs.n	8004aa4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004a90:	4b13      	ldr	r3, [pc, #76]	; (8004ae0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	4b0f      	ldr	r3, [pc, #60]	; (8004ad4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	3304      	adds	r3, #4
 8004a9a:	4619      	mov	r1, r3
 8004a9c:	4610      	mov	r0, r2
 8004a9e:	f7ff f949 	bl	8003d34 <vListInsert>
}
 8004aa2:	e010      	b.n	8004ac6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004aa4:	4b0f      	ldr	r3, [pc, #60]	; (8004ae4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	4b0a      	ldr	r3, [pc, #40]	; (8004ad4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	3304      	adds	r3, #4
 8004aae:	4619      	mov	r1, r3
 8004ab0:	4610      	mov	r0, r2
 8004ab2:	f7ff f93f 	bl	8003d34 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004ab6:	4b0c      	ldr	r3, [pc, #48]	; (8004ae8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68ba      	ldr	r2, [r7, #8]
 8004abc:	429a      	cmp	r2, r3
 8004abe:	d202      	bcs.n	8004ac6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004ac0:	4a09      	ldr	r2, [pc, #36]	; (8004ae8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	6013      	str	r3, [r2, #0]
}
 8004ac6:	bf00      	nop
 8004ac8:	3710      	adds	r7, #16
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}
 8004ace:	bf00      	nop
 8004ad0:	20000408 	.word	0x20000408
 8004ad4:	20000304 	.word	0x20000304
 8004ad8:	2000040c 	.word	0x2000040c
 8004adc:	200003f0 	.word	0x200003f0
 8004ae0:	200003c0 	.word	0x200003c0
 8004ae4:	200003bc 	.word	0x200003bc
 8004ae8:	20000424 	.word	0x20000424

08004aec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004aec:	b480      	push	{r7}
 8004aee:	b085      	sub	sp, #20
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	3b04      	subs	r3, #4
 8004afc:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004b04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	3b04      	subs	r3, #4
 8004b0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	f023 0201 	bic.w	r2, r3, #1
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	3b04      	subs	r3, #4
 8004b1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004b1c:	4a08      	ldr	r2, [pc, #32]	; (8004b40 <pxPortInitialiseStack+0x54>)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	3b14      	subs	r3, #20
 8004b26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004b28:	687a      	ldr	r2, [r7, #4]
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	3b20      	subs	r3, #32
 8004b32:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004b34:	68fb      	ldr	r3, [r7, #12]
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3714      	adds	r7, #20
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bc80      	pop	{r7}
 8004b3e:	4770      	bx	lr
 8004b40:	08004b45 	.word	0x08004b45

08004b44 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004b44:	b480      	push	{r7}
 8004b46:	b085      	sub	sp, #20
 8004b48:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004b4e:	4b10      	ldr	r3, [pc, #64]	; (8004b90 <prvTaskExitError+0x4c>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b56:	d009      	beq.n	8004b6c <prvTaskExitError+0x28>
 8004b58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b5c:	f383 8811 	msr	BASEPRI, r3
 8004b60:	f3bf 8f6f 	isb	sy
 8004b64:	f3bf 8f4f 	dsb	sy
 8004b68:	60fb      	str	r3, [r7, #12]
 8004b6a:	e7fe      	b.n	8004b6a <prvTaskExitError+0x26>
 8004b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b70:	f383 8811 	msr	BASEPRI, r3
 8004b74:	f3bf 8f6f 	isb	sy
 8004b78:	f3bf 8f4f 	dsb	sy
 8004b7c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004b7e:	bf00      	nop
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d0fc      	beq.n	8004b80 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004b86:	bf00      	nop
 8004b88:	3714      	adds	r7, #20
 8004b8a:	46bd      	mov	sp, r7
 8004b8c:	bc80      	pop	{r7}
 8004b8e:	4770      	bx	lr
 8004b90:	20000010 	.word	0x20000010
	...

08004ba0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004ba0:	4b07      	ldr	r3, [pc, #28]	; (8004bc0 <pxCurrentTCBConst2>)
 8004ba2:	6819      	ldr	r1, [r3, #0]
 8004ba4:	6808      	ldr	r0, [r1, #0]
 8004ba6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004baa:	f380 8809 	msr	PSP, r0
 8004bae:	f3bf 8f6f 	isb	sy
 8004bb2:	f04f 0000 	mov.w	r0, #0
 8004bb6:	f380 8811 	msr	BASEPRI, r0
 8004bba:	f04e 0e0d 	orr.w	lr, lr, #13
 8004bbe:	4770      	bx	lr

08004bc0 <pxCurrentTCBConst2>:
 8004bc0:	20000304 	.word	0x20000304
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004bc4:	bf00      	nop
 8004bc6:	bf00      	nop

08004bc8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004bc8:	4806      	ldr	r0, [pc, #24]	; (8004be4 <prvPortStartFirstTask+0x1c>)
 8004bca:	6800      	ldr	r0, [r0, #0]
 8004bcc:	6800      	ldr	r0, [r0, #0]
 8004bce:	f380 8808 	msr	MSP, r0
 8004bd2:	b662      	cpsie	i
 8004bd4:	b661      	cpsie	f
 8004bd6:	f3bf 8f4f 	dsb	sy
 8004bda:	f3bf 8f6f 	isb	sy
 8004bde:	df00      	svc	0
 8004be0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004be2:	bf00      	nop
 8004be4:	e000ed08 	.word	0xe000ed08

08004be8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004bee:	4b31      	ldr	r3, [pc, #196]	; (8004cb4 <xPortStartScheduler+0xcc>)
 8004bf0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	781b      	ldrb	r3, [r3, #0]
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	22ff      	movs	r2, #255	; 0xff
 8004bfe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004c08:	78fb      	ldrb	r3, [r7, #3]
 8004c0a:	b2db      	uxtb	r3, r3
 8004c0c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004c10:	b2da      	uxtb	r2, r3
 8004c12:	4b29      	ldr	r3, [pc, #164]	; (8004cb8 <xPortStartScheduler+0xd0>)
 8004c14:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004c16:	4b29      	ldr	r3, [pc, #164]	; (8004cbc <xPortStartScheduler+0xd4>)
 8004c18:	2207      	movs	r2, #7
 8004c1a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c1c:	e009      	b.n	8004c32 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8004c1e:	4b27      	ldr	r3, [pc, #156]	; (8004cbc <xPortStartScheduler+0xd4>)
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	3b01      	subs	r3, #1
 8004c24:	4a25      	ldr	r2, [pc, #148]	; (8004cbc <xPortStartScheduler+0xd4>)
 8004c26:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004c28:	78fb      	ldrb	r3, [r7, #3]
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	005b      	lsls	r3, r3, #1
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c32:	78fb      	ldrb	r3, [r7, #3]
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c3a:	2b80      	cmp	r3, #128	; 0x80
 8004c3c:	d0ef      	beq.n	8004c1e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004c3e:	4b1f      	ldr	r3, [pc, #124]	; (8004cbc <xPortStartScheduler+0xd4>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f1c3 0307 	rsb	r3, r3, #7
 8004c46:	2b04      	cmp	r3, #4
 8004c48:	d009      	beq.n	8004c5e <xPortStartScheduler+0x76>
 8004c4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c4e:	f383 8811 	msr	BASEPRI, r3
 8004c52:	f3bf 8f6f 	isb	sy
 8004c56:	f3bf 8f4f 	dsb	sy
 8004c5a:	60bb      	str	r3, [r7, #8]
 8004c5c:	e7fe      	b.n	8004c5c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004c5e:	4b17      	ldr	r3, [pc, #92]	; (8004cbc <xPortStartScheduler+0xd4>)
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	021b      	lsls	r3, r3, #8
 8004c64:	4a15      	ldr	r2, [pc, #84]	; (8004cbc <xPortStartScheduler+0xd4>)
 8004c66:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004c68:	4b14      	ldr	r3, [pc, #80]	; (8004cbc <xPortStartScheduler+0xd4>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004c70:	4a12      	ldr	r2, [pc, #72]	; (8004cbc <xPortStartScheduler+0xd4>)
 8004c72:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	b2da      	uxtb	r2, r3
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004c7c:	4b10      	ldr	r3, [pc, #64]	; (8004cc0 <xPortStartScheduler+0xd8>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	4a0f      	ldr	r2, [pc, #60]	; (8004cc0 <xPortStartScheduler+0xd8>)
 8004c82:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004c86:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004c88:	4b0d      	ldr	r3, [pc, #52]	; (8004cc0 <xPortStartScheduler+0xd8>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a0c      	ldr	r2, [pc, #48]	; (8004cc0 <xPortStartScheduler+0xd8>)
 8004c8e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004c92:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004c94:	f000 f8b0 	bl	8004df8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004c98:	4b0a      	ldr	r3, [pc, #40]	; (8004cc4 <xPortStartScheduler+0xdc>)
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004c9e:	f7ff ff93 	bl	8004bc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004ca2:	f7ff fd71 	bl	8004788 <vTaskSwitchContext>
	prvTaskExitError();
 8004ca6:	f7ff ff4d 	bl	8004b44 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004caa:	2300      	movs	r3, #0
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3710      	adds	r7, #16
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}
 8004cb4:	e000e400 	.word	0xe000e400
 8004cb8:	20000438 	.word	0x20000438
 8004cbc:	2000043c 	.word	0x2000043c
 8004cc0:	e000ed20 	.word	0xe000ed20
 8004cc4:	20000010 	.word	0x20000010

08004cc8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b083      	sub	sp, #12
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cd2:	f383 8811 	msr	BASEPRI, r3
 8004cd6:	f3bf 8f6f 	isb	sy
 8004cda:	f3bf 8f4f 	dsb	sy
 8004cde:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004ce0:	4b0e      	ldr	r3, [pc, #56]	; (8004d1c <vPortEnterCritical+0x54>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	3301      	adds	r3, #1
 8004ce6:	4a0d      	ldr	r2, [pc, #52]	; (8004d1c <vPortEnterCritical+0x54>)
 8004ce8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004cea:	4b0c      	ldr	r3, [pc, #48]	; (8004d1c <vPortEnterCritical+0x54>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d10e      	bne.n	8004d10 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004cf2:	4b0b      	ldr	r3, [pc, #44]	; (8004d20 <vPortEnterCritical+0x58>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d009      	beq.n	8004d10 <vPortEnterCritical+0x48>
 8004cfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d00:	f383 8811 	msr	BASEPRI, r3
 8004d04:	f3bf 8f6f 	isb	sy
 8004d08:	f3bf 8f4f 	dsb	sy
 8004d0c:	603b      	str	r3, [r7, #0]
 8004d0e:	e7fe      	b.n	8004d0e <vPortEnterCritical+0x46>
	}
}
 8004d10:	bf00      	nop
 8004d12:	370c      	adds	r7, #12
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bc80      	pop	{r7}
 8004d18:	4770      	bx	lr
 8004d1a:	bf00      	nop
 8004d1c:	20000010 	.word	0x20000010
 8004d20:	e000ed04 	.word	0xe000ed04

08004d24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004d2a:	4b10      	ldr	r3, [pc, #64]	; (8004d6c <vPortExitCritical+0x48>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d109      	bne.n	8004d46 <vPortExitCritical+0x22>
 8004d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d36:	f383 8811 	msr	BASEPRI, r3
 8004d3a:	f3bf 8f6f 	isb	sy
 8004d3e:	f3bf 8f4f 	dsb	sy
 8004d42:	607b      	str	r3, [r7, #4]
 8004d44:	e7fe      	b.n	8004d44 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8004d46:	4b09      	ldr	r3, [pc, #36]	; (8004d6c <vPortExitCritical+0x48>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	3b01      	subs	r3, #1
 8004d4c:	4a07      	ldr	r2, [pc, #28]	; (8004d6c <vPortExitCritical+0x48>)
 8004d4e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004d50:	4b06      	ldr	r3, [pc, #24]	; (8004d6c <vPortExitCritical+0x48>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d104      	bne.n	8004d62 <vPortExitCritical+0x3e>
 8004d58:	2300      	movs	r3, #0
 8004d5a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8004d62:	bf00      	nop
 8004d64:	370c      	adds	r7, #12
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bc80      	pop	{r7}
 8004d6a:	4770      	bx	lr
 8004d6c:	20000010 	.word	0x20000010

08004d70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004d70:	f3ef 8009 	mrs	r0, PSP
 8004d74:	f3bf 8f6f 	isb	sy
 8004d78:	4b0d      	ldr	r3, [pc, #52]	; (8004db0 <pxCurrentTCBConst>)
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004d80:	6010      	str	r0, [r2, #0]
 8004d82:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004d86:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004d8a:	f380 8811 	msr	BASEPRI, r0
 8004d8e:	f7ff fcfb 	bl	8004788 <vTaskSwitchContext>
 8004d92:	f04f 0000 	mov.w	r0, #0
 8004d96:	f380 8811 	msr	BASEPRI, r0
 8004d9a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004d9e:	6819      	ldr	r1, [r3, #0]
 8004da0:	6808      	ldr	r0, [r1, #0]
 8004da2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004da6:	f380 8809 	msr	PSP, r0
 8004daa:	f3bf 8f6f 	isb	sy
 8004dae:	4770      	bx	lr

08004db0 <pxCurrentTCBConst>:
 8004db0:	20000304 	.word	0x20000304
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004db4:	bf00      	nop
 8004db6:	bf00      	nop

08004db8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b082      	sub	sp, #8
 8004dbc:	af00      	add	r7, sp, #0
	__asm volatile
 8004dbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dc2:	f383 8811 	msr	BASEPRI, r3
 8004dc6:	f3bf 8f6f 	isb	sy
 8004dca:	f3bf 8f4f 	dsb	sy
 8004dce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004dd0:	f7ff fc1e 	bl	8004610 <xTaskIncrementTick>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d003      	beq.n	8004de2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004dda:	4b06      	ldr	r3, [pc, #24]	; (8004df4 <SysTick_Handler+0x3c>)
 8004ddc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004de0:	601a      	str	r2, [r3, #0]
 8004de2:	2300      	movs	r3, #0
 8004de4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8004dec:	bf00      	nop
 8004dee:	3708      	adds	r7, #8
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}
 8004df4:	e000ed04 	.word	0xe000ed04

08004df8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004df8:	b480      	push	{r7}
 8004dfa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004dfc:	4b0a      	ldr	r3, [pc, #40]	; (8004e28 <vPortSetupTimerInterrupt+0x30>)
 8004dfe:	2200      	movs	r2, #0
 8004e00:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004e02:	4b0a      	ldr	r3, [pc, #40]	; (8004e2c <vPortSetupTimerInterrupt+0x34>)
 8004e04:	2200      	movs	r2, #0
 8004e06:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004e08:	4b09      	ldr	r3, [pc, #36]	; (8004e30 <vPortSetupTimerInterrupt+0x38>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a09      	ldr	r2, [pc, #36]	; (8004e34 <vPortSetupTimerInterrupt+0x3c>)
 8004e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e12:	099b      	lsrs	r3, r3, #6
 8004e14:	4a08      	ldr	r2, [pc, #32]	; (8004e38 <vPortSetupTimerInterrupt+0x40>)
 8004e16:	3b01      	subs	r3, #1
 8004e18:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004e1a:	4b03      	ldr	r3, [pc, #12]	; (8004e28 <vPortSetupTimerInterrupt+0x30>)
 8004e1c:	2207      	movs	r2, #7
 8004e1e:	601a      	str	r2, [r3, #0]
}
 8004e20:	bf00      	nop
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bc80      	pop	{r7}
 8004e26:	4770      	bx	lr
 8004e28:	e000e010 	.word	0xe000e010
 8004e2c:	e000e018 	.word	0xe000e018
 8004e30:	20000004 	.word	0x20000004
 8004e34:	10624dd3 	.word	0x10624dd3
 8004e38:	e000e014 	.word	0xe000e014

08004e3c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b08a      	sub	sp, #40	; 0x28
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004e44:	2300      	movs	r3, #0
 8004e46:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004e48:	f7ff fb2a 	bl	80044a0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004e4c:	4b57      	ldr	r3, [pc, #348]	; (8004fac <pvPortMalloc+0x170>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d101      	bne.n	8004e58 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004e54:	f000 f90c 	bl	8005070 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004e58:	4b55      	ldr	r3, [pc, #340]	; (8004fb0 <pvPortMalloc+0x174>)
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	4013      	ands	r3, r2
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	f040 808c 	bne.w	8004f7e <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d01c      	beq.n	8004ea6 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8004e6c:	2208      	movs	r2, #8
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	4413      	add	r3, r2
 8004e72:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f003 0307 	and.w	r3, r3, #7
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d013      	beq.n	8004ea6 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	f023 0307 	bic.w	r3, r3, #7
 8004e84:	3308      	adds	r3, #8
 8004e86:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f003 0307 	and.w	r3, r3, #7
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d009      	beq.n	8004ea6 <pvPortMalloc+0x6a>
	__asm volatile
 8004e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e96:	f383 8811 	msr	BASEPRI, r3
 8004e9a:	f3bf 8f6f 	isb	sy
 8004e9e:	f3bf 8f4f 	dsb	sy
 8004ea2:	617b      	str	r3, [r7, #20]
 8004ea4:	e7fe      	b.n	8004ea4 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d068      	beq.n	8004f7e <pvPortMalloc+0x142>
 8004eac:	4b41      	ldr	r3, [pc, #260]	; (8004fb4 <pvPortMalloc+0x178>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	687a      	ldr	r2, [r7, #4]
 8004eb2:	429a      	cmp	r2, r3
 8004eb4:	d863      	bhi.n	8004f7e <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004eb6:	4b40      	ldr	r3, [pc, #256]	; (8004fb8 <pvPortMalloc+0x17c>)
 8004eb8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004eba:	4b3f      	ldr	r3, [pc, #252]	; (8004fb8 <pvPortMalloc+0x17c>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ec0:	e004      	b.n	8004ecc <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8004ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d903      	bls.n	8004ede <pvPortMalloc+0xa2>
 8004ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d1f1      	bne.n	8004ec2 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004ede:	4b33      	ldr	r3, [pc, #204]	; (8004fac <pvPortMalloc+0x170>)
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ee4:	429a      	cmp	r2, r3
 8004ee6:	d04a      	beq.n	8004f7e <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004ee8:	6a3b      	ldr	r3, [r7, #32]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	2208      	movs	r2, #8
 8004eee:	4413      	add	r3, r2
 8004ef0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	6a3b      	ldr	r3, [r7, #32]
 8004ef8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004efc:	685a      	ldr	r2, [r3, #4]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	1ad2      	subs	r2, r2, r3
 8004f02:	2308      	movs	r3, #8
 8004f04:	005b      	lsls	r3, r3, #1
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d91e      	bls.n	8004f48 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004f0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4413      	add	r3, r2
 8004f10:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f12:	69bb      	ldr	r3, [r7, #24]
 8004f14:	f003 0307 	and.w	r3, r3, #7
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d009      	beq.n	8004f30 <pvPortMalloc+0xf4>
 8004f1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f20:	f383 8811 	msr	BASEPRI, r3
 8004f24:	f3bf 8f6f 	isb	sy
 8004f28:	f3bf 8f4f 	dsb	sy
 8004f2c:	613b      	str	r3, [r7, #16]
 8004f2e:	e7fe      	b.n	8004f2e <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f32:	685a      	ldr	r2, [r3, #4]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	1ad2      	subs	r2, r2, r3
 8004f38:	69bb      	ldr	r3, [r7, #24]
 8004f3a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004f42:	69b8      	ldr	r0, [r7, #24]
 8004f44:	f000 f8f6 	bl	8005134 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004f48:	4b1a      	ldr	r3, [pc, #104]	; (8004fb4 <pvPortMalloc+0x178>)
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	1ad3      	subs	r3, r2, r3
 8004f52:	4a18      	ldr	r2, [pc, #96]	; (8004fb4 <pvPortMalloc+0x178>)
 8004f54:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004f56:	4b17      	ldr	r3, [pc, #92]	; (8004fb4 <pvPortMalloc+0x178>)
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	4b18      	ldr	r3, [pc, #96]	; (8004fbc <pvPortMalloc+0x180>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	d203      	bcs.n	8004f6a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004f62:	4b14      	ldr	r3, [pc, #80]	; (8004fb4 <pvPortMalloc+0x178>)
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a15      	ldr	r2, [pc, #84]	; (8004fbc <pvPortMalloc+0x180>)
 8004f68:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6c:	685a      	ldr	r2, [r3, #4]
 8004f6e:	4b10      	ldr	r3, [pc, #64]	; (8004fb0 <pvPortMalloc+0x174>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	431a      	orrs	r2, r3
 8004f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f76:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004f78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004f7e:	f7ff fa9d 	bl	80044bc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	f003 0307 	and.w	r3, r3, #7
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d009      	beq.n	8004fa0 <pvPortMalloc+0x164>
 8004f8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f90:	f383 8811 	msr	BASEPRI, r3
 8004f94:	f3bf 8f6f 	isb	sy
 8004f98:	f3bf 8f4f 	dsb	sy
 8004f9c:	60fb      	str	r3, [r7, #12]
 8004f9e:	e7fe      	b.n	8004f9e <pvPortMalloc+0x162>
	return pvReturn;
 8004fa0:	69fb      	ldr	r3, [r7, #28]
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	3728      	adds	r7, #40	; 0x28
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bd80      	pop	{r7, pc}
 8004faa:	bf00      	nop
 8004fac:	20003ee0 	.word	0x20003ee0
 8004fb0:	20003eec 	.word	0x20003eec
 8004fb4:	20003ee4 	.word	0x20003ee4
 8004fb8:	20003ed8 	.word	0x20003ed8
 8004fbc:	20003ee8 	.word	0x20003ee8

08004fc0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b086      	sub	sp, #24
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d046      	beq.n	8005060 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004fd2:	2308      	movs	r3, #8
 8004fd4:	425b      	negs	r3, r3
 8004fd6:	697a      	ldr	r2, [r7, #20]
 8004fd8:	4413      	add	r3, r2
 8004fda:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	685a      	ldr	r2, [r3, #4]
 8004fe4:	4b20      	ldr	r3, [pc, #128]	; (8005068 <vPortFree+0xa8>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4013      	ands	r3, r2
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d109      	bne.n	8005002 <vPortFree+0x42>
 8004fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ff2:	f383 8811 	msr	BASEPRI, r3
 8004ff6:	f3bf 8f6f 	isb	sy
 8004ffa:	f3bf 8f4f 	dsb	sy
 8004ffe:	60fb      	str	r3, [r7, #12]
 8005000:	e7fe      	b.n	8005000 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005002:	693b      	ldr	r3, [r7, #16]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d009      	beq.n	800501e <vPortFree+0x5e>
 800500a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800500e:	f383 8811 	msr	BASEPRI, r3
 8005012:	f3bf 8f6f 	isb	sy
 8005016:	f3bf 8f4f 	dsb	sy
 800501a:	60bb      	str	r3, [r7, #8]
 800501c:	e7fe      	b.n	800501c <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	685a      	ldr	r2, [r3, #4]
 8005022:	4b11      	ldr	r3, [pc, #68]	; (8005068 <vPortFree+0xa8>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4013      	ands	r3, r2
 8005028:	2b00      	cmp	r3, #0
 800502a:	d019      	beq.n	8005060 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d115      	bne.n	8005060 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	685a      	ldr	r2, [r3, #4]
 8005038:	4b0b      	ldr	r3, [pc, #44]	; (8005068 <vPortFree+0xa8>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	43db      	mvns	r3, r3
 800503e:	401a      	ands	r2, r3
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005044:	f7ff fa2c 	bl	80044a0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005048:	693b      	ldr	r3, [r7, #16]
 800504a:	685a      	ldr	r2, [r3, #4]
 800504c:	4b07      	ldr	r3, [pc, #28]	; (800506c <vPortFree+0xac>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4413      	add	r3, r2
 8005052:	4a06      	ldr	r2, [pc, #24]	; (800506c <vPortFree+0xac>)
 8005054:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005056:	6938      	ldr	r0, [r7, #16]
 8005058:	f000 f86c 	bl	8005134 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800505c:	f7ff fa2e 	bl	80044bc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005060:	bf00      	nop
 8005062:	3718      	adds	r7, #24
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}
 8005068:	20003eec 	.word	0x20003eec
 800506c:	20003ee4 	.word	0x20003ee4

08005070 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005070:	b480      	push	{r7}
 8005072:	b085      	sub	sp, #20
 8005074:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005076:	f643 2398 	movw	r3, #15000	; 0x3a98
 800507a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800507c:	4b27      	ldr	r3, [pc, #156]	; (800511c <prvHeapInit+0xac>)
 800507e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	f003 0307 	and.w	r3, r3, #7
 8005086:	2b00      	cmp	r3, #0
 8005088:	d00c      	beq.n	80050a4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	3307      	adds	r3, #7
 800508e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f023 0307 	bic.w	r3, r3, #7
 8005096:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005098:	68ba      	ldr	r2, [r7, #8]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	4a1f      	ldr	r2, [pc, #124]	; (800511c <prvHeapInit+0xac>)
 80050a0:	4413      	add	r3, r2
 80050a2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80050a8:	4a1d      	ldr	r2, [pc, #116]	; (8005120 <prvHeapInit+0xb0>)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80050ae:	4b1c      	ldr	r3, [pc, #112]	; (8005120 <prvHeapInit+0xb0>)
 80050b0:	2200      	movs	r2, #0
 80050b2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	68ba      	ldr	r2, [r7, #8]
 80050b8:	4413      	add	r3, r2
 80050ba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80050bc:	2208      	movs	r2, #8
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	1a9b      	subs	r3, r3, r2
 80050c2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f023 0307 	bic.w	r3, r3, #7
 80050ca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	4a15      	ldr	r2, [pc, #84]	; (8005124 <prvHeapInit+0xb4>)
 80050d0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80050d2:	4b14      	ldr	r3, [pc, #80]	; (8005124 <prvHeapInit+0xb4>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	2200      	movs	r2, #0
 80050d8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80050da:	4b12      	ldr	r3, [pc, #72]	; (8005124 <prvHeapInit+0xb4>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	2200      	movs	r2, #0
 80050e0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	68fa      	ldr	r2, [r7, #12]
 80050ea:	1ad2      	subs	r2, r2, r3
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80050f0:	4b0c      	ldr	r3, [pc, #48]	; (8005124 <prvHeapInit+0xb4>)
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	4a0a      	ldr	r2, [pc, #40]	; (8005128 <prvHeapInit+0xb8>)
 80050fe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	4a09      	ldr	r2, [pc, #36]	; (800512c <prvHeapInit+0xbc>)
 8005106:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005108:	4b09      	ldr	r3, [pc, #36]	; (8005130 <prvHeapInit+0xc0>)
 800510a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800510e:	601a      	str	r2, [r3, #0]
}
 8005110:	bf00      	nop
 8005112:	3714      	adds	r7, #20
 8005114:	46bd      	mov	sp, r7
 8005116:	bc80      	pop	{r7}
 8005118:	4770      	bx	lr
 800511a:	bf00      	nop
 800511c:	20000440 	.word	0x20000440
 8005120:	20003ed8 	.word	0x20003ed8
 8005124:	20003ee0 	.word	0x20003ee0
 8005128:	20003ee8 	.word	0x20003ee8
 800512c:	20003ee4 	.word	0x20003ee4
 8005130:	20003eec 	.word	0x20003eec

08005134 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005134:	b480      	push	{r7}
 8005136:	b085      	sub	sp, #20
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800513c:	4b27      	ldr	r3, [pc, #156]	; (80051dc <prvInsertBlockIntoFreeList+0xa8>)
 800513e:	60fb      	str	r3, [r7, #12]
 8005140:	e002      	b.n	8005148 <prvInsertBlockIntoFreeList+0x14>
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	60fb      	str	r3, [r7, #12]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	687a      	ldr	r2, [r7, #4]
 800514e:	429a      	cmp	r2, r3
 8005150:	d8f7      	bhi.n	8005142 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	68ba      	ldr	r2, [r7, #8]
 800515c:	4413      	add	r3, r2
 800515e:	687a      	ldr	r2, [r7, #4]
 8005160:	429a      	cmp	r2, r3
 8005162:	d108      	bne.n	8005176 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	685a      	ldr	r2, [r3, #4]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	441a      	add	r2, r3
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	68ba      	ldr	r2, [r7, #8]
 8005180:	441a      	add	r2, r3
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	429a      	cmp	r2, r3
 8005188:	d118      	bne.n	80051bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681a      	ldr	r2, [r3, #0]
 800518e:	4b14      	ldr	r3, [pc, #80]	; (80051e0 <prvInsertBlockIntoFreeList+0xac>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	429a      	cmp	r2, r3
 8005194:	d00d      	beq.n	80051b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	685a      	ldr	r2, [r3, #4]
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	441a      	add	r2, r3
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	601a      	str	r2, [r3, #0]
 80051b0:	e008      	b.n	80051c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80051b2:	4b0b      	ldr	r3, [pc, #44]	; (80051e0 <prvInsertBlockIntoFreeList+0xac>)
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	601a      	str	r2, [r3, #0]
 80051ba:	e003      	b.n	80051c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681a      	ldr	r2, [r3, #0]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80051c4:	68fa      	ldr	r2, [r7, #12]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d002      	beq.n	80051d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	687a      	ldr	r2, [r7, #4]
 80051d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80051d2:	bf00      	nop
 80051d4:	3714      	adds	r7, #20
 80051d6:	46bd      	mov	sp, r7
 80051d8:	bc80      	pop	{r7}
 80051da:	4770      	bx	lr
 80051dc:	20003ed8 	.word	0x20003ed8
 80051e0:	20003ee0 	.word	0x20003ee0

080051e4 <__errno>:
 80051e4:	4b01      	ldr	r3, [pc, #4]	; (80051ec <__errno+0x8>)
 80051e6:	6818      	ldr	r0, [r3, #0]
 80051e8:	4770      	bx	lr
 80051ea:	bf00      	nop
 80051ec:	20000014 	.word	0x20000014

080051f0 <__libc_init_array>:
 80051f0:	b570      	push	{r4, r5, r6, lr}
 80051f2:	2500      	movs	r5, #0
 80051f4:	4e0c      	ldr	r6, [pc, #48]	; (8005228 <__libc_init_array+0x38>)
 80051f6:	4c0d      	ldr	r4, [pc, #52]	; (800522c <__libc_init_array+0x3c>)
 80051f8:	1ba4      	subs	r4, r4, r6
 80051fa:	10a4      	asrs	r4, r4, #2
 80051fc:	42a5      	cmp	r5, r4
 80051fe:	d109      	bne.n	8005214 <__libc_init_array+0x24>
 8005200:	f000 fc4a 	bl	8005a98 <_init>
 8005204:	2500      	movs	r5, #0
 8005206:	4e0a      	ldr	r6, [pc, #40]	; (8005230 <__libc_init_array+0x40>)
 8005208:	4c0a      	ldr	r4, [pc, #40]	; (8005234 <__libc_init_array+0x44>)
 800520a:	1ba4      	subs	r4, r4, r6
 800520c:	10a4      	asrs	r4, r4, #2
 800520e:	42a5      	cmp	r5, r4
 8005210:	d105      	bne.n	800521e <__libc_init_array+0x2e>
 8005212:	bd70      	pop	{r4, r5, r6, pc}
 8005214:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005218:	4798      	blx	r3
 800521a:	3501      	adds	r5, #1
 800521c:	e7ee      	b.n	80051fc <__libc_init_array+0xc>
 800521e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005222:	4798      	blx	r3
 8005224:	3501      	adds	r5, #1
 8005226:	e7f2      	b.n	800520e <__libc_init_array+0x1e>
 8005228:	08005bac 	.word	0x08005bac
 800522c:	08005bac 	.word	0x08005bac
 8005230:	08005bac 	.word	0x08005bac
 8005234:	08005bb0 	.word	0x08005bb0

08005238 <memcpy>:
 8005238:	b510      	push	{r4, lr}
 800523a:	1e43      	subs	r3, r0, #1
 800523c:	440a      	add	r2, r1
 800523e:	4291      	cmp	r1, r2
 8005240:	d100      	bne.n	8005244 <memcpy+0xc>
 8005242:	bd10      	pop	{r4, pc}
 8005244:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005248:	f803 4f01 	strb.w	r4, [r3, #1]!
 800524c:	e7f7      	b.n	800523e <memcpy+0x6>

0800524e <memset>:
 800524e:	4603      	mov	r3, r0
 8005250:	4402      	add	r2, r0
 8005252:	4293      	cmp	r3, r2
 8005254:	d100      	bne.n	8005258 <memset+0xa>
 8005256:	4770      	bx	lr
 8005258:	f803 1b01 	strb.w	r1, [r3], #1
 800525c:	e7f9      	b.n	8005252 <memset+0x4>
	...

08005260 <sniprintf>:
 8005260:	b40c      	push	{r2, r3}
 8005262:	b530      	push	{r4, r5, lr}
 8005264:	4b17      	ldr	r3, [pc, #92]	; (80052c4 <sniprintf+0x64>)
 8005266:	1e0c      	subs	r4, r1, #0
 8005268:	b09d      	sub	sp, #116	; 0x74
 800526a:	681d      	ldr	r5, [r3, #0]
 800526c:	da08      	bge.n	8005280 <sniprintf+0x20>
 800526e:	238b      	movs	r3, #139	; 0x8b
 8005270:	f04f 30ff 	mov.w	r0, #4294967295
 8005274:	602b      	str	r3, [r5, #0]
 8005276:	b01d      	add	sp, #116	; 0x74
 8005278:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800527c:	b002      	add	sp, #8
 800527e:	4770      	bx	lr
 8005280:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005284:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005288:	bf0c      	ite	eq
 800528a:	4623      	moveq	r3, r4
 800528c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005290:	9304      	str	r3, [sp, #16]
 8005292:	9307      	str	r3, [sp, #28]
 8005294:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005298:	9002      	str	r0, [sp, #8]
 800529a:	9006      	str	r0, [sp, #24]
 800529c:	f8ad 3016 	strh.w	r3, [sp, #22]
 80052a0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80052a2:	ab21      	add	r3, sp, #132	; 0x84
 80052a4:	a902      	add	r1, sp, #8
 80052a6:	4628      	mov	r0, r5
 80052a8:	9301      	str	r3, [sp, #4]
 80052aa:	f000 f867 	bl	800537c <_svfiprintf_r>
 80052ae:	1c43      	adds	r3, r0, #1
 80052b0:	bfbc      	itt	lt
 80052b2:	238b      	movlt	r3, #139	; 0x8b
 80052b4:	602b      	strlt	r3, [r5, #0]
 80052b6:	2c00      	cmp	r4, #0
 80052b8:	d0dd      	beq.n	8005276 <sniprintf+0x16>
 80052ba:	2200      	movs	r2, #0
 80052bc:	9b02      	ldr	r3, [sp, #8]
 80052be:	701a      	strb	r2, [r3, #0]
 80052c0:	e7d9      	b.n	8005276 <sniprintf+0x16>
 80052c2:	bf00      	nop
 80052c4:	20000014 	.word	0x20000014

080052c8 <__ssputs_r>:
 80052c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052cc:	688e      	ldr	r6, [r1, #8]
 80052ce:	4682      	mov	sl, r0
 80052d0:	429e      	cmp	r6, r3
 80052d2:	460c      	mov	r4, r1
 80052d4:	4690      	mov	r8, r2
 80052d6:	4699      	mov	r9, r3
 80052d8:	d837      	bhi.n	800534a <__ssputs_r+0x82>
 80052da:	898a      	ldrh	r2, [r1, #12]
 80052dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80052e0:	d031      	beq.n	8005346 <__ssputs_r+0x7e>
 80052e2:	2302      	movs	r3, #2
 80052e4:	6825      	ldr	r5, [r4, #0]
 80052e6:	6909      	ldr	r1, [r1, #16]
 80052e8:	1a6f      	subs	r7, r5, r1
 80052ea:	6965      	ldr	r5, [r4, #20]
 80052ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80052f0:	fb95 f5f3 	sdiv	r5, r5, r3
 80052f4:	f109 0301 	add.w	r3, r9, #1
 80052f8:	443b      	add	r3, r7
 80052fa:	429d      	cmp	r5, r3
 80052fc:	bf38      	it	cc
 80052fe:	461d      	movcc	r5, r3
 8005300:	0553      	lsls	r3, r2, #21
 8005302:	d530      	bpl.n	8005366 <__ssputs_r+0x9e>
 8005304:	4629      	mov	r1, r5
 8005306:	f000 fb2d 	bl	8005964 <_malloc_r>
 800530a:	4606      	mov	r6, r0
 800530c:	b950      	cbnz	r0, 8005324 <__ssputs_r+0x5c>
 800530e:	230c      	movs	r3, #12
 8005310:	f04f 30ff 	mov.w	r0, #4294967295
 8005314:	f8ca 3000 	str.w	r3, [sl]
 8005318:	89a3      	ldrh	r3, [r4, #12]
 800531a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800531e:	81a3      	strh	r3, [r4, #12]
 8005320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005324:	463a      	mov	r2, r7
 8005326:	6921      	ldr	r1, [r4, #16]
 8005328:	f7ff ff86 	bl	8005238 <memcpy>
 800532c:	89a3      	ldrh	r3, [r4, #12]
 800532e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005332:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005336:	81a3      	strh	r3, [r4, #12]
 8005338:	6126      	str	r6, [r4, #16]
 800533a:	443e      	add	r6, r7
 800533c:	6026      	str	r6, [r4, #0]
 800533e:	464e      	mov	r6, r9
 8005340:	6165      	str	r5, [r4, #20]
 8005342:	1bed      	subs	r5, r5, r7
 8005344:	60a5      	str	r5, [r4, #8]
 8005346:	454e      	cmp	r6, r9
 8005348:	d900      	bls.n	800534c <__ssputs_r+0x84>
 800534a:	464e      	mov	r6, r9
 800534c:	4632      	mov	r2, r6
 800534e:	4641      	mov	r1, r8
 8005350:	6820      	ldr	r0, [r4, #0]
 8005352:	f000 faa1 	bl	8005898 <memmove>
 8005356:	68a3      	ldr	r3, [r4, #8]
 8005358:	2000      	movs	r0, #0
 800535a:	1b9b      	subs	r3, r3, r6
 800535c:	60a3      	str	r3, [r4, #8]
 800535e:	6823      	ldr	r3, [r4, #0]
 8005360:	441e      	add	r6, r3
 8005362:	6026      	str	r6, [r4, #0]
 8005364:	e7dc      	b.n	8005320 <__ssputs_r+0x58>
 8005366:	462a      	mov	r2, r5
 8005368:	f000 fb56 	bl	8005a18 <_realloc_r>
 800536c:	4606      	mov	r6, r0
 800536e:	2800      	cmp	r0, #0
 8005370:	d1e2      	bne.n	8005338 <__ssputs_r+0x70>
 8005372:	6921      	ldr	r1, [r4, #16]
 8005374:	4650      	mov	r0, sl
 8005376:	f000 faa9 	bl	80058cc <_free_r>
 800537a:	e7c8      	b.n	800530e <__ssputs_r+0x46>

0800537c <_svfiprintf_r>:
 800537c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005380:	461d      	mov	r5, r3
 8005382:	898b      	ldrh	r3, [r1, #12]
 8005384:	b09d      	sub	sp, #116	; 0x74
 8005386:	061f      	lsls	r7, r3, #24
 8005388:	4680      	mov	r8, r0
 800538a:	460c      	mov	r4, r1
 800538c:	4616      	mov	r6, r2
 800538e:	d50f      	bpl.n	80053b0 <_svfiprintf_r+0x34>
 8005390:	690b      	ldr	r3, [r1, #16]
 8005392:	b96b      	cbnz	r3, 80053b0 <_svfiprintf_r+0x34>
 8005394:	2140      	movs	r1, #64	; 0x40
 8005396:	f000 fae5 	bl	8005964 <_malloc_r>
 800539a:	6020      	str	r0, [r4, #0]
 800539c:	6120      	str	r0, [r4, #16]
 800539e:	b928      	cbnz	r0, 80053ac <_svfiprintf_r+0x30>
 80053a0:	230c      	movs	r3, #12
 80053a2:	f8c8 3000 	str.w	r3, [r8]
 80053a6:	f04f 30ff 	mov.w	r0, #4294967295
 80053aa:	e0c8      	b.n	800553e <_svfiprintf_r+0x1c2>
 80053ac:	2340      	movs	r3, #64	; 0x40
 80053ae:	6163      	str	r3, [r4, #20]
 80053b0:	2300      	movs	r3, #0
 80053b2:	9309      	str	r3, [sp, #36]	; 0x24
 80053b4:	2320      	movs	r3, #32
 80053b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80053ba:	2330      	movs	r3, #48	; 0x30
 80053bc:	f04f 0b01 	mov.w	fp, #1
 80053c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80053c4:	9503      	str	r5, [sp, #12]
 80053c6:	4637      	mov	r7, r6
 80053c8:	463d      	mov	r5, r7
 80053ca:	f815 3b01 	ldrb.w	r3, [r5], #1
 80053ce:	b10b      	cbz	r3, 80053d4 <_svfiprintf_r+0x58>
 80053d0:	2b25      	cmp	r3, #37	; 0x25
 80053d2:	d13e      	bne.n	8005452 <_svfiprintf_r+0xd6>
 80053d4:	ebb7 0a06 	subs.w	sl, r7, r6
 80053d8:	d00b      	beq.n	80053f2 <_svfiprintf_r+0x76>
 80053da:	4653      	mov	r3, sl
 80053dc:	4632      	mov	r2, r6
 80053de:	4621      	mov	r1, r4
 80053e0:	4640      	mov	r0, r8
 80053e2:	f7ff ff71 	bl	80052c8 <__ssputs_r>
 80053e6:	3001      	adds	r0, #1
 80053e8:	f000 80a4 	beq.w	8005534 <_svfiprintf_r+0x1b8>
 80053ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053ee:	4453      	add	r3, sl
 80053f0:	9309      	str	r3, [sp, #36]	; 0x24
 80053f2:	783b      	ldrb	r3, [r7, #0]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	f000 809d 	beq.w	8005534 <_svfiprintf_r+0x1b8>
 80053fa:	2300      	movs	r3, #0
 80053fc:	f04f 32ff 	mov.w	r2, #4294967295
 8005400:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005404:	9304      	str	r3, [sp, #16]
 8005406:	9307      	str	r3, [sp, #28]
 8005408:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800540c:	931a      	str	r3, [sp, #104]	; 0x68
 800540e:	462f      	mov	r7, r5
 8005410:	2205      	movs	r2, #5
 8005412:	f817 1b01 	ldrb.w	r1, [r7], #1
 8005416:	4850      	ldr	r0, [pc, #320]	; (8005558 <_svfiprintf_r+0x1dc>)
 8005418:	f000 fa30 	bl	800587c <memchr>
 800541c:	9b04      	ldr	r3, [sp, #16]
 800541e:	b9d0      	cbnz	r0, 8005456 <_svfiprintf_r+0xda>
 8005420:	06d9      	lsls	r1, r3, #27
 8005422:	bf44      	itt	mi
 8005424:	2220      	movmi	r2, #32
 8005426:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800542a:	071a      	lsls	r2, r3, #28
 800542c:	bf44      	itt	mi
 800542e:	222b      	movmi	r2, #43	; 0x2b
 8005430:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005434:	782a      	ldrb	r2, [r5, #0]
 8005436:	2a2a      	cmp	r2, #42	; 0x2a
 8005438:	d015      	beq.n	8005466 <_svfiprintf_r+0xea>
 800543a:	462f      	mov	r7, r5
 800543c:	2000      	movs	r0, #0
 800543e:	250a      	movs	r5, #10
 8005440:	9a07      	ldr	r2, [sp, #28]
 8005442:	4639      	mov	r1, r7
 8005444:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005448:	3b30      	subs	r3, #48	; 0x30
 800544a:	2b09      	cmp	r3, #9
 800544c:	d94d      	bls.n	80054ea <_svfiprintf_r+0x16e>
 800544e:	b1b8      	cbz	r0, 8005480 <_svfiprintf_r+0x104>
 8005450:	e00f      	b.n	8005472 <_svfiprintf_r+0xf6>
 8005452:	462f      	mov	r7, r5
 8005454:	e7b8      	b.n	80053c8 <_svfiprintf_r+0x4c>
 8005456:	4a40      	ldr	r2, [pc, #256]	; (8005558 <_svfiprintf_r+0x1dc>)
 8005458:	463d      	mov	r5, r7
 800545a:	1a80      	subs	r0, r0, r2
 800545c:	fa0b f000 	lsl.w	r0, fp, r0
 8005460:	4318      	orrs	r0, r3
 8005462:	9004      	str	r0, [sp, #16]
 8005464:	e7d3      	b.n	800540e <_svfiprintf_r+0x92>
 8005466:	9a03      	ldr	r2, [sp, #12]
 8005468:	1d11      	adds	r1, r2, #4
 800546a:	6812      	ldr	r2, [r2, #0]
 800546c:	9103      	str	r1, [sp, #12]
 800546e:	2a00      	cmp	r2, #0
 8005470:	db01      	blt.n	8005476 <_svfiprintf_r+0xfa>
 8005472:	9207      	str	r2, [sp, #28]
 8005474:	e004      	b.n	8005480 <_svfiprintf_r+0x104>
 8005476:	4252      	negs	r2, r2
 8005478:	f043 0302 	orr.w	r3, r3, #2
 800547c:	9207      	str	r2, [sp, #28]
 800547e:	9304      	str	r3, [sp, #16]
 8005480:	783b      	ldrb	r3, [r7, #0]
 8005482:	2b2e      	cmp	r3, #46	; 0x2e
 8005484:	d10c      	bne.n	80054a0 <_svfiprintf_r+0x124>
 8005486:	787b      	ldrb	r3, [r7, #1]
 8005488:	2b2a      	cmp	r3, #42	; 0x2a
 800548a:	d133      	bne.n	80054f4 <_svfiprintf_r+0x178>
 800548c:	9b03      	ldr	r3, [sp, #12]
 800548e:	3702      	adds	r7, #2
 8005490:	1d1a      	adds	r2, r3, #4
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	9203      	str	r2, [sp, #12]
 8005496:	2b00      	cmp	r3, #0
 8005498:	bfb8      	it	lt
 800549a:	f04f 33ff 	movlt.w	r3, #4294967295
 800549e:	9305      	str	r3, [sp, #20]
 80054a0:	4d2e      	ldr	r5, [pc, #184]	; (800555c <_svfiprintf_r+0x1e0>)
 80054a2:	2203      	movs	r2, #3
 80054a4:	7839      	ldrb	r1, [r7, #0]
 80054a6:	4628      	mov	r0, r5
 80054a8:	f000 f9e8 	bl	800587c <memchr>
 80054ac:	b138      	cbz	r0, 80054be <_svfiprintf_r+0x142>
 80054ae:	2340      	movs	r3, #64	; 0x40
 80054b0:	1b40      	subs	r0, r0, r5
 80054b2:	fa03 f000 	lsl.w	r0, r3, r0
 80054b6:	9b04      	ldr	r3, [sp, #16]
 80054b8:	3701      	adds	r7, #1
 80054ba:	4303      	orrs	r3, r0
 80054bc:	9304      	str	r3, [sp, #16]
 80054be:	7839      	ldrb	r1, [r7, #0]
 80054c0:	2206      	movs	r2, #6
 80054c2:	4827      	ldr	r0, [pc, #156]	; (8005560 <_svfiprintf_r+0x1e4>)
 80054c4:	1c7e      	adds	r6, r7, #1
 80054c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80054ca:	f000 f9d7 	bl	800587c <memchr>
 80054ce:	2800      	cmp	r0, #0
 80054d0:	d038      	beq.n	8005544 <_svfiprintf_r+0x1c8>
 80054d2:	4b24      	ldr	r3, [pc, #144]	; (8005564 <_svfiprintf_r+0x1e8>)
 80054d4:	bb13      	cbnz	r3, 800551c <_svfiprintf_r+0x1a0>
 80054d6:	9b03      	ldr	r3, [sp, #12]
 80054d8:	3307      	adds	r3, #7
 80054da:	f023 0307 	bic.w	r3, r3, #7
 80054de:	3308      	adds	r3, #8
 80054e0:	9303      	str	r3, [sp, #12]
 80054e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054e4:	444b      	add	r3, r9
 80054e6:	9309      	str	r3, [sp, #36]	; 0x24
 80054e8:	e76d      	b.n	80053c6 <_svfiprintf_r+0x4a>
 80054ea:	fb05 3202 	mla	r2, r5, r2, r3
 80054ee:	2001      	movs	r0, #1
 80054f0:	460f      	mov	r7, r1
 80054f2:	e7a6      	b.n	8005442 <_svfiprintf_r+0xc6>
 80054f4:	2300      	movs	r3, #0
 80054f6:	250a      	movs	r5, #10
 80054f8:	4619      	mov	r1, r3
 80054fa:	3701      	adds	r7, #1
 80054fc:	9305      	str	r3, [sp, #20]
 80054fe:	4638      	mov	r0, r7
 8005500:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005504:	3a30      	subs	r2, #48	; 0x30
 8005506:	2a09      	cmp	r2, #9
 8005508:	d903      	bls.n	8005512 <_svfiprintf_r+0x196>
 800550a:	2b00      	cmp	r3, #0
 800550c:	d0c8      	beq.n	80054a0 <_svfiprintf_r+0x124>
 800550e:	9105      	str	r1, [sp, #20]
 8005510:	e7c6      	b.n	80054a0 <_svfiprintf_r+0x124>
 8005512:	fb05 2101 	mla	r1, r5, r1, r2
 8005516:	2301      	movs	r3, #1
 8005518:	4607      	mov	r7, r0
 800551a:	e7f0      	b.n	80054fe <_svfiprintf_r+0x182>
 800551c:	ab03      	add	r3, sp, #12
 800551e:	9300      	str	r3, [sp, #0]
 8005520:	4622      	mov	r2, r4
 8005522:	4b11      	ldr	r3, [pc, #68]	; (8005568 <_svfiprintf_r+0x1ec>)
 8005524:	a904      	add	r1, sp, #16
 8005526:	4640      	mov	r0, r8
 8005528:	f3af 8000 	nop.w
 800552c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005530:	4681      	mov	r9, r0
 8005532:	d1d6      	bne.n	80054e2 <_svfiprintf_r+0x166>
 8005534:	89a3      	ldrh	r3, [r4, #12]
 8005536:	065b      	lsls	r3, r3, #25
 8005538:	f53f af35 	bmi.w	80053a6 <_svfiprintf_r+0x2a>
 800553c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800553e:	b01d      	add	sp, #116	; 0x74
 8005540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005544:	ab03      	add	r3, sp, #12
 8005546:	9300      	str	r3, [sp, #0]
 8005548:	4622      	mov	r2, r4
 800554a:	4b07      	ldr	r3, [pc, #28]	; (8005568 <_svfiprintf_r+0x1ec>)
 800554c:	a904      	add	r1, sp, #16
 800554e:	4640      	mov	r0, r8
 8005550:	f000 f882 	bl	8005658 <_printf_i>
 8005554:	e7ea      	b.n	800552c <_svfiprintf_r+0x1b0>
 8005556:	bf00      	nop
 8005558:	08005b78 	.word	0x08005b78
 800555c:	08005b7e 	.word	0x08005b7e
 8005560:	08005b82 	.word	0x08005b82
 8005564:	00000000 	.word	0x00000000
 8005568:	080052c9 	.word	0x080052c9

0800556c <_printf_common>:
 800556c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005570:	4691      	mov	r9, r2
 8005572:	461f      	mov	r7, r3
 8005574:	688a      	ldr	r2, [r1, #8]
 8005576:	690b      	ldr	r3, [r1, #16]
 8005578:	4606      	mov	r6, r0
 800557a:	4293      	cmp	r3, r2
 800557c:	bfb8      	it	lt
 800557e:	4613      	movlt	r3, r2
 8005580:	f8c9 3000 	str.w	r3, [r9]
 8005584:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005588:	460c      	mov	r4, r1
 800558a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800558e:	b112      	cbz	r2, 8005596 <_printf_common+0x2a>
 8005590:	3301      	adds	r3, #1
 8005592:	f8c9 3000 	str.w	r3, [r9]
 8005596:	6823      	ldr	r3, [r4, #0]
 8005598:	0699      	lsls	r1, r3, #26
 800559a:	bf42      	ittt	mi
 800559c:	f8d9 3000 	ldrmi.w	r3, [r9]
 80055a0:	3302      	addmi	r3, #2
 80055a2:	f8c9 3000 	strmi.w	r3, [r9]
 80055a6:	6825      	ldr	r5, [r4, #0]
 80055a8:	f015 0506 	ands.w	r5, r5, #6
 80055ac:	d107      	bne.n	80055be <_printf_common+0x52>
 80055ae:	f104 0a19 	add.w	sl, r4, #25
 80055b2:	68e3      	ldr	r3, [r4, #12]
 80055b4:	f8d9 2000 	ldr.w	r2, [r9]
 80055b8:	1a9b      	subs	r3, r3, r2
 80055ba:	42ab      	cmp	r3, r5
 80055bc:	dc29      	bgt.n	8005612 <_printf_common+0xa6>
 80055be:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80055c2:	6822      	ldr	r2, [r4, #0]
 80055c4:	3300      	adds	r3, #0
 80055c6:	bf18      	it	ne
 80055c8:	2301      	movne	r3, #1
 80055ca:	0692      	lsls	r2, r2, #26
 80055cc:	d42e      	bmi.n	800562c <_printf_common+0xc0>
 80055ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80055d2:	4639      	mov	r1, r7
 80055d4:	4630      	mov	r0, r6
 80055d6:	47c0      	blx	r8
 80055d8:	3001      	adds	r0, #1
 80055da:	d021      	beq.n	8005620 <_printf_common+0xb4>
 80055dc:	6823      	ldr	r3, [r4, #0]
 80055de:	68e5      	ldr	r5, [r4, #12]
 80055e0:	f003 0306 	and.w	r3, r3, #6
 80055e4:	2b04      	cmp	r3, #4
 80055e6:	bf18      	it	ne
 80055e8:	2500      	movne	r5, #0
 80055ea:	f8d9 2000 	ldr.w	r2, [r9]
 80055ee:	f04f 0900 	mov.w	r9, #0
 80055f2:	bf08      	it	eq
 80055f4:	1aad      	subeq	r5, r5, r2
 80055f6:	68a3      	ldr	r3, [r4, #8]
 80055f8:	6922      	ldr	r2, [r4, #16]
 80055fa:	bf08      	it	eq
 80055fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005600:	4293      	cmp	r3, r2
 8005602:	bfc4      	itt	gt
 8005604:	1a9b      	subgt	r3, r3, r2
 8005606:	18ed      	addgt	r5, r5, r3
 8005608:	341a      	adds	r4, #26
 800560a:	454d      	cmp	r5, r9
 800560c:	d11a      	bne.n	8005644 <_printf_common+0xd8>
 800560e:	2000      	movs	r0, #0
 8005610:	e008      	b.n	8005624 <_printf_common+0xb8>
 8005612:	2301      	movs	r3, #1
 8005614:	4652      	mov	r2, sl
 8005616:	4639      	mov	r1, r7
 8005618:	4630      	mov	r0, r6
 800561a:	47c0      	blx	r8
 800561c:	3001      	adds	r0, #1
 800561e:	d103      	bne.n	8005628 <_printf_common+0xbc>
 8005620:	f04f 30ff 	mov.w	r0, #4294967295
 8005624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005628:	3501      	adds	r5, #1
 800562a:	e7c2      	b.n	80055b2 <_printf_common+0x46>
 800562c:	2030      	movs	r0, #48	; 0x30
 800562e:	18e1      	adds	r1, r4, r3
 8005630:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005634:	1c5a      	adds	r2, r3, #1
 8005636:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800563a:	4422      	add	r2, r4
 800563c:	3302      	adds	r3, #2
 800563e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005642:	e7c4      	b.n	80055ce <_printf_common+0x62>
 8005644:	2301      	movs	r3, #1
 8005646:	4622      	mov	r2, r4
 8005648:	4639      	mov	r1, r7
 800564a:	4630      	mov	r0, r6
 800564c:	47c0      	blx	r8
 800564e:	3001      	adds	r0, #1
 8005650:	d0e6      	beq.n	8005620 <_printf_common+0xb4>
 8005652:	f109 0901 	add.w	r9, r9, #1
 8005656:	e7d8      	b.n	800560a <_printf_common+0x9e>

08005658 <_printf_i>:
 8005658:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800565c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005660:	460c      	mov	r4, r1
 8005662:	7e09      	ldrb	r1, [r1, #24]
 8005664:	b085      	sub	sp, #20
 8005666:	296e      	cmp	r1, #110	; 0x6e
 8005668:	4617      	mov	r7, r2
 800566a:	4606      	mov	r6, r0
 800566c:	4698      	mov	r8, r3
 800566e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005670:	f000 80b3 	beq.w	80057da <_printf_i+0x182>
 8005674:	d822      	bhi.n	80056bc <_printf_i+0x64>
 8005676:	2963      	cmp	r1, #99	; 0x63
 8005678:	d036      	beq.n	80056e8 <_printf_i+0x90>
 800567a:	d80a      	bhi.n	8005692 <_printf_i+0x3a>
 800567c:	2900      	cmp	r1, #0
 800567e:	f000 80b9 	beq.w	80057f4 <_printf_i+0x19c>
 8005682:	2958      	cmp	r1, #88	; 0x58
 8005684:	f000 8083 	beq.w	800578e <_printf_i+0x136>
 8005688:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800568c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005690:	e032      	b.n	80056f8 <_printf_i+0xa0>
 8005692:	2964      	cmp	r1, #100	; 0x64
 8005694:	d001      	beq.n	800569a <_printf_i+0x42>
 8005696:	2969      	cmp	r1, #105	; 0x69
 8005698:	d1f6      	bne.n	8005688 <_printf_i+0x30>
 800569a:	6820      	ldr	r0, [r4, #0]
 800569c:	6813      	ldr	r3, [r2, #0]
 800569e:	0605      	lsls	r5, r0, #24
 80056a0:	f103 0104 	add.w	r1, r3, #4
 80056a4:	d52a      	bpl.n	80056fc <_printf_i+0xa4>
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	6011      	str	r1, [r2, #0]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	da03      	bge.n	80056b6 <_printf_i+0x5e>
 80056ae:	222d      	movs	r2, #45	; 0x2d
 80056b0:	425b      	negs	r3, r3
 80056b2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80056b6:	486f      	ldr	r0, [pc, #444]	; (8005874 <_printf_i+0x21c>)
 80056b8:	220a      	movs	r2, #10
 80056ba:	e039      	b.n	8005730 <_printf_i+0xd8>
 80056bc:	2973      	cmp	r1, #115	; 0x73
 80056be:	f000 809d 	beq.w	80057fc <_printf_i+0x1a4>
 80056c2:	d808      	bhi.n	80056d6 <_printf_i+0x7e>
 80056c4:	296f      	cmp	r1, #111	; 0x6f
 80056c6:	d020      	beq.n	800570a <_printf_i+0xb2>
 80056c8:	2970      	cmp	r1, #112	; 0x70
 80056ca:	d1dd      	bne.n	8005688 <_printf_i+0x30>
 80056cc:	6823      	ldr	r3, [r4, #0]
 80056ce:	f043 0320 	orr.w	r3, r3, #32
 80056d2:	6023      	str	r3, [r4, #0]
 80056d4:	e003      	b.n	80056de <_printf_i+0x86>
 80056d6:	2975      	cmp	r1, #117	; 0x75
 80056d8:	d017      	beq.n	800570a <_printf_i+0xb2>
 80056da:	2978      	cmp	r1, #120	; 0x78
 80056dc:	d1d4      	bne.n	8005688 <_printf_i+0x30>
 80056de:	2378      	movs	r3, #120	; 0x78
 80056e0:	4865      	ldr	r0, [pc, #404]	; (8005878 <_printf_i+0x220>)
 80056e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80056e6:	e055      	b.n	8005794 <_printf_i+0x13c>
 80056e8:	6813      	ldr	r3, [r2, #0]
 80056ea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056ee:	1d19      	adds	r1, r3, #4
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	6011      	str	r1, [r2, #0]
 80056f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80056f8:	2301      	movs	r3, #1
 80056fa:	e08c      	b.n	8005816 <_printf_i+0x1be>
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005702:	6011      	str	r1, [r2, #0]
 8005704:	bf18      	it	ne
 8005706:	b21b      	sxthne	r3, r3
 8005708:	e7cf      	b.n	80056aa <_printf_i+0x52>
 800570a:	6813      	ldr	r3, [r2, #0]
 800570c:	6825      	ldr	r5, [r4, #0]
 800570e:	1d18      	adds	r0, r3, #4
 8005710:	6010      	str	r0, [r2, #0]
 8005712:	0628      	lsls	r0, r5, #24
 8005714:	d501      	bpl.n	800571a <_printf_i+0xc2>
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	e002      	b.n	8005720 <_printf_i+0xc8>
 800571a:	0668      	lsls	r0, r5, #25
 800571c:	d5fb      	bpl.n	8005716 <_printf_i+0xbe>
 800571e:	881b      	ldrh	r3, [r3, #0]
 8005720:	296f      	cmp	r1, #111	; 0x6f
 8005722:	bf14      	ite	ne
 8005724:	220a      	movne	r2, #10
 8005726:	2208      	moveq	r2, #8
 8005728:	4852      	ldr	r0, [pc, #328]	; (8005874 <_printf_i+0x21c>)
 800572a:	2100      	movs	r1, #0
 800572c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005730:	6865      	ldr	r5, [r4, #4]
 8005732:	2d00      	cmp	r5, #0
 8005734:	60a5      	str	r5, [r4, #8]
 8005736:	f2c0 8095 	blt.w	8005864 <_printf_i+0x20c>
 800573a:	6821      	ldr	r1, [r4, #0]
 800573c:	f021 0104 	bic.w	r1, r1, #4
 8005740:	6021      	str	r1, [r4, #0]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d13d      	bne.n	80057c2 <_printf_i+0x16a>
 8005746:	2d00      	cmp	r5, #0
 8005748:	f040 808e 	bne.w	8005868 <_printf_i+0x210>
 800574c:	4665      	mov	r5, ip
 800574e:	2a08      	cmp	r2, #8
 8005750:	d10b      	bne.n	800576a <_printf_i+0x112>
 8005752:	6823      	ldr	r3, [r4, #0]
 8005754:	07db      	lsls	r3, r3, #31
 8005756:	d508      	bpl.n	800576a <_printf_i+0x112>
 8005758:	6923      	ldr	r3, [r4, #16]
 800575a:	6862      	ldr	r2, [r4, #4]
 800575c:	429a      	cmp	r2, r3
 800575e:	bfde      	ittt	le
 8005760:	2330      	movle	r3, #48	; 0x30
 8005762:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005766:	f105 35ff 	addle.w	r5, r5, #4294967295
 800576a:	ebac 0305 	sub.w	r3, ip, r5
 800576e:	6123      	str	r3, [r4, #16]
 8005770:	f8cd 8000 	str.w	r8, [sp]
 8005774:	463b      	mov	r3, r7
 8005776:	aa03      	add	r2, sp, #12
 8005778:	4621      	mov	r1, r4
 800577a:	4630      	mov	r0, r6
 800577c:	f7ff fef6 	bl	800556c <_printf_common>
 8005780:	3001      	adds	r0, #1
 8005782:	d14d      	bne.n	8005820 <_printf_i+0x1c8>
 8005784:	f04f 30ff 	mov.w	r0, #4294967295
 8005788:	b005      	add	sp, #20
 800578a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800578e:	4839      	ldr	r0, [pc, #228]	; (8005874 <_printf_i+0x21c>)
 8005790:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005794:	6813      	ldr	r3, [r2, #0]
 8005796:	6821      	ldr	r1, [r4, #0]
 8005798:	1d1d      	adds	r5, r3, #4
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	6015      	str	r5, [r2, #0]
 800579e:	060a      	lsls	r2, r1, #24
 80057a0:	d50b      	bpl.n	80057ba <_printf_i+0x162>
 80057a2:	07ca      	lsls	r2, r1, #31
 80057a4:	bf44      	itt	mi
 80057a6:	f041 0120 	orrmi.w	r1, r1, #32
 80057aa:	6021      	strmi	r1, [r4, #0]
 80057ac:	b91b      	cbnz	r3, 80057b6 <_printf_i+0x15e>
 80057ae:	6822      	ldr	r2, [r4, #0]
 80057b0:	f022 0220 	bic.w	r2, r2, #32
 80057b4:	6022      	str	r2, [r4, #0]
 80057b6:	2210      	movs	r2, #16
 80057b8:	e7b7      	b.n	800572a <_printf_i+0xd2>
 80057ba:	064d      	lsls	r5, r1, #25
 80057bc:	bf48      	it	mi
 80057be:	b29b      	uxthmi	r3, r3
 80057c0:	e7ef      	b.n	80057a2 <_printf_i+0x14a>
 80057c2:	4665      	mov	r5, ip
 80057c4:	fbb3 f1f2 	udiv	r1, r3, r2
 80057c8:	fb02 3311 	mls	r3, r2, r1, r3
 80057cc:	5cc3      	ldrb	r3, [r0, r3]
 80057ce:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80057d2:	460b      	mov	r3, r1
 80057d4:	2900      	cmp	r1, #0
 80057d6:	d1f5      	bne.n	80057c4 <_printf_i+0x16c>
 80057d8:	e7b9      	b.n	800574e <_printf_i+0xf6>
 80057da:	6813      	ldr	r3, [r2, #0]
 80057dc:	6825      	ldr	r5, [r4, #0]
 80057de:	1d18      	adds	r0, r3, #4
 80057e0:	6961      	ldr	r1, [r4, #20]
 80057e2:	6010      	str	r0, [r2, #0]
 80057e4:	0628      	lsls	r0, r5, #24
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	d501      	bpl.n	80057ee <_printf_i+0x196>
 80057ea:	6019      	str	r1, [r3, #0]
 80057ec:	e002      	b.n	80057f4 <_printf_i+0x19c>
 80057ee:	066a      	lsls	r2, r5, #25
 80057f0:	d5fb      	bpl.n	80057ea <_printf_i+0x192>
 80057f2:	8019      	strh	r1, [r3, #0]
 80057f4:	2300      	movs	r3, #0
 80057f6:	4665      	mov	r5, ip
 80057f8:	6123      	str	r3, [r4, #16]
 80057fa:	e7b9      	b.n	8005770 <_printf_i+0x118>
 80057fc:	6813      	ldr	r3, [r2, #0]
 80057fe:	1d19      	adds	r1, r3, #4
 8005800:	6011      	str	r1, [r2, #0]
 8005802:	681d      	ldr	r5, [r3, #0]
 8005804:	6862      	ldr	r2, [r4, #4]
 8005806:	2100      	movs	r1, #0
 8005808:	4628      	mov	r0, r5
 800580a:	f000 f837 	bl	800587c <memchr>
 800580e:	b108      	cbz	r0, 8005814 <_printf_i+0x1bc>
 8005810:	1b40      	subs	r0, r0, r5
 8005812:	6060      	str	r0, [r4, #4]
 8005814:	6863      	ldr	r3, [r4, #4]
 8005816:	6123      	str	r3, [r4, #16]
 8005818:	2300      	movs	r3, #0
 800581a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800581e:	e7a7      	b.n	8005770 <_printf_i+0x118>
 8005820:	6923      	ldr	r3, [r4, #16]
 8005822:	462a      	mov	r2, r5
 8005824:	4639      	mov	r1, r7
 8005826:	4630      	mov	r0, r6
 8005828:	47c0      	blx	r8
 800582a:	3001      	adds	r0, #1
 800582c:	d0aa      	beq.n	8005784 <_printf_i+0x12c>
 800582e:	6823      	ldr	r3, [r4, #0]
 8005830:	079b      	lsls	r3, r3, #30
 8005832:	d413      	bmi.n	800585c <_printf_i+0x204>
 8005834:	68e0      	ldr	r0, [r4, #12]
 8005836:	9b03      	ldr	r3, [sp, #12]
 8005838:	4298      	cmp	r0, r3
 800583a:	bfb8      	it	lt
 800583c:	4618      	movlt	r0, r3
 800583e:	e7a3      	b.n	8005788 <_printf_i+0x130>
 8005840:	2301      	movs	r3, #1
 8005842:	464a      	mov	r2, r9
 8005844:	4639      	mov	r1, r7
 8005846:	4630      	mov	r0, r6
 8005848:	47c0      	blx	r8
 800584a:	3001      	adds	r0, #1
 800584c:	d09a      	beq.n	8005784 <_printf_i+0x12c>
 800584e:	3501      	adds	r5, #1
 8005850:	68e3      	ldr	r3, [r4, #12]
 8005852:	9a03      	ldr	r2, [sp, #12]
 8005854:	1a9b      	subs	r3, r3, r2
 8005856:	42ab      	cmp	r3, r5
 8005858:	dcf2      	bgt.n	8005840 <_printf_i+0x1e8>
 800585a:	e7eb      	b.n	8005834 <_printf_i+0x1dc>
 800585c:	2500      	movs	r5, #0
 800585e:	f104 0919 	add.w	r9, r4, #25
 8005862:	e7f5      	b.n	8005850 <_printf_i+0x1f8>
 8005864:	2b00      	cmp	r3, #0
 8005866:	d1ac      	bne.n	80057c2 <_printf_i+0x16a>
 8005868:	7803      	ldrb	r3, [r0, #0]
 800586a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800586e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005872:	e76c      	b.n	800574e <_printf_i+0xf6>
 8005874:	08005b89 	.word	0x08005b89
 8005878:	08005b9a 	.word	0x08005b9a

0800587c <memchr>:
 800587c:	b510      	push	{r4, lr}
 800587e:	b2c9      	uxtb	r1, r1
 8005880:	4402      	add	r2, r0
 8005882:	4290      	cmp	r0, r2
 8005884:	4603      	mov	r3, r0
 8005886:	d101      	bne.n	800588c <memchr+0x10>
 8005888:	2300      	movs	r3, #0
 800588a:	e003      	b.n	8005894 <memchr+0x18>
 800588c:	781c      	ldrb	r4, [r3, #0]
 800588e:	3001      	adds	r0, #1
 8005890:	428c      	cmp	r4, r1
 8005892:	d1f6      	bne.n	8005882 <memchr+0x6>
 8005894:	4618      	mov	r0, r3
 8005896:	bd10      	pop	{r4, pc}

08005898 <memmove>:
 8005898:	4288      	cmp	r0, r1
 800589a:	b510      	push	{r4, lr}
 800589c:	eb01 0302 	add.w	r3, r1, r2
 80058a0:	d807      	bhi.n	80058b2 <memmove+0x1a>
 80058a2:	1e42      	subs	r2, r0, #1
 80058a4:	4299      	cmp	r1, r3
 80058a6:	d00a      	beq.n	80058be <memmove+0x26>
 80058a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80058ac:	f802 4f01 	strb.w	r4, [r2, #1]!
 80058b0:	e7f8      	b.n	80058a4 <memmove+0xc>
 80058b2:	4283      	cmp	r3, r0
 80058b4:	d9f5      	bls.n	80058a2 <memmove+0xa>
 80058b6:	1881      	adds	r1, r0, r2
 80058b8:	1ad2      	subs	r2, r2, r3
 80058ba:	42d3      	cmn	r3, r2
 80058bc:	d100      	bne.n	80058c0 <memmove+0x28>
 80058be:	bd10      	pop	{r4, pc}
 80058c0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80058c4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80058c8:	e7f7      	b.n	80058ba <memmove+0x22>
	...

080058cc <_free_r>:
 80058cc:	b538      	push	{r3, r4, r5, lr}
 80058ce:	4605      	mov	r5, r0
 80058d0:	2900      	cmp	r1, #0
 80058d2:	d043      	beq.n	800595c <_free_r+0x90>
 80058d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058d8:	1f0c      	subs	r4, r1, #4
 80058da:	2b00      	cmp	r3, #0
 80058dc:	bfb8      	it	lt
 80058de:	18e4      	addlt	r4, r4, r3
 80058e0:	f000 f8d0 	bl	8005a84 <__malloc_lock>
 80058e4:	4a1e      	ldr	r2, [pc, #120]	; (8005960 <_free_r+0x94>)
 80058e6:	6813      	ldr	r3, [r2, #0]
 80058e8:	4610      	mov	r0, r2
 80058ea:	b933      	cbnz	r3, 80058fa <_free_r+0x2e>
 80058ec:	6063      	str	r3, [r4, #4]
 80058ee:	6014      	str	r4, [r2, #0]
 80058f0:	4628      	mov	r0, r5
 80058f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80058f6:	f000 b8c6 	b.w	8005a86 <__malloc_unlock>
 80058fa:	42a3      	cmp	r3, r4
 80058fc:	d90b      	bls.n	8005916 <_free_r+0x4a>
 80058fe:	6821      	ldr	r1, [r4, #0]
 8005900:	1862      	adds	r2, r4, r1
 8005902:	4293      	cmp	r3, r2
 8005904:	bf01      	itttt	eq
 8005906:	681a      	ldreq	r2, [r3, #0]
 8005908:	685b      	ldreq	r3, [r3, #4]
 800590a:	1852      	addeq	r2, r2, r1
 800590c:	6022      	streq	r2, [r4, #0]
 800590e:	6063      	str	r3, [r4, #4]
 8005910:	6004      	str	r4, [r0, #0]
 8005912:	e7ed      	b.n	80058f0 <_free_r+0x24>
 8005914:	4613      	mov	r3, r2
 8005916:	685a      	ldr	r2, [r3, #4]
 8005918:	b10a      	cbz	r2, 800591e <_free_r+0x52>
 800591a:	42a2      	cmp	r2, r4
 800591c:	d9fa      	bls.n	8005914 <_free_r+0x48>
 800591e:	6819      	ldr	r1, [r3, #0]
 8005920:	1858      	adds	r0, r3, r1
 8005922:	42a0      	cmp	r0, r4
 8005924:	d10b      	bne.n	800593e <_free_r+0x72>
 8005926:	6820      	ldr	r0, [r4, #0]
 8005928:	4401      	add	r1, r0
 800592a:	1858      	adds	r0, r3, r1
 800592c:	4282      	cmp	r2, r0
 800592e:	6019      	str	r1, [r3, #0]
 8005930:	d1de      	bne.n	80058f0 <_free_r+0x24>
 8005932:	6810      	ldr	r0, [r2, #0]
 8005934:	6852      	ldr	r2, [r2, #4]
 8005936:	4401      	add	r1, r0
 8005938:	6019      	str	r1, [r3, #0]
 800593a:	605a      	str	r2, [r3, #4]
 800593c:	e7d8      	b.n	80058f0 <_free_r+0x24>
 800593e:	d902      	bls.n	8005946 <_free_r+0x7a>
 8005940:	230c      	movs	r3, #12
 8005942:	602b      	str	r3, [r5, #0]
 8005944:	e7d4      	b.n	80058f0 <_free_r+0x24>
 8005946:	6820      	ldr	r0, [r4, #0]
 8005948:	1821      	adds	r1, r4, r0
 800594a:	428a      	cmp	r2, r1
 800594c:	bf01      	itttt	eq
 800594e:	6811      	ldreq	r1, [r2, #0]
 8005950:	6852      	ldreq	r2, [r2, #4]
 8005952:	1809      	addeq	r1, r1, r0
 8005954:	6021      	streq	r1, [r4, #0]
 8005956:	6062      	str	r2, [r4, #4]
 8005958:	605c      	str	r4, [r3, #4]
 800595a:	e7c9      	b.n	80058f0 <_free_r+0x24>
 800595c:	bd38      	pop	{r3, r4, r5, pc}
 800595e:	bf00      	nop
 8005960:	20003ef0 	.word	0x20003ef0

08005964 <_malloc_r>:
 8005964:	b570      	push	{r4, r5, r6, lr}
 8005966:	1ccd      	adds	r5, r1, #3
 8005968:	f025 0503 	bic.w	r5, r5, #3
 800596c:	3508      	adds	r5, #8
 800596e:	2d0c      	cmp	r5, #12
 8005970:	bf38      	it	cc
 8005972:	250c      	movcc	r5, #12
 8005974:	2d00      	cmp	r5, #0
 8005976:	4606      	mov	r6, r0
 8005978:	db01      	blt.n	800597e <_malloc_r+0x1a>
 800597a:	42a9      	cmp	r1, r5
 800597c:	d903      	bls.n	8005986 <_malloc_r+0x22>
 800597e:	230c      	movs	r3, #12
 8005980:	6033      	str	r3, [r6, #0]
 8005982:	2000      	movs	r0, #0
 8005984:	bd70      	pop	{r4, r5, r6, pc}
 8005986:	f000 f87d 	bl	8005a84 <__malloc_lock>
 800598a:	4a21      	ldr	r2, [pc, #132]	; (8005a10 <_malloc_r+0xac>)
 800598c:	6814      	ldr	r4, [r2, #0]
 800598e:	4621      	mov	r1, r4
 8005990:	b991      	cbnz	r1, 80059b8 <_malloc_r+0x54>
 8005992:	4c20      	ldr	r4, [pc, #128]	; (8005a14 <_malloc_r+0xb0>)
 8005994:	6823      	ldr	r3, [r4, #0]
 8005996:	b91b      	cbnz	r3, 80059a0 <_malloc_r+0x3c>
 8005998:	4630      	mov	r0, r6
 800599a:	f000 f863 	bl	8005a64 <_sbrk_r>
 800599e:	6020      	str	r0, [r4, #0]
 80059a0:	4629      	mov	r1, r5
 80059a2:	4630      	mov	r0, r6
 80059a4:	f000 f85e 	bl	8005a64 <_sbrk_r>
 80059a8:	1c43      	adds	r3, r0, #1
 80059aa:	d124      	bne.n	80059f6 <_malloc_r+0x92>
 80059ac:	230c      	movs	r3, #12
 80059ae:	4630      	mov	r0, r6
 80059b0:	6033      	str	r3, [r6, #0]
 80059b2:	f000 f868 	bl	8005a86 <__malloc_unlock>
 80059b6:	e7e4      	b.n	8005982 <_malloc_r+0x1e>
 80059b8:	680b      	ldr	r3, [r1, #0]
 80059ba:	1b5b      	subs	r3, r3, r5
 80059bc:	d418      	bmi.n	80059f0 <_malloc_r+0x8c>
 80059be:	2b0b      	cmp	r3, #11
 80059c0:	d90f      	bls.n	80059e2 <_malloc_r+0x7e>
 80059c2:	600b      	str	r3, [r1, #0]
 80059c4:	18cc      	adds	r4, r1, r3
 80059c6:	50cd      	str	r5, [r1, r3]
 80059c8:	4630      	mov	r0, r6
 80059ca:	f000 f85c 	bl	8005a86 <__malloc_unlock>
 80059ce:	f104 000b 	add.w	r0, r4, #11
 80059d2:	1d23      	adds	r3, r4, #4
 80059d4:	f020 0007 	bic.w	r0, r0, #7
 80059d8:	1ac3      	subs	r3, r0, r3
 80059da:	d0d3      	beq.n	8005984 <_malloc_r+0x20>
 80059dc:	425a      	negs	r2, r3
 80059de:	50e2      	str	r2, [r4, r3]
 80059e0:	e7d0      	b.n	8005984 <_malloc_r+0x20>
 80059e2:	684b      	ldr	r3, [r1, #4]
 80059e4:	428c      	cmp	r4, r1
 80059e6:	bf16      	itet	ne
 80059e8:	6063      	strne	r3, [r4, #4]
 80059ea:	6013      	streq	r3, [r2, #0]
 80059ec:	460c      	movne	r4, r1
 80059ee:	e7eb      	b.n	80059c8 <_malloc_r+0x64>
 80059f0:	460c      	mov	r4, r1
 80059f2:	6849      	ldr	r1, [r1, #4]
 80059f4:	e7cc      	b.n	8005990 <_malloc_r+0x2c>
 80059f6:	1cc4      	adds	r4, r0, #3
 80059f8:	f024 0403 	bic.w	r4, r4, #3
 80059fc:	42a0      	cmp	r0, r4
 80059fe:	d005      	beq.n	8005a0c <_malloc_r+0xa8>
 8005a00:	1a21      	subs	r1, r4, r0
 8005a02:	4630      	mov	r0, r6
 8005a04:	f000 f82e 	bl	8005a64 <_sbrk_r>
 8005a08:	3001      	adds	r0, #1
 8005a0a:	d0cf      	beq.n	80059ac <_malloc_r+0x48>
 8005a0c:	6025      	str	r5, [r4, #0]
 8005a0e:	e7db      	b.n	80059c8 <_malloc_r+0x64>
 8005a10:	20003ef0 	.word	0x20003ef0
 8005a14:	20003ef4 	.word	0x20003ef4

08005a18 <_realloc_r>:
 8005a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a1a:	4607      	mov	r7, r0
 8005a1c:	4614      	mov	r4, r2
 8005a1e:	460e      	mov	r6, r1
 8005a20:	b921      	cbnz	r1, 8005a2c <_realloc_r+0x14>
 8005a22:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005a26:	4611      	mov	r1, r2
 8005a28:	f7ff bf9c 	b.w	8005964 <_malloc_r>
 8005a2c:	b922      	cbnz	r2, 8005a38 <_realloc_r+0x20>
 8005a2e:	f7ff ff4d 	bl	80058cc <_free_r>
 8005a32:	4625      	mov	r5, r4
 8005a34:	4628      	mov	r0, r5
 8005a36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a38:	f000 f826 	bl	8005a88 <_malloc_usable_size_r>
 8005a3c:	42a0      	cmp	r0, r4
 8005a3e:	d20f      	bcs.n	8005a60 <_realloc_r+0x48>
 8005a40:	4621      	mov	r1, r4
 8005a42:	4638      	mov	r0, r7
 8005a44:	f7ff ff8e 	bl	8005964 <_malloc_r>
 8005a48:	4605      	mov	r5, r0
 8005a4a:	2800      	cmp	r0, #0
 8005a4c:	d0f2      	beq.n	8005a34 <_realloc_r+0x1c>
 8005a4e:	4631      	mov	r1, r6
 8005a50:	4622      	mov	r2, r4
 8005a52:	f7ff fbf1 	bl	8005238 <memcpy>
 8005a56:	4631      	mov	r1, r6
 8005a58:	4638      	mov	r0, r7
 8005a5a:	f7ff ff37 	bl	80058cc <_free_r>
 8005a5e:	e7e9      	b.n	8005a34 <_realloc_r+0x1c>
 8005a60:	4635      	mov	r5, r6
 8005a62:	e7e7      	b.n	8005a34 <_realloc_r+0x1c>

08005a64 <_sbrk_r>:
 8005a64:	b538      	push	{r3, r4, r5, lr}
 8005a66:	2300      	movs	r3, #0
 8005a68:	4c05      	ldr	r4, [pc, #20]	; (8005a80 <_sbrk_r+0x1c>)
 8005a6a:	4605      	mov	r5, r0
 8005a6c:	4608      	mov	r0, r1
 8005a6e:	6023      	str	r3, [r4, #0]
 8005a70:	f7fb fd3a 	bl	80014e8 <_sbrk>
 8005a74:	1c43      	adds	r3, r0, #1
 8005a76:	d102      	bne.n	8005a7e <_sbrk_r+0x1a>
 8005a78:	6823      	ldr	r3, [r4, #0]
 8005a7a:	b103      	cbz	r3, 8005a7e <_sbrk_r+0x1a>
 8005a7c:	602b      	str	r3, [r5, #0]
 8005a7e:	bd38      	pop	{r3, r4, r5, pc}
 8005a80:	20004028 	.word	0x20004028

08005a84 <__malloc_lock>:
 8005a84:	4770      	bx	lr

08005a86 <__malloc_unlock>:
 8005a86:	4770      	bx	lr

08005a88 <_malloc_usable_size_r>:
 8005a88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a8c:	1f18      	subs	r0, r3, #4
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	bfbc      	itt	lt
 8005a92:	580b      	ldrlt	r3, [r1, r0]
 8005a94:	18c0      	addlt	r0, r0, r3
 8005a96:	4770      	bx	lr

08005a98 <_init>:
 8005a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a9a:	bf00      	nop
 8005a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005a9e:	bc08      	pop	{r3}
 8005aa0:	469e      	mov	lr, r3
 8005aa2:	4770      	bx	lr

08005aa4 <_fini>:
 8005aa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005aa6:	bf00      	nop
 8005aa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005aaa:	bc08      	pop	{r3}
 8005aac:	469e      	mov	lr, r3
 8005aae:	4770      	bx	lr
