<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/jpeg_v2_0.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - jpeg_v2_0.c<span style="font-size: 80%;"> (source / <a href="jpeg_v2_0.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">282</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-10 13:56:23</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">30</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2019 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &quot;amdgpu_jpeg.h&quot;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;amdgpu_pm.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;soc15.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;soc15d.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;jpeg_v2_0.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;vcn/vcn_2_0_0_offset.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;vcn/vcn_2_0_0_sh_mask.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;ivsrcid/vcn/irqsrcs_vcn_2_0.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : </a>
<a name="35"><span class="lineNum">      35 </span>            : static void jpeg_v2_0_set_dec_ring_funcs(struct amdgpu_device *adev);</a>
<a name="36"><span class="lineNum">      36 </span>            : static void jpeg_v2_0_set_irq_funcs(struct amdgpu_device *adev);</a>
<a name="37"><span class="lineNum">      37 </span>            : static int jpeg_v2_0_set_powergating_state(void *handle,</a>
<a name="38"><span class="lineNum">      38 </span>            :                                 enum amd_powergating_state state);</a>
<a name="39"><span class="lineNum">      39 </span>            : </a>
<a name="40"><span class="lineNum">      40 </span>            : /**</a>
<a name="41"><span class="lineNum">      41 </span>            :  * jpeg_v2_0_early_init - set function pointers</a>
<a name="42"><span class="lineNum">      42 </span>            :  *</a>
<a name="43"><span class="lineNum">      43 </span>            :  * @handle: amdgpu_device pointer</a>
<a name="44"><span class="lineNum">      44 </span>            :  *</a>
<a name="45"><span class="lineNum">      45 </span>            :  * Set ring and irq function pointers</a>
<a name="46"><span class="lineNum">      46 </span>            :  */</a>
<a name="47"><span class="lineNum">      47 </span><span class="lineNoCov">          0 : static int jpeg_v2_0_early_init(void *handle)</span></a>
<a name="48"><span class="lineNum">      48 </span>            : {</a>
<a name="49"><span class="lineNum">      49 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :         adev-&gt;jpeg.num_jpeg_inst = 1;</span></a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span><span class="lineNoCov">          0 :         jpeg_v2_0_set_dec_ring_funcs(adev);</span></a>
<a name="54"><span class="lineNum">      54 </span><span class="lineNoCov">          0 :         jpeg_v2_0_set_irq_funcs(adev);</span></a>
<a name="55"><span class="lineNum">      55 </span>            : </a>
<a name="56"><span class="lineNum">      56 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="57"><span class="lineNum">      57 </span>            : }</a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span>            : /**</a>
<a name="60"><span class="lineNum">      60 </span>            :  * jpeg_v2_0_sw_init - sw init for JPEG block</a>
<a name="61"><span class="lineNum">      61 </span>            :  *</a>
<a name="62"><span class="lineNum">      62 </span>            :  * @handle: amdgpu_device pointer</a>
<a name="63"><span class="lineNum">      63 </span>            :  *</a>
<a name="64"><span class="lineNum">      64 </span>            :  * Load firmware and sw initialization</a>
<a name="65"><span class="lineNum">      65 </span>            :  */</a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 : static int jpeg_v2_0_sw_init(void *handle)</span></a>
<a name="67"><span class="lineNum">      67 </span>            : {</a>
<a name="68"><span class="lineNum">      68 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="69"><span class="lineNum">      69 </span>            :         struct amdgpu_ring *ring;</a>
<a name="70"><span class="lineNum">      70 </span>            :         int r;</a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span>            :         /* JPEG TRAP */</a>
<a name="73"><span class="lineNum">      73 </span><span class="lineNoCov">          0 :         r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_VCN,</span></a>
<a name="74"><span class="lineNum">      74 </span>            :                 VCN_2_0__SRCID__JPEG_DECODE, &amp;adev-&gt;jpeg.inst-&gt;irq);</a>
<a name="75"><span class="lineNum">      75 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="76"><span class="lineNum">      76 </span>            :                 return r;</a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :         r = amdgpu_jpeg_sw_init(adev);</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="80"><span class="lineNum">      80 </span>            :                 return r;</a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span><span class="lineNoCov">          0 :         r = amdgpu_jpeg_resume(adev);</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="84"><span class="lineNum">      84 </span>            :                 return r;</a>
<a name="85"><span class="lineNum">      85 </span>            : </a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :         ring = &amp;adev-&gt;jpeg.inst-&gt;ring_dec;</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineNoCov">          0 :         ring-&gt;use_doorbell = true;</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineNoCov">          0 :         ring-&gt;doorbell_index = (adev-&gt;doorbell_index.vcn.vcn_ring0_1 &lt;&lt; 1) + 1;</span></a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :         sprintf(ring-&gt;name, &quot;jpeg_dec&quot;);</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineNoCov">          0 :         r = amdgpu_ring_init(adev, ring, 512, &amp;adev-&gt;jpeg.inst-&gt;irq,</span></a>
<a name="91"><span class="lineNum">      91 </span>            :                              0, AMDGPU_RING_PRIO_DEFAULT, NULL);</a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="93"><span class="lineNum">      93 </span>            :                 return r;</a>
<a name="94"><span class="lineNum">      94 </span>            : </a>
<a name="95"><span class="lineNum">      95 </span><span class="lineNoCov">          0 :         adev-&gt;jpeg.internal.jpeg_pitch = mmUVD_JPEG_PITCH_INTERNAL_OFFSET;</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :         adev-&gt;jpeg.inst-&gt;external.jpeg_pitch = SOC15_REG_OFFSET(JPEG, 0, mmUVD_JPEG_PITCH);</span></a>
<a name="97"><span class="lineNum">      97 </span>            : </a>
<a name="98"><span class="lineNum">      98 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="99"><span class="lineNum">      99 </span>            : }</a>
<a name="100"><span class="lineNum">     100 </span>            : </a>
<a name="101"><span class="lineNum">     101 </span>            : /**</a>
<a name="102"><span class="lineNum">     102 </span>            :  * jpeg_v2_0_sw_fini - sw fini for JPEG block</a>
<a name="103"><span class="lineNum">     103 </span>            :  *</a>
<a name="104"><span class="lineNum">     104 </span>            :  * @handle: amdgpu_device pointer</a>
<a name="105"><span class="lineNum">     105 </span>            :  *</a>
<a name="106"><span class="lineNum">     106 </span>            :  * JPEG suspend and free up sw allocation</a>
<a name="107"><span class="lineNum">     107 </span>            :  */</a>
<a name="108"><span class="lineNum">     108 </span><span class="lineNoCov">          0 : static int jpeg_v2_0_sw_fini(void *handle)</span></a>
<a name="109"><span class="lineNum">     109 </span>            : {</a>
<a name="110"><span class="lineNum">     110 </span>            :         int r;</a>
<a name="111"><span class="lineNum">     111 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span><span class="lineNoCov">          0 :         r = amdgpu_jpeg_suspend(adev);</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="115"><span class="lineNum">     115 </span>            :                 return r;</a>
<a name="116"><span class="lineNum">     116 </span>            : </a>
<a name="117"><span class="lineNum">     117 </span><span class="lineNoCov">          0 :         r = amdgpu_jpeg_sw_fini(adev);</span></a>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<a name="119"><span class="lineNum">     119 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="120"><span class="lineNum">     120 </span>            : }</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span>            : /**</a>
<a name="123"><span class="lineNum">     123 </span>            :  * jpeg_v2_0_hw_init - start and test JPEG block</a>
<a name="124"><span class="lineNum">     124 </span>            :  *</a>
<a name="125"><span class="lineNum">     125 </span>            :  * @handle: amdgpu_device pointer</a>
<a name="126"><span class="lineNum">     126 </span>            :  *</a>
<a name="127"><span class="lineNum">     127 </span>            :  */</a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 : static int jpeg_v2_0_hw_init(void *handle)</span></a>
<a name="129"><span class="lineNum">     129 </span>            : {</a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :         struct amdgpu_ring *ring = &amp;adev-&gt;jpeg.inst-&gt;ring_dec;</span></a>
<a name="132"><span class="lineNum">     132 </span>            :         int r;</a>
<a name="133"><span class="lineNum">     133 </span>            : </a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 :         adev-&gt;nbio.funcs-&gt;vcn_doorbell_range(adev, ring-&gt;use_doorbell,</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :                 (adev-&gt;doorbell_index.vcn.vcn_ring0_1 &lt;&lt; 1), 0);</span></a>
<a name="136"><span class="lineNum">     136 </span>            : </a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 :         r = amdgpu_ring_test_helper(ring);</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :         if (!r)</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 :                 DRM_INFO(&quot;JPEG decode initialized successfully.\n&quot;);</span></a>
<a name="140"><span class="lineNum">     140 </span>            : </a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="142"><span class="lineNum">     142 </span>            : }</a>
<a name="143"><span class="lineNum">     143 </span>            : </a>
<a name="144"><span class="lineNum">     144 </span>            : /**</a>
<a name="145"><span class="lineNum">     145 </span>            :  * jpeg_v2_0_hw_fini - stop the hardware block</a>
<a name="146"><span class="lineNum">     146 </span>            :  *</a>
<a name="147"><span class="lineNum">     147 </span>            :  * @handle: amdgpu_device pointer</a>
<a name="148"><span class="lineNum">     148 </span>            :  *</a>
<a name="149"><span class="lineNum">     149 </span>            :  * Stop the JPEG block, mark ring as not ready any more</a>
<a name="150"><span class="lineNum">     150 </span>            :  */</a>
<a name="151"><span class="lineNum">     151 </span><span class="lineNoCov">          0 : static int jpeg_v2_0_hw_fini(void *handle)</span></a>
<a name="152"><span class="lineNum">     152 </span>            : {</a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span><span class="lineNoCov">          0 :         cancel_delayed_work_sync(&amp;adev-&gt;vcn.idle_work);</span></a>
<a name="156"><span class="lineNum">     156 </span>            : </a>
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 :         if (adev-&gt;jpeg.cur_state != AMD_PG_STATE_GATE &amp;&amp;</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 :               RREG32_SOC15(JPEG, 0, mmUVD_JRBC_STATUS))</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineNoCov">          0 :                 jpeg_v2_0_set_powergating_state(adev, AMD_PG_STATE_GATE);</span></a>
<a name="160"><span class="lineNum">     160 </span>            : </a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="162"><span class="lineNum">     162 </span>            : }</a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span>            : /**</a>
<a name="165"><span class="lineNum">     165 </span>            :  * jpeg_v2_0_suspend - suspend JPEG block</a>
<a name="166"><span class="lineNum">     166 </span>            :  *</a>
<a name="167"><span class="lineNum">     167 </span>            :  * @handle: amdgpu_device pointer</a>
<a name="168"><span class="lineNum">     168 </span>            :  *</a>
<a name="169"><span class="lineNum">     169 </span>            :  * HW fini and suspend JPEG block</a>
<a name="170"><span class="lineNum">     170 </span>            :  */</a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 : static int jpeg_v2_0_suspend(void *handle)</span></a>
<a name="172"><span class="lineNum">     172 </span>            : {</a>
<a name="173"><span class="lineNum">     173 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="174"><span class="lineNum">     174 </span>            :         int r;</a>
<a name="175"><span class="lineNum">     175 </span>            : </a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 :         r = jpeg_v2_0_hw_fini(adev);</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="178"><span class="lineNum">     178 </span>            :                 return r;</a>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<a name="180"><span class="lineNum">     180 </span><span class="lineNoCov">          0 :         r = amdgpu_jpeg_suspend(adev);</span></a>
<a name="181"><span class="lineNum">     181 </span>            : </a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="183"><span class="lineNum">     183 </span>            : }</a>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<a name="185"><span class="lineNum">     185 </span>            : /**</a>
<a name="186"><span class="lineNum">     186 </span>            :  * jpeg_v2_0_resume - resume JPEG block</a>
<a name="187"><span class="lineNum">     187 </span>            :  *</a>
<a name="188"><span class="lineNum">     188 </span>            :  * @handle: amdgpu_device pointer</a>
<a name="189"><span class="lineNum">     189 </span>            :  *</a>
<a name="190"><span class="lineNum">     190 </span>            :  * Resume firmware and hw init JPEG block</a>
<a name="191"><span class="lineNum">     191 </span>            :  */</a>
<a name="192"><span class="lineNum">     192 </span><span class="lineNoCov">          0 : static int jpeg_v2_0_resume(void *handle)</span></a>
<a name="193"><span class="lineNum">     193 </span>            : {</a>
<a name="194"><span class="lineNum">     194 </span>            :         int r;</a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :         r = amdgpu_jpeg_resume(adev);</span></a>
<a name="198"><span class="lineNum">     198 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="199"><span class="lineNum">     199 </span>            :                 return r;</a>
<a name="200"><span class="lineNum">     200 </span>            : </a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :         r = jpeg_v2_0_hw_init(adev);</span></a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="204"><span class="lineNum">     204 </span>            : }</a>
<a name="205"><span class="lineNum">     205 </span>            : </a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 : static int jpeg_v2_0_disable_power_gating(struct amdgpu_device *adev)</span></a>
<a name="207"><span class="lineNum">     207 </span>            : {</a>
<a name="208"><span class="lineNum">     208 </span>            :         uint32_t data;</a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 :         int r = 0;</span></a>
<a name="210"><span class="lineNum">     210 </span>            : </a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :         if (adev-&gt;pg_flags &amp; AMD_PG_SUPPORT_JPEG) {</span></a>
<a name="212"><span class="lineNum">     212 </span><span class="lineNoCov">          0 :                 data = 1 &lt;&lt; UVD_PGFSM_CONFIG__UVDJ_PWR_CONFIG__SHIFT;</span></a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(JPEG, 0, mmUVD_PGFSM_CONFIG), data);</span></a>
<a name="214"><span class="lineNum">     214 </span>            : </a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :                 r = SOC15_WAIT_ON_RREG(JPEG, 0,</span></a>
<a name="216"><span class="lineNum">     216 </span>            :                         mmUVD_PGFSM_STATUS, UVD_PGFSM_STATUS_UVDJ_PWR_ON,</a>
<a name="217"><span class="lineNum">     217 </span>            :                         UVD_PGFSM_STATUS__UVDJ_PWR_STATUS_MASK);</a>
<a name="218"><span class="lineNum">     218 </span>            : </a>
<a name="219"><span class="lineNum">     219 </span><span class="lineNoCov">          0 :                 if (r) {</span></a>
<a name="220"><span class="lineNum">     220 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;amdgpu: JPEG disable power gating failed\n&quot;);</span></a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :                         return r;</span></a>
<a name="222"><span class="lineNum">     222 </span>            :                 }</a>
<a name="223"><span class="lineNum">     223 </span>            :         }</a>
<a name="224"><span class="lineNum">     224 </span>            : </a>
<a name="225"><span class="lineNum">     225 </span>            :         /* Removing the anti hang mechanism to indicate the UVDJ tile is ON */</a>
<a name="226"><span class="lineNum">     226 </span><span class="lineNoCov">          0 :         data = RREG32(SOC15_REG_OFFSET(JPEG, 0, mmUVD_JPEG_POWER_STATUS)) &amp; ~0x1;</span></a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :         WREG32(SOC15_REG_OFFSET(JPEG, 0, mmUVD_JPEG_POWER_STATUS), data);</span></a>
<a name="228"><span class="lineNum">     228 </span>            : </a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="230"><span class="lineNum">     230 </span>            : }</a>
<a name="231"><span class="lineNum">     231 </span>            : </a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 : static int jpeg_v2_0_enable_power_gating(struct amdgpu_device *adev)</span></a>
<a name="233"><span class="lineNum">     233 </span>            : {</a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :         if (adev-&gt;pg_flags &amp; AMD_PG_SUPPORT_JPEG) {</span></a>
<a name="235"><span class="lineNum">     235 </span>            :                 uint32_t data;</a>
<a name="236"><span class="lineNum">     236 </span><span class="lineNoCov">          0 :                 int r = 0;</span></a>
<a name="237"><span class="lineNum">     237 </span>            : </a>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 :                 data = RREG32(SOC15_REG_OFFSET(JPEG, 0, mmUVD_JPEG_POWER_STATUS));</span></a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :                 data &amp;= ~UVD_JPEG_POWER_STATUS__JPEG_POWER_STATUS_MASK;</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :                 data |=  0x1; //UVD_JPEG_POWER_STATUS__JPEG_POWER_STATUS_TILES_OFF;</span></a>
<a name="241"><span class="lineNum">     241 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(JPEG, 0, mmUVD_JPEG_POWER_STATUS), data);</span></a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :                 data = 2 &lt;&lt; UVD_PGFSM_CONFIG__UVDJ_PWR_CONFIG__SHIFT;</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(JPEG, 0, mmUVD_PGFSM_CONFIG), data);</span></a>
<a name="245"><span class="lineNum">     245 </span>            : </a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :                 r = SOC15_WAIT_ON_RREG(JPEG, 0, mmUVD_PGFSM_STATUS,</span></a>
<a name="247"><span class="lineNum">     247 </span>            :                         (2 &lt;&lt; UVD_PGFSM_STATUS__UVDJ_PWR_STATUS__SHIFT),</a>
<a name="248"><span class="lineNum">     248 </span>            :                         UVD_PGFSM_STATUS__UVDJ_PWR_STATUS_MASK);</a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span><span class="lineNoCov">          0 :                 if (r) {</span></a>
<a name="251"><span class="lineNum">     251 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;amdgpu: JPEG enable power gating failed\n&quot;);</span></a>
<a name="252"><span class="lineNum">     252 </span><span class="lineNoCov">          0 :                         return r;</span></a>
<a name="253"><span class="lineNum">     253 </span>            :                 }</a>
<a name="254"><span class="lineNum">     254 </span>            :         }</a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span>            :         return 0;</a>
<a name="257"><span class="lineNum">     257 </span>            : }</a>
<a name="258"><span class="lineNum">     258 </span>            : </a>
<a name="259"><span class="lineNum">     259 </span><span class="lineNoCov">          0 : static void jpeg_v2_0_disable_clock_gating(struct amdgpu_device *adev)</span></a>
<a name="260"><span class="lineNum">     260 </span>            : {</a>
<a name="261"><span class="lineNum">     261 </span>            :         uint32_t data;</a>
<a name="262"><span class="lineNum">     262 </span>            : </a>
<a name="263"><span class="lineNum">     263 </span><span class="lineNoCov">          0 :         data = RREG32_SOC15(JPEG, 0, mmJPEG_CGC_CTRL);</span></a>
<a name="264"><span class="lineNum">     264 </span><span class="lineNoCov">          0 :         if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_JPEG_MGCG)</span></a>
<a name="265"><span class="lineNum">     265 </span><span class="lineNoCov">          0 :                 data |= 1 &lt;&lt; JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;</span></a>
<a name="266"><span class="lineNum">     266 </span>            :         else</a>
<a name="267"><span class="lineNum">     267 </span>            :                 data &amp;= ~JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;</a>
<a name="268"><span class="lineNum">     268 </span>            : </a>
<a name="269"><span class="lineNum">     269 </span><span class="lineNoCov">          0 :         data |= 1 &lt;&lt; JPEG_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;</span></a>
<a name="270"><span class="lineNum">     270 </span><span class="lineNoCov">          0 :         data |= 4 &lt;&lt; JPEG_CGC_CTRL__CLK_OFF_DELAY__SHIFT;</span></a>
<a name="271"><span class="lineNum">     271 </span><span class="lineNoCov">          0 :         WREG32_SOC15(JPEG, 0, mmJPEG_CGC_CTRL, data);</span></a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span><span class="lineNoCov">          0 :         data = RREG32_SOC15(JPEG, 0, mmJPEG_CGC_GATE);</span></a>
<a name="274"><span class="lineNum">     274 </span><span class="lineNoCov">          0 :         data &amp;= ~(JPEG_CGC_GATE__JPEG_DEC_MASK</span></a>
<a name="275"><span class="lineNum">     275 </span>            :                 | JPEG_CGC_GATE__JPEG2_DEC_MASK</a>
<a name="276"><span class="lineNum">     276 </span>            :                 | JPEG_CGC_GATE__JPEG_ENC_MASK</a>
<a name="277"><span class="lineNum">     277 </span>            :                 | JPEG_CGC_GATE__JMCIF_MASK</a>
<a name="278"><span class="lineNum">     278 </span>            :                 | JPEG_CGC_GATE__JRBBM_MASK);</a>
<a name="279"><span class="lineNum">     279 </span><span class="lineNoCov">          0 :         WREG32_SOC15(JPEG, 0, mmJPEG_CGC_GATE, data);</span></a>
<a name="280"><span class="lineNum">     280 </span><span class="lineNoCov">          0 : }</span></a>
<a name="281"><span class="lineNum">     281 </span>            : </a>
<a name="282"><span class="lineNum">     282 </span><span class="lineNoCov">          0 : static void jpeg_v2_0_enable_clock_gating(struct amdgpu_device *adev)</span></a>
<a name="283"><span class="lineNum">     283 </span>            : {</a>
<a name="284"><span class="lineNum">     284 </span>            :         uint32_t data;</a>
<a name="285"><span class="lineNum">     285 </span>            : </a>
<a name="286"><span class="lineNum">     286 </span><span class="lineNoCov">          0 :         data = RREG32_SOC15(JPEG, 0, mmJPEG_CGC_CTRL);</span></a>
<a name="287"><span class="lineNum">     287 </span><span class="lineNoCov">          0 :         if (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_JPEG_MGCG)</span></a>
<a name="288"><span class="lineNum">     288 </span><span class="lineNoCov">          0 :                 data |= 1 &lt;&lt; JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;</span></a>
<a name="289"><span class="lineNum">     289 </span>            :         else</a>
<a name="290"><span class="lineNum">     290 </span>            :                 data |= 0 &lt;&lt; JPEG_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;</a>
<a name="291"><span class="lineNum">     291 </span>            : </a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 :         data |= 1 &lt;&lt; JPEG_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;</span></a>
<a name="293"><span class="lineNum">     293 </span><span class="lineNoCov">          0 :         data |= 4 &lt;&lt; JPEG_CGC_CTRL__CLK_OFF_DELAY__SHIFT;</span></a>
<a name="294"><span class="lineNum">     294 </span><span class="lineNoCov">          0 :         WREG32_SOC15(JPEG, 0, mmJPEG_CGC_CTRL, data);</span></a>
<a name="295"><span class="lineNum">     295 </span>            : </a>
<a name="296"><span class="lineNum">     296 </span><span class="lineNoCov">          0 :         data = RREG32_SOC15(JPEG, 0, mmJPEG_CGC_GATE);</span></a>
<a name="297"><span class="lineNum">     297 </span><span class="lineNoCov">          0 :         data |= (JPEG_CGC_GATE__JPEG_DEC_MASK</span></a>
<a name="298"><span class="lineNum">     298 </span>            :                 |JPEG_CGC_GATE__JPEG2_DEC_MASK</a>
<a name="299"><span class="lineNum">     299 </span>            :                 |JPEG_CGC_GATE__JPEG_ENC_MASK</a>
<a name="300"><span class="lineNum">     300 </span>            :                 |JPEG_CGC_GATE__JMCIF_MASK</a>
<a name="301"><span class="lineNum">     301 </span>            :                 |JPEG_CGC_GATE__JRBBM_MASK);</a>
<a name="302"><span class="lineNum">     302 </span><span class="lineNoCov">          0 :         WREG32_SOC15(JPEG, 0, mmJPEG_CGC_GATE, data);</span></a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 : }</span></a>
<a name="304"><span class="lineNum">     304 </span>            : </a>
<a name="305"><span class="lineNum">     305 </span>            : /**</a>
<a name="306"><span class="lineNum">     306 </span>            :  * jpeg_v2_0_start - start JPEG block</a>
<a name="307"><span class="lineNum">     307 </span>            :  *</a>
<a name="308"><span class="lineNum">     308 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="309"><span class="lineNum">     309 </span>            :  *</a>
<a name="310"><span class="lineNum">     310 </span>            :  * Setup and start the JPEG block</a>
<a name="311"><span class="lineNum">     311 </span>            :  */</a>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 : static int jpeg_v2_0_start(struct amdgpu_device *adev)</span></a>
<a name="313"><span class="lineNum">     313 </span>            : {</a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :         struct amdgpu_ring *ring = &amp;adev-&gt;jpeg.inst-&gt;ring_dec;</span></a>
<a name="315"><span class="lineNum">     315 </span>            :         int r;</a>
<a name="316"><span class="lineNum">     316 </span>            : </a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :         if (adev-&gt;pm.dpm_enabled)</span></a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 :                 amdgpu_dpm_enable_jpeg(adev, true);</span></a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span>            :         /* disable power gating */</a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 :         r = jpeg_v2_0_disable_power_gating(adev);</span></a>
<a name="322"><span class="lineNum">     322 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="323"><span class="lineNum">     323 </span>            :                 return r;</a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span>            :         /* JPEG disable CGC */</a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 :         jpeg_v2_0_disable_clock_gating(adev);</span></a>
<a name="327"><span class="lineNum">     327 </span>            : </a>
<a name="328"><span class="lineNum">     328 </span><span class="lineNoCov">          0 :         WREG32_SOC15(JPEG, 0, mmJPEG_DEC_GFX10_ADDR_CONFIG, adev-&gt;gfx.config.gb_addr_config);</span></a>
<a name="329"><span class="lineNum">     329 </span>            : </a>
<a name="330"><span class="lineNum">     330 </span>            :         /* enable JMI channel */</a>
<a name="331"><span class="lineNum">     331 </span><span class="lineNoCov">          0 :         WREG32_P(SOC15_REG_OFFSET(JPEG, 0, mmUVD_JMI_CNTL), 0,</span></a>
<a name="332"><span class="lineNum">     332 </span>            :                 ~UVD_JMI_CNTL__SOFT_RESET_MASK);</a>
<a name="333"><span class="lineNum">     333 </span>            : </a>
<a name="334"><span class="lineNum">     334 </span>            :         /* enable System Interrupt for JRBC */</a>
<a name="335"><span class="lineNum">     335 </span><span class="lineNoCov">          0 :         WREG32_P(SOC15_REG_OFFSET(JPEG, 0, mmJPEG_SYS_INT_EN),</span></a>
<a name="336"><span class="lineNum">     336 </span>            :                 JPEG_SYS_INT_EN__DJRBC_MASK,</a>
<a name="337"><span class="lineNum">     337 </span>            :                 ~JPEG_SYS_INT_EN__DJRBC_MASK);</a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 :         WREG32_SOC15(JPEG, 0, mmUVD_LMI_JRBC_RB_VMID, 0);</span></a>
<a name="340"><span class="lineNum">     340 </span><span class="lineNoCov">          0 :         WREG32_SOC15(JPEG, 0, mmUVD_JRBC_RB_CNTL, (0x00000001L | 0x00000002L));</span></a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :         WREG32_SOC15(JPEG, 0, mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW,</span></a>
<a name="342"><span class="lineNum">     342 </span>            :                 lower_32_bits(ring-&gt;gpu_addr));</a>
<a name="343"><span class="lineNum">     343 </span><span class="lineNoCov">          0 :         WREG32_SOC15(JPEG, 0, mmUVD_LMI_JRBC_RB_64BIT_BAR_HIGH,</span></a>
<a name="344"><span class="lineNum">     344 </span>            :                 upper_32_bits(ring-&gt;gpu_addr));</a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 :         WREG32_SOC15(JPEG, 0, mmUVD_JRBC_RB_RPTR, 0);</span></a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :         WREG32_SOC15(JPEG, 0, mmUVD_JRBC_RB_WPTR, 0);</span></a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :         WREG32_SOC15(JPEG, 0, mmUVD_JRBC_RB_CNTL, 0x00000002L);</span></a>
<a name="348"><span class="lineNum">     348 </span><span class="lineNoCov">          0 :         WREG32_SOC15(JPEG, 0, mmUVD_JRBC_RB_SIZE, ring-&gt;ring_size / 4);</span></a>
<a name="349"><span class="lineNum">     349 </span><span class="lineNoCov">          0 :         ring-&gt;wptr = RREG32_SOC15(JPEG, 0, mmUVD_JRBC_RB_WPTR);</span></a>
<a name="350"><span class="lineNum">     350 </span>            : </a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="352"><span class="lineNum">     352 </span>            : }</a>
<a name="353"><span class="lineNum">     353 </span>            : </a>
<a name="354"><span class="lineNum">     354 </span>            : /**</a>
<a name="355"><span class="lineNum">     355 </span>            :  * jpeg_v2_0_stop - stop JPEG block</a>
<a name="356"><span class="lineNum">     356 </span>            :  *</a>
<a name="357"><span class="lineNum">     357 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="358"><span class="lineNum">     358 </span>            :  *</a>
<a name="359"><span class="lineNum">     359 </span>            :  * stop the JPEG block</a>
<a name="360"><span class="lineNum">     360 </span>            :  */</a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 : static int jpeg_v2_0_stop(struct amdgpu_device *adev)</span></a>
<a name="362"><span class="lineNum">     362 </span>            : {</a>
<a name="363"><span class="lineNum">     363 </span>            :         int r;</a>
<a name="364"><span class="lineNum">     364 </span>            : </a>
<a name="365"><span class="lineNum">     365 </span>            :         /* reset JMI */</a>
<a name="366"><span class="lineNum">     366 </span><span class="lineNoCov">          0 :         WREG32_P(SOC15_REG_OFFSET(JPEG, 0, mmUVD_JMI_CNTL),</span></a>
<a name="367"><span class="lineNum">     367 </span>            :                 UVD_JMI_CNTL__SOFT_RESET_MASK,</a>
<a name="368"><span class="lineNum">     368 </span>            :                 ~UVD_JMI_CNTL__SOFT_RESET_MASK);</a>
<a name="369"><span class="lineNum">     369 </span>            : </a>
<a name="370"><span class="lineNum">     370 </span>            :         /* enable JPEG CGC */</a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :         jpeg_v2_0_enable_clock_gating(adev);</span></a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span>            :         /* enable power gating */</a>
<a name="374"><span class="lineNum">     374 </span><span class="lineNoCov">          0 :         r = jpeg_v2_0_enable_power_gating(adev);</span></a>
<a name="375"><span class="lineNum">     375 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="376"><span class="lineNum">     376 </span>            :                 return r;</a>
<a name="377"><span class="lineNum">     377 </span>            : </a>
<a name="378"><span class="lineNum">     378 </span><span class="lineNoCov">          0 :         if (adev-&gt;pm.dpm_enabled)</span></a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :                 amdgpu_dpm_enable_jpeg(adev, false);</span></a>
<a name="380"><span class="lineNum">     380 </span>            : </a>
<a name="381"><span class="lineNum">     381 </span>            :         return 0;</a>
<a name="382"><span class="lineNum">     382 </span>            : }</a>
<a name="383"><span class="lineNum">     383 </span>            : </a>
<a name="384"><span class="lineNum">     384 </span>            : /**</a>
<a name="385"><span class="lineNum">     385 </span>            :  * jpeg_v2_0_dec_ring_get_rptr - get read pointer</a>
<a name="386"><span class="lineNum">     386 </span>            :  *</a>
<a name="387"><span class="lineNum">     387 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="388"><span class="lineNum">     388 </span>            :  *</a>
<a name="389"><span class="lineNum">     389 </span>            :  * Returns the current hardware read pointer</a>
<a name="390"><span class="lineNum">     390 </span>            :  */</a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 : static uint64_t jpeg_v2_0_dec_ring_get_rptr(struct amdgpu_ring *ring)</span></a>
<a name="392"><span class="lineNum">     392 </span>            : {</a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="394"><span class="lineNum">     394 </span>            : </a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 :         return RREG32_SOC15(JPEG, 0, mmUVD_JRBC_RB_RPTR);</span></a>
<a name="396"><span class="lineNum">     396 </span>            : }</a>
<a name="397"><span class="lineNum">     397 </span>            : </a>
<a name="398"><span class="lineNum">     398 </span>            : /**</a>
<a name="399"><span class="lineNum">     399 </span>            :  * jpeg_v2_0_dec_ring_get_wptr - get write pointer</a>
<a name="400"><span class="lineNum">     400 </span>            :  *</a>
<a name="401"><span class="lineNum">     401 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="402"><span class="lineNum">     402 </span>            :  *</a>
<a name="403"><span class="lineNum">     403 </span>            :  * Returns the current hardware write pointer</a>
<a name="404"><span class="lineNum">     404 </span>            :  */</a>
<a name="405"><span class="lineNum">     405 </span><span class="lineNoCov">          0 : static uint64_t jpeg_v2_0_dec_ring_get_wptr(struct amdgpu_ring *ring)</span></a>
<a name="406"><span class="lineNum">     406 </span>            : {</a>
<a name="407"><span class="lineNum">     407 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="408"><span class="lineNum">     408 </span>            : </a>
<a name="409"><span class="lineNum">     409 </span><span class="lineNoCov">          0 :         if (ring-&gt;use_doorbell)</span></a>
<a name="410"><span class="lineNum">     410 </span><span class="lineNoCov">          0 :                 return *ring-&gt;wptr_cpu_addr;</span></a>
<a name="411"><span class="lineNum">     411 </span>            :         else</a>
<a name="412"><span class="lineNum">     412 </span><span class="lineNoCov">          0 :                 return RREG32_SOC15(JPEG, 0, mmUVD_JRBC_RB_WPTR);</span></a>
<a name="413"><span class="lineNum">     413 </span>            : }</a>
<a name="414"><span class="lineNum">     414 </span>            : </a>
<a name="415"><span class="lineNum">     415 </span>            : /**</a>
<a name="416"><span class="lineNum">     416 </span>            :  * jpeg_v2_0_dec_ring_set_wptr - set write pointer</a>
<a name="417"><span class="lineNum">     417 </span>            :  *</a>
<a name="418"><span class="lineNum">     418 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="419"><span class="lineNum">     419 </span>            :  *</a>
<a name="420"><span class="lineNum">     420 </span>            :  * Commits the write pointer to the hardware</a>
<a name="421"><span class="lineNum">     421 </span>            :  */</a>
<a name="422"><span class="lineNum">     422 </span><span class="lineNoCov">          0 : static void jpeg_v2_0_dec_ring_set_wptr(struct amdgpu_ring *ring)</span></a>
<a name="423"><span class="lineNum">     423 </span>            : {</a>
<a name="424"><span class="lineNum">     424 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="425"><span class="lineNum">     425 </span>            : </a>
<a name="426"><span class="lineNum">     426 </span><span class="lineNoCov">          0 :         if (ring-&gt;use_doorbell) {</span></a>
<a name="427"><span class="lineNum">     427 </span><span class="lineNoCov">          0 :                 *ring-&gt;wptr_cpu_addr = lower_32_bits(ring-&gt;wptr);</span></a>
<a name="428"><span class="lineNum">     428 </span><span class="lineNoCov">          0 :                 WDOORBELL32(ring-&gt;doorbell_index, lower_32_bits(ring-&gt;wptr));</span></a>
<a name="429"><span class="lineNum">     429 </span>            :         } else {</a>
<a name="430"><span class="lineNum">     430 </span><span class="lineNoCov">          0 :                 WREG32_SOC15(JPEG, 0, mmUVD_JRBC_RB_WPTR, lower_32_bits(ring-&gt;wptr));</span></a>
<a name="431"><span class="lineNum">     431 </span>            :         }</a>
<a name="432"><span class="lineNum">     432 </span><span class="lineNoCov">          0 : }</span></a>
<a name="433"><span class="lineNum">     433 </span>            : </a>
<a name="434"><span class="lineNum">     434 </span>            : /**</a>
<a name="435"><span class="lineNum">     435 </span>            :  * jpeg_v2_0_dec_ring_insert_start - insert a start command</a>
<a name="436"><span class="lineNum">     436 </span>            :  *</a>
<a name="437"><span class="lineNum">     437 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="438"><span class="lineNum">     438 </span>            :  *</a>
<a name="439"><span class="lineNum">     439 </span>            :  * Write a start command to the ring.</a>
<a name="440"><span class="lineNum">     440 </span>            :  */</a>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 : void jpeg_v2_0_dec_ring_insert_start(struct amdgpu_ring *ring)</span></a>
<a name="442"><span class="lineNum">     442 </span>            : {</a>
<a name="443"><span class="lineNum">     443 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_JRBC_EXTERNAL_REG_INTERNAL_OFFSET,</span></a>
<a name="444"><span class="lineNum">     444 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="445"><span class="lineNum">     445 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0x68e04);</span></a>
<a name="446"><span class="lineNum">     446 </span>            : </a>
<a name="447"><span class="lineNum">     447 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(JRBC_DEC_EXTERNAL_REG_WRITE_ADDR,</span></a>
<a name="448"><span class="lineNum">     448 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="449"><span class="lineNum">     449 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0x80010000);</span></a>
<a name="450"><span class="lineNum">     450 </span><span class="lineNoCov">          0 : }</span></a>
<a name="451"><span class="lineNum">     451 </span>            : </a>
<a name="452"><span class="lineNum">     452 </span>            : /**</a>
<a name="453"><span class="lineNum">     453 </span>            :  * jpeg_v2_0_dec_ring_insert_end - insert a end command</a>
<a name="454"><span class="lineNum">     454 </span>            :  *</a>
<a name="455"><span class="lineNum">     455 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="456"><span class="lineNum">     456 </span>            :  *</a>
<a name="457"><span class="lineNum">     457 </span>            :  * Write a end command to the ring.</a>
<a name="458"><span class="lineNum">     458 </span>            :  */</a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 : void jpeg_v2_0_dec_ring_insert_end(struct amdgpu_ring *ring)</span></a>
<a name="460"><span class="lineNum">     460 </span>            : {</a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_JRBC_EXTERNAL_REG_INTERNAL_OFFSET,</span></a>
<a name="462"><span class="lineNum">     462 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0x68e04);</span></a>
<a name="464"><span class="lineNum">     464 </span>            : </a>
<a name="465"><span class="lineNum">     465 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(JRBC_DEC_EXTERNAL_REG_WRITE_ADDR,</span></a>
<a name="466"><span class="lineNum">     466 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="467"><span class="lineNum">     467 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0x00010000);</span></a>
<a name="468"><span class="lineNum">     468 </span><span class="lineNoCov">          0 : }</span></a>
<a name="469"><span class="lineNum">     469 </span>            : </a>
<a name="470"><span class="lineNum">     470 </span>            : /**</a>
<a name="471"><span class="lineNum">     471 </span>            :  * jpeg_v2_0_dec_ring_emit_fence - emit an fence &amp; trap command</a>
<a name="472"><span class="lineNum">     472 </span>            :  *</a>
<a name="473"><span class="lineNum">     473 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="474"><span class="lineNum">     474 </span>            :  * @addr: address</a>
<a name="475"><span class="lineNum">     475 </span>            :  * @seq: sequence number</a>
<a name="476"><span class="lineNum">     476 </span>            :  * @flags: fence related flags</a>
<a name="477"><span class="lineNum">     477 </span>            :  *</a>
<a name="478"><span class="lineNum">     478 </span>            :  * Write a fence and a trap command to the ring.</a>
<a name="479"><span class="lineNum">     479 </span>            :  */</a>
<a name="480"><span class="lineNum">     480 </span><span class="lineNoCov">          0 : void jpeg_v2_0_dec_ring_emit_fence(struct amdgpu_ring *ring, u64 addr, u64 seq,</span></a>
<a name="481"><span class="lineNum">     481 </span>            :                                 unsigned flags)</a>
<a name="482"><span class="lineNum">     482 </span>            : {</a>
<a name="483"><span class="lineNum">     483 </span><span class="lineNoCov">          0 :         WARN_ON(flags &amp; AMDGPU_FENCE_FLAG_64BIT);</span></a>
<a name="484"><span class="lineNum">     484 </span>            : </a>
<a name="485"><span class="lineNum">     485 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_JPEG_GPCOM_DATA0_INTERNAL_OFFSET,</span></a>
<a name="486"><span class="lineNum">     486 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="487"><span class="lineNum">     487 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, seq);</span></a>
<a name="488"><span class="lineNum">     488 </span>            : </a>
<a name="489"><span class="lineNum">     489 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_JPEG_GPCOM_DATA1_INTERNAL_OFFSET,</span></a>
<a name="490"><span class="lineNum">     490 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="491"><span class="lineNum">     491 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, seq);</span></a>
<a name="492"><span class="lineNum">     492 </span>            : </a>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW_INTERNAL_OFFSET,</span></a>
<a name="494"><span class="lineNum">     494 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="495"><span class="lineNum">     495 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, lower_32_bits(addr));</span></a>
<a name="496"><span class="lineNum">     496 </span>            : </a>
<a name="497"><span class="lineNum">     497 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH_INTERNAL_OFFSET,</span></a>
<a name="498"><span class="lineNum">     498 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="499"><span class="lineNum">     499 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(addr));</span></a>
<a name="500"><span class="lineNum">     500 </span>            : </a>
<a name="501"><span class="lineNum">     501 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_JPEG_GPCOM_CMD_INTERNAL_OFFSET,</span></a>
<a name="502"><span class="lineNum">     502 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="503"><span class="lineNum">     503 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0x8);</span></a>
<a name="504"><span class="lineNum">     504 </span>            : </a>
<a name="505"><span class="lineNum">     505 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_JPEG_GPCOM_CMD_INTERNAL_OFFSET,</span></a>
<a name="506"><span class="lineNum">     506 </span>            :                 0, PACKETJ_CONDITION_CHECK0, PACKETJ_TYPE4));</a>
<a name="507"><span class="lineNum">     507 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="508"><span class="lineNum">     508 </span>            : </a>
<a name="509"><span class="lineNum">     509 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_JRBC_EXTERNAL_REG_INTERNAL_OFFSET,</span></a>
<a name="510"><span class="lineNum">     510 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="511"><span class="lineNum">     511 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0x3fbc);</span></a>
<a name="512"><span class="lineNum">     512 </span>            : </a>
<a name="513"><span class="lineNum">     513 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(JRBC_DEC_EXTERNAL_REG_WRITE_ADDR,</span></a>
<a name="514"><span class="lineNum">     514 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0x1);</span></a>
<a name="516"><span class="lineNum">     516 </span>            : </a>
<a name="517"><span class="lineNum">     517 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(0, 0, 0, PACKETJ_TYPE7));</span></a>
<a name="518"><span class="lineNum">     518 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="519"><span class="lineNum">     519 </span><span class="lineNoCov">          0 : }</span></a>
<a name="520"><span class="lineNum">     520 </span>            : </a>
<a name="521"><span class="lineNum">     521 </span>            : /**</a>
<a name="522"><span class="lineNum">     522 </span>            :  * jpeg_v2_0_dec_ring_emit_ib - execute indirect buffer</a>
<a name="523"><span class="lineNum">     523 </span>            :  *</a>
<a name="524"><span class="lineNum">     524 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="525"><span class="lineNum">     525 </span>            :  * @job: job to retrieve vmid from</a>
<a name="526"><span class="lineNum">     526 </span>            :  * @ib: indirect buffer to execute</a>
<a name="527"><span class="lineNum">     527 </span>            :  * @flags: unused</a>
<a name="528"><span class="lineNum">     528 </span>            :  *</a>
<a name="529"><span class="lineNum">     529 </span>            :  * Write ring commands to execute the indirect buffer.</a>
<a name="530"><span class="lineNum">     530 </span>            :  */</a>
<a name="531"><span class="lineNum">     531 </span><span class="lineNoCov">          0 : void jpeg_v2_0_dec_ring_emit_ib(struct amdgpu_ring *ring,</span></a>
<a name="532"><span class="lineNum">     532 </span>            :                                 struct amdgpu_job *job,</a>
<a name="533"><span class="lineNum">     533 </span>            :                                 struct amdgpu_ib *ib,</a>
<a name="534"><span class="lineNum">     534 </span>            :                                 uint32_t flags)</a>
<a name="535"><span class="lineNum">     535 </span>            : {</a>
<a name="536"><span class="lineNum">     536 </span><span class="lineNoCov">          0 :         unsigned vmid = AMDGPU_JOB_GET_VMID(job);</span></a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_JPEG_IH_CTRL_INTERNAL_OFFSET,</span></a>
<a name="539"><span class="lineNum">     539 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="540"><span class="lineNum">     540 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, (vmid &lt;&lt; JPEG_IH_CTRL__IH_VMID__SHIFT));</span></a>
<a name="541"><span class="lineNum">     541 </span>            : </a>
<a name="542"><span class="lineNum">     542 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_LMI_JRBC_IB_VMID_INTERNAL_OFFSET,</span></a>
<a name="543"><span class="lineNum">     543 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, (vmid | (vmid &lt;&lt; 4)));</span></a>
<a name="545"><span class="lineNum">     545 </span>            : </a>
<a name="546"><span class="lineNum">     546 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_LMI_JPEG_VMID_INTERNAL_OFFSET,</span></a>
<a name="547"><span class="lineNum">     547 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="548"><span class="lineNum">     548 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, (vmid | (vmid &lt;&lt; 4)));</span></a>
<a name="549"><span class="lineNum">     549 </span>            : </a>
<a name="550"><span class="lineNum">     550 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_LMI_JRBC_IB_64BIT_BAR_LOW_INTERNAL_OFFSET,</span></a>
<a name="551"><span class="lineNum">     551 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="552"><span class="lineNum">     552 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, lower_32_bits(ib-&gt;gpu_addr));</span></a>
<a name="553"><span class="lineNum">     553 </span>            : </a>
<a name="554"><span class="lineNum">     554 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_LMI_JRBC_IB_64BIT_BAR_HIGH_INTERNAL_OFFSET,</span></a>
<a name="555"><span class="lineNum">     555 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="556"><span class="lineNum">     556 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(ib-&gt;gpu_addr));</span></a>
<a name="557"><span class="lineNum">     557 </span>            : </a>
<a name="558"><span class="lineNum">     558 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_JRBC_IB_SIZE_INTERNAL_OFFSET,</span></a>
<a name="559"><span class="lineNum">     559 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="560"><span class="lineNum">     560 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, ib-&gt;length_dw);</span></a>
<a name="561"><span class="lineNum">     561 </span>            : </a>
<a name="562"><span class="lineNum">     562 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_LOW_INTERNAL_OFFSET,</span></a>
<a name="563"><span class="lineNum">     563 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="564"><span class="lineNum">     564 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, lower_32_bits(ring-&gt;gpu_addr));</span></a>
<a name="565"><span class="lineNum">     565 </span>            : </a>
<a name="566"><span class="lineNum">     566 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_HIGH_INTERNAL_OFFSET,</span></a>
<a name="567"><span class="lineNum">     567 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="568"><span class="lineNum">     568 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(ring-&gt;gpu_addr));</span></a>
<a name="569"><span class="lineNum">     569 </span>            : </a>
<a name="570"><span class="lineNum">     570 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(0, 0, PACKETJ_CONDITION_CHECK0, PACKETJ_TYPE2));</span></a>
<a name="571"><span class="lineNum">     571 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="572"><span class="lineNum">     572 </span>            : </a>
<a name="573"><span class="lineNum">     573 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_JRBC_RB_COND_RD_TIMER_INTERNAL_OFFSET,</span></a>
<a name="574"><span class="lineNum">     574 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="575"><span class="lineNum">     575 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0x01400200);</span></a>
<a name="576"><span class="lineNum">     576 </span>            : </a>
<a name="577"><span class="lineNum">     577 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_JRBC_RB_REF_DATA_INTERNAL_OFFSET,</span></a>
<a name="578"><span class="lineNum">     578 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="579"><span class="lineNum">     579 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0x2);</span></a>
<a name="580"><span class="lineNum">     580 </span>            : </a>
<a name="581"><span class="lineNum">     581 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_JRBC_STATUS_INTERNAL_OFFSET,</span></a>
<a name="582"><span class="lineNum">     582 </span>            :                 0, PACKETJ_CONDITION_CHECK3, PACKETJ_TYPE3));</a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0x2);</span></a>
<a name="584"><span class="lineNum">     584 </span><span class="lineNoCov">          0 : }</span></a>
<a name="585"><span class="lineNum">     585 </span>            : </a>
<a name="586"><span class="lineNum">     586 </span><span class="lineNoCov">          0 : void jpeg_v2_0_dec_ring_emit_reg_wait(struct amdgpu_ring *ring, uint32_t reg,</span></a>
<a name="587"><span class="lineNum">     587 </span>            :                                 uint32_t val, uint32_t mask)</a>
<a name="588"><span class="lineNum">     588 </span>            : {</a>
<a name="589"><span class="lineNum">     589 </span><span class="lineNoCov">          0 :         uint32_t reg_offset = (reg &lt;&lt; 2);</span></a>
<a name="590"><span class="lineNum">     590 </span>            : </a>
<a name="591"><span class="lineNum">     591 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_JRBC_RB_COND_RD_TIMER_INTERNAL_OFFSET,</span></a>
<a name="592"><span class="lineNum">     592 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="593"><span class="lineNum">     593 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0x01400200);</span></a>
<a name="594"><span class="lineNum">     594 </span>            : </a>
<a name="595"><span class="lineNum">     595 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_JRBC_RB_REF_DATA_INTERNAL_OFFSET,</span></a>
<a name="596"><span class="lineNum">     596 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="597"><span class="lineNum">     597 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, val);</span></a>
<a name="598"><span class="lineNum">     598 </span>            : </a>
<a name="599"><span class="lineNum">     599 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_JRBC_EXTERNAL_REG_INTERNAL_OFFSET,</span></a>
<a name="600"><span class="lineNum">     600 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="601"><span class="lineNum">     601 </span><span class="lineNoCov">          0 :         if (reg_offset &gt;= 0x10000 &amp;&amp; reg_offset &lt;= 0x105ff) {</span></a>
<a name="602"><span class="lineNum">     602 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, 0);</span></a>
<a name="603"><span class="lineNum">     603 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring,</span></a>
<a name="604"><span class="lineNum">     604 </span><span class="lineNoCov">          0 :                         PACKETJ((reg_offset &gt;&gt; 2), 0, 0, PACKETJ_TYPE3));</span></a>
<a name="605"><span class="lineNum">     605 </span>            :         } else {</a>
<a name="606"><span class="lineNum">     606 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, reg_offset);</span></a>
<a name="607"><span class="lineNum">     607 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, PACKETJ(JRBC_DEC_EXTERNAL_REG_WRITE_ADDR,</span></a>
<a name="608"><span class="lineNum">     608 </span>            :                         0, 0, PACKETJ_TYPE3));</a>
<a name="609"><span class="lineNum">     609 </span>            :         }</a>
<a name="610"><span class="lineNum">     610 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, mask);</span></a>
<a name="611"><span class="lineNum">     611 </span><span class="lineNoCov">          0 : }</span></a>
<a name="612"><span class="lineNum">     612 </span>            : </a>
<a name="613"><span class="lineNum">     613 </span><span class="lineNoCov">          0 : void jpeg_v2_0_dec_ring_emit_vm_flush(struct amdgpu_ring *ring,</span></a>
<a name="614"><span class="lineNum">     614 </span>            :                                 unsigned vmid, uint64_t pd_addr)</a>
<a name="615"><span class="lineNum">     615 </span>            : {</a>
<a name="616"><span class="lineNum">     616 </span><span class="lineNoCov">          0 :         struct amdgpu_vmhub *hub = &amp;ring-&gt;adev-&gt;vmhub[ring-&gt;funcs-&gt;vmhub];</span></a>
<a name="617"><span class="lineNum">     617 </span>            :         uint32_t data0, data1, mask;</a>
<a name="618"><span class="lineNum">     618 </span>            : </a>
<a name="619"><span class="lineNum">     619 </span><span class="lineNoCov">          0 :         pd_addr = amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr);</span></a>
<a name="620"><span class="lineNum">     620 </span>            : </a>
<a name="621"><span class="lineNum">     621 </span>            :         /* wait for register write */</a>
<a name="622"><span class="lineNum">     622 </span><span class="lineNoCov">          0 :         data0 = hub-&gt;ctx0_ptb_addr_lo32 + vmid * hub-&gt;ctx_addr_distance;</span></a>
<a name="623"><span class="lineNum">     623 </span><span class="lineNoCov">          0 :         data1 = lower_32_bits(pd_addr);</span></a>
<a name="624"><span class="lineNum">     624 </span><span class="lineNoCov">          0 :         mask = 0xffffffff;</span></a>
<a name="625"><span class="lineNum">     625 </span><span class="lineNoCov">          0 :         jpeg_v2_0_dec_ring_emit_reg_wait(ring, data0, data1, mask);</span></a>
<a name="626"><span class="lineNum">     626 </span><span class="lineNoCov">          0 : }</span></a>
<a name="627"><span class="lineNum">     627 </span>            : </a>
<a name="628"><span class="lineNum">     628 </span><span class="lineNoCov">          0 : void jpeg_v2_0_dec_ring_emit_wreg(struct amdgpu_ring *ring, uint32_t reg, uint32_t val)</span></a>
<a name="629"><span class="lineNum">     629 </span>            : {</a>
<a name="630"><span class="lineNum">     630 </span><span class="lineNoCov">          0 :         uint32_t reg_offset = (reg &lt;&lt; 2);</span></a>
<a name="631"><span class="lineNum">     631 </span>            : </a>
<a name="632"><span class="lineNum">     632 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, PACKETJ(mmUVD_JRBC_EXTERNAL_REG_INTERNAL_OFFSET,</span></a>
<a name="633"><span class="lineNum">     633 </span>            :                 0, 0, PACKETJ_TYPE0));</a>
<a name="634"><span class="lineNum">     634 </span><span class="lineNoCov">          0 :         if (reg_offset &gt;= 0x10000 &amp;&amp; reg_offset &lt;= 0x105ff) {</span></a>
<a name="635"><span class="lineNum">     635 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, 0);</span></a>
<a name="636"><span class="lineNum">     636 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring,</span></a>
<a name="637"><span class="lineNum">     637 </span>            :                         PACKETJ((reg_offset &gt;&gt; 2), 0, 0, PACKETJ_TYPE0));</a>
<a name="638"><span class="lineNum">     638 </span>            :         } else {</a>
<a name="639"><span class="lineNum">     639 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, reg_offset);</span></a>
<a name="640"><span class="lineNum">     640 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, PACKETJ(JRBC_DEC_EXTERNAL_REG_WRITE_ADDR,</span></a>
<a name="641"><span class="lineNum">     641 </span>            :                         0, 0, PACKETJ_TYPE0));</a>
<a name="642"><span class="lineNum">     642 </span>            :         }</a>
<a name="643"><span class="lineNum">     643 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, val);</span></a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 : }</span></a>
<a name="645"><span class="lineNum">     645 </span>            : </a>
<a name="646"><span class="lineNum">     646 </span><span class="lineNoCov">          0 : void jpeg_v2_0_dec_ring_nop(struct amdgpu_ring *ring, uint32_t count)</span></a>
<a name="647"><span class="lineNum">     647 </span>            : {</a>
<a name="648"><span class="lineNum">     648 </span>            :         int i;</a>
<a name="649"><span class="lineNum">     649 </span>            : </a>
<a name="650"><span class="lineNum">     650 </span><span class="lineNoCov">          0 :         WARN_ON(ring-&gt;wptr % 2 || count % 2);</span></a>
<a name="651"><span class="lineNum">     651 </span>            : </a>
<a name="652"><span class="lineNum">     652 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; count / 2; i++) {</span></a>
<a name="653"><span class="lineNum">     653 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, PACKETJ(0, 0, 0, PACKETJ_TYPE6));</span></a>
<a name="654"><span class="lineNum">     654 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, 0);</span></a>
<a name="655"><span class="lineNum">     655 </span>            :         }</a>
<a name="656"><span class="lineNum">     656 </span><span class="lineNoCov">          0 : }</span></a>
<a name="657"><span class="lineNum">     657 </span>            : </a>
<a name="658"><span class="lineNum">     658 </span><span class="lineNoCov">          0 : static bool jpeg_v2_0_is_idle(void *handle)</span></a>
<a name="659"><span class="lineNum">     659 </span>            : {</a>
<a name="660"><span class="lineNum">     660 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="661"><span class="lineNum">     661 </span>            : </a>
<a name="662"><span class="lineNum">     662 </span><span class="lineNoCov">          0 :         return ((RREG32_SOC15(JPEG, 0, mmUVD_JRBC_STATUS) &amp;</span></a>
<a name="663"><span class="lineNum">     663 </span><span class="lineNoCov">          0 :                 UVD_JRBC_STATUS__RB_JOB_DONE_MASK) ==</span></a>
<a name="664"><span class="lineNum">     664 </span>            :                 UVD_JRBC_STATUS__RB_JOB_DONE_MASK);</a>
<a name="665"><span class="lineNum">     665 </span>            : }</a>
<a name="666"><span class="lineNum">     666 </span>            : </a>
<a name="667"><span class="lineNum">     667 </span><span class="lineNoCov">          0 : static int jpeg_v2_0_wait_for_idle(void *handle)</span></a>
<a name="668"><span class="lineNum">     668 </span>            : {</a>
<a name="669"><span class="lineNum">     669 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="670"><span class="lineNum">     670 </span>            :         int ret;</a>
<a name="671"><span class="lineNum">     671 </span>            : </a>
<a name="672"><span class="lineNum">     672 </span><span class="lineNoCov">          0 :         ret = SOC15_WAIT_ON_RREG(JPEG, 0, mmUVD_JRBC_STATUS, UVD_JRBC_STATUS__RB_JOB_DONE_MASK,</span></a>
<a name="673"><span class="lineNum">     673 </span>            :                 UVD_JRBC_STATUS__RB_JOB_DONE_MASK);</a>
<a name="674"><span class="lineNum">     674 </span>            : </a>
<a name="675"><span class="lineNum">     675 </span><span class="lineNoCov">          0 :         return ret;</span></a>
<a name="676"><span class="lineNum">     676 </span>            : }</a>
<a name="677"><span class="lineNum">     677 </span>            : </a>
<a name="678"><span class="lineNum">     678 </span><span class="lineNoCov">          0 : static int jpeg_v2_0_set_clockgating_state(void *handle,</span></a>
<a name="679"><span class="lineNum">     679 </span>            :                                           enum amd_clockgating_state state)</a>
<a name="680"><span class="lineNum">     680 </span>            : {</a>
<a name="681"><span class="lineNum">     681 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="682"><span class="lineNum">     682 </span><span class="lineNoCov">          0 :         bool enable = (state == AMD_CG_STATE_GATE);</span></a>
<a name="683"><span class="lineNum">     683 </span>            : </a>
<a name="684"><span class="lineNum">     684 </span><span class="lineNoCov">          0 :         if (enable) {</span></a>
<a name="685"><span class="lineNum">     685 </span><span class="lineNoCov">          0 :                 if (!jpeg_v2_0_is_idle(handle))</span></a>
<a name="686"><span class="lineNum">     686 </span>            :                         return -EBUSY;</a>
<a name="687"><span class="lineNum">     687 </span><span class="lineNoCov">          0 :                 jpeg_v2_0_enable_clock_gating(adev);</span></a>
<a name="688"><span class="lineNum">     688 </span>            :         } else {</a>
<a name="689"><span class="lineNum">     689 </span><span class="lineNoCov">          0 :                 jpeg_v2_0_disable_clock_gating(adev);</span></a>
<a name="690"><span class="lineNum">     690 </span>            :         }</a>
<a name="691"><span class="lineNum">     691 </span>            : </a>
<a name="692"><span class="lineNum">     692 </span>            :         return 0;</a>
<a name="693"><span class="lineNum">     693 </span>            : }</a>
<a name="694"><span class="lineNum">     694 </span>            : </a>
<a name="695"><span class="lineNum">     695 </span><span class="lineNoCov">          0 : static int jpeg_v2_0_set_powergating_state(void *handle,</span></a>
<a name="696"><span class="lineNum">     696 </span>            :                                         enum amd_powergating_state state)</a>
<a name="697"><span class="lineNum">     697 </span>            : {</a>
<a name="698"><span class="lineNum">     698 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="699"><span class="lineNum">     699 </span>            :         int ret;</a>
<a name="700"><span class="lineNum">     700 </span>            : </a>
<a name="701"><span class="lineNum">     701 </span><span class="lineNoCov">          0 :         if (state == adev-&gt;jpeg.cur_state)</span></a>
<a name="702"><span class="lineNum">     702 </span>            :                 return 0;</a>
<a name="703"><span class="lineNum">     703 </span>            : </a>
<a name="704"><span class="lineNum">     704 </span><span class="lineNoCov">          0 :         if (state == AMD_PG_STATE_GATE)</span></a>
<a name="705"><span class="lineNum">     705 </span><span class="lineNoCov">          0 :                 ret = jpeg_v2_0_stop(adev);</span></a>
<a name="706"><span class="lineNum">     706 </span>            :         else</a>
<a name="707"><span class="lineNum">     707 </span><span class="lineNoCov">          0 :                 ret = jpeg_v2_0_start(adev);</span></a>
<a name="708"><span class="lineNum">     708 </span>            : </a>
<a name="709"><span class="lineNum">     709 </span><span class="lineNoCov">          0 :         if (!ret)</span></a>
<a name="710"><span class="lineNum">     710 </span><span class="lineNoCov">          0 :                 adev-&gt;jpeg.cur_state = state;</span></a>
<a name="711"><span class="lineNum">     711 </span>            : </a>
<a name="712"><span class="lineNum">     712 </span>            :         return ret;</a>
<a name="713"><span class="lineNum">     713 </span>            : }</a>
<a name="714"><span class="lineNum">     714 </span>            : </a>
<a name="715"><span class="lineNum">     715 </span><span class="lineNoCov">          0 : static int jpeg_v2_0_set_interrupt_state(struct amdgpu_device *adev,</span></a>
<a name="716"><span class="lineNum">     716 </span>            :                                         struct amdgpu_irq_src *source,</a>
<a name="717"><span class="lineNum">     717 </span>            :                                         unsigned type,</a>
<a name="718"><span class="lineNum">     718 </span>            :                                         enum amdgpu_interrupt_state state)</a>
<a name="719"><span class="lineNum">     719 </span>            : {</a>
<a name="720"><span class="lineNum">     720 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="721"><span class="lineNum">     721 </span>            : }</a>
<a name="722"><span class="lineNum">     722 </span>            : </a>
<a name="723"><span class="lineNum">     723 </span><span class="lineNoCov">          0 : static int jpeg_v2_0_process_interrupt(struct amdgpu_device *adev,</span></a>
<a name="724"><span class="lineNum">     724 </span>            :                                       struct amdgpu_irq_src *source,</a>
<a name="725"><span class="lineNum">     725 </span>            :                                       struct amdgpu_iv_entry *entry)</a>
<a name="726"><span class="lineNum">     726 </span>            : {</a>
<a name="727"><span class="lineNum">     727 </span><span class="lineNoCov">          0 :         DRM_DEBUG(&quot;IH: JPEG TRAP\n&quot;);</span></a>
<a name="728"><span class="lineNum">     728 </span>            : </a>
<a name="729"><span class="lineNum">     729 </span><span class="lineNoCov">          0 :         switch (entry-&gt;src_id) {</span></a>
<a name="730"><span class="lineNum">     730 </span>            :         case VCN_2_0__SRCID__JPEG_DECODE:</a>
<a name="731"><span class="lineNum">     731 </span><span class="lineNoCov">          0 :                 amdgpu_fence_process(&amp;adev-&gt;jpeg.inst-&gt;ring_dec);</span></a>
<a name="732"><span class="lineNum">     732 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="733"><span class="lineNum">     733 </span>            :         default:</a>
<a name="734"><span class="lineNum">     734 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Unhandled interrupt: %d %d\n&quot;,</span></a>
<a name="735"><span class="lineNum">     735 </span>            :                           entry-&gt;src_id, entry-&gt;src_data[0]);</a>
<a name="736"><span class="lineNum">     736 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="737"><span class="lineNum">     737 </span>            :         }</a>
<a name="738"><span class="lineNum">     738 </span>            : </a>
<a name="739"><span class="lineNum">     739 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="740"><span class="lineNum">     740 </span>            : }</a>
<a name="741"><span class="lineNum">     741 </span>            : </a>
<a name="742"><span class="lineNum">     742 </span>            : static const struct amd_ip_funcs jpeg_v2_0_ip_funcs = {</a>
<a name="743"><span class="lineNum">     743 </span>            :         .name = &quot;jpeg_v2_0&quot;,</a>
<a name="744"><span class="lineNum">     744 </span>            :         .early_init = jpeg_v2_0_early_init,</a>
<a name="745"><span class="lineNum">     745 </span>            :         .late_init = NULL,</a>
<a name="746"><span class="lineNum">     746 </span>            :         .sw_init = jpeg_v2_0_sw_init,</a>
<a name="747"><span class="lineNum">     747 </span>            :         .sw_fini = jpeg_v2_0_sw_fini,</a>
<a name="748"><span class="lineNum">     748 </span>            :         .hw_init = jpeg_v2_0_hw_init,</a>
<a name="749"><span class="lineNum">     749 </span>            :         .hw_fini = jpeg_v2_0_hw_fini,</a>
<a name="750"><span class="lineNum">     750 </span>            :         .suspend = jpeg_v2_0_suspend,</a>
<a name="751"><span class="lineNum">     751 </span>            :         .resume = jpeg_v2_0_resume,</a>
<a name="752"><span class="lineNum">     752 </span>            :         .is_idle = jpeg_v2_0_is_idle,</a>
<a name="753"><span class="lineNum">     753 </span>            :         .wait_for_idle = jpeg_v2_0_wait_for_idle,</a>
<a name="754"><span class="lineNum">     754 </span>            :         .check_soft_reset = NULL,</a>
<a name="755"><span class="lineNum">     755 </span>            :         .pre_soft_reset = NULL,</a>
<a name="756"><span class="lineNum">     756 </span>            :         .soft_reset = NULL,</a>
<a name="757"><span class="lineNum">     757 </span>            :         .post_soft_reset = NULL,</a>
<a name="758"><span class="lineNum">     758 </span>            :         .set_clockgating_state = jpeg_v2_0_set_clockgating_state,</a>
<a name="759"><span class="lineNum">     759 </span>            :         .set_powergating_state = jpeg_v2_0_set_powergating_state,</a>
<a name="760"><span class="lineNum">     760 </span>            : };</a>
<a name="761"><span class="lineNum">     761 </span>            : </a>
<a name="762"><span class="lineNum">     762 </span>            : static const struct amdgpu_ring_funcs jpeg_v2_0_dec_ring_vm_funcs = {</a>
<a name="763"><span class="lineNum">     763 </span>            :         .type = AMDGPU_RING_TYPE_VCN_JPEG,</a>
<a name="764"><span class="lineNum">     764 </span>            :         .align_mask = 0xf,</a>
<a name="765"><span class="lineNum">     765 </span>            :         .vmhub = AMDGPU_MMHUB_0,</a>
<a name="766"><span class="lineNum">     766 </span>            :         .get_rptr = jpeg_v2_0_dec_ring_get_rptr,</a>
<a name="767"><span class="lineNum">     767 </span>            :         .get_wptr = jpeg_v2_0_dec_ring_get_wptr,</a>
<a name="768"><span class="lineNum">     768 </span>            :         .set_wptr = jpeg_v2_0_dec_ring_set_wptr,</a>
<a name="769"><span class="lineNum">     769 </span>            :         .emit_frame_size =</a>
<a name="770"><span class="lineNum">     770 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_WREG * 6 +</a>
<a name="771"><span class="lineNum">     771 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 8 +</a>
<a name="772"><span class="lineNum">     772 </span>            :                 8 + /* jpeg_v2_0_dec_ring_emit_vm_flush */</a>
<a name="773"><span class="lineNum">     773 </span>            :                 18 + 18 + /* jpeg_v2_0_dec_ring_emit_fence x2 vm fence */</a>
<a name="774"><span class="lineNum">     774 </span>            :                 8 + 16,</a>
<a name="775"><span class="lineNum">     775 </span>            :         .emit_ib_size = 24, /* jpeg_v2_0_dec_ring_emit_ib */</a>
<a name="776"><span class="lineNum">     776 </span>            :         .emit_ib = jpeg_v2_0_dec_ring_emit_ib,</a>
<a name="777"><span class="lineNum">     777 </span>            :         .emit_fence = jpeg_v2_0_dec_ring_emit_fence,</a>
<a name="778"><span class="lineNum">     778 </span>            :         .emit_vm_flush = jpeg_v2_0_dec_ring_emit_vm_flush,</a>
<a name="779"><span class="lineNum">     779 </span>            :         .test_ring = amdgpu_jpeg_dec_ring_test_ring,</a>
<a name="780"><span class="lineNum">     780 </span>            :         .test_ib = amdgpu_jpeg_dec_ring_test_ib,</a>
<a name="781"><span class="lineNum">     781 </span>            :         .insert_nop = jpeg_v2_0_dec_ring_nop,</a>
<a name="782"><span class="lineNum">     782 </span>            :         .insert_start = jpeg_v2_0_dec_ring_insert_start,</a>
<a name="783"><span class="lineNum">     783 </span>            :         .insert_end = jpeg_v2_0_dec_ring_insert_end,</a>
<a name="784"><span class="lineNum">     784 </span>            :         .pad_ib = amdgpu_ring_generic_pad_ib,</a>
<a name="785"><span class="lineNum">     785 </span>            :         .begin_use = amdgpu_jpeg_ring_begin_use,</a>
<a name="786"><span class="lineNum">     786 </span>            :         .end_use = amdgpu_jpeg_ring_end_use,</a>
<a name="787"><span class="lineNum">     787 </span>            :         .emit_wreg = jpeg_v2_0_dec_ring_emit_wreg,</a>
<a name="788"><span class="lineNum">     788 </span>            :         .emit_reg_wait = jpeg_v2_0_dec_ring_emit_reg_wait,</a>
<a name="789"><span class="lineNum">     789 </span>            :         .emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,</a>
<a name="790"><span class="lineNum">     790 </span>            : };</a>
<a name="791"><span class="lineNum">     791 </span>            : </a>
<a name="792"><span class="lineNum">     792 </span>            : static void jpeg_v2_0_set_dec_ring_funcs(struct amdgpu_device *adev)</a>
<a name="793"><span class="lineNum">     793 </span>            : {</a>
<a name="794"><span class="lineNum">     794 </span><span class="lineNoCov">          0 :         adev-&gt;jpeg.inst-&gt;ring_dec.funcs = &amp;jpeg_v2_0_dec_ring_vm_funcs;</span></a>
<a name="795"><span class="lineNum">     795 </span><span class="lineNoCov">          0 :         DRM_INFO(&quot;JPEG decode is enabled in VM mode\n&quot;);</span></a>
<a name="796"><span class="lineNum">     796 </span>            : }</a>
<a name="797"><span class="lineNum">     797 </span>            : </a>
<a name="798"><span class="lineNum">     798 </span>            : static const struct amdgpu_irq_src_funcs jpeg_v2_0_irq_funcs = {</a>
<a name="799"><span class="lineNum">     799 </span>            :         .set = jpeg_v2_0_set_interrupt_state,</a>
<a name="800"><span class="lineNum">     800 </span>            :         .process = jpeg_v2_0_process_interrupt,</a>
<a name="801"><span class="lineNum">     801 </span>            : };</a>
<a name="802"><span class="lineNum">     802 </span>            : </a>
<a name="803"><span class="lineNum">     803 </span>            : static void jpeg_v2_0_set_irq_funcs(struct amdgpu_device *adev)</a>
<a name="804"><span class="lineNum">     804 </span>            : {</a>
<a name="805"><span class="lineNum">     805 </span><span class="lineNoCov">          0 :         adev-&gt;jpeg.inst-&gt;irq.num_types = 1;</span></a>
<a name="806"><span class="lineNum">     806 </span><span class="lineNoCov">          0 :         adev-&gt;jpeg.inst-&gt;irq.funcs = &amp;jpeg_v2_0_irq_funcs;</span></a>
<a name="807"><span class="lineNum">     807 </span>            : }</a>
<a name="808"><span class="lineNum">     808 </span>            : </a>
<a name="809"><span class="lineNum">     809 </span>            : const struct amdgpu_ip_block_version jpeg_v2_0_ip_block =</a>
<a name="810"><span class="lineNum">     810 </span>            : {</a>
<a name="811"><span class="lineNum">     811 </span>            :                 .type = AMD_IP_BLOCK_TYPE_JPEG,</a>
<a name="812"><span class="lineNum">     812 </span>            :                 .major = 2,</a>
<a name="813"><span class="lineNum">     813 </span>            :                 .minor = 0,</a>
<a name="814"><span class="lineNum">     814 </span>            :                 .rev = 0,</a>
<a name="815"><span class="lineNum">     815 </span>            :                 .funcs = &amp;jpeg_v2_0_ip_funcs,</a>
<a name="816"><span class="lineNum">     816 </span>            : };</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
