

================================================================
== Vitis HLS Report for 'concatenate1d_array_array_array_ap_fixed_25u_config12_Pipeline_ConcatLoop1'
================================================================
* Date:           Mon Apr 29 02:51:13 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.092 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ConcatLoop1  |        6|        6|         2|          1|          1|     6|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer9_out, void @empty_10, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_9 = load i3 %i" [firmware/nnet_utils/nnet_merge_stream.h:347]   --->   Operation 9 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.57ns)   --->   "%icmp_ln347 = icmp_eq  i3 %i_9, i3 6" [firmware/nnet_utils/nnet_merge_stream.h:347]   --->   Operation 10 'icmp' 'icmp_ln347' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.57ns)   --->   "%add_ln347 = add i3 %i_9, i3 1" [firmware/nnet_utils/nnet_merge_stream.h:347]   --->   Operation 11 'add' 'add_ln347' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln347 = br i1 %icmp_ln347, void %for.inc.split, void %ConcatLoop2.exitStub" [firmware/nnet_utils/nnet_merge_stream.h:347]   --->   Operation 12 'br' 'br_ln347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln347 = store i3 %add_ln347, i3 %i" [firmware/nnet_utils/nnet_merge_stream.h:347]   --->   Operation 13 'store' 'store_ln347' <Predicate = (!icmp_ln347)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln347)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln348 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [firmware/nnet_utils/nnet_merge_stream.h:348]   --->   Operation 14 'specpipeline' 'specpipeline_ln348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln347 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [firmware/nnet_utils/nnet_merge_stream.h:347]   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln347 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [firmware/nnet_utils/nnet_merge_stream.h:347]   --->   Operation 16 'specloopname' 'specloopname_ln347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.40ns)   --->   "%layer9_out_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %layer9_out" [firmware/nnet_utils/nnet_merge_stream.h:349]   --->   Operation 17 'read' 'layer9_out_read' <Predicate = true> <Delay = 1.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 6> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln349 = trunc i64 %layer9_out_read" [firmware/nnet_utils/nnet_merge_stream.h:349]   --->   Operation 18 'trunc' 'trunc_ln349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln349_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer9_out_read, i32 32, i32 47" [firmware/nnet_utils/nnet_merge_stream.h:349]   --->   Operation 19 'partselect' 'trunc_ln349_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln349_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer9_out_read, i32 48, i32 63" [firmware/nnet_utils/nnet_merge_stream.h:349]   --->   Operation 20 'partselect' 'trunc_ln349_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer9_out_read, i32 16, i32 31" [firmware/nnet_utils/nnet_merge_stream.h:349]   --->   Operation 21 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %i_9, i1 0" [firmware/nnet_utils/nnet_merge_stream.h:351]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln353 = zext i4 %shl_ln" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 23 'zext' 'zext_ln353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%out_data_addr = getelementptr i16 %out_data, i64 0, i64 %zext_ln353" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 24 'getelementptr' 'out_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%out_data_1_addr = getelementptr i16 %out_data_1, i64 0, i64 %zext_ln353" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 25 'getelementptr' 'out_data_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln353 = or i4 %shl_ln, i4 1" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 26 'or' 'or_ln353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln353_1 = zext i4 %or_ln353" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 27 'zext' 'zext_ln353_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%out_data_addr_12 = getelementptr i16 %out_data, i64 0, i64 %zext_ln353_1" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 28 'getelementptr' 'out_data_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%out_data_1_addr_12 = getelementptr i16 %out_data_1, i64 0, i64 %zext_ln353_1" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 29 'getelementptr' 'out_data_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.68ns)   --->   "%store_ln353 = store i16 %trunc_ln349, i4 %out_data_addr" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 30 'store' 'store_ln353' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_2 : Operation 31 [1/1] (0.68ns)   --->   "%store_ln353 = store i16 %tmp_s, i4 %out_data_1_addr" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 31 'store' 'store_ln353' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_2 : Operation 32 [1/1] (0.68ns)   --->   "%store_ln353 = store i16 %trunc_ln349_2, i4 %out_data_addr_12" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 32 'store' 'store_ln353' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_2 : Operation 33 [1/1] (0.68ns)   --->   "%store_ln353 = store i16 %trunc_ln349_3, i4 %out_data_1_addr_12" [firmware/nnet_utils/nnet_merge_stream.h:353]   --->   Operation 33 'store' 'store_ln353' <Predicate = true> <Delay = 0.68> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 13> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln347 = br void %for.inc" [firmware/nnet_utils/nnet_merge_stream.h:347]   --->   Operation 34 'br' 'br_ln347' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 0.959ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0.000 ns)
	'load' operation ('i', firmware/nnet_utils/nnet_merge_stream.h:347) on local variable 'i' [9]  (0.000 ns)
	'add' operation ('add_ln347', firmware/nnet_utils/nnet_merge_stream.h:347) [11]  (0.572 ns)
	'store' operation ('store_ln347', firmware/nnet_utils/nnet_merge_stream.h:347) of variable 'add_ln347', firmware/nnet_utils/nnet_merge_stream.h:347 on local variable 'i' [34]  (0.387 ns)

 <State 2>: 2.092ns
The critical path consists of the following:
	fifo read operation ('layer9_out_read', firmware/nnet_utils/nnet_merge_stream.h:349) on port 'layer9_out' (firmware/nnet_utils/nnet_merge_stream.h:349) [17]  (1.409 ns)
	'store' operation ('store_ln353', firmware/nnet_utils/nnet_merge_stream.h:353) of variable 'trunc_ln349', firmware/nnet_utils/nnet_merge_stream.h:349 on array 'out_data' [30]  (0.683 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
