# Ignitech-asic-design-internship
Collection of RTL design and SystemVerilog projects completed during my internship at Ignitech Solutions, focusing on synthesizable design, simulation, and debugging of digital systems
