<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>yosys-master: rtlil.cc File Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">yosys-master
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d4/d08/rtlil_8cc.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">rtlil.cc File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="../../d6/d81/yosys_8h_source.html">kernel/yosys.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d4/dd4/macc_8h_source.html">kernel/macc.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d9/d81/verilog__frontend_8h_source.html">frontends/verilog/verilog_frontend.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="../../d5/dc3/ilang__backend_8h_source.html">backends/ilang/ilang_backend.h</a>&quot;</code><br/>
<code>#include &lt;string.h&gt;</code><br/>
<code>#include &lt;algorithm&gt;</code><br/>
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Include dependency graph for rtlil.cc:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d4/d36/rtlil_8cc__incl.png" border="0" usemap="#rtlil_8cc" alt=""/></div>
<map name="rtlil_8cc" id="rtlil_8cc">
<area shape="rect" id="node2" href="../../d6/d81/yosys_8h.html" title="kernel/yosys.h" alt="" coords="873,171,977,197"/><area shape="rect" id="node26" href="../../d4/dd4/macc_8h.html" title="kernel/macc.h" alt="" coords="963,88,1065,115"/><area shape="rect" id="node27" href="../../d9/d81/verilog__frontend_8h.html" title="frontends/verilog/verilog\l_frontend.h" alt="" coords="192,81,351,122"/><area shape="rect" id="node30" href="../../d5/dc3/ilang__backend_8h.html" title="backends/ilang/ilang\l_backend.h" alt="" coords="747,81,887,122"/><area shape="rect" id="node20" href="../../d7/d7f/log_8h.html" title="kernel/log.h" alt="" coords="1119,245,1207,272"/><area shape="rect" id="node24" href="../../d4/d80/rtlil_8h.html" title="kernel/rtlil.h" alt="" coords="243,245,331,272"/><area shape="rect" id="node25" href="../../df/d80/register_8h.html" title="kernel/register.h" alt="" coords="1231,245,1345,272"/><area shape="rect" id="node28" href="../../db/df0/ast_8h.html" title="frontends/ast/ast.h" alt="" coords="75,171,204,197"/></map>
</div>
</div>
<p><a href="../../d4/d08/rtlil_8cc_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ae831009a7c7b01d39d468f93805c84ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d08/rtlil_8cc.html#ae831009a7c7b01d39d468f93805c84ce">DEF_METHOD</a>(_func, _y_size, _type)</td></tr>
<tr class="separator:ae831009a7c7b01d39d468f93805c84ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae831009a7c7b01d39d468f93805c84ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d08/rtlil_8cc.html#ae831009a7c7b01d39d468f93805c84ce">DEF_METHOD</a>(_func, _y_size, _type)</td></tr>
<tr class="separator:ae831009a7c7b01d39d468f93805c84ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a663f210f9e8e9b530ff91aa88512b5f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d08/rtlil_8cc.html#a663f210f9e8e9b530ff91aa88512b5f5">DEF_METHOD</a>(_func, _type, _pmux)</td></tr>
<tr class="separator:a663f210f9e8e9b530ff91aa88512b5f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a714a7c7a5406d82de12467f2437454ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d08/rtlil_8cc.html#a714a7c7a5406d82de12467f2437454ea">DEF_METHOD_2</a>(_func, _type, _P1, _P2)</td></tr>
<tr class="separator:a714a7c7a5406d82de12467f2437454ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac03f163669f51746894a57633c9214c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d08/rtlil_8cc.html#aac03f163669f51746894a57633c9214c">DEF_METHOD_3</a>(_func, _type, _P1, _P2, _P3)</td></tr>
<tr class="separator:aac03f163669f51746894a57633c9214c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d616e3a6da2a526925f743e69a69297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d08/rtlil_8cc.html#a8d616e3a6da2a526925f743e69a69297">DEF_METHOD_4</a>(_func, _type, _P1, _P2, _P3, _P4)</td></tr>
<tr class="separator:a8d616e3a6da2a526925f743e69a69297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f79e81d50757e73fffcf38d47678a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d08/rtlil_8cc.html#a1f79e81d50757e73fffcf38d47678a17">DEF_METHOD_5</a>(_func, _type, _P1, _P2, _P3, _P4, _P5)</td></tr>
<tr class="separator:a1f79e81d50757e73fffcf38d47678a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d692141a1e98e6886d5b5258e116c42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d08/rtlil_8cc.html#a7d692141a1e98e6886d5b5258e116c42">DJB2</a>(_hash, _value)&#160;&#160;&#160;(_hash) = (((_hash) &lt;&lt; 5) + (_hash)) + (_value)</td></tr>
<tr class="separator:a7d692141a1e98e6886d5b5258e116c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a7120a6868df66f3396515e2bff094f79"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d08/rtlil_8cc.html#a7120a6868df66f3396515e2bff094f79">fixup_ports_compare</a> (const <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *a, const <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *b)</td></tr>
<tr class="separator:a7120a6868df66f3396515e2bff094f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c9a5feed7cf168b62d87dbd898a23c4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d08/rtlil_8cc.html#a5c9a5feed7cf168b62d87dbd898a23c4">DEF_METHOD</a> (And, std::max(sig_a.size(), sig_b.size()),&quot;$and&quot;) DEF_METHOD(Or</td></tr>
<tr class="separator:a5c9a5feed7cf168b62d87dbd898a23c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6106720790c009a08f8a9c8a3b665b4"><td class="memItemLeft" align="right" valign="top">$or&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d08/rtlil_8cc.html#ad6106720790c009a08f8a9c8a3b665b4">DEF_METHOD</a> (Xor, std::max(sig_a.size(), sig_b.size()),&quot;$xor&quot;) DEF_METHOD(Xnor</td></tr>
<tr class="separator:ad6106720790c009a08f8a9c8a3b665b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a924ef7feb6590e7a494fc238c375ec90"><td class="memItemLeft" align="right" valign="top">$or $xnor&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d08/rtlil_8cc.html#a924ef7feb6590e7a494fc238c375ec90">DEF_METHOD</a> (Add, std::max(sig_a.size(), sig_b.size()),&quot;$add&quot;) DEF_METHOD(Sub</td></tr>
<tr class="separator:a924ef7feb6590e7a494fc238c375ec90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f06659b986e9c14929ea197e6590ac"><td class="memItemLeft" align="right" valign="top">$or $xnor $sub&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d08/rtlil_8cc.html#ad5f06659b986e9c14929ea197e6590ac">DEF_METHOD</a> (Mul, std::max(sig_a.size(), sig_b.size()),&quot;$mul&quot;) DEF_METHOD(Div</td></tr>
<tr class="separator:ad5f06659b986e9c14929ea197e6590ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b2c7ca80f389a8d5a4e56522ff3d06"><td class="memItemLeft" align="right" valign="top">$or $xnor $sub $div&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d08/rtlil_8cc.html#a46b2c7ca80f389a8d5a4e56522ff3d06">DEF_METHOD</a> (Mod, std::max(sig_a.size(), sig_b.size()),&quot;$mod&quot;) RTLIL</td></tr>
<tr class="separator:a46b2c7ca80f389a8d5a4e56522ff3d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad314d3930917a840f7c2eb6a63d220a1"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d08/rtlil_8cc.html#ad314d3930917a840f7c2eb6a63d220a1">sigspec_parse_split</a> (std::vector&lt; std::string &gt; &amp;tokens, const std::string &amp;text, char sep)</td></tr>
<tr class="separator:ad314d3930917a840f7c2eb6a63d220a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab37efd9dc127b3fd345919ba7ff18b9c"><td class="memItemLeft" align="right" valign="top">static int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d4/d08/rtlil_8cc.html#ab37efd9dc127b3fd345919ba7ff18b9c">sigspec_parse_get_dummy_line_num</a> ()</td></tr>
<tr class="separator:ab37efd9dc127b3fd345919ba7ff18b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ae831009a7c7b01d39d468f93805c84ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEF_METHOD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_func, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_y_size, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_type&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">RTLIL::Module::add</a> ## _func(<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> name, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, <span class="keywordtype">bool</span> is_signed) { \</div>
<div class="line">        RTLIL::Cell *cell = addCell(name, _type);           \</div>
<div class="line">        cell-&gt;parameters[<span class="stringliteral">&quot;\\A_SIGNED&quot;</span>] = is_signed;         \</div>
<div class="line">        cell-&gt;parameters[<span class="stringliteral">&quot;\\A_WIDTH&quot;</span>] = sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();       \</div>
<div class="line">        cell-&gt;parameters[<span class="stringliteral">&quot;\\Y_WIDTH&quot;</span>] = sig_y.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();       \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\A&quot;</span>, sig_a);                        \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\Y&quot;</span>, sig_y);                        \</div>
<div class="line">        return cell;                                        \</div>
<div class="line">    } \</div>
<div class="line">    RTLIL::SigSpec RTLIL::Module::_func(<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> name, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <span class="keywordtype">bool</span> is_signed) { \</div>
<div class="line">        RTLIL::SigSpec sig_y = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, _y_size);    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">\</a></div>
<div class="line"><a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">		add</a> ## _func(name, sig_a, sig_y, is_signed);        \</div>
<div class="line">        return sig_y;                                       \</div>
<div class="line">    }</div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6bad95b8939767ad0eb56f84c6a999e6"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">RTLIL::Module::add</a></div><div class="ttdeci">void add(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01113">rtlil.cc:1113</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00075">rtlil.h:75</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01397">1397</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>

</div>
</div>
<a class="anchor" id="ae831009a7c7b01d39d468f93805c84ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEF_METHOD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_func, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_y_size, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_type&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">RTLIL::Module::add</a> ## _func(<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> name, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, <span class="keywordtype">bool</span> is_signed) { \</div>
<div class="line">        RTLIL::Cell *cell = addCell(name, _type);           \</div>
<div class="line">        cell-&gt;parameters[<span class="stringliteral">&quot;\\A_SIGNED&quot;</span>] = is_signed;         \</div>
<div class="line">        cell-&gt;parameters[<span class="stringliteral">&quot;\\B_SIGNED&quot;</span>] = is_signed;         \</div>
<div class="line">        cell-&gt;parameters[<span class="stringliteral">&quot;\\A_WIDTH&quot;</span>] = sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();       \</div>
<div class="line">        cell-&gt;parameters[<span class="stringliteral">&quot;\\B_WIDTH&quot;</span>] = sig_b.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();       \</div>
<div class="line">        cell-&gt;parameters[<span class="stringliteral">&quot;\\Y_WIDTH&quot;</span>] = sig_y.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();       \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\A&quot;</span>, sig_a);                        \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\B&quot;</span>, sig_b);                        \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\Y&quot;</span>, sig_y);                        \</div>
<div class="line">        return cell;                                        \</div>
<div class="line">    } \</div>
<div class="line">    RTLIL::SigSpec RTLIL::Module::_func(<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> name, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <span class="keywordtype">bool</span> is_signed) { \</div>
<div class="line">        RTLIL::SigSpec sig_y = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, _y_size);    <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">\</a></div>
<div class="line"><a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">		add</a> ## _func(name, sig_a, sig_b, sig_y, is_signed); \</div>
<div class="line">        return sig_y;                                       \</div>
<div class="line">    }</div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6bad95b8939767ad0eb56f84c6a999e6"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">RTLIL::Module::add</a></div><div class="ttdeci">void add(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01113">rtlil.cc:1113</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00075">rtlil.h:75</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01397">1397</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a663f210f9e8e9b530ff91aa88512b5f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEF_METHOD</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_func, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_type, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_pmux&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">RTLIL::Module::add</a> ## _func(<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> name, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_s, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y) { \</div>
<div class="line">        RTLIL::Cell *cell = addCell(name, _type);                 \</div>
<div class="line">        cell-&gt;parameters[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();               <a class="code" href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">\</a></div>
<div class="line"><a class="code" href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">		if</a> (_pmux) cell-&gt;parameters[&quot;\\S_WIDTH&quot;] = sig_s.size();  \</div>
<div class="line">        cell-&gt;setPort(&quot;\\A&quot;, sig_a);                              \</div>
<div class="line">        cell-&gt;setPort(&quot;\\B&quot;, sig_b);                              \</div>
<div class="line">        cell-&gt;setPort(&quot;\\S&quot;, sig_s);                              \</div>
<div class="line">        cell-&gt;setPort(&quot;\\Y&quot;, sig_y);                              \</div>
<div class="line">        return cell;                                              \</div>
<div class="line">    } \</div>
<div class="line">    RTLIL::SigSpec RTLIL::Module::_func(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, RTLIL::SigSpec sig_s) { \</div>
<div class="line">        RTLIL::SigSpec sig_y = addWire(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, sig_a.size());     \</div>
<div class="line">        add ## _func(name, sig_a, sig_b, sig_s, sig_y);           \</div>
<div class="line">        return sig_y;                                             \</div>
<div class="line">    }</div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="ilang__lexer_8cc_html_ad4a65b873df5c05570846b5413b41dfd"><div class="ttname"><a href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">if</a></div><div class="ttdeci">if(!(yy_init))</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/db3/ilang__lexer_8cc_source.html#l00846">ilang_lexer.cc:846</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6bad95b8939767ad0eb56f84c6a999e6"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">RTLIL::Module::add</a></div><div class="ttdeci">void add(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01113">rtlil.cc:1113</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00075">rtlil.h:75</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
</div><!-- fragment -->
<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01397">1397</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>

</div>
</div>
<a class="anchor" id="a714a7c7a5406d82de12467f2437454ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEF_METHOD_2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_func, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_type, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_P1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_P2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">RTLIL::Module::add</a> ## _func(<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> name, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig1, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig2) { \</div>
<div class="line">        RTLIL::Cell *cell = addCell(name, _type);         \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\&quot;</span> #_P1, sig1);                   \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\&quot;</span> #_P2, sig2);                   \</div>
<div class="line">        return cell;                                      \</div>
<div class="line">    } \</div>
<div class="line">    RTLIL::SigBit RTLIL::Module::_func(<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> name, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig1) { \</div>
<div class="line">        RTLIL::SigBit sig2 = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>);            <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">\</a></div>
<div class="line"><a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">		add</a> ## _func(name, sig1, sig2);                   \</div>
<div class="line">        return sig2;                                      \</div>
<div class="line">    }</div>
<div class="ttc" id="structRTLIL_1_1SigBit_html"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00905">rtlil.h:905</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6bad95b8939767ad0eb56f84c6a999e6"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">RTLIL::Module::add</a></div><div class="ttdeci">void add(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01113">rtlil.cc:1113</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00075">rtlil.h:75</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aac03f163669f51746894a57633c9214c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEF_METHOD_3</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_func, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_type, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_P1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_P2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_P3&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">RTLIL::Module::add</a> ## _func(<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> name, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig1, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig2, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig3) { \</div>
<div class="line">        RTLIL::Cell *cell = addCell(name, _type);         \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\&quot;</span> #_P1, sig1);                   \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\&quot;</span> #_P2, sig2);                   \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\&quot;</span> #_P3, sig3);                   \</div>
<div class="line">        return cell;                                      \</div>
<div class="line">    } \</div>
<div class="line">    RTLIL::SigBit RTLIL::Module::_func(<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> name, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig1, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig2) { \</div>
<div class="line">        RTLIL::SigBit sig3 = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>);            <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">\</a></div>
<div class="line"><a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">		add</a> ## _func(name, sig1, sig2, sig3);             \</div>
<div class="line">        return sig3;                                      \</div>
<div class="line">    }</div>
<div class="ttc" id="structRTLIL_1_1SigBit_html"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00905">rtlil.h:905</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6bad95b8939767ad0eb56f84c6a999e6"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">RTLIL::Module::add</a></div><div class="ttdeci">void add(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01113">rtlil.cc:1113</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00075">rtlil.h:75</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a8d616e3a6da2a526925f743e69a69297"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEF_METHOD_4</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_func, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_type, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_P1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_P2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_P3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_P4&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">RTLIL::Module::add</a> ## _func(<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> name, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig1, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig2, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig3, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig4) { \</div>
<div class="line">        RTLIL::Cell *cell = addCell(name, _type);         \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\&quot;</span> #_P1, sig1);                   \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\&quot;</span> #_P2, sig2);                   \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\&quot;</span> #_P3, sig3);                   \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\&quot;</span> #_P4, sig4);                   \</div>
<div class="line">        return cell;                                      \</div>
<div class="line">    } \</div>
<div class="line">    RTLIL::SigBit RTLIL::Module::_func(<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> name, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig1, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig2, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig3) { \</div>
<div class="line">        RTLIL::SigBit sig4 = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>);            <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">\</a></div>
<div class="line"><a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">		add</a> ## _func(name, sig1, sig2, sig3, sig4);       \</div>
<div class="line">        return sig4;                                      \</div>
<div class="line">    }</div>
<div class="ttc" id="structRTLIL_1_1SigBit_html"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00905">rtlil.h:905</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6bad95b8939767ad0eb56f84c6a999e6"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">RTLIL::Module::add</a></div><div class="ttdeci">void add(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01113">rtlil.cc:1113</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00075">rtlil.h:75</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1f79e81d50757e73fffcf38d47678a17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEF_METHOD_5</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_func, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_type, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_P1, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_P2, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_P3, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_P4, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_P5&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">RTLIL::Module::add</a> ## _func(<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> name, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig1, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig2, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig3, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig4, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig5) { \</div>
<div class="line">        RTLIL::Cell *cell = addCell(name, _type);         \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\&quot;</span> #_P1, sig1);                   \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\&quot;</span> #_P2, sig2);                   \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\&quot;</span> #_P3, sig3);                   \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\&quot;</span> #_P4, sig4);                   \</div>
<div class="line">        cell-&gt;setPort(<span class="stringliteral">&quot;\\&quot;</span> #_P5, sig5);                   \</div>
<div class="line">        return cell;                                      \</div>
<div class="line">    } \</div>
<div class="line">    RTLIL::SigBit RTLIL::Module::_func(<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> name, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig1, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig2, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig3, <a class="code" href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a> sig4) { \</div>
<div class="line">        RTLIL::SigBit sig5 = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">addWire</a>(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>);            <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">\</a></div>
<div class="line"><a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">		add</a> ## _func(name, sig1, sig2, sig3, sig4, sig5); \</div>
<div class="line">        return sig5;                                      \</div>
<div class="line">    }</div>
<div class="ttc" id="structRTLIL_1_1SigBit_html"><div class="ttname"><a href="../../d9/dbb/structRTLIL_1_1SigBit.html">RTLIL::SigBit</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00905">rtlil.h:905</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a6bad95b8939767ad0eb56f84c6a999e6"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a6bad95b8939767ad0eb56f84c6a999e6">RTLIL::Module::add</a></div><div class="ttdeci">void add(RTLIL::Wire *wire)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01113">rtlil.cc:1113</a></div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00075">rtlil.h:75</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a541a18ce30bd8847261b01e9c6cf884e"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a541a18ce30bd8847261b01e9c6cf884e">RTLIL::Module::addWire</a></div><div class="ttdeci">RTLIL::Wire * addWire(RTLIL::IdString name, int width=1)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01331">rtlil.cc:1331</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7d692141a1e98e6886d5b5258e116c42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DJB2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_hash, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_value&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(_hash) = (((_hash) &lt;&lt; 5) + (_hash)) + (_value)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02257">2257</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a5c9a5feed7cf168b62d87dbd898a23c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DEF_METHOD </td>
          <td>(</td>
          <td class="paramtype">And&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::&#160;</td>
          <td class="paramname"><em>max</em>sig_a.size(), sig_b.size(), </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;$and&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad6106720790c009a08f8a9c8a3b665b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">$or DEF_METHOD </td>
          <td>(</td>
          <td class="paramtype">Xor&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::&#160;</td>
          <td class="paramname"><em>max</em>sig_a.size(), sig_b.size(), </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;$xor&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a924ef7feb6590e7a494fc238c375ec90"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">$or $xnor DEF_METHOD </td>
          <td>(</td>
          <td class="paramtype">Add&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::&#160;</td>
          <td class="paramname"><em>max</em>sig_a.size(), sig_b.size(), </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;$add&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ad5f06659b986e9c14929ea197e6590ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">$or $xnor $sub DEF_METHOD </td>
          <td>(</td>
          <td class="paramtype">Mul&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::&#160;</td>
          <td class="paramname"><em>max</em>sig_a.size(), sig_b.size(), </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;$mul&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a46b2c7ca80f389a8d5a4e56522ff3d06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">$or $xnor $sub $div DEF_METHOD </td>
          <td>(</td>
          <td class="paramtype">Mod&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::&#160;</td>
          <td class="paramname"><em>max</em>sig_a.size(), sig_b.size(), </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;$mod&quot;&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01437">1437</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;                                                                                                                                           { \</div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;        RTLIL::Cell *cell = addCell(name, _type);                 \</div>
<div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;        cell-&gt;parameters[<span class="stringliteral">&quot;\\WIDTH&quot;</span>] = sig_a.size();               <a class="code" href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">\</a></div>
<div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<a class="code" href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">		if</a> (_pmux) cell-&gt;parameters[&quot;\\S_WIDTH&quot;] = sig_s.size();  \</div>
<div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;        cell-&gt;setPort(&quot;\\A&quot;, sig_a);                              \</div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;        cell-&gt;setPort(&quot;\\B&quot;, sig_b);                              \</div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;        cell-&gt;setPort(&quot;\\S&quot;, sig_s);                              \</div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;        cell-&gt;setPort(&quot;\\Y&quot;, sig_y);                              \</div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;        return cell;                                              \</div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;    } \</div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    RTLIL::SigSpec RTLIL::Module::_func(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, RTLIL::SigSpec sig_s) { \</div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;        RTLIL::SigSpec sig_y = addWire(<a class="code" href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a>, sig_a.size());     \</div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;        add ## _func(name, sig_a, sig_b, sig_s, sig_y);           \</div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;        return sig_y;                                             \</div>
<div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    }</div>
<div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<a class="code" href="../../d4/d08/rtlil_8cc.html#ae831009a7c7b01d39d468f93805c84ce">DEF_METHOD</a>(Mux,      <span class="stringliteral">&quot;$mux&quot;</span>,        0)</div>
<div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;<a class="code" href="../../d4/d08/rtlil_8cc.html#ae831009a7c7b01d39d468f93805c84ce">DEF_METHOD</a>(Pmux,     &quot;$pmux&quot;,       1)</div>
<div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="preprocessor">#undef DEF_METHOD</span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="preprocessor">#define DEF_METHOD_2(_func, _type, _P1, _P2) \</span></div>
<div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="preprocessor">    RTLIL::Cell* RTLIL::Module::add ## _func(RTLIL::IdString name, RTLIL::SigBit sig1, RTLIL::SigBit sig2) { \</span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">        RTLIL::Cell *cell = addCell(name, _type);         \</span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">        cell-&gt;setPort(&quot;\\&quot; #_P1, sig1);                   \</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">        cell-&gt;setPort(&quot;\\&quot; #_P2, sig2);                   \</span></div>
<div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="preprocessor">        return cell;                                      \</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">    } \</span></div>
<div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">    RTLIL::SigBit RTLIL::Module::_func(RTLIL::IdString name, RTLIL::SigBit sig1) { \</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">        RTLIL::SigBit sig2 = addWire(NEW_ID);            \</span></div>
<div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;<span class="preprocessor">        add ## _func(name, sig1, sig2);                   \</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">        return sig2;                                      \</span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">    }</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEF_METHOD_3(_func, _type, _P1, _P2, _P3) \</span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">    RTLIL::Cell* RTLIL::Module::add ## _func(RTLIL::IdString name, RTLIL::SigBit sig1, RTLIL::SigBit sig2, RTLIL::SigBit sig3) { \</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor">        RTLIL::Cell *cell = addCell(name, _type);         \</span></div>
<div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">        cell-&gt;setPort(&quot;\\&quot; #_P1, sig1);                   \</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor">        cell-&gt;setPort(&quot;\\&quot; #_P2, sig2);                   \</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="preprocessor">        cell-&gt;setPort(&quot;\\&quot; #_P3, sig3);                   \</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">        return cell;                                      \</span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">    } \</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor">    RTLIL::SigBit RTLIL::Module::_func(RTLIL::IdString name, RTLIL::SigBit sig1, RTLIL::SigBit sig2) { \</span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">        RTLIL::SigBit sig3 = addWire(NEW_ID);            \</span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">        add ## _func(name, sig1, sig2, sig3);             \</span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">        return sig3;                                      \</span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">    }</span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEF_METHOD_4(_func, _type, _P1, _P2, _P3, _P4) \</span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">    RTLIL::Cell* RTLIL::Module::add ## _func(RTLIL::IdString name, RTLIL::SigBit sig1, RTLIL::SigBit sig2, RTLIL::SigBit sig3, RTLIL::SigBit sig4) { \</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">        RTLIL::Cell *cell = addCell(name, _type);         \</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">        cell-&gt;setPort(&quot;\\&quot; #_P1, sig1);                   \</span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">        cell-&gt;setPort(&quot;\\&quot; #_P2, sig2);                   \</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">        cell-&gt;setPort(&quot;\\&quot; #_P3, sig3);                   \</span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">        cell-&gt;setPort(&quot;\\&quot; #_P4, sig4);                   \</span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">        return cell;                                      \</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">    } \</span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">    RTLIL::SigBit RTLIL::Module::_func(RTLIL::IdString name, RTLIL::SigBit sig1, RTLIL::SigBit sig2, RTLIL::SigBit sig3) { \</span></div>
<div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">        RTLIL::SigBit sig4 = addWire(NEW_ID);            \</span></div>
<div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">        add ## _func(name, sig1, sig2, sig3, sig4);       \</span></div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">        return sig4;                                      \</span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">    }</span></div>
<div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define DEF_METHOD_5(_func, _type, _P1, _P2, _P3, _P4, _P5) \</span></div>
<div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="preprocessor">    RTLIL::Cell* RTLIL::Module::add ## _func(RTLIL::IdString name, RTLIL::SigBit sig1, RTLIL::SigBit sig2, RTLIL::SigBit sig3, RTLIL::SigBit sig4, RTLIL::SigBit sig5) { \</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">        RTLIL::Cell *cell = addCell(name, _type);         \</span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">        cell-&gt;setPort(&quot;\\&quot; #_P1, sig1);                   \</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">        cell-&gt;setPort(&quot;\\&quot; #_P2, sig2);                   \</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">        cell-&gt;setPort(&quot;\\&quot; #_P3, sig3);                   \</span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">        cell-&gt;setPort(&quot;\\&quot; #_P4, sig4);                   \</span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">        cell-&gt;setPort(&quot;\\&quot; #_P5, sig5);                   \</span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">        return cell;                                      \</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">    } \</span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">    RTLIL::SigBit RTLIL::Module::_func(RTLIL::IdString name, RTLIL::SigBit sig1, RTLIL::SigBit sig2, RTLIL::SigBit sig3, RTLIL::SigBit sig4) { \</span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">        RTLIL::SigBit sig5 = addWire(NEW_ID);            \</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">        add ## _func(name, sig1, sig2, sig3, sig4, sig5); \</span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">        return sig5;                                      \</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">    }</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor"></span><a class="code" href="../../d4/d08/rtlil_8cc.html#a714a7c7a5406d82de12467f2437454ea">DEF_METHOD_2</a>(NotGate,  <span class="stringliteral">&quot;$_NOT_&quot;</span>,  A, Y)</div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<a class="code" href="../../d4/d08/rtlil_8cc.html#aac03f163669f51746894a57633c9214c">DEF_METHOD_3</a>(AndGate,  &quot;$_AND_&quot;,  A, B, Y)</div>
<div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<a class="code" href="../../d4/d08/rtlil_8cc.html#aac03f163669f51746894a57633c9214c">DEF_METHOD_3</a>(NandGate, &quot;$_NAND_&quot;, A, B, Y)</div>
<div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<a class="code" href="../../d4/d08/rtlil_8cc.html#aac03f163669f51746894a57633c9214c">DEF_METHOD_3</a>(OrGate,   &quot;$_OR_&quot;,   A, B, Y)</div>
<div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<a class="code" href="../../d4/d08/rtlil_8cc.html#aac03f163669f51746894a57633c9214c">DEF_METHOD_3</a>(NorGate,  &quot;$_NOR_&quot;,  A, B, Y)</div>
<div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<a class="code" href="../../d4/d08/rtlil_8cc.html#aac03f163669f51746894a57633c9214c">DEF_METHOD_3</a>(XorGate,  &quot;$_XOR_&quot;,  A, B, Y)</div>
<div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<a class="code" href="../../d4/d08/rtlil_8cc.html#aac03f163669f51746894a57633c9214c">DEF_METHOD_3</a>(XnorGate, &quot;$_XNOR_&quot;, A, B, Y)</div>
<div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<a class="code" href="../../d4/d08/rtlil_8cc.html#a8d616e3a6da2a526925f743e69a69297">DEF_METHOD_4</a>(MuxGate,  &quot;$_MUX_&quot;,  A, B, S, Y)</div>
<div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<a class="code" href="../../d4/d08/rtlil_8cc.html#a8d616e3a6da2a526925f743e69a69297">DEF_METHOD_4</a>(Aoi3Gate, &quot;$_AOI3_&quot;, A, B, C, Y)</div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<a class="code" href="../../d4/d08/rtlil_8cc.html#a8d616e3a6da2a526925f743e69a69297">DEF_METHOD_4</a>(Oai3Gate, &quot;$_OAI3_&quot;, A, B, C, Y)</div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<a class="code" href="../../d4/d08/rtlil_8cc.html#a1f79e81d50757e73fffcf38d47678a17">DEF_METHOD_5</a>(Aoi4Gate, &quot;$_AOI4_&quot;, A, B, C, D, Y)</div>
<div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<a class="code" href="../../d4/d08/rtlil_8cc.html#a1f79e81d50757e73fffcf38d47678a17">DEF_METHOD_5</a>(Oai4Gate, &quot;$_OAI4_&quot;, A, B, C, D, Y)</div>
<div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="preprocessor">#undef DEF_METHOD_2</span></div>
<div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#undef DEF_METHOD_3</span></div>
<div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#undef DEF_METHOD_4</span></div>
<div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#undef DEF_METHOD_5</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a>* <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#aec6d92b837534db8c3f192b8262a4d7c">RTLIL::Module::addPow</a>(<a class="code" href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a> name, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_a, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_b, <a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a> sig_y, <span class="keywordtype">bool</span> a_signed, <span class="keywordtype">bool</span> b_signed)</div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;{</div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;    <a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a> *cell = <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">addCell</a>(name, <span class="stringliteral">&quot;$pow&quot;</span>);</div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_SIGNED&quot;</span>] = a_signed;</div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\B_SIGNED&quot;</span>] = b_signed;</div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\A_WIDTH&quot;</span>] = sig_a.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\B_WIDTH&quot;</span>] = sig_b.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">parameters</a>[<span class="stringliteral">&quot;\\Y_WIDTH&quot;</span>] = sig_y.<a class="code" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">size</a>();</div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\A&quot;</span>, sig_a);</div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\B&quot;</span>, sig_b);</div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    cell-&gt;<a class="code" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">setPort</a>(<span class="stringliteral">&quot;\\Y&quot;</span>, sig_y);</div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">cell</a>;</div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;}</div>
<div class="ttc" id="rtlil_8cc_html_aac03f163669f51746894a57633c9214c"><div class="ttname"><a href="../../d4/d08/rtlil_8cc.html#aac03f163669f51746894a57633c9214c">DEF_METHOD_3</a></div><div class="ttdeci">#define DEF_METHOD_3(_func, _type, _P1, _P2, _P3)</div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a1a7e895aac049d13e973eada539ee676"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a1a7e895aac049d13e973eada539ee676">RTLIL::Module::addCell</a></div><div class="ttdeci">RTLIL::Cell * addCell(RTLIL::IdString name, RTLIL::IdString type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01353">rtlil.cc:1353</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a60083493b42191874643112a848ffe2e"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e">RTLIL::Cell::setPort</a></div><div class="ttdeci">void setPort(RTLIL::IdString portname, RTLIL::SigSpec signal)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01789">rtlil.cc:1789</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html">RTLIL::Cell</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00840">rtlil.h:840</a></div></div>
<div class="ttc" id="structRTLIL_1_1Cell_html_a5d4ff94ac5a19ddd26a91a6b71512f82"><div class="ttname"><a href="../../d6/db5/structRTLIL_1_1Cell.html#a5d4ff94ac5a19ddd26a91a6b71512f82">RTLIL::Cell::parameters</a></div><div class="ttdeci">std::map&lt; RTLIL::IdString, RTLIL::Const &gt; parameters</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00856">rtlil.h:856</a></div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html_a9a085a75d9ede59180209a69cbff8abc"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc">RTLIL::SigSpec::size</a></div><div class="ttdeci">int size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l01019">rtlil.h:1019</a></div></div>
<div class="ttc" id="rtlil_8cc_html_a1f79e81d50757e73fffcf38d47678a17"><div class="ttname"><a href="../../d4/d08/rtlil_8cc.html#a1f79e81d50757e73fffcf38d47678a17">DEF_METHOD_5</a></div><div class="ttdeci">#define DEF_METHOD_5(_func, _type, _P1, _P2, _P3, _P4, _P5)</div></div>
<div class="ttc" id="rtlil_8cc_html_ae831009a7c7b01d39d468f93805c84ce"><div class="ttname"><a href="../../d4/d08/rtlil_8cc.html#ae831009a7c7b01d39d468f93805c84ce">DEF_METHOD</a></div><div class="ttdeci">#define DEF_METHOD(_func, _y_size, _type)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d08/rtlil_8cc_source.html#l01397">rtlil.cc:1397</a></div></div>
<div class="ttc" id="ilang__lexer_8cc_html_ad4a65b873df5c05570846b5413b41dfd"><div class="ttname"><a href="../../d8/db3/ilang__lexer_8cc.html#ad4a65b873df5c05570846b5413b41dfd">if</a></div><div class="ttdeci">if(!(yy_init))</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/db3/ilang__lexer_8cc_source.html#l00846">ilang_lexer.cc:846</a></div></div>
<div class="ttc" id="rtlil_8cc_html_a8d616e3a6da2a526925f743e69a69297"><div class="ttname"><a href="../../d4/d08/rtlil_8cc.html#a8d616e3a6da2a526925f743e69a69297">DEF_METHOD_4</a></div><div class="ttdeci">#define DEF_METHOD_4(_func, _type, _P1, _P2, _P3, _P4)</div></div>
<div class="ttc" id="structRTLIL_1_1SigSpec_html"><div class="ttname"><a href="../../dd/d74/structRTLIL_1_1SigSpec.html">RTLIL::SigSpec</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00961">rtlil.h:961</a></div></div>
<div class="ttc" id="rtlil_8cc_html_a714a7c7a5406d82de12467f2437454ea"><div class="ttname"><a href="../../d4/d08/rtlil_8cc.html#a714a7c7a5406d82de12467f2437454ea">DEF_METHOD_2</a></div><div class="ttdeci">#define DEF_METHOD_2(_func, _type, _P1, _P2)</div></div>
<div class="ttc" id="structRTLIL_1_1IdString_html"><div class="ttname"><a href="../../d8/df7/structRTLIL_1_1IdString.html">RTLIL::IdString</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00075">rtlil.h:75</a></div></div>
<div class="ttc" id="yosys_8h_html_ac45081711e1b2d334e8efb2a5715c463"><div class="ttname"><a href="../../d6/d81/yosys_8h.html#ac45081711e1b2d334e8efb2a5715c463">NEW_ID</a></div><div class="ttdeci">#define NEW_ID</div><div class="ttdef"><b>Definition:</b> <a href="../../d6/d81/yosys_8h_source.html#l00166">yosys.h:166</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_a85ea4621b053d5aa9c4fb3f8e4314343"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#a85ea4621b053d5aa9c4fb3f8e4314343">RTLIL::Module::cell</a></div><div class="ttdeci">RTLIL::Cell * cell(RTLIL::IdString id)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00638">rtlil.h:638</a></div></div>
<div class="ttc" id="structRTLIL_1_1Module_html_aec6d92b837534db8c3f192b8262a4d7c"><div class="ttname"><a href="../../d7/d6c/structRTLIL_1_1Module.html#aec6d92b837534db8c3f192b8262a4d7c">RTLIL::Module::addPow</a></div><div class="ttdeci">RTLIL::Cell * addPow(RTLIL::IdString name, RTLIL::SigSpec sig_a, RTLIL::SigSpec sig_b, RTLIL::SigSpec sig_y, bool a_signed=false, bool b_signed=false)</div></div>
</div><!-- fragment -->
<p><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="../../closed.png" alt="+"/> Here is the call graph for this function:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d4/d08/rtlil_8cc_a46b2c7ca80f389a8d5a4e56522ff3d06_cgraph.png" border="0" usemap="#d4/d08/rtlil_8cc_a46b2c7ca80f389a8d5a4e56522ff3d06_cgraph" alt=""/></div>
<map name="d4/d08/rtlil_8cc_a46b2c7ca80f389a8d5a4e56522ff3d06_cgraph" id="d4/d08/rtlil_8cc_a46b2c7ca80f389a8d5a4e56522ff3d06_cgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#a9a085a75d9ede59180209a69cbff8abc" title="RTLIL::SigSpec::size" alt="" coords="166,5,309,32"/><area shape="rect" id="node3" href="../../d6/db5/structRTLIL_1_1Cell.html#a60083493b42191874643112a848ffe2e" title="RTLIL::Cell::setPort" alt="" coords="170,56,305,83"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="a7120a6868df66f3396515e2bff094f79"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool fixup_ports_compare </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td>
          <td class="paramname"><em>a</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="../../de/d93/structRTLIL_1_1Wire.html">RTLIL::Wire</a> *&#160;</td>
          <td class="paramname"><em>b</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l01266">1266</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;{</div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;    <span class="keywordflow">if</span> (a-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a> &amp;&amp; !b-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a>)</div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    <span class="keywordflow">if</span> (!a-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a> &amp;&amp; b-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a>)</div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;    <span class="keywordflow">if</span> (a-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a> == b-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a>)</div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;        <span class="keywordflow">return</span> a-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a> &lt; b-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">name</a>;</div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;    <span class="keywordflow">return</span> a-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a> &lt; b-&gt;<a class="code" href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">port_id</a>;</div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;}</div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a8b2cf8236e1887b5eedc625ec46d14eb"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a8b2cf8236e1887b5eedc625ec46d14eb">RTLIL::Wire::port_id</a></div><div class="ttdeci">int port_id</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00826">rtlil.h:826</a></div></div>
<div class="ttc" id="structRTLIL_1_1Wire_html_a39a5ebc2a42122af7c7a81c6512a9837"><div class="ttname"><a href="../../de/d93/structRTLIL_1_1Wire.html#a39a5ebc2a42122af7c7a81c6512a9837">RTLIL::Wire::name</a></div><div class="ttdeci">RTLIL::IdString name</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d80/rtlil_8h_source.html#l00825">rtlil.h:825</a></div></div>
</div><!-- fragment -->
<p><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d4/d08/rtlil_8cc_a7120a6868df66f3396515e2bff094f79_icgraph.png" border="0" usemap="#d4/d08/rtlil_8cc_a7120a6868df66f3396515e2bff094f79_icgraph" alt=""/></div>
<map name="d4/d08/rtlil_8cc_a7120a6868df66f3396515e2bff094f79_icgraph" id="d4/d08/rtlil_8cc_a7120a6868df66f3396515e2bff094f79_icgraph">
<area shape="rect" id="node2" href="../../d7/d6c/structRTLIL_1_1Module.html#abd789aaa08fa4fabb04d7df14ba52b56" title="RTLIL::Module::fixup\l_ports" alt="" coords="195,403,333,445"/><area shape="rect" id="node3" href="../../d3/df1/add_8cc.html#ab5991fdc8ade41892385f792dcebc4cd" title="add_wire" alt="" coords="428,5,503,32"/><area shape="rect" id="node5" href="../../de/d7d/blifparse_8h.html#a7c4c1e3664a2c3dc8eeaae9d318d9ce2" title="abc_parse_blif" alt="" coords="412,56,519,83"/><area shape="rect" id="node8" href="../../de/d47/structDeletePass.html#a2e5a8970ad0629192d0adf3064db8f49" title="DeletePass::execute" alt="" coords="395,107,535,133"/><area shape="rect" id="node9" href="../../d5/d2b/structExtractPass.html#a645cda6d1dcade6ad37d236682cd5114" title="ExtractPass::execute" alt="" coords="394,157,537,184"/><area shape="rect" id="node10" href="../../dd/dd4/ilang__parser_8tab_8cc.html#a847a2de5c1c28c9d7055a2b89ed7dad7" title="yyparse" alt="" coords="432,208,499,235"/><area shape="rect" id="node11" href="../../d4/d40/structIopadmapPass.html#a547fc39cb9024e508fc6e215cbfca97c" title="IopadmapPass::execute" alt="" coords="385,259,545,285"/><area shape="rect" id="node12" href="../../d5/d07/structLibertyFrontend.html#a9dd2bd59359b4d0795d4901ad4d9ef3c" title="LibertyFrontend::execute" alt="" coords="384,309,547,336"/><area shape="rect" id="node13" href="../../d5/dff/miter_8cc.html#a7b88adf805cfeb2e4070e40b1075b9d7" title="create_miter_equiv" alt="" coords="399,360,531,387"/><area shape="rect" id="node15" href="../../dc/d5b/structTest1Pass.html#a3881393fd25cd51a05f935a4dff4f149" title="Test1Pass::execute" alt="" coords="397,411,533,437"/><area shape="rect" id="node16" href="../../da/d50/rename_8cc.html#ae0f55b1008e73948969131aec1b2e31a" title="rename_in_module" alt="" coords="400,461,531,488"/><area shape="rect" id="node17" href="../../dc/d77/structRenamePass.html#ad95b9f9cc724011f987e9d8d7fb4341c" title="RenamePass::execute" alt="" coords="626,483,777,509"/><area shape="rect" id="node18" href="../../d7/d6c/structRTLIL_1_1Module.html#a436b5151a735bcdb34aa1ebc34f5a3b4" title="RTLIL::Module::cloneInto" alt="" coords="382,563,549,589"/><area shape="rect" id="node19" href="../../df/d86/structTechmapWorker.html#ac363b4a444a0980f069c314721b73db8" title="TechmapWorker::techmap\l_module" alt="" coords="615,581,788,622"/><area shape="rect" id="node22" href="../../dc/d76/structSplitnetsPass.html#afd931f8dac62827f98a15eeeea01d861" title="SplitnetsPass::execute" alt="" coords="388,664,543,691"/><area shape="rect" id="node23" href="../../d0/d75/structSubmodWorker.html#aeadb165dd426fc7ab936a8acbffbaa0e" title="SubmodWorker::handle\l_submodule" alt="" coords="388,715,543,757"/><area shape="rect" id="node25" href="../../d2/d9f/test__abcloop_8cc.html#a70e7f24879c3a5d3ad0ec0834b28a815" title="test_abcloop" alt="" coords="417,781,513,808"/><area shape="rect" id="node27" href="../../d3/df6/test__cell_8cc.html#a80927c3858202ef436706e3c7b653c5e" title="create_gold_module" alt="" coords="396,832,535,859"/><area shape="rect" id="node4" href="../../d8/dfb/structAddPass.html#a1a0fac9fc1e5a0f2c2e257cccb01b8b7" title="AddPass::execute" alt="" coords="638,5,765,32"/><area shape="rect" id="node6" href="../../d0/dde/abc_8cc.html#a62382e93d1259f618c0dd4e6bd178766" title="abc_module" alt="" coords="655,56,747,83"/><area shape="rect" id="node7" href="../../d0/ddf/structAbcPass.html#a45a7a2de4fea1a7b6a5847d1f13d69b0" title="AbcPass::execute" alt="" coords="869,56,995,83"/><area shape="rect" id="node14" href="../../d3/d84/structMiterPass.html#ad2923b2c46bb09ca641e4645e00f3937" title="MiterPass::execute" alt="" coords="635,360,767,387"/><area shape="rect" id="node20" href="../../d5/d38/structTechmapPass.html#ac0d454775281967874fcd4af5dc24786" title="TechmapPass::execute" alt="" coords="853,563,1011,589"/><area shape="rect" id="node21" href="../../d1/da5/structFlattenPass.html#a65b95abfb17e33e1ccee2af502194512" title="FlattenPass::execute" alt="" coords="861,613,1003,640"/><area shape="rect" id="node24" href="../../d0/d75/structSubmodWorker.html#ad1f5ab30d45d391a314ea46caff4d57e" title="SubmodWorker::SubmodWorker" alt="" coords="598,723,805,749"/><area shape="rect" id="node26" href="../../db/d46/structTestAbcloopPass.html#a217acaaefbac16d852f5ecf6d995886a" title="TestAbcloopPass::execute" alt="" coords="613,781,789,808"/><area shape="rect" id="node28" href="../../d4/d8a/structTestCellPass.html#ac862ec029865cd32ebc4b9977f66b1a9" title="TestCellPass::execute" alt="" coords="626,832,777,859"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ab37efd9dc127b3fd345919ba7ff18b9c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static int sigspec_parse_get_dummy_line_num </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02967">2967</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02968"></a><span class="lineno"> 2968</span>&#160;{</div>
<div class="line"><a name="l02969"></a><span class="lineno"> 2969</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;}</div>
</div><!-- fragment -->
<p><div id="dynsection-3" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-3-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-3-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-3-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d4/d08/rtlil_8cc_ab37efd9dc127b3fd345919ba7ff18b9c_icgraph.png" border="0" usemap="#d4/d08/rtlil_8cc_ab37efd9dc127b3fd345919ba7ff18b9c_icgraph" alt=""/></div>
<map name="d4/d08/rtlil_8cc_ab37efd9dc127b3fd345919ba7ff18b9c_icgraph" id="d4/d08/rtlil_8cc_ab37efd9dc127b3fd345919ba7ff18b9c_icgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac4721167843063c7011b61606225d94b" title="RTLIL::SigSpec::parse" alt="" coords="235,968,387,995"/><area shape="rect" id="node3" href="../../d5/d3c/structVlogHammerReporter.html#a8e42c3dd172604a3082dc1dbd985393a" title="VlogHammerReporter\l::VlogHammerReporter" alt="" coords="435,902,589,943"/><area shape="rect" id="node4" href="../../dd/d59/select_8cc.html#a26f615bf35bf3515c7cfa203a8b75310" title="match_attr_val" alt="" coords="458,968,566,995"/><area shape="rect" id="node50" href="../../dc/ddc/structsetunset__t.html#afc7b2a22bb598daa8ea03c18960d179a" title="setunset_t::setunset_t" alt="" coords="437,1019,587,1045"/><area shape="rect" id="node5" href="../../dd/d59/select_8cc.html#a792dfd9d7d7905451925491d4d0c4d7d" title="match_attr" alt="" coords="638,968,722,995"/><area shape="rect" id="node6" href="../../dd/d59/select_8cc.html#a81f7f64d2b33890e75826f483b62bc56" title="match_attr" alt="" coords="774,943,858,969"/><area shape="rect" id="node7" href="../../dd/d59/select_8cc.html#afc9731b2fa84873ffc6111cb08c9c999" title="select_stmt" alt="" coords="771,993,861,1020"/><area shape="rect" id="node8" href="../../dd/d59/select_8cc.html#ad8ef060ac92ac3c6c33abf7c3b86b521" title="handle_extra_select_args" alt="" coords="910,968,1079,995"/><area shape="rect" id="node49" href="../../d6/d5f/structSelectPass.html#a67bcfa71a927628f651c60402b96ea57" title="SelectPass::execute" alt="" coords="925,1019,1065,1045"/><area shape="rect" id="node9" href="../../d1/d96/structDesignPass.html#a9ac07b519d14764df9bfa70b4c9b049b" title="DesignPass::execute" alt="" coords="1322,5,1465,32"/><area shape="rect" id="node10" href="../../d9/d43/structPass.html#a67c3bea22492a64c59e0aed40f6067dd" title="Pass::extra_args" alt="" coords="1129,968,1247,995"/><area shape="rect" id="node48" href="../../d3/d50/structShowPass.html#af2272ecfffd9827dae43df912c2a0b7a" title="ShowPass::execute" alt="" coords="1325,1947,1461,1973"/><area shape="rect" id="node11" href="../../d0/ddf/structAbcPass.html#a45a7a2de4fea1a7b6a5847d1f13d69b0" title="AbcPass::execute" alt="" coords="1330,56,1457,83"/><area shape="rect" id="node12" href="../../d8/dfb/structAddPass.html#a1a0fac9fc1e5a0f2c2e257cccb01b8b7" title="AddPass::execute" alt="" coords="1330,107,1457,133"/><area shape="rect" id="node13" href="../../db/dd7/structAlumaccPass.html#a1e33892262106adf4d98f4e86f6715ad" title="AlumaccPass::execute" alt="" coords="1316,157,1471,184"/><area shape="rect" id="node14" href="../../d1/d12/structConnwrappersPass.html#ae9b86bde618b866ac7d9d1a11f835150" title="ConnwrappersPass::execute" alt="" coords="1300,208,1487,235"/><area shape="rect" id="node15" href="../../d5/da5/structCoverPass.html#a82814118210d823d4387900a0bb60915" title="CoverPass::execute" alt="" coords="1325,259,1462,285"/><area shape="rect" id="node16" href="../../de/d47/structDeletePass.html#a2e5a8970ad0629192d0adf3064db8f49" title="DeletePass::execute" alt="" coords="1323,309,1463,336"/><area shape="rect" id="node17" href="../../d1/d2a/structDff2dffePass.html#a20ecaddfa6d4cd68a7fdde3370211edf" title="Dff2dffePass::execute" alt="" coords="1320,360,1467,387"/><area shape="rect" id="node18" href="../../df/db3/structDfflibmapPass.html#af16f2e179efeb7ef56d6b25c3bfd3d48" title="DfflibmapPass::execute" alt="" coords="1315,411,1471,437"/><area shape="rect" id="node19" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="1329,461,1457,488"/><area shape="rect" id="node20" href="../../d6/d10/structExposePass.html#ab4ab9827a8f8892ddbbff3c8c2972526" title="ExposePass::execute" alt="" coords="1321,512,1466,539"/><area shape="rect" id="node21" href="../../d5/d2b/structExtractPass.html#a645cda6d1dcade6ad37d236682cd5114" title="ExtractPass::execute" alt="" coords="1322,563,1465,589"/><area shape="rect" id="node22" href="../../d6/dfa/structFreducePass.html#a69ba65be6a1fdbf4d4b236683994b418" title="FreducePass::execute" alt="" coords="1318,613,1469,640"/><area shape="rect" id="node23" href="../../d0/dca/structFsmPass.html#af2da01592a33889996c2e8b1558387d0" title="FsmPass::execute" alt="" coords="1329,664,1458,691"/><area shape="rect" id="node24" href="../../d0/de1/structFsmDetectPass.html#a208f14081dbaf34e23ca30fab80b69d3" title="FsmDetectPass::execute" alt="" coords="1310,715,1477,741"/><area shape="rect" id="node25" href="../../d0/da1/structFsmExpandPass.html#a223062d1576d3faada4be06c6915e102" title="FsmExpandPass::execute" alt="" coords="1308,765,1479,792"/><area shape="rect" id="node26" href="../../da/d87/structFsmExportPass.html#a5e9f7d657fc65df02cca4a2a442cf38a" title="FsmExportPass::execute" alt="" coords="1311,816,1476,843"/><area shape="rect" id="node27" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="1309,867,1478,893"/><area shape="rect" id="node28" href="../../db/d48/structFsmInfoPass.html#a981361de33c51a920422e683d714e6e9" title="FsmInfoPass::execute" alt="" coords="1318,917,1469,944"/><area shape="rect" id="node29" href="../../d7/d9a/structFsmMapPass.html#aff26f93aa86825edf41f3d89b313fb50" title="FsmMapPass::execute" alt="" coords="1316,968,1471,995"/><area shape="rect" id="node30" href="../../da/d8b/structFsmOptPass.html#ab81cb998c48dd43b7580fd5dcc888d4a" title="FsmOptPass::execute" alt="" coords="1318,1019,1469,1045"/><area shape="rect" id="node31" href="../../de/da5/structFsmRecodePass.html#afcc607d92015da935a0aeaf2fa2675af" title="FsmRecodePass::execute" alt="" coords="1307,1069,1480,1096"/><area shape="rect" id="node32" href="../../d7/d1b/structHierarchyPass.html#a8aec90959b007cbe981c3c79254f37df" title="HierarchyPass::execute" alt="" coords="1314,1120,1473,1147"/><area shape="rect" id="node33" href="../../d1/d00/structHilomapPass.html#ac7f0b43d9b9d931c99b29c6197ac0c38" title="HilomapPass::execute" alt="" coords="1318,1171,1469,1197"/><area shape="rect" id="node34" href="../../d4/d40/structIopadmapPass.html#a547fc39cb9024e508fc6e215cbfca97c" title="IopadmapPass::execute" alt="" coords="1313,1221,1473,1248"/><area shape="rect" id="node35" href="../../d5/de6/structMaccmapPass.html#a9d8e0990bd503b61bf441e85ff6f53c8" title="MaccmapPass::execute" alt="" coords="1313,1272,1473,1299"/><area shape="rect" id="node36" href="../../d5/db5/structMemoryPass.html#a7714868e1ddb0623cf338c8e1427a920" title="MemoryPass::execute" alt="" coords="1319,1323,1468,1349"/><area shape="rect" id="node37" href="../../d4/ddc/structMemoryCollectPass.html#ada7b012a20ee79d89c3893e23f0686f5" title="MemoryCollectPass::\lexecute" alt="" coords="1321,1374,1465,1415"/><area shape="rect" id="node38" href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0" title="MemoryDffPass::execute" alt="" coords="1311,1440,1476,1467"/><area shape="rect" id="node39" href="../../da/df4/structMemoryMapPass.html#a51728016b900e3e54a9b738a19501537" title="MemoryMapPass::execute" alt="" coords="1306,1491,1481,1517"/><area shape="rect" id="node40" href="../../d8/d96/structMemorySharePass.html#a2c855fea4bc78e5e5f5e4c88a4a97fc2" title="MemorySharePass::execute" alt="" coords="1302,1541,1485,1568"/><area shape="rect" id="node41" href="../../d8/d7c/structMemoryUnpackPass.html#a50becc6c3bb5186b777b22ed0a9bd122" title="MemoryUnpackPass::execute" alt="" coords="1296,1592,1491,1619"/><area shape="rect" id="node42" href="../../d1/d95/structOptPass.html#aa020149e70ec7c247066e1245edb491d" title="OptPass::execute" alt="" coords="1331,1643,1455,1669"/><area shape="rect" id="node43" href="../../d2/d99/structOptCleanPass.html#abd9883c261b9a2720ec003cb2979d55c" title="OptCleanPass::execute" alt="" coords="1315,1693,1472,1720"/><area shape="rect" id="node44" href="../../d2/dec/structCleanPass.html#a3b346dca2322d3b8e0078074dce02c9a" title="CleanPass::execute" alt="" coords="1325,1744,1461,1771"/><area shape="rect" id="node45" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="1314,1795,1473,1821"/><area shape="rect" id="node46" href="../../d6/d82/structOptMuxtreePass.html#aa13db8e9243bff66641e575481ce32d8" title="OptMuxtreePass::execute" alt="" coords="1308,1845,1479,1872"/><area shape="rect" id="node47" href="../../d7/dff/structOptReducePass.html#ad271693b10cd6bc7a84eec399728083f" title="OptReducePass::execute" alt="" coords="1309,1896,1477,1923"/></map>
</div>
</p>

</div>
</div>
<a class="anchor" id="ad314d3930917a840f7c2eb6a63d220a1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void sigspec_parse_split </td>
          <td>(</td>
          <td class="paramtype">std::vector&lt; std::string &gt; &amp;&#160;</td>
          <td class="paramname"><em>tokens</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>text</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">char&#160;</td>
          <td class="paramname"><em>sep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d4/d08/rtlil_8cc_source.html#l02957">2957</a> of file <a class="el" href="../../d4/d08/rtlil_8cc_source.html">rtlil.cc</a>.</p>
<div class="fragment"><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;{</div>
<div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;    <span class="keywordtype">size_t</span> start = 0, end = 0;</div>
<div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;    <span class="keywordflow">while</span> ((end = text.find(sep, start)) != std::string::npos) {</div>
<div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;        tokens.push_back(text.substr(start, end - start));</div>
<div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;        start = end + 1;</div>
<div class="line"><a name="l02963"></a><span class="lineno"> 2963</span>&#160;    }</div>
<div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;    tokens.push_back(text.substr(start));</div>
<div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;}</div>
</div><!-- fragment -->
<p><div id="dynsection-4" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-4-trigger" src="../../closed.png" alt="+"/> Here is the caller graph for this function:</div>
<div id="dynsection-4-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-4-content" class="dyncontent" style="display:none;">
<div class="center"><img src="../../d4/d08/rtlil_8cc_ad314d3930917a840f7c2eb6a63d220a1_icgraph.png" border="0" usemap="#d4/d08/rtlil_8cc_ad314d3930917a840f7c2eb6a63d220a1_icgraph" alt=""/></div>
<map name="d4/d08/rtlil_8cc_ad314d3930917a840f7c2eb6a63d220a1_icgraph" id="d4/d08/rtlil_8cc_ad314d3930917a840f7c2eb6a63d220a1_icgraph">
<area shape="rect" id="node2" href="../../dd/d74/structRTLIL_1_1SigSpec.html#ac4721167843063c7011b61606225d94b" title="RTLIL::SigSpec::parse" alt="" coords="192,968,344,995"/><area shape="rect" id="node3" href="../../d5/d3c/structVlogHammerReporter.html#a8e42c3dd172604a3082dc1dbd985393a" title="VlogHammerReporter\l::VlogHammerReporter" alt="" coords="393,902,546,943"/><area shape="rect" id="node4" href="../../dd/d59/select_8cc.html#a26f615bf35bf3515c7cfa203a8b75310" title="match_attr_val" alt="" coords="415,968,523,995"/><area shape="rect" id="node50" href="../../dc/ddc/structsetunset__t.html#afc7b2a22bb598daa8ea03c18960d179a" title="setunset_t::setunset_t" alt="" coords="394,1019,545,1045"/><area shape="rect" id="node5" href="../../dd/d59/select_8cc.html#a792dfd9d7d7905451925491d4d0c4d7d" title="match_attr" alt="" coords="595,968,679,995"/><area shape="rect" id="node6" href="../../dd/d59/select_8cc.html#a81f7f64d2b33890e75826f483b62bc56" title="match_attr" alt="" coords="731,943,815,969"/><area shape="rect" id="node7" href="../../dd/d59/select_8cc.html#afc9731b2fa84873ffc6111cb08c9c999" title="select_stmt" alt="" coords="728,993,819,1020"/><area shape="rect" id="node8" href="../../dd/d59/select_8cc.html#ad8ef060ac92ac3c6c33abf7c3b86b521" title="handle_extra_select_args" alt="" coords="867,968,1037,995"/><area shape="rect" id="node49" href="../../d6/d5f/structSelectPass.html#a67bcfa71a927628f651c60402b96ea57" title="SelectPass::execute" alt="" coords="882,1019,1022,1045"/><area shape="rect" id="node9" href="../../d1/d96/structDesignPass.html#a9ac07b519d14764df9bfa70b4c9b049b" title="DesignPass::execute" alt="" coords="1279,5,1422,32"/><area shape="rect" id="node10" href="../../d9/d43/structPass.html#a67c3bea22492a64c59e0aed40f6067dd" title="Pass::extra_args" alt="" coords="1086,968,1205,995"/><area shape="rect" id="node48" href="../../d3/d50/structShowPass.html#af2272ecfffd9827dae43df912c2a0b7a" title="ShowPass::execute" alt="" coords="1283,1947,1419,1973"/><area shape="rect" id="node11" href="../../d0/ddf/structAbcPass.html#a45a7a2de4fea1a7b6a5847d1f13d69b0" title="AbcPass::execute" alt="" coords="1287,56,1414,83"/><area shape="rect" id="node12" href="../../d8/dfb/structAddPass.html#a1a0fac9fc1e5a0f2c2e257cccb01b8b7" title="AddPass::execute" alt="" coords="1287,107,1414,133"/><area shape="rect" id="node13" href="../../db/dd7/structAlumaccPass.html#a1e33892262106adf4d98f4e86f6715ad" title="AlumaccPass::execute" alt="" coords="1273,157,1428,184"/><area shape="rect" id="node14" href="../../d1/d12/structConnwrappersPass.html#ae9b86bde618b866ac7d9d1a11f835150" title="ConnwrappersPass::execute" alt="" coords="1257,208,1444,235"/><area shape="rect" id="node15" href="../../d5/da5/structCoverPass.html#a82814118210d823d4387900a0bb60915" title="CoverPass::execute" alt="" coords="1282,259,1419,285"/><area shape="rect" id="node16" href="../../de/d47/structDeletePass.html#a2e5a8970ad0629192d0adf3064db8f49" title="DeletePass::execute" alt="" coords="1281,309,1421,336"/><area shape="rect" id="node17" href="../../d1/d2a/structDff2dffePass.html#a20ecaddfa6d4cd68a7fdde3370211edf" title="Dff2dffePass::execute" alt="" coords="1277,360,1424,387"/><area shape="rect" id="node18" href="../../df/db3/structDfflibmapPass.html#af16f2e179efeb7ef56d6b25c3bfd3d48" title="DfflibmapPass::execute" alt="" coords="1273,411,1429,437"/><area shape="rect" id="node19" href="../../d6/d7b/structEvalPass.html#a4a4bdf892f4516e74c80316b7398c899" title="EvalPass::execute" alt="" coords="1287,461,1415,488"/><area shape="rect" id="node20" href="../../d6/d10/structExposePass.html#ab4ab9827a8f8892ddbbff3c8c2972526" title="ExposePass::execute" alt="" coords="1278,512,1423,539"/><area shape="rect" id="node21" href="../../d5/d2b/structExtractPass.html#a645cda6d1dcade6ad37d236682cd5114" title="ExtractPass::execute" alt="" coords="1279,563,1422,589"/><area shape="rect" id="node22" href="../../d6/dfa/structFreducePass.html#a69ba65be6a1fdbf4d4b236683994b418" title="FreducePass::execute" alt="" coords="1275,613,1426,640"/><area shape="rect" id="node23" href="../../d0/dca/structFsmPass.html#af2da01592a33889996c2e8b1558387d0" title="FsmPass::execute" alt="" coords="1286,664,1415,691"/><area shape="rect" id="node24" href="../../d0/de1/structFsmDetectPass.html#a208f14081dbaf34e23ca30fab80b69d3" title="FsmDetectPass::execute" alt="" coords="1267,715,1434,741"/><area shape="rect" id="node25" href="../../d0/da1/structFsmExpandPass.html#a223062d1576d3faada4be06c6915e102" title="FsmExpandPass::execute" alt="" coords="1265,765,1436,792"/><area shape="rect" id="node26" href="../../da/d87/structFsmExportPass.html#a5e9f7d657fc65df02cca4a2a442cf38a" title="FsmExportPass::execute" alt="" coords="1268,816,1433,843"/><area shape="rect" id="node27" href="../../d5/d0c/structFsmExtractPass.html#a38c14c9c9ff47606020a053800ba997b" title="FsmExtractPass::execute" alt="" coords="1266,867,1435,893"/><area shape="rect" id="node28" href="../../db/d48/structFsmInfoPass.html#a981361de33c51a920422e683d714e6e9" title="FsmInfoPass::execute" alt="" coords="1275,917,1426,944"/><area shape="rect" id="node29" href="../../d7/d9a/structFsmMapPass.html#aff26f93aa86825edf41f3d89b313fb50" title="FsmMapPass::execute" alt="" coords="1273,968,1428,995"/><area shape="rect" id="node30" href="../../da/d8b/structFsmOptPass.html#ab81cb998c48dd43b7580fd5dcc888d4a" title="FsmOptPass::execute" alt="" coords="1275,1019,1426,1045"/><area shape="rect" id="node31" href="../../de/da5/structFsmRecodePass.html#afcc607d92015da935a0aeaf2fa2675af" title="FsmRecodePass::execute" alt="" coords="1264,1069,1437,1096"/><area shape="rect" id="node32" href="../../d7/d1b/structHierarchyPass.html#a8aec90959b007cbe981c3c79254f37df" title="HierarchyPass::execute" alt="" coords="1271,1120,1430,1147"/><area shape="rect" id="node33" href="../../d1/d00/structHilomapPass.html#ac7f0b43d9b9d931c99b29c6197ac0c38" title="HilomapPass::execute" alt="" coords="1275,1171,1426,1197"/><area shape="rect" id="node34" href="../../d4/d40/structIopadmapPass.html#a547fc39cb9024e508fc6e215cbfca97c" title="IopadmapPass::execute" alt="" coords="1271,1221,1431,1248"/><area shape="rect" id="node35" href="../../d5/de6/structMaccmapPass.html#a9d8e0990bd503b61bf441e85ff6f53c8" title="MaccmapPass::execute" alt="" coords="1271,1272,1431,1299"/><area shape="rect" id="node36" href="../../d5/db5/structMemoryPass.html#a7714868e1ddb0623cf338c8e1427a920" title="MemoryPass::execute" alt="" coords="1276,1323,1425,1349"/><area shape="rect" id="node37" href="../../d4/ddc/structMemoryCollectPass.html#ada7b012a20ee79d89c3893e23f0686f5" title="MemoryCollectPass::\lexecute" alt="" coords="1279,1374,1423,1415"/><area shape="rect" id="node38" href="../../d0/d77/structMemoryDffPass.html#abf5c063e29a96bdd3fb2464249ed7cc0" title="MemoryDffPass::execute" alt="" coords="1268,1440,1433,1467"/><area shape="rect" id="node39" href="../../da/df4/structMemoryMapPass.html#a51728016b900e3e54a9b738a19501537" title="MemoryMapPass::execute" alt="" coords="1263,1491,1438,1517"/><area shape="rect" id="node40" href="../../d8/d96/structMemorySharePass.html#a2c855fea4bc78e5e5f5e4c88a4a97fc2" title="MemorySharePass::execute" alt="" coords="1259,1541,1442,1568"/><area shape="rect" id="node41" href="../../d8/d7c/structMemoryUnpackPass.html#a50becc6c3bb5186b777b22ed0a9bd122" title="MemoryUnpackPass::execute" alt="" coords="1253,1592,1448,1619"/><area shape="rect" id="node42" href="../../d1/d95/structOptPass.html#aa020149e70ec7c247066e1245edb491d" title="OptPass::execute" alt="" coords="1289,1643,1413,1669"/><area shape="rect" id="node43" href="../../d2/d99/structOptCleanPass.html#abd9883c261b9a2720ec003cb2979d55c" title="OptCleanPass::execute" alt="" coords="1272,1693,1429,1720"/><area shape="rect" id="node44" href="../../d2/dec/structCleanPass.html#a3b346dca2322d3b8e0078074dce02c9a" title="CleanPass::execute" alt="" coords="1283,1744,1419,1771"/><area shape="rect" id="node45" href="../../d2/ddd/structOptConstPass.html#ad756853edb1fa42ea5ffe59ad727cdf1" title="OptConstPass::execute" alt="" coords="1271,1795,1430,1821"/><area shape="rect" id="node46" href="../../d6/d82/structOptMuxtreePass.html#aa13db8e9243bff66641e575481ce32d8" title="OptMuxtreePass::execute" alt="" coords="1265,1845,1436,1872"/><area shape="rect" id="node47" href="../../d7/dff/structOptReducePass.html#ad271693b10cd6bc7a84eec399728083f" title="OptReducePass::execute" alt="" coords="1267,1896,1435,1923"/></map>
</div>
</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../dir_dc43877d82dd332f9fb2071fcca799d6.html">kernel</a></li><li class="navelem"><a class="el" href="../../d4/d08/rtlil_8cc.html">rtlil.cc</a></li>
    <li class="footer">Generated on Tue Dec 16 2014 13:37:16 for yosys-master by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
