//Verilog for N-bit register
module NBitRegister #(parameter N = 4) (
	input [N-1:0] D,
	input CLK, CLR,
	output logic [N-1:0] Q);
		always_ff @ (posedge CLK, negedge CLR)
			begin
			 if (CLR == 1'b0) Q <= 0;
			  else if (CLK == 1'b1) Q <= D;
			end
endmodule