include_manifests = [ "versal/dmvs/dmv47/veam.manifest", "versal/dmvs/drcs/drc_2024_2.manifest" ];
BelGrid_cfg = "versal/data/arch_cfg/BelGrid.v10.cfg";
BelToAtom_cfg = "versal/data/arch_cfg/BelToAtom.v53.cfg";
ClockPlacerRules_xml = "versal/data/place/ClockPlacerRules.v55.xml";
ConfigModes_xml = "versal/data/arch_misc/ConfigModes.v1.xml";
ConnectivityGraph_cfg = "versal/data/place/ConnectivityGraph.v1.cfg";
Features_HDOracle_DRCUnisims_cfg = "versal/data/arch_cfg/Features/HDOracle_DRCUnisims.v2.cfg";
Features_HDOracle_IOGroupingInfo_cfg = "versal/data/arch_cfg/Features/HDOracle_IOGroupingInfo.v1.cfg";
Groups_HDOGBelTypeGroups_auto_cfg = "versal/data/arch_cfg/Groups/HDOGBelTypeGroups_auto.v1.cfg";
Groups_HDOGSiteTypeGroups_cfg = "versal/data/arch_cfg/Groups/HDOGSiteTypeGroups.v3.cfg";
Groups_HDOGTileTypeGroups_cfg = "versal/data/arch_cfg/Groups/HDOGTileTypeGroups.v28.cfg";
Groups_HDOGTileWireGroups_cfg = "versal/data/arch_cfg/Groups/HDOGTileWireGroups.v1.cfg";
IOStandards_xml = "versal/data/arch_misc/IOStandards.v22.xml";
PinFunctions_xml = "versal/data/arch_misc/PinFunctions.v11.xml";
PinPlan_cfg = "versal/data/arch_cfg/PinPlan.v6.cfg";
RPMGrid_cfg = "versal/data/arch_cfg/RPMGrid.v1.cfg";
SSIT_flat_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_flat_pdiSpec.v3.cfg";
veam_atoms_cfg = "versal/data/arch_cfg/veam_atoms.v27.cfg";
SSIT_partialReConfig_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_partialReConfig_pdiSpec.v1.cfg";
SSIT_tandemPROM_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_tandemPROM_pdiSpec.v1.cfg";
SSIT_tandemStage1_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_tandemStage1_pdiSpec.v1.cfg";
SSIT_tandemStage2_pdiSpec_cfg = "versal/data/prog/pdiSpec/SSIT_tandemStage2_pdiSpec.v1.cfg";
SecondaryPinPlacement_xml = "versal/data/place/SecondaryPinPlacement.v52.xml";
SecondaryPlacement_xml = "versal/data/place/SecondaryPlacement.v1.xml";
WireIntents_csv = "versal/data/arch_misc/WireIntents.v77.csv";
arch_bfd = "versal/data/prog/versal.v71.bfd";
arch_veamMap = "versal/data/prog/versal.v56.veamMap";
bsoptions_cfg = "versal/data/prog/bsoptions.v8.cfg";
coupledAttributes_cfg = "versal/data/arch_cfg/coupledAttributes.v28.cfg";
device_idcode_cfg = "versal/data/prog/device_idcode.v16.cfg";
flat_pdiSpec_cfg = "versal/data/prog/pdiSpec/flat_pdiSpec.v2.cfg";
graphics_cfg = "versal/data/graphics/versal_graphics.v2.cfg";
isogroups_cfg = "versal/data/prog/isogroups.v35.cfg";
mendRoutedSite_cfg = "versal/data/arch_cfg/mendRoutedSite.v1.cfg";
npiPrecfgSeq_cfg = "versal/data/prog/npiPrecfgSeq.v1.cfg";
npiShutdownSeq_cfg = "versal/data/prog/npiShutdownSeq.v19.cfg";
npiStartupSeq_cfg = "versal/data/prog/npiStartupSeq.v15.cfg";
optionalInversion_cfg = "versal/data/arch_cfg/optionalInversion.v16.cfg";
partialReConfig_pdiSpec_cfg = "versal/data/prog/pdiSpec/partialReConfig_pdiSpec.v3.cfg";
pdiPartitionIdTable_cfg = "versal/data/prog/pdiSpec/pdiPartitionIdTable.v2.cfg";
pinSwap_cfg = "versal/data/arch_cfg/pinSwap.v8.cfg";
prePlacement_cfg = "versal/data/arch_cfg/prePlacement.v25.cfg";
readback_pdiSpec_cfg = "versal/data/prog/pdiSpec/readback_pdiSpec.v3.cfg";
segmentedBoot_pdiSpec_cfg = "versal/data/prog/pdiSpec/segmentedBoot_pdiSpec.v1.cfg";
routethrus_cfg = "versal/data/arch_cfg/routethrus.v50.cfg";
shapes_cfg = "versal/data/arch_cfg/shapes.v16.cfg";
sim_version_cfg = "versal/data/arch_cfg/sim_version.v29.cfg";
siteFinalizers_cfg = "versal/data/arch_cfg/siteFinalizers.v10.cfg";
subsysImageIdTable_cfg = "versal/data/prog/pdiSpec/subsysImageIdTable.v1.cfg";
tandemPROM_pdiSpec_cfg = "versal/data/prog/pdiSpec/tandemPROM_pdiSpec.v2.cfg";
tandemStage1_pdiSpec_cfg = "versal/data/prog/pdiSpec/tandemStage1_pdiSpec.v2.cfg";
tandemStage2_pdiSpec_cfg = "versal/data/prog/pdiSpec/tandemStage2_pdiSpec.v2.cfg";
vccgnds_cfg = "versal/data/arch_cfg/vccgnds.v1.cfg";
wireCodeMasterList_csv = "versal/data/arch_misc/wireCodeMasterList.v16.csv";
writeDB_cfg = "versal/data/arch_cfg/writeDB.v3.cfg";
io_pddb_cfg = "versal/data/prog/io_pddb.v4.cfg";
sitemap_testonly_xml = "versal/data/arch_misc/sitemap.testonly.v112.xml";
Sitemap2_xml = "versal/data/arch_misc/Sitemap2.v139.xml";
SiteBundles_cfg = "versal/data/arch_cfg/SiteBundles.v40.cfg";
xng : 
{
  arch_xng = "versal/data/xng/versal.v55.xng";
  sites : 
  {
    X5PHIO_CMU_X32 = "versal/data/xng/sites/X5PHIO_CMU_X32.v5.xng";
    X5PLL_S2P = "versal/data/xng/sites/X5PLL_S2P.v3.xng";
    X5PLL = "versal/data/xng/sites/X5PLL.v4.xng";
    X5PHIO_XCVR = "versal/data/xng/sites/X5PHIO_XCVR.v9.xng";
    X5PHIO_DCCIBUF = "versal/data/xng/sites/X5PHIO_DCCIBUF.v1.xng";
    X5PHIO_HARD_INV = "versal/data/xng/sites/X5PHIO_HARD_INV.v2.xng";
    CMPHY_OCTAD = "versal/data/xng/sites/CMPHY_OCTAD.v7.xng";
    X5PLL_INTF = "versal/data/xng/sites/X5PLL_INTF.v4.xng";
    X5PHIO_CMUIF = "versal/data/xng/sites/X5PHIO_CMUIF.v3.xng";
    CMPHY_DFX_HB = "versal/data/xng/sites/CMPHY_DFX_HB.v3.xng";
    DDRMC5 = "versal/data/xng/sites/DDRMC5.v3.xng";
    SYSMON_SAT = "versal/data/xng/sites/SYSMON_SAT.v3.xng";
    NOC2_NMU128 = "versal/data/xng/sites/NOC2_NMU128.v3.xng";
    NOC2_NSU128 = "versal/data/xng/sites/NOC2_NSU128.v3.xng";
    NOC2_NPS5555 = "versal/data/xng/sites/NOC2_NPS5555.v3.xng";
    NOC2_SCAN = "versal/data/xng/sites/NOC2_SCAN.v3.xng";
    NPI_NIR = "versal/data/xng/sites/NPI_NIR.v4.xng";
    BUFG_HSR_TEST = "versal/data/xng/sites/BUFG_HSR_TEST.v3.xng";
    GCLK_TEST = "versal/data/xng/sites/GCLK_TEST.v3.xng";
    BUFGCE = "versal/data/xng/sites/BUFGCE.v36.xng";
    BUFGCTRL = "versal/data/xng/sites/BUFGCTRL.v36.xng";
    BUFGCE_DIV = "versal/data/xng/sites/BUFGCE_DIV.v36.xng";
    MMCM = "versal/data/xng/sites/MMCM.v4.xng";
    DPLL = "versal/data/xng/sites/DPLL.v5.xng";
    NOC2_XBR4X2 = "versal/data/xng/sites/NOC2_XBR4X2.v3.xng";
    NOC2_NMU512 = "versal/data/xng/sites/NOC2_NMU512.v3.xng";
    PSXC = "versal/data/xng/sites/PSXC.v1.xng";
    GTYP_QUAD = "versal/data/xng/sites/GTYP_QUAD.v10.xng";
    GTYP_REFCLK = "versal/data/xng/sites/GTYP_REFCLK.v10.xng";
    MMI = "versal/data/xng/sites/MMI.v1.xng";
    GCLK_TAPS_DECODE_GT = "versal/data/xng/sites/GCLK_TAPS_DECODE_GT.v11.xng";
    BUFG_GT = "versal/data/xng/sites/BUFG_GT.v10.xng";
    BUFG_GT_SYNC = "versal/data/xng/sites/BUFG_GT_SYNC.v9.xng";
    GCLK_DELAY_SSIT = "versal/data/xng/sites/GCLK_DELAY_SSIT.v12.xng";
    GCLK_PD = "versal/data/xng/sites/GCLK_PD.v9.xng";
    BUFDIV_LEAF = "versal/data/xng/sites/BUFDIV_LEAF.v16.xng";
    IRI_QUAD_EVEN = "versal/data/xng/sites/IRI_QUAD_EVEN.v40.xng";
    IRI_QUAD_ODD = "versal/data/xng/sites/IRI_QUAD_ODD.v40.xng";
    SLICEL = "versal/data/xng/sites/SLICEL.v41.xng";
    SLICEM = "versal/data/xng/sites/SLICEM.v41.xng";
    BLI_A_GRP0 = "versal/data/xng/sites/BLI_A_GRP0.v17.xng";
    BLI_A_GRP1 = "versal/data/xng/sites/BLI_A_GRP1.v17.xng";
    BLI_A_GRP2 = "versal/data/xng/sites/BLI_A_GRP2.v17.xng";
    BLI_B_GRP0 = "versal/data/xng/sites/BLI_B_GRP0.v17.xng";
    BLI_B_GRP1 = "versal/data/xng/sites/BLI_B_GRP1.v17.xng";
    BLI_B_GRP2 = "versal/data/xng/sites/BLI_B_GRP2.v17.xng";
    BLI_C_GRP0 = "versal/data/xng/sites/BLI_C_GRP0.v17.xng";
    BLI_C_GRP1 = "versal/data/xng/sites/BLI_C_GRP1.v17.xng";
    BLI_C_GRP2 = "versal/data/xng/sites/BLI_C_GRP2.v17.xng";
    BLI_D_GRP4 = "versal/data/xng/sites/BLI_D_GRP4.v17.xng";
    BLI_D_GRP5 = "versal/data/xng/sites/BLI_D_GRP5.v17.xng";
    BLI_D_GRP6 = "versal/data/xng/sites/BLI_D_GRP6.v17.xng";
    BLI_D_GRP7 = "versal/data/xng/sites/BLI_D_GRP7.v17.xng";
    BLI_TMR = "versal/data/xng/sites/BLI_TMR.v16.xng";
    PCIE50 = "versal/data/xng/sites/PCIE50.v12.xng";
    RCLK_DFX_TEST = "versal/data/xng/sites/RCLK_DFX_TEST.v19.xng";
    RAMB18_L = "versal/data/xng/sites/RAMB18_L.v40.xng";
    RAMB18_U = "versal/data/xng/sites/RAMB18_U.v40.xng";
    RAMB36 = "versal/data/xng/sites/RAMB36.v40.xng";
    URAM288 = "versal/data/xng/sites/URAM288.v40.xng";
    URAM_CAS_DLY = "versal/data/xng/sites/URAM_CAS_DLY.v21.xng";
    DSP58_PRIMARY = "versal/data/xng/sites/DSP58_PRIMARY.v38.xng";
    DSP58_CPLX = "versal/data/xng/sites/DSP58_CPLX.v18.xng";
    DSP58 = "versal/data/xng/sites/DSP58.v41.xng";
    DSPFP = "versal/data/xng/sites/DSPFP.v41.xng";
    NOC2_NSU512 = "versal/data/xng/sites/NOC2_NSU512.v4.xng";
    GCLK_TAPS_DECODE_VNOC_PS = "versal/data/xng/sites/GCLK_TAPS_DECODE_VNOC_PS.v19.xng";
    BUFG_PS = "versal/data/xng/sites/BUFG_PS.v19.xng";
    BUFG_FABRIC = "versal/data/xng/sites/BUFG_FABRIC.v19.xng";
    GCLK_TEST_RING = "versal/data/xng/sites/GCLK_TEST_RING.v19.xng";
    MISR = "versal/data/xng/sites/MISR.v19.xng";
    GCLK_TAPS_DECODE_VNOC = "versal/data/xng/sites/GCLK_TAPS_DECODE_VNOC.v19.xng";
    HDIO_BIAS = "versal/data/xng/sites/HDIO_BIAS.v15.xng";
    RPI_HD_APB = "versal/data/xng/sites/RPI_HD_APB.v15.xng";
    HDLOGIC_APB = "versal/data/xng/sites/HDLOGIC_APB.v15.xng";
    HDIOLOGIC = "versal/data/xng/sites/HDIOLOGIC.v19.xng";
    HDIOB = "versal/data/xng/sites/HDIOB.v15.xng";
    BUFGCE_HDIO = "versal/data/xng/sites/BUFGCE_HDIO.v32.xng";
    MRMAC = "versal/data/xng/sites/MRMAC.v16.xng";
    ISP2 = "versal/data/xng/sites/ISP2.v1.xng";
    VCU2 = "versal/data/xng/sites/VCU2.v1.xng";
    NOC2_NPS6X = "versal/data/xng/sites/NOC2_NPS6X.v3.xng";
    AIE2PS_SHIM_CNTRL = "versal/data/xng/sites/AIE2PS_SHIM_CNTRL.v4.xng";
    AIE2PS_NOC = "versal/data/xng/sites/AIE2PS_NOC.v4.xng";
    AIE2P_TILECTRL = "versal/data/xng/sites/AIE2P_TILECTRL.v5.xng";
    AIE2PS_SHIMSWITCH = "versal/data/xng/sites/AIE2PS_SHIMSWITCH.v4.xng";
    AIE2P_FIFO = "versal/data/xng/sites/AIE2P_FIFO.v5.xng";
    AIE2PS_SHIMTRACE = "versal/data/xng/sites/AIE2PS_SHIMTRACE.v4.xng";
    AIE2P_PL = "versal/data/xng/sites/AIE2P_PL.v5.xng";
    AIE2PS_NMU_ARBIT = "versal/data/xng/sites/AIE2PS_NMU_ARBIT.v4.xng";
    AIE2PS_INTF_A_TEST = "versal/data/xng/sites/AIE2PS_INTF_A_TEST.v3.xng";
    AIE2PS_PLL = "versal/data/xng/sites/AIE2PS_PLL.v3.xng";
    AIE2PS_INTF_C_TEST = "versal/data/xng/sites/AIE2PS_INTF_C_TEST.v3.xng";
    AIE2PS_MEM_ARRAYSWITCH = "versal/data/xng/sites/AIE2PS_MEM_ARRAYSWITCH.v4.xng";
    AIE2PS_MEM_MEMGRP = "versal/data/xng/sites/AIE2PS_MEM_MEMGRP.v4.xng";
    AIE2PS_ARRAYSWITCH = "versal/data/xng/sites/AIE2PS_ARRAYSWITCH.v4.xng";
    AIE2PK_CORE_TEL = "versal/data/xng/sites/AIE2PK_CORE_TEL.v1.xng";
    AIE2PS_MEMGRP = "versal/data/xng/sites/AIE2PS_MEMGRP.v4.xng";
  };
  tiles : 
  {
    NULL = "versal/data/xng/tiles/NULL.v1.xng";
    AIE2P_K_TILE_TEL = "versal/data/xng/tiles/AIE2P_K_TILE_TEL.v1.xng";
    AIE2P_S_INTF_A_CORE = "versal/data/xng/tiles/AIE2P_S_INTF_A_CORE.v3.xng";
    AIE2P_S_INTF_C_CORE = "versal/data/xng/tiles/AIE2P_S_INTF_C_CORE.v3.xng";
    AIE2P_S_MEM_TILE = "versal/data/xng/tiles/AIE2P_S_MEM_TILE.v3.xng";
    AMS_SAT_GT_BOT_TILE = "versal/data/xng/tiles/AMS_SAT_GT_BOT_TILE.v14.xng";
    AMS_SAT_GT_TOP_TILE = "versal/data/xng/tiles/AMS_SAT_GT_TOP_TILE.v17.xng";
    AMS_SAT_GT_TOP_TILE_MY = "versal/data/xng/tiles/AMS_SAT_GT_TOP_TILE_MY.v15.xng";
    AMS_SAT_VNOC_TILE = "versal/data/xng/tiles/AMS_SAT_VNOC_TILE.v16.xng";
    BLI_BRAM_ROCF_BL_TILE = "versal/data/xng/tiles/BLI_BRAM_ROCF_BL_TILE.v17.xng";
    BLI_BRAM_ROCF_BR_TILE = "versal/data/xng/tiles/BLI_BRAM_ROCF_BR_TILE.v20.xng";
    BLI_BRAM_ROCF_TL_TILE = "versal/data/xng/tiles/BLI_BRAM_ROCF_TL_TILE.v9.xng";
    BLI_BRAM_ROCF_TR_TILE = "versal/data/xng/tiles/BLI_BRAM_ROCF_TR_TILE.v22.xng";
    BLI_CLE_BOT_CORE = "versal/data/xng/tiles/BLI_CLE_BOT_CORE.v33.xng";
    BLI_CLE_BOT_CORE_MY = "versal/data/xng/tiles/BLI_CLE_BOT_CORE_MY.v33.xng";
    BLI_CLE_TOP_CORE = "versal/data/xng/tiles/BLI_CLE_TOP_CORE.v30.xng";
    BLI_CLE_TOP_CORE_MY = "versal/data/xng/tiles/BLI_CLE_TOP_CORE_MY.v30.xng";
    BLI_DSP_LOCF_TL_TILE = "versal/data/xng/tiles/BLI_DSP_LOCF_TL_TILE.v1.xng";
    BLI_DSP_LOCF_TR_TILE = "versal/data/xng/tiles/BLI_DSP_LOCF_TR_TILE.v1.xng";
    BLI_DSP_ROCF_BL_TILE = "versal/data/xng/tiles/BLI_DSP_ROCF_BL_TILE.v29.xng";
    BLI_DSP_ROCF_BR_TILE = "versal/data/xng/tiles/BLI_DSP_ROCF_BR_TILE.v29.xng";
    BLI_DSP_ROCF_TL_TILE = "versal/data/xng/tiles/BLI_DSP_ROCF_TL_TILE.v26.xng";
    BLI_DSP_ROCF_TR_TILE = "versal/data/xng/tiles/BLI_DSP_ROCF_TR_TILE.v26.xng";
    BLI_LS_CORE = "versal/data/xng/tiles/BLI_LS_CORE.v21.xng";
    BLI_LS_CORE_MX = "versal/data/xng/tiles/BLI_LS_CORE_MX.v19.xng";
    BLI_LS_CORE_R180 = "versal/data/xng/tiles/BLI_LS_CORE_R180.v19.xng";
    BLI_LS_MUX_CORE = "versal/data/xng/tiles/BLI_LS_MUX_CORE.v3.xng";
    BLI_LS_MUX_CORE_MY = "versal/data/xng/tiles/BLI_LS_MUX_CORE_MY.v4.xng";
    BRAM_LOCF_TL_TILE = "versal/data/xng/tiles/BRAM_LOCF_TL_TILE.v1.xng";
    BRAM_LOCF_TR_TILE = "versal/data/xng/tiles/BRAM_LOCF_TR_TILE.v32.xng";
    BRAM_ROCF_BL_TILE = "versal/data/xng/tiles/BRAM_ROCF_BL_TILE.v34.xng";
    BRAM_ROCF_BR_TILE = "versal/data/xng/tiles/BRAM_ROCF_BR_TILE.v35.xng";
    BRAM_ROCF_TL_TILE = "versal/data/xng/tiles/BRAM_ROCF_TL_TILE.v35.xng";
    BRAM_ROCF_TR_TILE = "versal/data/xng/tiles/BRAM_ROCF_TR_TILE.v36.xng";
    CBRK_BOT_TILE = "versal/data/xng/tiles/CBRK_BOT_TILE.v23.xng";
    CBRK_LOCF_TOP_TILE = "versal/data/xng/tiles/CBRK_LOCF_TOP_TILE.v21.xng";
    CBRK_TOP_TILE = "versal/data/xng/tiles/CBRK_TOP_TILE.v23.xng";
    CFRM_CPIPE_TERM_MMI_CORE = "versal/data/xng/tiles/CFRM_CPIPE_TERM_MMI_CORE.v1.xng";
    CFRM_CPIPE_TERM_PSXC_CORE = "versal/data/xng/tiles/CFRM_CPIPE_TERM_PSXC_CORE.v1.xng";
    CFRM_CPM5_TILE = "versal/data/xng/tiles/CFRM_CPM5_TILE.v17.xng";
    CFRM_HFSR_TILE = "versal/data/xng/tiles/CFRM_HFSR_TILE.v19.xng";
    CFRM_PMC_TILE = "versal/data/xng/tiles/CFRM_PMC_TILE.v24.xng";
    CLE_BC_CORE = "versal/data/xng/tiles/CLE_BC_CORE.v24.xng";
    CLE_BC_CORE_MX = "versal/data/xng/tiles/CLE_BC_CORE_MX.v23.xng";
    CLE_E_CORE = "versal/data/xng/tiles/CLE_E_CORE.v44.xng";
    CLE_W_CORE = "versal/data/xng/tiles/CLE_W_CORE.v43.xng";
    CLK_GT_AAA_TILE = "versal/data/xng/tiles/CLK_GT_AAA_TILE.v17.xng";
    CLK_GT_AAA_TILE_MY = "versal/data/xng/tiles/CLK_GT_AAA_TILE_MY.v15.xng";
    CLK_GT_BBA_TILE = "versal/data/xng/tiles/CLK_GT_BBA_TILE.v18.xng";
    CLK_GT_CCA_TILE = "versal/data/xng/tiles/CLK_GT_CCA_TILE.v16.xng";
    CLK_REBUF_BUFGS_HSR_CORE = "versal/data/xng/tiles/CLK_REBUF_BUFGS_HSR_CORE.v35.xng";
    CLK_REBUF_HSR_ME_TNOC_CORE = "versal/data/xng/tiles/CLK_REBUF_HSR_ME_TNOC_CORE.v29.xng";
    CLK_REBUF_HSR_ME_TNOC_CORE_MX = "versal/data/xng/tiles/CLK_REBUF_HSR_ME_TNOC_CORE_MX.v27.xng";
    CLK_REBUF_VERT_GT_ACA_TILE = "versal/data/xng/tiles/CLK_REBUF_VERT_GT_ACA_TILE.v17.xng";
    CLK_REBUF_VERT_GT_AOA_TILE = "versal/data/xng/tiles/CLK_REBUF_VERT_GT_AOA_TILE.v11.xng";
    CLK_REBUF_VERT_GT_AOA_TILE_MY = "versal/data/xng/tiles/CLK_REBUF_VERT_GT_AOA_TILE_MY.v11.xng";
    CLK_REBUF_VERT_GT_BAA_TILE = "versal/data/xng/tiles/CLK_REBUF_VERT_GT_BAA_TILE.v20.xng";
    CLK_REBUF_VERT_GT_CBA_TILE = "versal/data/xng/tiles/CLK_REBUF_VERT_GT_CBA_TILE.v18.xng";
    CLK_REBUF_VERT_GT_COA_TILE = "versal/data/xng/tiles/CLK_REBUF_VERT_GT_COA_TILE.v21.xng";
    CLK_REBUF_VERT_VNOC_ACA_TILE = "versal/data/xng/tiles/CLK_REBUF_VERT_VNOC_ACA_TILE.v18.xng";
    CLK_REBUF_VERT_VNOC_BAA_TILE = "versal/data/xng/tiles/CLK_REBUF_VERT_VNOC_BAA_TILE.v19.xng";
    CLK_REBUF_VERT_VNOC_CBA_TILE = "versal/data/xng/tiles/CLK_REBUF_VERT_VNOC_CBA_TILE.v19.xng";
    CLK_REBUF_VERT_VNOC_TOP_COA_TILE = "versal/data/xng/tiles/CLK_REBUF_VERT_VNOC_TOP_COA_TILE.v19.xng";
    CLK_VERT_TO_HSR_GT_OCA_TILE = "versal/data/xng/tiles/CLK_VERT_TO_HSR_GT_OCA_TILE.v19.xng";
    CLK_VERT_TO_HSR_VNOC_OCA_TILE = "versal/data/xng/tiles/CLK_VERT_TO_HSR_VNOC_OCA_TILE.v21.xng";
    CLK_VNOC_CCA_TILE = "versal/data/xng/tiles/CLK_VNOC_CCA_TILE.v20.xng";
    CLK_VNOC_PSS_AAA_TILE = "versal/data/xng/tiles/CLK_VNOC_PSS_AAA_TILE.v10.xng";
    CLK_VNOC_PSS_BBA_TILE = "versal/data/xng/tiles/CLK_VNOC_PSS_BBA_TILE.v9.xng";
    CLK_VNOC_PSS_CCA_TILE = "versal/data/xng/tiles/CLK_VNOC_PSS_CCA_TILE.v23.xng";
    CMPHY_CMU_X32_CORE = "versal/data/xng/tiles/CMPHY_CMU_X32_CORE.v5.xng";
    CMPHY_CMU_X32_CORE_MY = "versal/data/xng/tiles/CMPHY_CMU_X32_CORE_MY.v5.xng";
    CMPHY_DFX_HB_X32_TILE = "versal/data/xng/tiles/CMPHY_DFX_HB_X32_TILE.v4.xng";
    CMPHY_DFX_HB_X32_TILE_MY = "versal/data/xng/tiles/CMPHY_DFX_HB_X32_TILE_MY.v4.xng";
    CMPHY_OCTAD_CORE = "versal/data/xng/tiles/CMPHY_OCTAD_CORE.v9.xng";
    CMPHY_OCTAD_CORE_MY = "versal/data/xng/tiles/CMPHY_OCTAD_CORE_MY.v9.xng";
    CMT_DPLL = "versal/data/xng/tiles/CMT_DPLL.v40.xng";
    CMT_DPLL_MY = "versal/data/xng/tiles/CMT_DPLL_MY.v36.xng";
    CMT_MMCM = "versal/data/xng/tiles/CMT_MMCM.v38.xng";
    CPIPE_BOT_TILE = "versal/data/xng/tiles/CPIPE_BOT_TILE.v34.xng";
    CPIPE_TERM_LEFT_TOP_TILE = "versal/data/xng/tiles/CPIPE_TERM_LEFT_TOP_TILE.v33.xng";
    CPIPE_TERM_RIGHT_BOT_TILE = "versal/data/xng/tiles/CPIPE_TERM_RIGHT_BOT_TILE.v36.xng";
    CPIPE_TERM_RIGHT_TOP_TILE = "versal/data/xng/tiles/CPIPE_TERM_RIGHT_TOP_TILE.v36.xng";
    CPIPE_TOP_TILE = "versal/data/xng/tiles/CPIPE_TOP_TILE.v36.xng";
    CPIPE_TOP_TILE_MY = "versal/data/xng/tiles/CPIPE_TOP_TILE_MY.v1.xng";
    DDRMC5E_DMC_CORE = "versal/data/xng/tiles/DDRMC5E_DMC_CORE.v1.xng";
    DDRMC5E_DMC_CORE_MY = "versal/data/xng/tiles/DDRMC5E_DMC_CORE_MY.v1.xng";
    DSP_LOCF_T_TILE = "versal/data/xng/tiles/DSP_LOCF_T_TILE.v1.xng";
    DSP_ROCF_B_TILE = "versal/data/xng/tiles/DSP_ROCF_B_TILE.v40.xng";
    DSP_ROCF_T_TILE = "versal/data/xng/tiles/DSP_ROCF_T_TILE.v41.xng";
    FSR_GTYP_QUAD_GT_TILE = "versal/data/xng/tiles/FSR_GTYP_QUAD_GT_TILE.v19.xng";
    FSR_GTYP_QUAD_GT_TILE_MY = "versal/data/xng/tiles/FSR_GTYP_QUAD_GT_TILE_MY.v19.xng";
    FSR_ISP_DUAL_GT_TILE = "versal/data/xng/tiles/FSR_ISP_DUAL_GT_TILE.v1.xng";
    FSR_ISP_GTYP_OCTAL_GT_TILE = "versal/data/xng/tiles/FSR_ISP_GTYP_OCTAL_GT_TILE.v1.xng";
    FSR_OCTAL_REMAP_TILE = "versal/data/xng/tiles/FSR_OCTAL_REMAP_TILE.v13.xng";
    FSR_QUAD_REMAP_TILE = "versal/data/xng/tiles/FSR_QUAD_REMAP_TILE.v35.xng";
    FSR_QUAD_REMAP_TILE_MY = "versal/data/xng/tiles/FSR_QUAD_REMAP_TILE_MY.v32.xng";
    FSR_VCU_GT_TILE = "versal/data/xng/tiles/FSR_VCU_GT_TILE.v1.xng";
    GTYP_QUAD_SINGLE = "versal/data/xng/tiles/GTYP_QUAD_SINGLE.v28.xng";
    GTYP_QUAD_SINGLE_MY = "versal/data/xng/tiles/GTYP_QUAD_SINGLE_MY.v28.xng";
    HDIO_BOT_TILE = "versal/data/xng/tiles/HDIO_BOT_TILE.v28.xng";
    HDIO_TILE = "versal/data/xng/tiles/HDIO_TILE.v37.xng";
    HSM_AMS_SAT_LC = "versal/data/xng/tiles/HSM_AMS_SAT_LC.v42.xng";
    HSM_AMS_SAT_ME = "versal/data/xng/tiles/HSM_AMS_SAT_ME.v37.xng";
    HSM_AMS_SAT_ME_MX = "versal/data/xng/tiles/HSM_AMS_SAT_ME_MX.v34.xng";
    INT = "versal/data/xng/tiles/INT.v41.xng";
    INTF_CFRM_TL_TILE = "versal/data/xng/tiles/INTF_CFRM_TL_TILE.v42.xng";
    INTF_GT_BR_TILE = "versal/data/xng/tiles/INTF_GT_BR_TILE.v44.xng";
    INTF_GT_TL_TILE = "versal/data/xng/tiles/INTF_GT_TL_TILE.v41.xng";
    INTF_GT_TR_TILE = "versal/data/xng/tiles/INTF_GT_TR_TILE.v45.xng";
    INTF_HB_LOCF_TL_TILE = "versal/data/xng/tiles/INTF_HB_LOCF_TL_TILE.v40.xng";
    INTF_HB_LOCF_TR_TILE = "versal/data/xng/tiles/INTF_HB_LOCF_TR_TILE.v40.xng";
    INTF_HB_ROCF_BL_TILE = "versal/data/xng/tiles/INTF_HB_ROCF_BL_TILE.v38.xng";
    INTF_HB_ROCF_BR_TILE = "versal/data/xng/tiles/INTF_HB_ROCF_BR_TILE.v38.xng";
    INTF_HB_ROCF_TL_TILE = "versal/data/xng/tiles/INTF_HB_ROCF_TL_TILE.v38.xng";
    INTF_HB_ROCF_TR_TILE = "versal/data/xng/tiles/INTF_HB_ROCF_TR_TILE.v38.xng";
    INTF_HDIO_ROCF_BL_TILE = "versal/data/xng/tiles/INTF_HDIO_ROCF_BL_TILE.v14.xng";
    INTF_HDIO_ROCF_BR_TILE = "versal/data/xng/tiles/INTF_HDIO_ROCF_BR_TILE.v14.xng";
    INTF_HDIO_ROCF_TL_TILE = "versal/data/xng/tiles/INTF_HDIO_ROCF_TL_TILE.v34.xng";
    INTF_HDIO_ROCF_TR_TILE = "versal/data/xng/tiles/INTF_HDIO_ROCF_TR_TILE.v34.xng";
    INTF_LOCF_TL_TILE = "versal/data/xng/tiles/INTF_LOCF_TL_TILE.v41.xng";
    INTF_LOCF_TR_TILE = "versal/data/xng/tiles/INTF_LOCF_TR_TILE.v41.xng";
    INTF_PSS_BL_TILE = "versal/data/xng/tiles/INTF_PSS_BL_TILE.v44.xng";
    INTF_PSS_TL_TILE = "versal/data/xng/tiles/INTF_PSS_TL_TILE.v44.xng";
    INTF_ROCF_BL_TILE = "versal/data/xng/tiles/INTF_ROCF_BL_TILE.v44.xng";
    INTF_ROCF_BR_TILE = "versal/data/xng/tiles/INTF_ROCF_BR_TILE.v44.xng";
    INTF_ROCF_TL_TILE = "versal/data/xng/tiles/INTF_ROCF_TL_TILE.v45.xng";
    INTF_ROCF_TR_TILE = "versal/data/xng/tiles/INTF_ROCF_TR_TILE.v45.xng";
    ISP2_CORE = "versal/data/xng/tiles/ISP2_CORE.v1.xng";
    MISC_GT_REBUF_TILE = "versal/data/xng/tiles/MISC_GT_REBUF_TILE.v33.xng";
    MISC_ISP_DECAP_CORE = "versal/data/xng/tiles/MISC_ISP_DECAP_CORE.v1.xng";
    MISR_TILE = "versal/data/xng/tiles/MISR_TILE.v40.xng";
    MMI_TILE = "versal/data/xng/tiles/MMI_TILE.v1.xng";
    MRMAC_BOT_TILE = "versal/data/xng/tiles/MRMAC_BOT_TILE.v35.xng";
    NOC2_NMU128_TOP = "versal/data/xng/tiles/NOC2_NMU128_TOP.v5.xng";
    NOC2_NMU128_TOP_MX = "versal/data/xng/tiles/NOC2_NMU128_TOP_MX.v1.xng";
    NOC2_NMU128_TOP_MY = "versal/data/xng/tiles/NOC2_NMU128_TOP_MY.v5.xng";
    NOC2_NMU512_BLI_TILE = "versal/data/xng/tiles/NOC2_NMU512_BLI_TILE.v5.xng";
    NOC2_NMU512_BLI_TILE_MY = "versal/data/xng/tiles/NOC2_NMU512_BLI_TILE_MY.v5.xng";
    NOC2_NMU512_VNOC_TILE = "versal/data/xng/tiles/NOC2_NMU512_VNOC_TILE.v5.xng";
    NOC2_NPS5555_TOP = "versal/data/xng/tiles/NOC2_NPS5555_TOP.v7.xng";
    NOC2_NPS5555_TOP_MY = "versal/data/xng/tiles/NOC2_NPS5555_TOP_MY.v5.xng";
    NOC2_NPS6X_TOP = "versal/data/xng/tiles/NOC2_NPS6X_TOP.v3.xng";
    NOC2_NPS6X_TOP_MX = "versal/data/xng/tiles/NOC2_NPS6X_TOP_MX.v1.xng";
    NOC2_NSU128_TOP = "versal/data/xng/tiles/NOC2_NSU128_TOP.v7.xng";
    NOC2_NSU128_TOP_MX = "versal/data/xng/tiles/NOC2_NSU128_TOP_MX.v1.xng";
    NOC2_NSU512_VNOC_TILE = "versal/data/xng/tiles/NOC2_NSU512_VNOC_TILE.v6.xng";
    NOC2_SCAN_TOP = "versal/data/xng/tiles/NOC2_SCAN_TOP.v5.xng";
    NOC2_SCAN_TOP_MX = "versal/data/xng/tiles/NOC2_SCAN_TOP_MX.v1.xng";
    NOC2_SCAN_TOP_MY = "versal/data/xng/tiles/NOC2_SCAN_TOP_MY.v5.xng";
    NOC2_XBR4X2_TOP = "versal/data/xng/tiles/NOC2_XBR4X2_TOP.v5.xng";
    NOC2_XBR4X2_TOP_MY = "versal/data/xng/tiles/NOC2_XBR4X2_TOP_MY.v5.xng";
    NPI2_NIR_TILE = "versal/data/xng/tiles/NPI2_NIR_TILE.v5.xng";
    NPI_VNPI_BOT_TILE = "versal/data/xng/tiles/NPI_VNPI_BOT_TILE.v38.xng";
    NPI_VNPI_TOP_TILE = "versal/data/xng/tiles/NPI_VNPI_TOP_TILE.v39.xng";
    NPI_VNPI_TOP_TILE_MY = "versal/data/xng/tiles/NPI_VNPI_TOP_TILE_MY.v38.xng";
    PCIEB5_TOP_TILE = "versal/data/xng/tiles/PCIEB5_TOP_TILE.v25.xng";
    PSXC_TILE = "versal/data/xng/tiles/PSXC_TILE.v1.xng";
    RBRK_BRAM_TILE = "versal/data/xng/tiles/RBRK_BRAM_TILE.v38.xng";
    RBRK_BRAM_TILE_MY = "versal/data/xng/tiles/RBRK_BRAM_TILE_MY.v38.xng";
    RBRK_CBRK_CORE = "versal/data/xng/tiles/RBRK_CBRK_CORE.v38.xng";
    RBRK_CFRM_CORE = "versal/data/xng/tiles/RBRK_CFRM_CORE.v39.xng";
    RBRK_CLE_CORE = "versal/data/xng/tiles/RBRK_CLE_CORE.v35.xng";
    RBRK_CPIPE_CORE = "versal/data/xng/tiles/RBRK_CPIPE_CORE.v38.xng";
    RBRK_DSP_CORE = "versal/data/xng/tiles/RBRK_DSP_CORE.v21.xng";
    RBRK_GTCLK_AAA_CORE = "versal/data/xng/tiles/RBRK_GTCLK_AAA_CORE.v19.xng";
    RBRK_GTCLK_BBA_CORE = "versal/data/xng/tiles/RBRK_GTCLK_BBA_CORE.v14.xng";
    RBRK_GTCLK_CCA_CORE = "versal/data/xng/tiles/RBRK_GTCLK_CCA_CORE.v14.xng";
    RBRK_GTYP_CORE = "versal/data/xng/tiles/RBRK_GTYP_CORE.v19.xng";
    RBRK_GTYP_MMI_CORE = "versal/data/xng/tiles/RBRK_GTYP_MMI_CORE.v1.xng";
    RBRK_GT_DECAP_TILE = "versal/data/xng/tiles/RBRK_GT_DECAP_TILE.v39.xng";
    RBRK_HB2_HFSR_CORE = "versal/data/xng/tiles/RBRK_HB2_HFSR_CORE.v20.xng";
    RBRK_HDIO_CORE = "versal/data/xng/tiles/RBRK_HDIO_CORE.v11.xng";
    RBRK_INTF_CFRM_CORE = "versal/data/xng/tiles/RBRK_INTF_CFRM_CORE.v21.xng";
    RBRK_INTF_CORE = "versal/data/xng/tiles/RBRK_INTF_CORE.v21.xng";
    RBRK_INTF_CORE_MY = "versal/data/xng/tiles/RBRK_INTF_CORE_MY.v21.xng";
    RBRK_INTF_GT_CORE = "versal/data/xng/tiles/RBRK_INTF_GT_CORE.v21.xng";
    RBRK_INTF_HB_CORE = "versal/data/xng/tiles/RBRK_INTF_HB_CORE.v37.xng";
    RBRK_INTF_HB_CORE_MY = "versal/data/xng/tiles/RBRK_INTF_HB_CORE_MY.v37.xng";
    RBRK_INT_TILE = "versal/data/xng/tiles/RBRK_INT_TILE.v39.xng";
    RBRK_ISP_VCU_CORE = "versal/data/xng/tiles/RBRK_ISP_VCU_CORE.v1.xng";
    RBRK_VCU_ISP_CORE = "versal/data/xng/tiles/RBRK_VCU_ISP_CORE.v1.xng";
    RBRK_VNOC_AAA_CORE = "versal/data/xng/tiles/RBRK_VNOC_AAA_CORE.v16.xng";
    RBRK_VNOC_BBA_CORE = "versal/data/xng/tiles/RBRK_VNOC_BBA_CORE.v17.xng";
    RBRK_VNOC_CCA_CORE = "versal/data/xng/tiles/RBRK_VNOC_CCA_CORE.v14.xng";
    RBRK_VNOC_DECAP_CORE = "versal/data/xng/tiles/RBRK_VNOC_DECAP_CORE.v41.xng";
    RCLK_BRAM_CLKBUF_CORE = "versal/data/xng/tiles/RCLK_BRAM_CLKBUF_CORE.v47.xng";
    RCLK_BRAM_CORE = "versal/data/xng/tiles/RCLK_BRAM_CORE.v48.xng";
    RCLK_BRAM_CORE_MY = "versal/data/xng/tiles/RCLK_BRAM_CORE_MY.v47.xng";
    RCLK_CBRK_HB_L_CORE = "versal/data/xng/tiles/RCLK_CBRK_HB_L_CORE.v21.xng";
    RCLK_CBRK_HB_R_CORE = "versal/data/xng/tiles/RCLK_CBRK_HB_R_CORE.v21.xng";
    RCLK_CBRK_L_CORE = "versal/data/xng/tiles/RCLK_CBRK_L_CORE.v21.xng";
    RCLK_CBRK_R_CORE = "versal/data/xng/tiles/RCLK_CBRK_R_CORE.v21.xng";
    RCLK_CLE_CORE = "versal/data/xng/tiles/RCLK_CLE_CORE.v46.xng";
    RCLK_CPIPE_CORE = "versal/data/xng/tiles/RCLK_CPIPE_CORE.v21.xng";
    RCLK_CPIPE_CORE_MY = "versal/data/xng/tiles/RCLK_CPIPE_CORE_MY.v1.xng";
    RCLK_DSP_CORE = "versal/data/xng/tiles/RCLK_DSP_CORE.v45.xng";
    RCLK_HB_CORE = "versal/data/xng/tiles/RCLK_HB_CORE.v42.xng";
    RCLK_HDIO_CORE = "versal/data/xng/tiles/RCLK_HDIO_CORE.v37.xng";
    RCLK_INTF_L_CORE = "versal/data/xng/tiles/RCLK_INTF_L_CORE.v48.xng";
    RCLK_INTF_OPT_CORE = "versal/data/xng/tiles/RCLK_INTF_OPT_CORE.v48.xng";
    RCLK_INTF_R_CORE = "versal/data/xng/tiles/RCLK_INTF_R_CORE.v48.xng";
    RCLK_INTF_TERM_LEFT_CORE = "versal/data/xng/tiles/RCLK_INTF_TERM_LEFT_CORE.v43.xng";
    RCLK_INTF_TERM_RIGHT_CORE = "versal/data/xng/tiles/RCLK_INTF_TERM_RIGHT_CORE.v46.xng";
    RCLK_INT_L_FT = "versal/data/xng/tiles/RCLK_INT_L_FT.v40.xng";
    RCLK_INT_R_FT = "versal/data/xng/tiles/RCLK_INT_R_FT.v45.xng";
    RCLK_URAM_CORE = "versal/data/xng/tiles/RCLK_URAM_CORE.v48.xng";
    RCLK_URAM_CORE_MY = "versal/data/xng/tiles/RCLK_URAM_CORE_MY.v48.xng";
    REBUF_BRAM_BLI_B_CORE = "versal/data/xng/tiles/REBUF_BRAM_BLI_B_CORE.v32.xng";
    REBUF_BRAM_BLI_B_CORE_MY = "versal/data/xng/tiles/REBUF_BRAM_BLI_B_CORE_MY.v28.xng";
    REBUF_BRAM_BLI_T_CORE = "versal/data/xng/tiles/REBUF_BRAM_BLI_T_CORE.v31.xng";
    REBUF_BRAM_BLI_T_CORE_MY = "versal/data/xng/tiles/REBUF_BRAM_BLI_T_CORE_MY.v14.xng";
    REBUF_BRAM_B_CORE = "versal/data/xng/tiles/REBUF_BRAM_B_CORE.v14.xng";
    REBUF_BRAM_B_CORE_MY = "versal/data/xng/tiles/REBUF_BRAM_B_CORE_MY.v14.xng";
    REBUF_BRAM_T_CORE = "versal/data/xng/tiles/REBUF_BRAM_T_CORE.v14.xng";
    REBUF_BRAM_T_CORE_MY = "versal/data/xng/tiles/REBUF_BRAM_T_CORE_MY.v14.xng";
    REBUF_CLE_BLI_B_CORE = "versal/data/xng/tiles/REBUF_CLE_BLI_B_CORE.v14.xng";
    REBUF_CLE_BLI_T_CORE = "versal/data/xng/tiles/REBUF_CLE_BLI_T_CORE.v14.xng";
    REBUF_CLE_B_CORE = "versal/data/xng/tiles/REBUF_CLE_B_CORE.v14.xng";
    REBUF_CLE_T_CORE = "versal/data/xng/tiles/REBUF_CLE_T_CORE.v14.xng";
    REBUF_DSP_BLI_B_CORE = "versal/data/xng/tiles/REBUF_DSP_BLI_B_CORE.v14.xng";
    REBUF_DSP_BLI_T_CORE = "versal/data/xng/tiles/REBUF_DSP_BLI_T_CORE.v14.xng";
    REBUF_DSP_B_CORE = "versal/data/xng/tiles/REBUF_DSP_B_CORE.v14.xng";
    REBUF_DSP_T_CORE = "versal/data/xng/tiles/REBUF_DSP_T_CORE.v14.xng";
    REBUF_INTF_B_CORE = "versal/data/xng/tiles/REBUF_INTF_B_CORE.v14.xng";
    REBUF_INTF_B_CORE_MY = "versal/data/xng/tiles/REBUF_INTF_B_CORE_MY.v14.xng";
    REBUF_INTF_CFRM_OPTDLY_T_CORE = "versal/data/xng/tiles/REBUF_INTF_CFRM_OPTDLY_T_CORE.v38.xng";
    REBUF_INTF_GT_OPTDLY_B_CORE = "versal/data/xng/tiles/REBUF_INTF_GT_OPTDLY_B_CORE.v39.xng";
    REBUF_INTF_GT_OPTDLY_T_CORE = "versal/data/xng/tiles/REBUF_INTF_GT_OPTDLY_T_CORE.v40.xng";
    REBUF_INTF_GT_OPTDLY_T_CORE_MY = "versal/data/xng/tiles/REBUF_INTF_GT_OPTDLY_T_CORE_MY.v37.xng";
    REBUF_INTF_HB_B_CORE = "versal/data/xng/tiles/REBUF_INTF_HB_B_CORE.v36.xng";
    REBUF_INTF_HB_B_CORE_MY = "versal/data/xng/tiles/REBUF_INTF_HB_B_CORE_MY.v36.xng";
    REBUF_INTF_HB_T_CORE = "versal/data/xng/tiles/REBUF_INTF_HB_T_CORE.v36.xng";
    REBUF_INTF_HB_T_CORE_MY = "versal/data/xng/tiles/REBUF_INTF_HB_T_CORE_MY.v36.xng";
    REBUF_INTF_IBRK_OPTDLY_HDIO_B_CORE = "versal/data/xng/tiles/REBUF_INTF_IBRK_OPTDLY_HDIO_B_CORE.v26.xng";
    REBUF_INTF_IBRK_OPTDLY_HDIO_B_CORE_MY = "versal/data/xng/tiles/REBUF_INTF_IBRK_OPTDLY_HDIO_B_CORE_MY.v26.xng";
    REBUF_INTF_IBRK_OPTDLY_HDIO_T_CORE = "versal/data/xng/tiles/REBUF_INTF_IBRK_OPTDLY_HDIO_T_CORE.v14.xng";
    REBUF_INTF_IBRK_OPTDLY_HDIO_T_CORE_MY = "versal/data/xng/tiles/REBUF_INTF_IBRK_OPTDLY_HDIO_T_CORE_MY.v14.xng";
    REBUF_INTF_PSS_OPTDLY_B_CORE = "versal/data/xng/tiles/REBUF_INTF_PSS_OPTDLY_B_CORE.v14.xng";
    REBUF_INTF_PSS_OPTDLY_T_CORE = "versal/data/xng/tiles/REBUF_INTF_PSS_OPTDLY_T_CORE.v14.xng";
    REBUF_INTF_T_CORE = "versal/data/xng/tiles/REBUF_INTF_T_CORE.v14.xng";
    REBUF_INTF_T_CORE_MY = "versal/data/xng/tiles/REBUF_INTF_T_CORE_MY.v14.xng";
    REBUF_INT_B_CORE = "versal/data/xng/tiles/REBUF_INT_B_CORE.v14.xng";
    REBUF_INT_T_CORE = "versal/data/xng/tiles/REBUF_INT_T_CORE.v14.xng";
    REBUF_URAM_T_CORE = "versal/data/xng/tiles/REBUF_URAM_T_CORE.v21.xng";
    REBUF_URAM_T_CORE_MY = "versal/data/xng/tiles/REBUF_URAM_T_CORE_MY.v21.xng";
    TERM_B_BLI_BRAM_L_TILE = "versal/data/xng/tiles/TERM_B_BLI_BRAM_L_TILE.v24.xng";
    TERM_B_BLI_BRAM_TILE = "versal/data/xng/tiles/TERM_B_BLI_BRAM_TILE.v30.xng";
    TERM_B_BLI_CLE_TILE = "versal/data/xng/tiles/TERM_B_BLI_CLE_TILE.v35.xng";
    TERM_B_BLI_DSP_TILE = "versal/data/xng/tiles/TERM_B_BLI_DSP_TILE.v37.xng";
    TERM_B_CBRK_CORE = "versal/data/xng/tiles/TERM_B_CBRK_CORE.v21.xng";
    TERM_B_CFRM_CORE = "versal/data/xng/tiles/TERM_B_CFRM_CORE.v21.xng";
    TERM_B_CPIPE_CORE = "versal/data/xng/tiles/TERM_B_CPIPE_CORE.v21.xng";
    TERM_B_GTCLK_CORE = "versal/data/xng/tiles/TERM_B_GTCLK_CORE.v21.xng";
    TERM_B_HDIO_CORE = "versal/data/xng/tiles/TERM_B_HDIO_CORE.v13.xng";
    TERM_B_INTF_CFRM_CORE = "versal/data/xng/tiles/TERM_B_INTF_CFRM_CORE.v40.xng";
    TERM_B_INTF_CORE = "versal/data/xng/tiles/TERM_B_INTF_CORE.v40.xng";
    TERM_B_INTF_CORE_MY = "versal/data/xng/tiles/TERM_B_INTF_CORE_MY.v40.xng";
    TERM_B_INTF_GT_CORE = "versal/data/xng/tiles/TERM_B_INTF_GT_CORE.v40.xng";
    TERM_B_INTF_HDIO_CORE = "versal/data/xng/tiles/TERM_B_INTF_HDIO_CORE.v13.xng";
    TERM_B_INTF_HDIO_CORE_MY = "versal/data/xng/tiles/TERM_B_INTF_HDIO_CORE_MY.v14.xng";
    TERM_B_INT_TILE = "versal/data/xng/tiles/TERM_B_INT_TILE.v39.xng";
    TERM_B_ISP_CORE = "versal/data/xng/tiles/TERM_B_ISP_CORE.v1.xng";
    TERM_B_VNOC2_FIRST_CORE = "versal/data/xng/tiles/TERM_B_VNOC2_FIRST_CORE.v5.xng";
    TERM_P_BRAM_CORE = "versal/data/xng/tiles/TERM_P_BRAM_CORE.v5.xng";
    TERM_P_BRAM_CORE_MY = "versal/data/xng/tiles/TERM_P_BRAM_CORE_MY.v1.xng";
    TERM_P_CBRK_CORE = "versal/data/xng/tiles/TERM_P_CBRK_CORE.v35.xng";
    TERM_P_CLE_CORE = "versal/data/xng/tiles/TERM_P_CLE_CORE.v34.xng";
    TERM_P_CPIPE_CORE = "versal/data/xng/tiles/TERM_P_CPIPE_CORE.v35.xng";
    TERM_P_DSP_CORE = "versal/data/xng/tiles/TERM_P_DSP_CORE.v1.xng";
    TERM_P_GTCLK_MMI_CORE = "versal/data/xng/tiles/TERM_P_GTCLK_MMI_CORE.v1.xng";
    TERM_P_GTYP_CORE = "versal/data/xng/tiles/TERM_P_GTYP_CORE.v18.xng";
    TERM_P_HB2_CORE = "versal/data/xng/tiles/TERM_P_HB2_CORE.v18.xng";
    TERM_P_INTF_CORE = "versal/data/xng/tiles/TERM_P_INTF_CORE.v35.xng";
    TERM_P_INTF_CORE_MY = "versal/data/xng/tiles/TERM_P_INTF_CORE_MY.v35.xng";
    TERM_P_INTF_GT_CORE = "versal/data/xng/tiles/TERM_P_INTF_GT_CORE.v35.xng";
    TERM_P_INTF_HB_CORE = "versal/data/xng/tiles/TERM_P_INTF_HB_CORE.v35.xng";
    TERM_P_INTF_HB_CORE_MY = "versal/data/xng/tiles/TERM_P_INTF_HB_CORE_MY.v35.xng";
    TERM_P_INT_TILE = "versal/data/xng/tiles/TERM_P_INT_TILE.v35.xng";
    TERM_P_URAM_CORE = "versal/data/xng/tiles/TERM_P_URAM_CORE.v35.xng";
    TERM_P_URAM_CORE_MY = "versal/data/xng/tiles/TERM_P_URAM_CORE_MY.v35.xng";
    TERM_T_BLI_BRAM_L_TILE = "versal/data/xng/tiles/TERM_T_BLI_BRAM_L_TILE.v10.xng";
    TERM_T_BLI_BRAM_TILE = "versal/data/xng/tiles/TERM_T_BLI_BRAM_TILE.v27.xng";
    TERM_T_BLI_CLE_TILE = "versal/data/xng/tiles/TERM_T_BLI_CLE_TILE.v34.xng";
    TERM_T_BLI_DSP_TILE = "versal/data/xng/tiles/TERM_T_BLI_DSP_TILE.v32.xng";
    TERM_T_BRAM_CORE = "versal/data/xng/tiles/TERM_T_BRAM_CORE.v40.xng";
    TERM_T_BRAM_CORE_MY = "versal/data/xng/tiles/TERM_T_BRAM_CORE_MY.v38.xng";
    TERM_T_CBRK_CORE = "versal/data/xng/tiles/TERM_T_CBRK_CORE.v40.xng";
    TERM_T_CBRK_CORE_MY = "versal/data/xng/tiles/TERM_T_CBRK_CORE_MY.v37.xng";
    TERM_T_CBRK_LOVN_CORE = "versal/data/xng/tiles/TERM_T_CBRK_LOVN_CORE.v39.xng";
    TERM_T_CFRM_CORE = "versal/data/xng/tiles/TERM_T_CFRM_CORE.v40.xng";
    TERM_T_CPIPE_L_CORE = "versal/data/xng/tiles/TERM_T_CPIPE_L_CORE.v5.xng";
    TERM_T_CPIPE_R_CORE = "versal/data/xng/tiles/TERM_T_CPIPE_R_CORE.v40.xng";
    TERM_T_GTCLK_L_CORE2 = "versal/data/xng/tiles/TERM_T_GTCLK_L_CORE2.v23.xng";
    TERM_T_GTCLK_R_CORE2 = "versal/data/xng/tiles/TERM_T_GTCLK_R_CORE2.v20.xng";
    TERM_T_GTYP_L_CORE = "versal/data/xng/tiles/TERM_T_GTYP_L_CORE.v24.xng";
    TERM_T_GTYP_R_CORE = "versal/data/xng/tiles/TERM_T_GTYP_R_CORE.v18.xng";
    TERM_T_HB_L_CORE = "versal/data/xng/tiles/TERM_T_HB_L_CORE.v32.xng";
    TERM_T_HB_R_CORE = "versal/data/xng/tiles/TERM_T_HB_R_CORE.v26.xng";
    TERM_T_INTF_CFRM_CORE = "versal/data/xng/tiles/TERM_T_INTF_CFRM_CORE.v42.xng";
    TERM_T_INTF_CORE = "versal/data/xng/tiles/TERM_T_INTF_CORE.v42.xng";
    TERM_T_INTF_CORE_MY = "versal/data/xng/tiles/TERM_T_INTF_CORE_MY.v42.xng";
    TERM_T_INTF_GT_CORE = "versal/data/xng/tiles/TERM_T_INTF_GT_CORE.v42.xng";
    TERM_T_INTF_GT_CORE_MY = "versal/data/xng/tiles/TERM_T_INTF_GT_CORE_MY.v39.xng";
    TERM_T_INTF_HB_CORE = "versal/data/xng/tiles/TERM_T_INTF_HB_CORE.v31.xng";
    TERM_T_INTF_HB_CORE_MY = "versal/data/xng/tiles/TERM_T_INTF_HB_CORE_MY.v31.xng";
    TERM_T_INT_TILE = "versal/data/xng/tiles/TERM_T_INT_TILE.v43.xng";
    TERM_T_URAM_CORE = "versal/data/xng/tiles/TERM_T_URAM_CORE.v42.xng";
    TERM_T_URAM_CORE_MY = "versal/data/xng/tiles/TERM_T_URAM_CORE_MY.v42.xng";
    TERM_T_VNOC2_FIRST_CORE = "versal/data/xng/tiles/TERM_T_VNOC2_FIRST_CORE.v5.xng";
    URAM_DELAY_LOCF_TL_TILE = "versal/data/xng/tiles/URAM_DELAY_LOCF_TL_TILE.v44.xng";
    URAM_LOCF_TL_TILE = "versal/data/xng/tiles/URAM_LOCF_TL_TILE.v43.xng";
    VCU2_TILE = "versal/data/xng/tiles/VCU2_TILE.v1.xng";
    X5PHIOBANK_CLKTREE_X32_CORE = "versal/data/xng/tiles/X5PHIOBANK_CLKTREE_X32_CORE.v8.xng";
    X5PHIOBANK_CLKTREE_X32_CORE_MY = "versal/data/xng/tiles/X5PHIOBANK_CLKTREE_X32_CORE_MY.v8.xng";
    X5PHIOBANK_CMU_X32_CORE = "versal/data/xng/tiles/X5PHIOBANK_CMU_X32_CORE.v7.xng";
    X5PHIOBANK_CMU_X32_CORE_MY = "versal/data/xng/tiles/X5PHIOBANK_CMU_X32_CORE_MY.v7.xng";
    X5PHIOBANK_XCVR_HB_X32 = "versal/data/xng/tiles/X5PHIOBANK_XCVR_HB_X32.v12.xng";
    X5PHIOBANK_XCVR_HB_X32_MY = "versal/data/xng/tiles/X5PHIOBANK_XCVR_HB_X32_MY.v12.xng";
    X5PLLTOP_VPLL_WRP = "versal/data/xng/tiles/X5PLLTOP_VPLL_WRP.v5.xng";
    X5PLLTOP_VPLL_WRP_MY = "versal/data/xng/tiles/X5PLLTOP_VPLL_WRP_MY.v5.xng";
  };
  bels : 
  {
    X5PHIO_X5PHIO_CMU_X32 = "versal/data/xng/bels/X5PHIO_X5PHIO_CMU_X32.v6.xng";
    X5PLL_X5PLL_S2P = "versal/data/xng/bels/X5PLL_X5PLL_S2P.v2.xng";
    X5PLL_X5PLL = "versal/data/xng/bels/X5PLL_X5PLL.v4.xng";
    X5PHIO_IO_M = "versal/data/xng/bels/X5PHIO_IO_M.v9.xng";
    X5PHIO_IO_PAIR = "versal/data/xng/bels/X5PHIO_IO_PAIR.v10.xng";
    X5PHIO_IO_S = "versal/data/xng/bels/X5PHIO_IO_S.v9.xng";
    X5PHIO_PAD_M = "versal/data/xng/bels/X5PHIO_PAD_M.v1.xng";
    X5PHIO_PAD_S = "versal/data/xng/bels/X5PHIO_PAD_S.v1.xng";
    X5PHIO_PULL_M = "versal/data/xng/bels/X5PHIO_PULL_M.v1.xng";
    X5PHIO_PULL_S = "versal/data/xng/bels/X5PHIO_PULL_S.v1.xng";
    X5PHIO_XCVR_PAIR = "versal/data/xng/bels/X5PHIO_XCVR_PAIR.v12.xng";
    X5PHIO_X5PHIO_DCCIBUF = "versal/data/xng/bels/X5PHIO_X5PHIO_DCCIBUF.v1.xng";
    X5PHIO_X5PHIO_HARD_INV = "versal/data/xng/bels/X5PHIO_X5PHIO_HARD_INV.v1.xng";
    CMPHY_CMPHY_OCTAD = "versal/data/xng/bels/CMPHY_CMPHY_OCTAD.v10.xng";
    X5PLL_X5PLL_INTF = "versal/data/xng/bels/X5PLL_X5PLL_INTF.v7.xng";
    X5PHIO_X5PHIO_CMUIF = "versal/data/xng/bels/X5PHIO_X5PHIO_CMUIF.v8.xng";
    CMPHY_CMPHY_DFX_HB = "versal/data/xng/bels/CMPHY_CMPHY_DFX_HB.v4.xng";
    DDRMC5_DDRMC5 = "versal/data/xng/bels/DDRMC5_DDRMC5.v6.xng";
    SYSMON_SAT_SYSMON_SAT = "versal/data/xng/bels/SYSMON_SAT_SYSMON_SAT.v2.xng";
    NOC2_NOC2_NMU128 = "versal/data/xng/bels/NOC2_NOC2_NMU128.v2.xng";
    NOC2_NOC2_NSU128 = "versal/data/xng/bels/NOC2_NOC2_NSU128.v1.xng";
    NOC2_NOC2_NPS5555 = "versal/data/xng/bels/NOC2_NOC2_NPS5555.v1.xng";
    NOC2_NOC2_SCAN = "versal/data/xng/bels/NOC2_NOC2_SCAN.v1.xng";
    NPI_NPI_NIR = "versal/data/xng/bels/NPI_NPI_NIR.v3.xng";
    BUFCE_BUFG_HSR_TEST = "versal/data/xng/bels/BUFCE_BUFG_HSR_TEST.v1.xng";
    GCLK_GCLK_TEST = "versal/data/xng/bels/GCLK_GCLK_TEST.v1.xng";
    BUFCE_BUFCE = "versal/data/xng/bels/BUFCE_BUFCE.v2.xng";
    BUFGCTRL_BUFGCTRL = "versal/data/xng/bels/BUFGCTRL_BUFGCTRL.v2.xng";
    BUFGCE_DIV_BUFGCE_DIV = "versal/data/xng/bels/BUFGCE_DIV_BUFGCE_DIV.v2.xng";
    MMCM_MMCM = "versal/data/xng/bels/MMCM_MMCM.v4.xng";
    DPLL_DPLL = "versal/data/xng/bels/DPLL_DPLL.v11.xng";
    NOC2_NOC2_XBR4X2 = "versal/data/xng/bels/NOC2_NOC2_XBR4X2.v2.xng";
    NOC2_NOC2_NMU512 = "versal/data/xng/bels/NOC2_NOC2_NMU512.v2.xng";
    PSXC_PAD_DONE = "versal/data/xng/bels/PSXC_PAD_DONE.v1.xng";
    PSXC_PAD_ERROROUT = "versal/data/xng/bels/PSXC_PAD_ERROROUT.v1.xng";
    PSXC_PAD_I3CI2CSCL = "versal/data/xng/bels/PSXC_PAD_I3CI2CSCL.v1.xng";
    PSXC_PAD_I3CI2CSDA = "versal/data/xng/bels/PSXC_PAD_I3CI2CSDA.v1.xng";
    PSXC_PAD_JTAGTCK = "versal/data/xng/bels/PSXC_PAD_JTAGTCK.v1.xng";
    PSXC_PAD_JTAGTDI = "versal/data/xng/bels/PSXC_PAD_JTAGTDI.v1.xng";
    PSXC_PAD_JTAGTDO = "versal/data/xng/bels/PSXC_PAD_JTAGTDO.v1.xng";
    PSXC_PAD_JTAGTMS = "versal/data/xng/bels/PSXC_PAD_JTAGTMS.v1.xng";
    PSXC_PAD_LPDMIO_0 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_0.v1.xng";
    PSXC_PAD_LPDMIO_1 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_1.v1.xng";
    PSXC_PAD_LPDMIO_10 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_10.v1.xng";
    PSXC_PAD_LPDMIO_11 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_11.v1.xng";
    PSXC_PAD_LPDMIO_12 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_12.v1.xng";
    PSXC_PAD_LPDMIO_13 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_13.v1.xng";
    PSXC_PAD_LPDMIO_14 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_14.v1.xng";
    PSXC_PAD_LPDMIO_15 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_15.v1.xng";
    PSXC_PAD_LPDMIO_16 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_16.v1.xng";
    PSXC_PAD_LPDMIO_17 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_17.v1.xng";
    PSXC_PAD_LPDMIO_18 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_18.v1.xng";
    PSXC_PAD_LPDMIO_19 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_19.v1.xng";
    PSXC_PAD_LPDMIO_2 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_2.v1.xng";
    PSXC_PAD_LPDMIO_20 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_20.v1.xng";
    PSXC_PAD_LPDMIO_21 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_21.v1.xng";
    PSXC_PAD_LPDMIO_22 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_22.v1.xng";
    PSXC_PAD_LPDMIO_23 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_23.v1.xng";
    PSXC_PAD_LPDMIO_24 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_24.v1.xng";
    PSXC_PAD_LPDMIO_25 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_25.v1.xng";
    PSXC_PAD_LPDMIO_3 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_3.v1.xng";
    PSXC_PAD_LPDMIO_4 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_4.v1.xng";
    PSXC_PAD_LPDMIO_5 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_5.v1.xng";
    PSXC_PAD_LPDMIO_6 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_6.v1.xng";
    PSXC_PAD_LPDMIO_7 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_7.v1.xng";
    PSXC_PAD_LPDMIO_8 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_8.v1.xng";
    PSXC_PAD_LPDMIO_9 = "versal/data/xng/bels/PSXC_PAD_LPDMIO_9.v1.xng";
    PSXC_PAD_MODE_0 = "versal/data/xng/bels/PSXC_PAD_MODE_0.v1.xng";
    PSXC_PAD_MODE_1 = "versal/data/xng/bels/PSXC_PAD_MODE_1.v1.xng";
    PSXC_PAD_MODE_2 = "versal/data/xng/bels/PSXC_PAD_MODE_2.v1.xng";
    PSXC_PAD_MODE_3 = "versal/data/xng/bels/PSXC_PAD_MODE_3.v1.xng";
    PSXC_PAD_PMCMIO_0 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_0.v1.xng";
    PSXC_PAD_PMCMIO_1 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_1.v1.xng";
    PSXC_PAD_PMCMIO_10 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_10.v1.xng";
    PSXC_PAD_PMCMIO_11 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_11.v1.xng";
    PSXC_PAD_PMCMIO_12 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_12.v1.xng";
    PSXC_PAD_PMCMIO_13 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_13.v1.xng";
    PSXC_PAD_PMCMIO_14 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_14.v1.xng";
    PSXC_PAD_PMCMIO_15 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_15.v1.xng";
    PSXC_PAD_PMCMIO_16 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_16.v1.xng";
    PSXC_PAD_PMCMIO_17 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_17.v1.xng";
    PSXC_PAD_PMCMIO_18 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_18.v1.xng";
    PSXC_PAD_PMCMIO_19 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_19.v1.xng";
    PSXC_PAD_PMCMIO_2 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_2.v1.xng";
    PSXC_PAD_PMCMIO_20 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_20.v1.xng";
    PSXC_PAD_PMCMIO_21 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_21.v1.xng";
    PSXC_PAD_PMCMIO_22 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_22.v1.xng";
    PSXC_PAD_PMCMIO_23 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_23.v1.xng";
    PSXC_PAD_PMCMIO_24 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_24.v1.xng";
    PSXC_PAD_PMCMIO_25 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_25.v1.xng";
    PSXC_PAD_PMCMIO_26 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_26.v1.xng";
    PSXC_PAD_PMCMIO_27 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_27.v1.xng";
    PSXC_PAD_PMCMIO_28 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_28.v1.xng";
    PSXC_PAD_PMCMIO_29 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_29.v1.xng";
    PSXC_PAD_PMCMIO_3 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_3.v1.xng";
    PSXC_PAD_PMCMIO_30 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_30.v1.xng";
    PSXC_PAD_PMCMIO_31 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_31.v1.xng";
    PSXC_PAD_PMCMIO_32 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_32.v1.xng";
    PSXC_PAD_PMCMIO_33 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_33.v1.xng";
    PSXC_PAD_PMCMIO_34 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_34.v1.xng";
    PSXC_PAD_PMCMIO_35 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_35.v1.xng";
    PSXC_PAD_PMCMIO_36 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_36.v1.xng";
    PSXC_PAD_PMCMIO_37 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_37.v1.xng";
    PSXC_PAD_PMCMIO_38 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_38.v1.xng";
    PSXC_PAD_PMCMIO_39 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_39.v1.xng";
    PSXC_PAD_PMCMIO_4 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_4.v1.xng";
    PSXC_PAD_PMCMIO_40 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_40.v1.xng";
    PSXC_PAD_PMCMIO_41 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_41.v1.xng";
    PSXC_PAD_PMCMIO_42 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_42.v1.xng";
    PSXC_PAD_PMCMIO_43 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_43.v1.xng";
    PSXC_PAD_PMCMIO_44 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_44.v1.xng";
    PSXC_PAD_PMCMIO_45 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_45.v1.xng";
    PSXC_PAD_PMCMIO_46 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_46.v1.xng";
    PSXC_PAD_PMCMIO_47 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_47.v1.xng";
    PSXC_PAD_PMCMIO_48 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_48.v1.xng";
    PSXC_PAD_PMCMIO_49 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_49.v1.xng";
    PSXC_PAD_PMCMIO_5 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_5.v1.xng";
    PSXC_PAD_PMCMIO_50 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_50.v1.xng";
    PSXC_PAD_PMCMIO_51 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_51.v1.xng";
    PSXC_PAD_PMCMIO_6 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_6.v1.xng";
    PSXC_PAD_PMCMIO_7 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_7.v1.xng";
    PSXC_PAD_PMCMIO_8 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_8.v1.xng";
    PSXC_PAD_PMCMIO_9 = "versal/data/xng/bels/PSXC_PAD_PMCMIO_9.v1.xng";
    PSXC_PSXC = "versal/data/xng/bels/PSXC_PSXC.v1.xng";
    PSXC_PAD_PUDCB = "versal/data/xng/bels/PSXC_PAD_PUDCB.v1.xng";
    PSXC_PAD_REFCLK = "versal/data/xng/bels/PSXC_PAD_REFCLK.v1.xng";
    PSXC_PAD_RTCPADI = "versal/data/xng/bels/PSXC_PAD_RTCPADI.v1.xng";
    PSXC_PAD_RTCPADO = "versal/data/xng/bels/PSXC_PAD_RTCPADO.v1.xng";
    GTYP_CHANNEL_IPADN = "versal/data/xng/bels/GTYP_CHANNEL_IPADN.v1.xng";
    GTYP_CHANNEL_IPADP = "versal/data/xng/bels/GTYP_CHANNEL_IPADP.v1.xng";
    GTYP_CHANNEL_OPADN = "versal/data/xng/bels/GTYP_CHANNEL_OPADN.v1.xng";
    GTYP_CHANNEL_OPADP = "versal/data/xng/bels/GTYP_CHANNEL_OPADP.v1.xng";
    GTYP_GTYP_QUAD = "versal/data/xng/bels/GTYP_GTYP_QUAD.v4.xng";
    GTYP_IBUFDS = "versal/data/xng/bels/GTYP_IBUFDS.v2.xng";
    GTYP_OBUFDS = "versal/data/xng/bels/GTYP_OBUFDS.v2.xng";
    GTYP_REFCLK_PADN = "versal/data/xng/bels/GTYP_REFCLK_PADN.v1.xng";
    GTYP_REFCLK_PADP = "versal/data/xng/bels/GTYP_REFCLK_PADP.v1.xng";
    MMI_MMI = "versal/data/xng/bels/MMI_MMI.v1.xng";
    GCLK_GCLK_TAPS_DECODE_GT = "versal/data/xng/bels/GCLK_GCLK_TAPS_DECODE_GT.v2.xng";
    BUFG_GT_BUFG_GT = "versal/data/xng/bels/BUFG_GT_BUFG_GT.v3.xng";
    BUFG_GT_BUFG_GT_SYNC = "versal/data/xng/bels/BUFG_GT_BUFG_GT_SYNC.v1.xng";
    GCLK_GCLK_DELAY_SSIT = "versal/data/xng/bels/GCLK_GCLK_DELAY_SSIT.v4.xng";
    GCLK_GCLK_PD = "versal/data/xng/bels/GCLK_GCLK_PD.v1.xng";
    BUFDIV_BUFDIV_LEAF = "versal/data/xng/bels/BUFDIV_BUFDIV_LEAF.v2.xng";
    LCLK_DELAY = "versal/data/xng/bels/LCLK_DELAY.v2.xng";
    IRI_IMC_FF = "versal/data/xng/bels/IRI_IMC_FF.v1.xng";
    IRI_IMI_FF = "versal/data/xng/bels/IRI_IMI_FF.v1.xng";
    IRI_IMI_FF_T = "versal/data/xng/bels/IRI_IMI_FF_T.v1.xng";
    IRI_FF_CLK_MOD = "versal/data/xng/bels/IRI_FF_CLK_MOD.v3.xng";
    IRI_IMR_CLK_MOD = "versal/data/xng/bels/IRI_IMR_CLK_MOD.v3.xng";
    IRI_IMC_FF_T = "versal/data/xng/bels/IRI_IMC_FF_T.v1.xng";
    SLICE_IMI_FF = "versal/data/xng/bels/SLICE_IMI_FF.v1.xng";
    SLICEL_LUT5 = "versal/data/xng/bels/SLICEL_LUT5.v1.xng";
    SLICEL_LUT6 = "versal/data/xng/bels/SLICEL_LUT6.v1.xng";
    FF = "versal/data/xng/bels/FF.v1.xng";
    SLICEL_IMC_FF = "versal/data/xng/bels/SLICEL_IMC_FF.v1.xng";
    SLICE_FF_CLK_MOD = "versal/data/xng/bels/SLICE_FF_CLK_MOD.v2.xng";
    SLICE_IMI_FF_T = "versal/data/xng/bels/SLICE_IMI_FF_T.v1.xng";
    SLICE_IMR_CLK_MOD = "versal/data/xng/bels/SLICE_IMR_CLK_MOD.v2.xng";
    LOOKAHEAD8 = "versal/data/xng/bels/LOOKAHEAD8.v1.xng";
    SLICEL_IMC_FF_T = "versal/data/xng/bels/SLICEL_IMC_FF_T.v1.xng";
    SLICEM_LUT5 = "versal/data/xng/bels/SLICEM_LUT5.v1.xng";
    SLICEM_LUT6 = "versal/data/xng/bels/SLICEM_LUT6.v1.xng";
    SLICEM_IMC_FF = "versal/data/xng/bels/SLICEM_IMC_FF.v1.xng";
    SLICEM_IMC_FF_T = "versal/data/xng/bels/SLICEM_IMC_FF_T.v1.xng";
    BLI_DFF = "versal/data/xng/bels/BLI_DFF.v1.xng";
    BLI_TMR_TEST = "versal/data/xng/bels/BLI_TMR_TEST.v2.xng";
    PCIE_PCIE50 = "versal/data/xng/bels/PCIE_PCIE50.v1.xng";
    RCLK_RCLK_DFX_TEST = "versal/data/xng/bels/RCLK_RCLK_DFX_TEST.v1.xng";
    RAMB_RAMB18_L = "versal/data/xng/bels/RAMB_RAMB18_L.v3.xng";
    RAMB_RAMB18_U = "versal/data/xng/bels/RAMB_RAMB18_U.v3.xng";
    RAMB_RAMB36 = "versal/data/xng/bels/RAMB_RAMB36.v4.xng";
    URAM_URAM288 = "versal/data/xng/bels/URAM_URAM288.v1.xng";
    URAM_URAM_CAS_DLY = "versal/data/xng/bels/URAM_URAM_CAS_DLY.v1.xng";
    DSP_PRIMARY = "versal/data/xng/bels/DSP_PRIMARY.v4.xng";
    DSP_CPLX_STAGE0 = "versal/data/xng/bels/DSP_CPLX_STAGE0.v1.xng";
    DSP_CPLX_STAGE1 = "versal/data/xng/bels/DSP_CPLX_STAGE1.v1.xng";
    DSP_ALUADD = "versal/data/xng/bels/DSP_ALUADD.v1.xng";
    DSP_ALUMUX = "versal/data/xng/bels/DSP_ALUMUX.v1.xng";
    DSP_ALUREG = "versal/data/xng/bels/DSP_ALUREG.v3.xng";
    DSP_A_B_DATA = "versal/data/xng/bels/DSP_A_B_DATA.v3.xng";
    DSP_CAS_DELAY = "versal/data/xng/bels/DSP_CAS_DELAY.v2.xng";
    DSP_C_DATA = "versal/data/xng/bels/DSP_C_DATA.v2.xng";
    DSP_DFX = "versal/data/xng/bels/DSP_DFX.v1.xng";
    DSP_MULTIPLIER = "versal/data/xng/bels/DSP_MULTIPLIER.v1.xng";
    DSP_M_DATA = "versal/data/xng/bels/DSP_M_DATA.v2.xng";
    DSP_OUTPUT = "versal/data/xng/bels/DSP_OUTPUT.v2.xng";
    DSP_PATDET = "versal/data/xng/bels/DSP_PATDET.v1.xng";
    DSP_PREADD = "versal/data/xng/bels/DSP_PREADD.v1.xng";
    DSP_PREADD_DATA = "versal/data/xng/bels/DSP_PREADD_DATA.v2.xng";
    DSP_SRCMX_OPTINV = "versal/data/xng/bels/DSP_SRCMX_OPTINV.v4.xng";
    DSP_FPA_CREG = "versal/data/xng/bels/DSP_FPA_CREG.v3.xng";
    DSP_FPA_OPM_REG = "versal/data/xng/bels/DSP_FPA_OPM_REG.v2.xng";
    DSP_FPM_PIPEREG = "versal/data/xng/bels/DSP_FPM_PIPEREG.v2.xng";
    DSP_FPM_STAGE0 = "versal/data/xng/bels/DSP_FPM_STAGE0.v1.xng";
    DSP_FPM_STAGE1 = "versal/data/xng/bels/DSP_FPM_STAGE1.v1.xng";
    DSP_FP_ADDER = "versal/data/xng/bels/DSP_FP_ADDER.v1.xng";
    DSP_FP_CAS_DELAY = "versal/data/xng/bels/DSP_FP_CAS_DELAY.v2.xng";
    DSP_FP_INMUX = "versal/data/xng/bels/DSP_FP_INMUX.v2.xng";
    DSP_FP_INREG = "versal/data/xng/bels/DSP_FP_INREG.v3.xng";
    DSP_FP_OUTPUT = "versal/data/xng/bels/DSP_FP_OUTPUT.v2.xng";
    DSP_FP_SRCMX_OPTINV = "versal/data/xng/bels/DSP_FP_SRCMX_OPTINV.v3.xng";
    NOC2_NOC2_NSU512 = "versal/data/xng/bels/NOC2_NOC2_NSU512.v2.xng";
    GCLK_GCLK_TAPS_DECODE_VNOC_PS = "versal/data/xng/bels/GCLK_GCLK_TAPS_DECODE_VNOC_PS.v2.xng";
    BUFCE_BUFG_PS = "versal/data/xng/bels/BUFCE_BUFG_PS.v3.xng";
    BUFCE_BUFG_FABRIC = "versal/data/xng/bels/BUFCE_BUFG_FABRIC.v2.xng";
    GCLK_GCLK_TEST_RING = "versal/data/xng/bels/GCLK_GCLK_TEST_RING.v2.xng";
    MISR_MISR = "versal/data/xng/bels/MISR_MISR.v1.xng";
    GCLK_GCLK_TAPS_DECODE_VNOC = "versal/data/xng/bels/GCLK_GCLK_TAPS_DECODE_VNOC.v2.xng";
    HDIOB_BIAS = "versal/data/xng/bels/HDIOB_BIAS.v1.xng";
    RPI_APB = "versal/data/xng/bels/RPI_APB.v1.xng";
    HDLOGIC_APB_MUX = "versal/data/xng/bels/HDLOGIC_APB_MUX.v1.xng";
    IDDR_M = "versal/data/xng/bels/IDDR_M.v2.xng";
    IDDR_S = "versal/data/xng/bels/IDDR_S.v2.xng";
    IDELAY_M = "versal/data/xng/bels/IDELAY_M.v1.xng";
    IDELAY_S = "versal/data/xng/bels/IDELAY_S.v1.xng";
    IPFF_M = "versal/data/xng/bels/IPFF_M.v2.xng";
    IPFF_S = "versal/data/xng/bels/IPFF_S.v2.xng";
    HDLGC_SCAN = "versal/data/xng/bels/HDLGC_SCAN.v2.xng";
    ODDR_M = "versal/data/xng/bels/ODDR_M.v2.xng";
    ODDR_S = "versal/data/xng/bels/ODDR_S.v2.xng";
    ODELAY_M = "versal/data/xng/bels/ODELAY_M.v3.xng";
    ODELAY_S = "versal/data/xng/bels/ODELAY_S.v3.xng";
    OPFF_M = "versal/data/xng/bels/OPFF_M.v2.xng";
    OPFF_S = "versal/data/xng/bels/OPFF_S.v2.xng";
    TDDR_M = "versal/data/xng/bels/TDDR_M.v2.xng";
    TDDR_S = "versal/data/xng/bels/TDDR_S.v2.xng";
    TFF_M = "versal/data/xng/bels/TFF_M.v2.xng";
    TFF_S = "versal/data/xng/bels/TFF_S.v2.xng";
    HDIOB_DIFFRX = "versal/data/xng/bels/HDIOB_DIFFRX.v1.xng";
    HDIOB_IOB_M = "versal/data/xng/bels/HDIOB_IOB_M.v1.xng";
    HDIOB_IOB_S = "versal/data/xng/bels/HDIOB_IOB_S.v1.xng";
    HDIOB_PAD_M = "versal/data/xng/bels/HDIOB_PAD_M.v1.xng";
    HDIOB_PAD_S = "versal/data/xng/bels/HDIOB_PAD_S.v1.xng";
    HDIOB_PULL_M = "versal/data/xng/bels/HDIOB_PULL_M.v1.xng";
    HDIOB_PULL_S = "versal/data/xng/bels/HDIOB_PULL_S.v1.xng";
    MRMAC_MRMAC = "versal/data/xng/bels/MRMAC_MRMAC.v1.xng";
    ISP2_ISP2 = "versal/data/xng/bels/ISP2_ISP2.v1.xng";
    VCU2_VCU2 = "versal/data/xng/bels/VCU2_VCU2.v1.xng";
    NOC2_NOC2_NPS6X = "versal/data/xng/bels/NOC2_NOC2_NPS6X.v1.xng";
    AIE2PS_AIE2PS_SHIM_CNTRL = "versal/data/xng/bels/AIE2PS_AIE2PS_SHIM_CNTRL.v2.xng";
    AIE2PS_NOC_M_AXI = "versal/data/xng/bels/AIE2PS_NOC_M_AXI.v1.xng";
    AIE2PS_NOC_S_AXI = "versal/data/xng/bels/AIE2PS_NOC_S_AXI.v1.xng";
    AIE2PS_AIE2PS_SHIMLOCKS = "versal/data/xng/bels/AIE2PS_AIE2PS_SHIMLOCKS.v1.xng";
    AIE2PS_AIE2PS_MUXDEMUX = "versal/data/xng/bels/AIE2PS_AIE2PS_MUXDEMUX.v1.xng";
    AIE2P_AIE2P_TILECTRL = "versal/data/xng/bels/AIE2P_AIE2P_TILECTRL.v1.xng";
    AIE2PS_AIE2PS_SHIMSWITCH = "versal/data/xng/bels/AIE2PS_AIE2PS_SHIMSWITCH.v1.xng";
    AIE2P_AIE2P_FIFO = "versal/data/xng/bels/AIE2P_AIE2P_FIFO.v1.xng";
    AIE2PS_AIE2PS_SHIMTRACE = "versal/data/xng/bels/AIE2PS_AIE2PS_SHIMTRACE.v1.xng";
    AIE2P_PL_M_AXIS = "versal/data/xng/bels/AIE2P_PL_M_AXIS.v1.xng";
    AIE2P_PL_M_EVENTS = "versal/data/xng/bels/AIE2P_PL_M_EVENTS.v1.xng";
    AIE2P_PL_S_AXIS = "versal/data/xng/bels/AIE2P_PL_S_AXIS.v1.xng";
    AIE2P_PL_S_EVENTS = "versal/data/xng/bels/AIE2P_PL_S_EVENTS.v1.xng";
    AIE2PS_AIE2PS_NMU_ARBIT = "versal/data/xng/bels/AIE2PS_AIE2PS_NMU_ARBIT.v2.xng";
    AIE2PS_AIE2PS_INTF_A_TEST = "versal/data/xng/bels/AIE2PS_AIE2PS_INTF_A_TEST.v1.xng";
    AIE2PS_AIE2PS_PLL = "versal/data/xng/bels/AIE2PS_AIE2PS_PLL.v1.xng";
    AIE2PS_AIE2PS_INTF_C_TEST = "versal/data/xng/bels/AIE2PS_AIE2PS_INTF_C_TEST.v1.xng";
    AIE2PS_AIE2PS_MEM_ARRAYSWITCH = "versal/data/xng/bels/AIE2PS_AIE2PS_MEM_ARRAYSWITCH.v2.xng";
    AIE2PS_AIE2PS_MEM_BANK = "versal/data/xng/bels/AIE2PS_AIE2PS_MEM_BANK.v1.xng";
    AIE2PS_AIE2PS_MEM_DMA = "versal/data/xng/bels/AIE2PS_AIE2PS_MEM_DMA.v2.xng";
    AIE2PS_AIE2PS_MEM_LOCKS = "versal/data/xng/bels/AIE2PS_AIE2PS_MEM_LOCKS.v1.xng";
    AIE2PS_AIE2PS_MEM_MEMTRACE = "versal/data/xng/bels/AIE2PS_AIE2PS_MEM_MEMTRACE.v1.xng";
    AIE2PS_AIE2PS_ARRAYSWITCH = "versal/data/xng/bels/AIE2PS_AIE2PS_ARRAYSWITCH.v2.xng";
    AIE2PK_AIE2PK_CORE_TEL = "versal/data/xng/bels/AIE2PK_AIE2PK_CORE_TEL.v1.xng";
    AIE2PK_AIE2PK_CORETRACE_TEL = "versal/data/xng/bels/AIE2PK_AIE2PK_CORETRACE_TEL.v1.xng";
    AIE2PS_AIE2PS_BANK = "versal/data/xng/bels/AIE2PS_AIE2PS_BANK.v1.xng";
    AIE2PS_AIE2PS_DMA = "versal/data/xng/bels/AIE2PS_AIE2PS_DMA.v2.xng";
    AIE2PS_AIE2PS_LOCKS = "versal/data/xng/bels/AIE2PS_AIE2PS_LOCKS.v1.xng";
    AIE2PS_AIE2PS_MEMTRACE = "versal/data/xng/bels/AIE2PS_AIE2PS_MEMTRACE.v1.xng";
    BUFCE_CEINV = "versal/data/xng/bels/BUFCE_CEINV.v1.xng";
    BUFCE_IINV = "versal/data/xng/bels/BUFCE_IINV.v1.xng";
    BUFGCTRL_CE0INV = "versal/data/xng/bels/BUFGCTRL_CE0INV.v1.xng";
    BUFGCTRL_CE1INV = "versal/data/xng/bels/BUFGCTRL_CE1INV.v1.xng";
    BUFGCTRL_IINV = "versal/data/xng/bels/BUFGCTRL_IINV.v1.xng";
    BUFGCTRL_IGNORE0INV = "versal/data/xng/bels/BUFGCTRL_IGNORE0INV.v1.xng";
    BUFGCTRL_IGNORE1INV = "versal/data/xng/bels/BUFGCTRL_IGNORE1INV.v1.xng";
    BUFGCTRL_SEL0INV = "versal/data/xng/bels/BUFGCTRL_SEL0INV.v1.xng";
    BUFGCTRL_SEL1INV = "versal/data/xng/bels/BUFGCTRL_SEL1INV.v1.xng";
    BUFGCE_DIV_CEINV = "versal/data/xng/bels/BUFGCE_DIV_CEINV.v1.xng";
    BUFGCE_DIV_CLRINV = "versal/data/xng/bels/BUFGCE_DIV_CLRINV.v1.xng";
    BUFGCE_DIV_IINV = "versal/data/xng/bels/BUFGCE_DIV_IINV.v1.xng";
    IRI_CLKINV = "versal/data/xng/bels/IRI_CLKINV.v1.xng";
    CLB_CLKINV = "versal/data/xng/bels/CLB_CLKINV.v1.xng";
    DFFMUX1 = "versal/data/xng/bels/DFFMUX1.v1.xng";
    DFFMUX2 = "versal/data/xng/bels/DFFMUX2.v1.xng";
    OUTMUX = "versal/data/xng/bels/OUTMUX.v1.xng";
    CLB_RSTINV = "versal/data/xng/bels/CLB_RSTINV.v1.xng";
    BRAM_CLK_OPTINV = "versal/data/xng/bels/BRAM_CLK_OPTINV.v1.xng";
    BRAM_OPTINV = "versal/data/xng/bels/BRAM_OPTINV.v1.xng";
    URAM_CLK_OPTINV = "versal/data/xng/bels/URAM_CLK_OPTINV.v1.xng";
    URAM_OPTINV = "versal/data/xng/bels/URAM_OPTINV.v1.xng";
    DSP_OPTINV_P = "versal/data/xng/bels/DSP_OPTINV_P.v1.xng";
    HARD0 = "versal/data/xng/bels/HARD0.v1.xng";
    HARD1 = "versal/data/xng/bels/HARD1.v1.xng";
  };
};
