

================================================================
== Vitis HLS Report for 'flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2'
================================================================
* Date:           Wed Apr  9 14:21:22 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        flash_attn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.321 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     4099|     4099|  40.990 us|  40.990 us|  4097|  4097|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Read_K_and_V_VITIS_LOOP_35_2  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.85>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [flashattn.cpp:35]   --->   Operation 6 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [flashattn.cpp:33]   --->   Operation 7 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %K_tile_in_V_data_V, i4 %K_tile_in_V_keep_V, i4 %K_tile_in_V_strb_V, i1 0, i1 %K_tile_in_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %V_tile_in_V_data_V, i4 %V_tile_in_V_keep_V, i4 %V_tile_in_V_strb_V, i1 0, i1 %V_tile_in_V_last_V, i1 0, i1 0, void @empty_4"   --->   Operation 10 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %V_tile_in_V_last_V, i4 %V_tile_in_V_strb_V, i4 %V_tile_in_V_keep_V, i32 %V_tile_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %K_tile_in_V_last_V, i4 %K_tile_in_V_strb_V, i4 %K_tile_in_V_keep_V, i32 %K_tile_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten6"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln33 = store i7 0, i7 %row" [flashattn.cpp:33]   --->   Operation 14 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln35 = store i7 0, i7 %col" [flashattn.cpp:35]   --->   Operation 15 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc40" [flashattn.cpp:33]   --->   Operation 16 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i13 %indvar_flatten6" [flashattn.cpp:33]   --->   Operation 17 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.67ns)   --->   "%icmp_ln33 = icmp_eq  i13 %indvar_flatten6_load, i13 4096" [flashattn.cpp:33]   --->   Operation 18 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.67ns)   --->   "%add_ln33_1 = add i13 %indvar_flatten6_load, i13 1" [flashattn.cpp:33]   --->   Operation 19 'add' 'add_ln33_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc43, void %for.body55.preheader.exitStub" [flashattn.cpp:33]   --->   Operation 20 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln33 = store i13 %add_ln33_1, i13 %indvar_flatten6" [flashattn.cpp:33]   --->   Operation 21 'store' 'store_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.32>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%col_load = load i7 %col" [flashattn.cpp:35]   --->   Operation 22 'load' 'col_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%row_load = load i7 %row" [flashattn.cpp:33]   --->   Operation 23 'load' 'row_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.87ns)   --->   "%add_ln33 = add i7 %row_load, i7 1" [flashattn.cpp:33]   --->   Operation 24 'add' 'add_ln33' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.87ns)   --->   "%icmp_ln35 = icmp_eq  i7 %col_load, i7 64" [flashattn.cpp:35]   --->   Operation 25 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.99ns)   --->   "%select_ln33 = select i1 %icmp_ln35, i7 0, i7 %col_load" [flashattn.cpp:33]   --->   Operation 26 'select' 'select_ln33' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%select_ln33_1 = select i1 %icmp_ln35, i7 %add_ln33, i7 %row_load" [flashattn.cpp:33]   --->   Operation 27 'select' 'select_ln33_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i7 %select_ln33_1" [flashattn.cpp:40]   --->   Operation 28 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln40, i6 0" [flashattn.cpp:40]   --->   Operation 29 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i7 %select_ln33" [flashattn.cpp:40]   --->   Operation 30 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.54ns)   --->   "%add_ln40 = add i12 %tmp_1, i12 %zext_ln40" [flashattn.cpp:40]   --->   Operation 31 'add' 'add_ln40' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.87ns)   --->   "%add_ln35 = add i7 %select_ln33, i7 1" [flashattn.cpp:35]   --->   Operation 32 'add' 'add_ln35' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln33 = store i7 %select_ln33_1, i7 %row" [flashattn.cpp:33]   --->   Operation 33 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln35 = store i7 %add_ln35, i7 %col" [flashattn.cpp:35]   --->   Operation 34 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Read_K_and_V_VITIS_LOOP_35_2_str"   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i12 %add_ln40" [flashattn.cpp:40]   --->   Operation 37 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%K_tile_addr = getelementptr i32 %K_tile, i64 0, i64 %zext_ln40_1" [flashattn.cpp:40]   --->   Operation 38 'getelementptr' 'K_tile_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%V_tile_addr = getelementptr i32 %V_tile, i64 0, i64 %zext_ln40_1" [flashattn.cpp:41]   --->   Operation 39 'getelementptr' 'V_tile_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [flashattn.cpp:35]   --->   Operation 40 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %K_tile_in_V_data_V, i4 %K_tile_in_V_keep_V, i4 %K_tile_in_V_strb_V, i1 %K_tile_in_V_last_V" [flashattn.cpp:37]   --->   Operation 41 'read' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_s = extractvalue i41 %empty" [flashattn.cpp:37]   --->   Operation 42 'extractvalue' 'p_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%K_in_data = bitcast i32 %p_s" [flashattn.cpp:37]   --->   Operation 43 'bitcast' 'K_in_data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_10 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %V_tile_in_V_data_V, i4 %V_tile_in_V_keep_V, i4 %V_tile_in_V_strb_V, i1 %V_tile_in_V_last_V" [flashattn.cpp:38]   --->   Operation 44 'read' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_1 = extractvalue i41 %empty_10" [flashattn.cpp:38]   --->   Operation 45 'extractvalue' 'p_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%V_in_data = bitcast i32 %p_1" [flashattn.cpp:38]   --->   Operation 46 'bitcast' 'V_in_data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln40 = store i32 %K_in_data, i12 %K_tile_addr" [flashattn.cpp:40]   --->   Operation 47 'store' 'store_ln40' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 48 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln41 = store i32 %V_in_data, i12 %V_tile_addr" [flashattn.cpp:41]   --->   Operation 48 'store' 'store_ln41' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc40" [flashattn.cpp:35]   --->   Operation 49 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ K_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ V_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ K_tile_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ K_tile_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ K_tile_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ K_tile_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ V_tile_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ V_tile_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ V_tile_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ V_tile_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col                     (alloca             ) [ 0110]
row                     (alloca             ) [ 0110]
indvar_flatten6         (alloca             ) [ 0100]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
store_ln0               (store              ) [ 0000]
store_ln33              (store              ) [ 0000]
store_ln35              (store              ) [ 0000]
br_ln33                 (br                 ) [ 0000]
indvar_flatten6_load    (load               ) [ 0000]
icmp_ln33               (icmp               ) [ 0110]
add_ln33_1              (add                ) [ 0000]
br_ln33                 (br                 ) [ 0000]
store_ln33              (store              ) [ 0000]
col_load                (load               ) [ 0000]
row_load                (load               ) [ 0000]
add_ln33                (add                ) [ 0000]
icmp_ln35               (icmp               ) [ 0000]
select_ln33             (select             ) [ 0000]
select_ln33_1           (select             ) [ 0000]
trunc_ln40              (trunc              ) [ 0000]
tmp_1                   (bitconcatenate     ) [ 0000]
zext_ln40               (zext               ) [ 0000]
add_ln40                (add                ) [ 0101]
add_ln35                (add                ) [ 0000]
store_ln33              (store              ) [ 0000]
store_ln35              (store              ) [ 0000]
specloopname_ln0        (specloopname       ) [ 0000]
speclooptripcount_ln0   (speclooptripcount  ) [ 0000]
zext_ln40_1             (zext               ) [ 0000]
K_tile_addr             (getelementptr      ) [ 0000]
V_tile_addr             (getelementptr      ) [ 0000]
specpipeline_ln35       (specpipeline       ) [ 0000]
empty                   (read               ) [ 0000]
p_s                     (extractvalue       ) [ 0000]
K_in_data               (bitcast            ) [ 0000]
empty_10                (read               ) [ 0000]
p_1                     (extractvalue       ) [ 0000]
V_in_data               (bitcast            ) [ 0000]
store_ln40              (store              ) [ 0000]
store_ln41              (store              ) [ 0000]
br_ln35                 (br                 ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="K_tile">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_tile"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="V_tile">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_tile"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="K_tile_in_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_tile_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="K_tile_in_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_tile_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="K_tile_in_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_tile_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="K_tile_in_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K_tile_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="V_tile_in_V_data_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_tile_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="V_tile_in_V_keep_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_tile_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="V_tile_in_V_strb_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_tile_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="V_tile_in_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_tile_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Read_K_and_V_VITIS_LOOP_35_2_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="col_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="row_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten6_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="empty_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="41" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="0" index="3" bw="4" slack="0"/>
<pin id="87" dir="0" index="4" bw="1" slack="0"/>
<pin id="88" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="empty_10_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="41" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="0" index="3" bw="4" slack="0"/>
<pin id="99" dir="0" index="4" bw="1" slack="0"/>
<pin id="100" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_10/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="K_tile_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="12" slack="0"/>
<pin id="110" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="K_tile_addr/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="V_tile_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="12" slack="0"/>
<pin id="117" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_tile_addr/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln40_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln41_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="13" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln33_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="7" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln35_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="7" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="indvar_flatten6_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="13" slack="0"/>
<pin id="149" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln33_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="13" slack="0"/>
<pin id="152" dir="0" index="1" bw="13" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln33_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="13" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln33_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="13" slack="0"/>
<pin id="164" dir="0" index="1" bw="13" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="col_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="1"/>
<pin id="169" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_load/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="row_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="1"/>
<pin id="172" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_load/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln33_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln35_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="7" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="select_ln33_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln33_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="7" slack="0"/>
<pin id="196" dir="0" index="2" bw="7" slack="0"/>
<pin id="197" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="trunc_ln40_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="0"/>
<pin id="207" dir="0" index="1" bw="6" slack="0"/>
<pin id="208" dir="0" index="2" bw="1" slack="0"/>
<pin id="209" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln40_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln40_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="12" slack="0"/>
<pin id="219" dir="0" index="1" bw="7" slack="0"/>
<pin id="220" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln35_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="7" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln33_store_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="7" slack="1"/>
<pin id="232" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln35_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="0" index="1" bw="7" slack="1"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln40_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="12" slack="1"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_s_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="41" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="K_in_data_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="K_in_data/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="p_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="41" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="V_in_data_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="V_in_data/3 "/>
</bind>
</comp>

<comp id="262" class="1005" name="col_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="269" class="1005" name="row_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="276" class="1005" name="indvar_flatten6_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="13" slack="0"/>
<pin id="278" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="283" class="1005" name="icmp_ln33_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="287" class="1005" name="add_ln40_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="12" slack="1"/>
<pin id="289" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="68" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="101"><net_src comp="68" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="64" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="64" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="106" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="113" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="44" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="147" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="167" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="50" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="167" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="198"><net_src comp="179" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="173" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="170" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="52" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="201" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="216"><net_src comp="185" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="205" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="213" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="185" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="193" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="238"><net_src comp="223" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="247"><net_src comp="82" pin="5"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="256"><net_src comp="94" pin="5"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="253" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="265"><net_src comp="70" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="272"><net_src comp="74" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="279"><net_src comp="78" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="286"><net_src comp="150" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="217" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="239" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: K_tile | {3 }
	Port: V_tile | {3 }
 - Input state : 
	Port: flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2 : K_tile_in_V_data_V | {3 }
	Port: flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2 : K_tile_in_V_keep_V | {3 }
	Port: flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2 : K_tile_in_V_strb_V | {3 }
	Port: flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2 : K_tile_in_V_last_V | {3 }
	Port: flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2 : V_tile_in_V_data_V | {3 }
	Port: flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2 : V_tile_in_V_keep_V | {3 }
	Port: flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2 : V_tile_in_V_strb_V | {3 }
	Port: flashattn_Pipeline_Read_K_and_V_VITIS_LOOP_35_2 : V_tile_in_V_last_V | {3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln33 : 1
		store_ln35 : 1
		indvar_flatten6_load : 1
		icmp_ln33 : 2
		add_ln33_1 : 2
		br_ln33 : 3
		store_ln33 : 3
	State 2
		add_ln33 : 1
		icmp_ln35 : 1
		select_ln33 : 2
		select_ln33_1 : 2
		trunc_ln40 : 3
		tmp_1 : 4
		zext_ln40 : 3
		add_ln40 : 5
		add_ln35 : 3
		store_ln33 : 3
		store_ln35 : 4
	State 3
		K_tile_addr : 1
		V_tile_addr : 1
		K_in_data : 1
		V_in_data : 1
		store_ln40 : 2
		store_ln41 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   add_ln33_1_fu_156  |    0    |    14   |
|    add   |    add_ln33_fu_173   |    0    |    14   |
|          |    add_ln40_fu_217   |    0    |    12   |
|          |    add_ln35_fu_223   |    0    |    14   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln33_fu_150   |    0    |    14   |
|          |   icmp_ln35_fu_179   |    0    |    14   |
|----------|----------------------|---------|---------|
|  select  |  select_ln33_fu_185  |    0    |    7    |
|          | select_ln33_1_fu_193 |    0    |    7    |
|----------|----------------------|---------|---------|
|   read   |   empty_read_fu_82   |    0    |    0    |
|          |  empty_10_read_fu_94 |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |   trunc_ln40_fu_201  |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     tmp_1_fu_205     |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |   zext_ln40_fu_213   |    0    |    0    |
|          |  zext_ln40_1_fu_239  |    0    |    0    |
|----------|----------------------|---------|---------|
|extractvalue|      p_s_fu_244      |    0    |    0    |
|          |      p_1_fu_253      |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    96   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln40_reg_287   |   12   |
|      col_reg_262      |    7   |
|   icmp_ln33_reg_283   |    1   |
|indvar_flatten6_reg_276|   13   |
|      row_reg_269      |    7   |
+-----------------------+--------+
|         Total         |   40   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   96   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   40   |    -   |
+-----------+--------+--------+
|   Total   |   40   |   96   |
+-----------+--------+--------+
