// Seed: 1698372987
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output uwire id_2,
    input tri0 id_3,
    output tri0 id_4
    , id_7,
    output supply1 id_5
);
  assign id_4 = (id_1);
  module_2();
endmodule
module module_1 (
    input  wor  id_0,
    input  wor  id_1,
    input  tri  id_2,
    output tri1 id_3,
    output tri1 id_4
);
  wand id_6;
  module_0(
      id_2, id_0, id_3, id_1, id_6, id_3
  );
  assign id_4 = id_2;
  assign id_6 = id_1;
  wire id_7;
  wire id_8;
endmodule
module module_2;
endmodule
