{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1545009709730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1545009709736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 16 23:21:49 2018 " "Processing started: Sun Dec 16 23:21:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1545009709736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009709736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_lite -c de0_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_lite -c de0_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009709736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1545009710857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1545009710857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arihe/desktop/trabalho final de pld/projeto_final/ram_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arihe/desktop/trabalho final de pld/projeto_final/ram_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mips-RTL " "Found design unit 1: ram_mips-RTL" {  } { { "../ram_mips.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/ram_mips.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726674 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_mips " "Found entity 1: ram_mips" {  } { { "../ram_mips.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/ram_mips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009726674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arihe/desktop/trabalho final de pld/projeto_final/add_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arihe/desktop/trabalho final de pld/projeto_final/add_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_ram-RTL " "Found design unit 1: add_ram-RTL" {  } { { "../add_ram.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/add_ram.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726682 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_ram " "Found entity 1: add_ram" {  } { { "../add_ram.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/add_ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009726682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arihe/desktop/trabalho final de pld/projeto_final/ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arihe/desktop/trabalho final de pld/projeto_final/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-RTL " "Found design unit 1: ula-RTL" {  } { { "../ula.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/ula.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726691 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "../ula.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009726691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arihe/desktop/trabalho final de pld/projeto_final/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arihe/desktop/trabalho final de pld/projeto_final/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-RTL " "Found design unit 1: rom-RTL" {  } { { "../rom.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/rom.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726702 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "../rom.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009726702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arihe/desktop/trabalho final de pld/projeto_final/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arihe/desktop/trabalho final de pld/projeto_final/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-RTL " "Found design unit 1: pc-RTL" {  } { { "../pc.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/pc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726711 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../pc.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/pc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009726711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arihe/desktop/trabalho final de pld/projeto_final/mux_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arihe/desktop/trabalho final de pld/projeto_final/mux_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_r-RTL " "Found design unit 1: mux_r-RTL" {  } { { "../mux_r.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mux_r.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726722 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_r " "Found entity 1: mux_r" {  } { { "../mux_r.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mux_r.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009726722 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../mux.vhd " "Entity \"mux\" obtained from \"../mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../mux.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1545009726730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arihe/desktop/trabalho final de pld/projeto_final/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arihe/desktop/trabalho final de pld/projeto_final/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-RTL " "Found design unit 1: mux-RTL" {  } { { "../mux.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726731 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../mux.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009726731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arihe/desktop/trabalho final de pld/projeto_final/mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arihe/desktop/trabalho final de pld/projeto_final/mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips-RTL " "Found design unit 1: mips-RTL" {  } { { "../mips.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mips.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726739 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "../mips.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mips.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009726739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arihe/desktop/trabalho final de pld/projeto_final/ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arihe/desktop/trabalho final de pld/projeto_final/ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ir-RTL " "Found design unit 1: ir-RTL" {  } { { "../ir.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/ir.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726748 ""} { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "../ir.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/ir.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009726748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arihe/desktop/trabalho final de pld/projeto_final/fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arihe/desktop/trabalho final de pld/projeto_final/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-RTL " "Found design unit 1: fsm-RTL" {  } { { "../fsm.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/fsm.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726757 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../fsm.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009726757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arihe/desktop/trabalho final de pld/projeto_final/extensao_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arihe/desktop/trabalho final de pld/projeto_final/extensao_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensao_b-RTL " "Found design unit 1: extensao_b-RTL" {  } { { "../extensao_b.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/extensao_b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726765 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensao_b " "Found entity 1: extensao_b" {  } { { "../extensao_b.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/extensao_b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009726765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arihe/desktop/trabalho final de pld/projeto_final/extensao_a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arihe/desktop/trabalho final de pld/projeto_final/extensao_a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensao_a-RTL " "Found design unit 1: extensao_a-RTL" {  } { { "../extensao_a.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/extensao_a.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726773 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensao_a " "Found entity 1: extensao_a" {  } { { "../extensao_a.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/extensao_a.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009726773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arihe/desktop/trabalho final de pld/projeto_final/concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arihe/desktop/trabalho final de pld/projeto_final/concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concat-RTL " "Found design unit 1: concat-RTL" {  } { { "../concat.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/concat.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726782 ""} { "Info" "ISGN_ENTITY_NAME" "1 concat " "Found entity 1: concat" {  } { { "../concat.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/concat.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009726782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arihe/desktop/trabalho final de pld/projeto_final/branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arihe/desktop/trabalho final de pld/projeto_final/branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch-RTL " "Found design unit 1: branch-RTL" {  } { { "../branch.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/branch.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726791 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch " "Found entity 1: branch" {  } { { "../branch.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/branch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009726791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arihe/desktop/trabalho final de pld/projeto_final/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arihe/desktop/trabalho final de pld/projeto_final/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-RTL " "Found design unit 1: reg32-RTL" {  } { { "../reg32.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/reg32.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726802 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "../reg32.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/reg32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009726802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/arihe/desktop/trabalho final de pld/projeto_final/banco_reg_32_generate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/arihe/desktop/trabalho final de pld/projeto_final/banco_reg_32_generate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_reg_32_generate-RTL " "Found design unit 1: banco_reg_32_generate-RTL" {  } { { "../banco_reg_32_generate.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/banco_reg_32_generate.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726814 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_reg_32_generate " "Found entity 1: banco_reg_32_generate" {  } { { "../banco_reg_32_generate.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/banco_reg_32_generate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009726814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_lite-rtl " "Found design unit 1: de0_lite-rtl" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726825 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_lite " "Found entity 1: de0_lite" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1545009726825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009726825 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_lite " "Elaborating entity \"de0_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1545009726904 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR de0_lite.vhd(19) " "VHDL Signal Declaration warning at de0_lite.vhd(19): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545009726909 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA de0_lite.vhd(20) " "VHDL Signal Declaration warning at de0_lite.vhd(20): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545009726909 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N de0_lite.vhd(21) " "VHDL Signal Declaration warning at de0_lite.vhd(21): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545009726909 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE de0_lite.vhd(22) " "VHDL Signal Declaration warning at de0_lite.vhd(22): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545009726909 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK de0_lite.vhd(23) " "VHDL Signal Declaration warning at de0_lite.vhd(23): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545009726909 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N de0_lite.vhd(24) " "VHDL Signal Declaration warning at de0_lite.vhd(24): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545009726909 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM de0_lite.vhd(26) " "VHDL Signal Declaration warning at de0_lite.vhd(26): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545009726909 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N de0_lite.vhd(27) " "VHDL Signal Declaration warning at de0_lite.vhd(27): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545009726909 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM de0_lite.vhd(28) " "VHDL Signal Declaration warning at de0_lite.vhd(28): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545009726909 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N de0_lite.vhd(29) " "VHDL Signal Declaration warning at de0_lite.vhd(29): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545009726909 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B de0_lite.vhd(49) " "VHDL Signal Declaration warning at de0_lite.vhd(49): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545009726909 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G de0_lite.vhd(50) " "VHDL Signal Declaration warning at de0_lite.vhd(50): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545009726909 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS de0_lite.vhd(51) " "VHDL Signal Declaration warning at de0_lite.vhd(51): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545009726909 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R de0_lite.vhd(52) " "VHDL Signal Declaration warning at de0_lite.vhd(52): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545009726909 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS de0_lite.vhd(53) " "VHDL Signal Declaration warning at de0_lite.vhd(53): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_CS_N de0_lite.vhd(56) " "VHDL Signal Declaration warning at de0_lite.vhd(56): used implicit default value for signal \"GSENSOR_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_SCLK de0_lite.vhd(58) " "VHDL Signal Declaration warning at de0_lite.vhd(58): used implicit default value for signal \"GSENSOR_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_pc_load de0_lite.vhd(103) " "Verilog HDL or VHDL warning at de0_lite.vhd(103): object \"m_pc_load\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_pc_inc de0_lite.vhd(104) " "Verilog HDL or VHDL warning at de0_lite.vhd(104): object \"m_pc_inc\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_rom_en de0_lite.vhd(105) " "Verilog HDL or VHDL warning at de0_lite.vhd(105): object \"m_rom_en\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_ir_load de0_lite.vhd(106) " "Verilog HDL or VHDL warning at de0_lite.vhd(106): object \"m_ir_load\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_ir_opcode de0_lite.vhd(107) " "Verilog HDL or VHDL warning at de0_lite.vhd(107): object \"m_ir_opcode\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_ir_funct de0_lite.vhd(108) " "Verilog HDL or VHDL warning at de0_lite.vhd(108): object \"m_ir_funct\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_br_p_w de0_lite.vhd(109) " "Verilog HDL or VHDL warning at de0_lite.vhd(109): object \"m_br_p_w\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_ulaop de0_lite.vhd(110) " "Verilog HDL or VHDL warning at de0_lite.vhd(110): object \"m_ulaop\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_ula_equal de0_lite.vhd(111) " "Verilog HDL or VHDL warning at de0_lite.vhd(111): object \"m_ula_equal\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_ula_less de0_lite.vhd(112) " "Verilog HDL or VHDL warning at de0_lite.vhd(112): object \"m_ula_less\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_mux_d_sel de0_lite.vhd(113) " "Verilog HDL or VHDL warning at de0_lite.vhd(113): object \"m_mux_d_sel\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_mux_e_sel de0_lite.vhd(114) " "Verilog HDL or VHDL warning at de0_lite.vhd(114): object \"m_mux_e_sel\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_mux_r_sel de0_lite.vhd(115) " "Verilog HDL or VHDL warning at de0_lite.vhd(115): object \"m_mux_r_sel\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_mux_c_sel de0_lite.vhd(116) " "Verilog HDL or VHDL warning at de0_lite.vhd(116): object \"m_mux_c_sel\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_mux_a_sel de0_lite.vhd(117) " "Verilog HDL or VHDL warning at de0_lite.vhd(117): object \"m_mux_a_sel\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_halt_sig de0_lite.vhd(118) " "Verilog HDL or VHDL warning at de0_lite.vhd(118): object \"m_halt_sig\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_outa_reg de0_lite.vhd(119) " "Verilog HDL or VHDL warning at de0_lite.vhd(119): object \"m_outa_reg\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_out_ula de0_lite.vhd(120) " "Verilog HDL or VHDL warning at de0_lite.vhd(120): object \"m_out_ula\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_p_w_add de0_lite.vhd(121) " "Verilog HDL or VHDL warning at de0_lite.vhd(121): object \"m_p_w_add\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_p_w_data de0_lite.vhd(122) " "Verilog HDL or VHDL warning at de0_lite.vhd(122): object \"m_p_w_data\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1545009726910 "|de0_lite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:log " "Elaborating entity \"mips\" for hierarchy \"mips:log\"" {  } { { "de0_lite.vhd" "log" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545009726914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc mips:log\|pc:pc_0 " "Elaborating entity \"pc\" for hierarchy \"mips:log\|pc:pc_0\"" {  } { { "../mips.vhd" "pc_0" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mips.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545009726925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom mips:log\|rom:rom_0 " "Elaborating entity \"rom\" for hierarchy \"mips:log\|rom:rom_0\"" {  } { { "../mips.vhd" "rom_0" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mips.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545009726936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir mips:log\|ir:ir_0 " "Elaborating entity \"ir\" for hierarchy \"mips:log\|ir:ir_0\"" {  } { { "../mips.vhd" "ir_0" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mips.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545009726969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_reg_32_generate mips:log\|banco_reg_32_generate:br_0 " "Elaborating entity \"banco_reg_32_generate\" for hierarchy \"mips:log\|banco_reg_32_generate:br_0\"" {  } { { "../mips.vhd" "br_0" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mips.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545009726976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 mips:log\|banco_reg_32_generate:br_0\|reg32:\\reg:0:reg " "Elaborating entity \"reg32\" for hierarchy \"mips:log\|banco_reg_32_generate:br_0\|reg32:\\reg:0:reg\"" {  } { { "../banco_reg_32_generate.vhd" "\\reg:0:reg" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/banco_reg_32_generate.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545009726986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula mips:log\|ula:ula_0 " "Elaborating entity \"ula\" for hierarchy \"mips:log\|ula:ula_0\"" {  } { { "../mips.vhd" "ula_0" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mips.vhd" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545009727140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mips:log\|mux:mux_d " "Elaborating entity \"mux\" for hierarchy \"mips:log\|mux:mux_d\"" {  } { { "../mips.vhd" "mux_d" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mips.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545009727147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_r mips:log\|mux_r:r_mux " "Elaborating entity \"mux_r\" for hierarchy \"mips:log\|mux_r:r_mux\"" {  } { { "../mips.vhd" "r_mux" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mips.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545009727162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensao_a mips:log\|extensao_a:ex_a " "Elaborating entity \"extensao_a\" for hierarchy \"mips:log\|extensao_a:ex_a\"" {  } { { "../mips.vhd" "ex_a" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mips.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545009727168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensao_b mips:log\|extensao_b:ex_b " "Elaborating entity \"extensao_b\" for hierarchy \"mips:log\|extensao_b:ex_b\"" {  } { { "../mips.vhd" "ex_b" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mips.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545009727174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat mips:log\|concat:con " "Elaborating entity \"concat\" for hierarchy \"mips:log\|concat:con\"" {  } { { "../mips.vhd" "con" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mips.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545009727180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch mips:log\|branch:bc " "Elaborating entity \"branch\" for hierarchy \"mips:log\|branch:bc\"" {  } { { "../mips.vhd" "bc" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mips.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545009727187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm mips:log\|fsm:machine " "Elaborating entity \"fsm\" for hierarchy \"mips:log\|fsm:machine\"" {  } { { "../mips.vhd" "machine" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mips.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545009727196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_ram mips:log\|add_ram:add_0 " "Elaborating entity \"add_ram\" for hierarchy \"mips:log\|add_ram:add_0\"" {  } { { "../mips.vhd" "add_0" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mips.vhd" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545009727206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mips mips:log\|ram_mips:ram_0 " "Elaborating entity \"ram_mips\" for hierarchy \"mips:log\|ram_mips:ram_0\"" {  } { { "../mips.vhd" "ram_0" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/mips.vhd" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545009727213 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mips:log\|ram_mips:ram_0\|memoria " "RAM logic \"mips:log\|ram_mips:ram_0\|memoria\" is uninferred due to asynchronous read logic" {  } { { "../ram_mips.vhd" "memoria" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/ram_mips.vhd" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1545009727898 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1545009727898 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 60 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 64 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1545009730838 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1545009730838 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 165 -1 0 } } { "../ram_mips.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/ram_mips.vhd" 33 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1545009730941 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1545009730942 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1545009733410 "|de0_lite|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1545009733410 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1545009733769 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "668 " "668 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1545009741607 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1545009742205 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1545009742205 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545009742823 "|de0_lite|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545009742823 "|de0_lite|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545009742823 "|de0_lite|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545009742823 "|de0_lite|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545009742823 "|de0_lite|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "de0_lite.vhd" "" { Text "C:/Users/Arihe/Desktop/Trabalho final de PLD/Projeto_final/sintese/de0_lite.vhd" 57 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1545009742823 "|de0_lite|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1545009742823 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8739 " "Implemented 8739 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1545009742824 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1545009742824 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "35 " "Implemented 35 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1545009742824 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8590 " "Implemented 8590 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1545009742824 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1545009742824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 129 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1545009742860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 16 23:22:22 2018 " "Processing ended: Sun Dec 16 23:22:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1545009742860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1545009742860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1545009742860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1545009742860 ""}
