$date
	Tue Feb 16 13:38:20 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module counter $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var reg 4 # q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
0"
0!
$end
#20
1"
1!
#40
0"
#60
0!
#80
b1 #
1!
#100
0!
#120
b10 #
1!
#140
0!
#160
b11 #
1!
#180
0!
#200
b100 #
1!
#220
0!
#240
b101 #
1!
#260
0!
#280
b110 #
1!
#300
0!
#320
b111 #
1!
#340
0!
#360
b1000 #
1!
#380
0!
#400
b1001 #
1!
#420
0!
#440
b1010 #
1!
#460
0!
#480
b1011 #
1!
#500
0!
#520
b1100 #
1!
#540
0!
#560
b1101 #
1!
#580
0!
#600
b1110 #
1!
#620
0!
#640
b1111 #
1!
#660
0!
#680
b0 #
1!
#720
