<stg><name>backward</name>


<trans_list>

<trans id="502" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="10" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="12" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="17" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="18" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="19" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="30" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="31" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="33" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="42" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="43" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="45" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="50" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="51" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="52" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="63" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="69" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="70" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="71" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="84" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="85" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="96" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="97" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="98" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="98" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="109" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %label_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %label_r)

]]></Node>
<StgValue><ssdm name="label_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
:5  %grad_2 = alloca [10 x float], align 16

]]></Node>
<StgValue><ssdm name="grad_2"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
:6  %wgrad_2 = alloca [300 x float], align 16

]]></Node>
<StgValue><ssdm name="wgrad_2"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
:7  %rgrad_1 = alloca [20 x float], align 16

]]></Node>
<StgValue><ssdm name="rgrad_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
:8  %grad_1 = alloca [20 x float], align 16

]]></Node>
<StgValue><ssdm name="grad_1"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
:9  %wgrad_1 = alloca [720 x float], align 16

]]></Node>
<StgValue><ssdm name="wgrad_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:10  %grad_0 = alloca [36 x float], align 16

]]></Node>
<StgValue><ssdm name="grad_0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:11  %conv_grad_2 = alloca [144 x float], align 16

]]></Node>
<StgValue><ssdm name="conv_grad_2"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:12  %kernel_grad_2 = alloca [9 x float], align 16

]]></Node>
<StgValue><ssdm name="kernel_grad_2"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:13  %conv_grad_2_padding = alloca [256 x float], align 16

]]></Node>
<StgValue><ssdm name="conv_grad_2_padding"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:14  %kernel_grad_2_overtu = alloca [9 x float], align 16

]]></Node>
<StgValue><ssdm name="kernel_grad_2_overtu"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:15  %pool_grad_1 = alloca [196 x float], align 16

]]></Node>
<StgValue><ssdm name="pool_grad_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:16  %conv_grad_1 = alloca [784 x float], align 16

]]></Node>
<StgValue><ssdm name="conv_grad_1"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:17  %kernel_grad_1 = alloca [9 x float], align 16

]]></Node>
<StgValue><ssdm name="kernel_grad_1"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="32">
<![CDATA[
:18  %zext_ln155 = zext i32 %label_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %probability_result_a = getelementptr inbounds [10 x float]* @probability_result, i64 0, i64 %zext_ln155

]]></Node>
<StgValue><ssdm name="probability_result_a"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="4">
<![CDATA[
:20  %probability_result_l = load float* %probability_result_a, align 4

]]></Node>
<StgValue><ssdm name="probability_result_l"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %grad_2_addr = getelementptr inbounds [10 x float]* %grad_2, i64 0, i64 %zext_ln155

]]></Node>
<StgValue><ssdm name="grad_2_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="128" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="4">
<![CDATA[
:20  %probability_result_l = load float* %probability_result_a, align 4

]]></Node>
<StgValue><ssdm name="probability_result_l"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="129" st_id="3" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp = fadd float %probability_result_l, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="130" st_id="4" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp = fadd float %probability_result_l, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="131" st_id="5" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp = fadd float %probability_result_l, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="132" st_id="6" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp = fadd float %probability_result_l, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:0  %lr_in_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %lr_in_offset)

]]></Node>
<StgValue><ssdm name="lr_in_offset_read"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="30">
<![CDATA[
:2  %zext_ln152 = zext i30 %lr_in_offset_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln152"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:3  %lr_in_addr = getelementptr float* %lr_in, i64 %zext_ln152

]]></Node>
<StgValue><ssdm name="lr_in_addr"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(float* %lr_in, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 32, [5 x i8]* @p_str8, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str7, [1 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:21  %tmp = fadd float %probability_result_l, -1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %1

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i_4, %5 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
:1  %zext_ln154 = zext i4 %i_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln154 = icmp eq i4 %i_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %i_4 = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln154, label %.preheader.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln155 = icmp eq i32 %zext_ln154, %label_read

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln155, label %3, label %4

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln156 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %probability_result_a_1 = getelementptr inbounds [10 x float]* @probability_result, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="probability_result_a_1"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="4">
<![CDATA[
:2  %probability_result_l_1 = load float* %probability_result_a_1, align 4

]]></Node>
<StgValue><ssdm name="probability_result_l_1"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:0  store float %tmp, float* %grad_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
<literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="153" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="4">
<![CDATA[
:2  %probability_result_l_1 = load float* %probability_result_a_1, align 4

]]></Node>
<StgValue><ssdm name="probability_result_l_1"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %grad_2_addr_1 = getelementptr inbounds [10 x float]* %grad_2, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="grad_2_addr_1"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:4  store float %probability_result_l_1, float* %grad_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %i_0_i = phi i5 [ %i, %.preheader.loopexit ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:2  %icmp_ln73 = icmp eq i5 %i_0_i, -12

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %i = add i5 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln73, label %MatrixBackPropagationMultiply.1.exit.preheader, label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader.i:0  %zext_ln75 = zext i5 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i:1  %fc_in_2_relu1_0_addr = getelementptr [20 x float]* @fc_in_2_relu1_0, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="fc_in_2_relu1_0_addr"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.i:4  %fc_in_2_relu1_0_load = load float* %fc_in_2_relu1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_in_2_relu1_0_load"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
MatrixBackPropagationMultiply.1.exit.preheader:0  br label %MatrixBackPropagationMultiply.1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader.preheader.i:2  %shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0_i, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader.preheader.i:3  %shl_ln75_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0_i, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln75_1"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="5">
<![CDATA[
.preheader.preheader.i:4  %fc_in_2_relu1_0_load = load float* %fc_in_2_relu1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_in_2_relu1_0_load"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:5  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.i:0  %j_0_i = phi i4 [ %j, %6 ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="4">
<![CDATA[
.preheader.i:1  %j_0_i_cast20 = zext i4 %j_0_i to i6

]]></Node>
<StgValue><ssdm name="j_0_i_cast20"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:3  %icmp_ln74 = icmp eq i4 %j_0_i, -6

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:4  %j = add i4 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %icmp_ln74, label %.preheader.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln75_1 = zext i4 %j_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %grad_2_addr_2 = getelementptr [10 x float]* %grad_2, i64 0, i64 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="grad_2_addr_2"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="4">
<![CDATA[
:2  %grad_2_load = load float* %grad_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="grad_2_load"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %add_ln75 = add i6 %shl_ln75_1, %j_0_i_cast20

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="6">
<![CDATA[
:5  %zext_ln75_6 = zext i6 %add_ln75 to i8

]]></Node>
<StgValue><ssdm name="zext_ln75_6"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %add_ln75_1 = add i8 %zext_ln75_6, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
.preheader.loopexit:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="184" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="4">
<![CDATA[
:2  %grad_2_load = load float* %grad_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="grad_2_load"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i = fmul float %fc_in_2_relu1_0_load, %grad_2_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="186" st_id="14" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i = fmul float %fc_in_2_relu1_0_load, %grad_2_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="187" st_id="15" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i = fmul float %fc_in_2_relu1_0_load, %grad_2_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="188" st_id="16" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i = fmul float %fc_in_2_relu1_0_load, %grad_2_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="8">
<![CDATA[
:7  %zext_ln75_2 = zext i8 %add_ln75_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln75_2"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %wgrad_2_addr = getelementptr [300 x float]* %wgrad_2, i64 0, i64 %zext_ln75_2

]]></Node>
<StgValue><ssdm name="wgrad_2_addr"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:9  store float %tmp_i, float* %wgrad_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="193" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
MatrixBackPropagationMultiply.1.exit:0  %i_0_i1 = phi i5 [ %i_5, %MatrixBackPropagationMultiply.1.exit.loopexit ], [ 0, %MatrixBackPropagationMultiply.1.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i1"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
MatrixBackPropagationMultiply.1.exit:1  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
MatrixBackPropagationMultiply.1.exit:2  %icmp_ln79 = icmp eq i5 %i_0_i1, -12

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
MatrixBackPropagationMultiply.1.exit:3  %i_5 = add i5 %i_0_i1, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
MatrixBackPropagationMultiply.1.exit:4  br i1 %icmp_ln79, label %CalculateMatrixGrad.1.exit.preheader, label %7

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="198" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln80 = zext i5 %i_0_i1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %rgrad_1_addr = getelementptr [20 x float]* %rgrad_1, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="rgrad_1_addr"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:2  store float 0.000000e+00, float* %rgrad_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:3  %shl_ln2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0_i1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:4  %shl_ln82_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0_i1, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln82_1"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %8

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
CalculateMatrixGrad.1.exit.preheader:0  br label %CalculateMatrixGrad.1.exit

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="205" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %empty_49 = phi float [ 0.000000e+00, %7 ], [ %tmp_i_51, %9 ]

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1  %j_0_i2 = phi i4 [ 0, %7 ], [ %j_11, %9 ]

]]></Node>
<StgValue><ssdm name="j_0_i2"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="4">
<![CDATA[
:2  %j_0_i2_cast17 = zext i4 %j_0_i2 to i6

]]></Node>
<StgValue><ssdm name="j_0_i2_cast17"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %icmp_ln81 = icmp eq i4 %j_0_i2, -6

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %j_11 = add i4 %j_0_i2, 1

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln81, label %MatrixBackPropagationMultiply.1.exit.loopexit, label %9

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %add_ln82 = add i6 %shl_ln82_1, %j_0_i2_cast17

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="6">
<![CDATA[
:1  %zext_ln82_4 = zext i6 %add_ln82 to i8

]]></Node>
<StgValue><ssdm name="zext_ln82_4"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln82_1 = add i8 %zext_ln82_4, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln82_1"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln82 = zext i8 %add_ln82_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %fc_hidden_layer2_add = getelementptr [200 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln82

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_add"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="8">
<![CDATA[
:5  %fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
MatrixBackPropagationMultiply.1.exit.loopexit:0  br label %MatrixBackPropagationMultiply.1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="219" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="8">
<![CDATA[
:5  %fc_hidden_layer2_loa = load float* %fc_hidden_layer2_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa"/></StgValue>
</operation>

<operation id="220" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="4">
<![CDATA[
:6  %zext_ln82_1 = zext i4 %j_0_i2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln82_1"/></StgValue>
</operation>

<operation id="221" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %grad_2_addr_3 = getelementptr [10 x float]* %grad_2, i64 0, i64 %zext_ln82_1

]]></Node>
<StgValue><ssdm name="grad_2_addr_3"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4">
<![CDATA[
:8  %grad_2_load_1 = load float* %grad_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="grad_2_load_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="223" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="4">
<![CDATA[
:8  %grad_2_load_1 = load float* %grad_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="grad_2_load_1"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i5 = fmul float %fc_hidden_layer2_loa, %grad_2_load_1

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="225" st_id="22" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i5 = fmul float %fc_hidden_layer2_loa, %grad_2_load_1

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="226" st_id="23" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i5 = fmul float %fc_hidden_layer2_loa, %grad_2_load_1

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="227" st_id="24" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i5 = fmul float %fc_hidden_layer2_loa, %grad_2_load_1

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="228" st_id="25" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_51 = fadd float %empty_49, %tmp_i5

]]></Node>
<StgValue><ssdm name="tmp_i_51"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="229" st_id="26" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_51 = fadd float %empty_49, %tmp_i5

]]></Node>
<StgValue><ssdm name="tmp_i_51"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="230" st_id="27" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_51 = fadd float %empty_49, %tmp_i5

]]></Node>
<StgValue><ssdm name="tmp_i_51"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="231" st_id="28" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_51 = fadd float %empty_49, %tmp_i5

]]></Node>
<StgValue><ssdm name="tmp_i_51"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="232" st_id="29" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i_51 = fadd float %empty_49, %tmp_i5

]]></Node>
<StgValue><ssdm name="tmp_i_51"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="233" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:11  store float %tmp_i_51, float* %rgrad_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="234" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %8

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="235" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
CalculateMatrixGrad.1.exit:0  %i_0_i8 = phi i5 [ %i_7, %13 ], [ 0, %CalculateMatrixGrad.1.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i8"/></StgValue>
</operation>

<operation id="236" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
CalculateMatrixGrad.1.exit:1  %icmp_ln87 = icmp eq i5 %i_0_i8, -12

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="237" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
CalculateMatrixGrad.1.exit:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="238" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
CalculateMatrixGrad.1.exit:3  %i_7 = add i5 %i_0_i8, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="239" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
CalculateMatrixGrad.1.exit:4  br i1 %icmp_ln87, label %ReluBackPropagation.exit.preheader, label %10

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="240" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln88 = zext i5 %i_0_i8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln88"/></StgValue>
</operation>

<operation id="241" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %fc_out_1_0_addr = getelementptr [20 x float]* @fc_out_1_0, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="fc_out_1_0_addr"/></StgValue>
</operation>

<operation id="242" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="5">
<![CDATA[
:2  %fc_out_1_0_load = load float* %fc_out_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_out_1_0_load"/></StgValue>
</operation>

<operation id="243" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln87" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
ReluBackPropagation.exit.preheader:0  br label %ReluBackPropagation.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="244" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="5">
<![CDATA[
:2  %fc_out_1_0_load = load float* %fc_out_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_out_1_0_load"/></StgValue>
</operation>

<operation id="245" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
:3  %bitcast_ln88 = bitcast float %fc_out_1_0_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln88"/></StgValue>
</operation>

<operation id="246" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln88, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="247" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="23" op_0_bw="32">
<![CDATA[
:5  %trunc_ln88 = trunc i32 %bitcast_ln88 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln88"/></StgValue>
</operation>

<operation id="248" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %icmp_ln88 = icmp ne i8 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="249" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %icmp_ln88_1 = icmp eq i23 %trunc_ln88, 0

]]></Node>
<StgValue><ssdm name="icmp_ln88_1"/></StgValue>
</operation>

<operation id="250" st_id="32" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11 = fcmp ogt float %fc_out_1_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="251" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %rgrad_1_addr_1 = getelementptr [20 x float]* %rgrad_1, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="rgrad_1_addr_1"/></StgValue>
</operation>

<operation id="252" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="5">
<![CDATA[
:12  %rgrad_1_load = load float* %rgrad_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="rgrad_1_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="253" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_ln88 = or i1 %icmp_ln88_1, %icmp_ln88

]]></Node>
<StgValue><ssdm name="or_ln88"/></StgValue>
</operation>

<operation id="254" st_id="33" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_11 = fcmp ogt float %fc_out_1_0_load, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="255" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %and_ln88 = and i1 %or_ln88, %tmp_11

]]></Node>
<StgValue><ssdm name="and_ln88"/></StgValue>
</operation>

<operation id="256" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="5">
<![CDATA[
:12  %rgrad_1_load = load float* %rgrad_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="rgrad_1_load"/></StgValue>
</operation>

<operation id="257" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %and_ln88, label %11, label %12

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="258" st_id="33" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_i3 = fpext float %rgrad_1_load to double

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="259" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %grad_1_addr = getelementptr [20 x float]* %grad_1, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="grad_1_addr"/></StgValue>
</operation>

<operation id="260" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1  store float %rgrad_1_load, float* %grad_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="261" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %13

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="262" st_id="34" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_i3 = fpext float %rgrad_1_load to double

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="263" st_id="35" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_2_i = fmul double %tmp_i3, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="264" st_id="36" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_2_i = fmul double %tmp_i3, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="265" st_id="37" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_2_i = fmul double %tmp_i3, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="266" st_id="38" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_2_i = fmul double %tmp_i3, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="267" st_id="39" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_2_i = fmul double %tmp_i3, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="268" st_id="40" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_2_i = fmul double %tmp_i3, 5.000000e-02

]]></Node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="269" st_id="41" stage="2" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="64">
<![CDATA[
:2  %tmp_3_i = fptrunc double %tmp_2_i to float

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="270" st_id="42" stage="1" lat="2">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="64">
<![CDATA[
:2  %tmp_3_i = fptrunc double %tmp_2_i to float

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="271" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %grad_1_addr_1 = getelementptr [20 x float]* %grad_1, i64 0, i64 %zext_ln88

]]></Node>
<StgValue><ssdm name="grad_1_addr_1"/></StgValue>
</operation>

<operation id="272" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:4  store float %tmp_3_i, float* %grad_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="273" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln88" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="274" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %CalculateMatrixGrad.1.exit

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="275" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
ReluBackPropagation.exit:0  %i_0_i15 = phi i6 [ %i_6, %ReluBackPropagation.exit.loopexit ], [ 0, %ReluBackPropagation.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i15"/></StgValue>
</operation>

<operation id="276" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReluBackPropagation.exit:1  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36) nounwind

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="277" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReluBackPropagation.exit:2  %icmp_ln73_1 = icmp eq i6 %i_0_i15, -28

]]></Node>
<StgValue><ssdm name="icmp_ln73_1"/></StgValue>
</operation>

<operation id="278" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReluBackPropagation.exit:3  %i_6 = add i6 %i_0_i15, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="279" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReluBackPropagation.exit:4  br i1 %icmp_ln73_1, label %MatrixBackPropagationMultiply.exit.preheader, label %.preheader.preheader.i19

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="280" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="6">
<![CDATA[
.preheader.preheader.i19:0  %zext_ln75_3 = zext i6 %i_0_i15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln75_3"/></StgValue>
</operation>

<operation id="281" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader.i19:1  %fc_in_1_0_addr = getelementptr [36 x float]* @fc_in_1_0, i64 0, i64 %zext_ln75_3

]]></Node>
<StgValue><ssdm name="fc_in_1_0_addr"/></StgValue>
</operation>

<operation id="282" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader.i19:4  %fc_in_1_0_load = load float* %fc_in_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_in_1_0_load"/></StgValue>
</operation>

<operation id="283" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
MatrixBackPropagationMultiply.exit.preheader:0  br label %MatrixBackPropagationMultiply.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="284" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader.preheader.i19:2  %shl_ln75_2 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %i_0_i15, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln75_2"/></StgValue>
</operation>

<operation id="285" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader.preheader.i19:3  %shl_ln75_3 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %i_0_i15, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln75_3"/></StgValue>
</operation>

<operation id="286" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="6">
<![CDATA[
.preheader.preheader.i19:4  %fc_in_1_0_load = load float* %fc_in_1_0_addr, align 4

]]></Node>
<StgValue><ssdm name="fc_in_1_0_load"/></StgValue>
</operation>

<operation id="287" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i19:5  br label %.preheader.i22

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="288" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.i22:0  %j_0_i20 = phi i5 [ %j_12, %14 ], [ 0, %.preheader.preheader.i19 ]

]]></Node>
<StgValue><ssdm name="j_0_i20"/></StgValue>
</operation>

<operation id="289" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="5">
<![CDATA[
.preheader.i22:1  %j_0_i20_cast14 = zext i5 %j_0_i20 to i8

]]></Node>
<StgValue><ssdm name="j_0_i20_cast14"/></StgValue>
</operation>

<operation id="290" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i22:2  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="291" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i22:3  %icmp_ln74_1 = icmp eq i5 %j_0_i20, -12

]]></Node>
<StgValue><ssdm name="icmp_ln74_1"/></StgValue>
</operation>

<operation id="292" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i22:4  %j_12 = add i5 %j_0_i20, 1

]]></Node>
<StgValue><ssdm name="j_12"/></StgValue>
</operation>

<operation id="293" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i22:5  br i1 %icmp_ln74_1, label %ReluBackPropagation.exit.loopexit, label %14

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="294" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln75_4 = zext i5 %j_0_i20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln75_4"/></StgValue>
</operation>

<operation id="295" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %grad_1_addr_2 = getelementptr [20 x float]* %grad_1, i64 0, i64 %zext_ln75_4

]]></Node>
<StgValue><ssdm name="grad_1_addr_2"/></StgValue>
</operation>

<operation id="296" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="5">
<![CDATA[
:2  %grad_1_load = load float* %grad_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="grad_1_load"/></StgValue>
</operation>

<operation id="297" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %add_ln75_2 = add i8 %shl_ln75_3, %j_0_i20_cast14

]]></Node>
<StgValue><ssdm name="add_ln75_2"/></StgValue>
</operation>

<operation id="298" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="10" op_0_bw="8">
<![CDATA[
:5  %zext_ln75_7 = zext i8 %add_ln75_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln75_7"/></StgValue>
</operation>

<operation id="299" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %add_ln75_3 = add i10 %zext_ln75_7, %shl_ln75_2

]]></Node>
<StgValue><ssdm name="add_ln75_3"/></StgValue>
</operation>

<operation id="300" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
ReluBackPropagation.exit.loopexit:0  br label %ReluBackPropagation.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="301" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="5">
<![CDATA[
:2  %grad_1_load = load float* %grad_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="grad_1_load"/></StgValue>
</operation>

<operation id="302" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i3_55 = fmul float %fc_in_1_0_load, %grad_1_load

]]></Node>
<StgValue><ssdm name="tmp_i3_55"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="303" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i3_55 = fmul float %fc_in_1_0_load, %grad_1_load

]]></Node>
<StgValue><ssdm name="tmp_i3_55"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="304" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i3_55 = fmul float %fc_in_1_0_load, %grad_1_load

]]></Node>
<StgValue><ssdm name="tmp_i3_55"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="305" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_i3_55 = fmul float %fc_in_1_0_load, %grad_1_load

]]></Node>
<StgValue><ssdm name="tmp_i3_55"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="306" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="10">
<![CDATA[
:7  %zext_ln75_5 = zext i10 %add_ln75_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln75_5"/></StgValue>
</operation>

<operation id="307" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %wgrad_1_addr = getelementptr [720 x float]* %wgrad_1, i64 0, i64 %zext_ln75_5

]]></Node>
<StgValue><ssdm name="wgrad_1_addr"/></StgValue>
</operation>

<operation id="308" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:9  store float %tmp_i3_55, float* %wgrad_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="309" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i22

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="310" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
MatrixBackPropagationMultiply.exit:0  %i_0_i31 = phi i6 [ %i_8, %MatrixBackPropagationMultiply.exit.loopexit ], [ 0, %MatrixBackPropagationMultiply.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i31"/></StgValue>
</operation>

<operation id="311" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
MatrixBackPropagationMultiply.exit:1  %empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36) nounwind

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="312" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
MatrixBackPropagationMultiply.exit:2  %icmp_ln79_1 = icmp eq i6 %i_0_i31, -28

]]></Node>
<StgValue><ssdm name="icmp_ln79_1"/></StgValue>
</operation>

<operation id="313" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
MatrixBackPropagationMultiply.exit:3  %i_8 = add i6 %i_0_i31, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="314" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
MatrixBackPropagationMultiply.exit:4  br i1 %icmp_ln79_1, label %CalculateMatrixGrad.exit, label %15

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="315" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="6">
<![CDATA[
:0  %zext_ln80_1 = zext i6 %i_0_i31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln80_1"/></StgValue>
</operation>

<operation id="316" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %grad_0_addr = getelementptr [36 x float]* %grad_0, i64 0, i64 %zext_ln80_1

]]></Node>
<StgValue><ssdm name="grad_0_addr"/></StgValue>
</operation>

<operation id="317" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:2  store float 0.000000e+00, float* %grad_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="318" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
:3  %shl_ln82_2 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %i_0_i31, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln82_2"/></StgValue>
</operation>

<operation id="319" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:4  %shl_ln82_3 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %i_0_i31, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln82_3"/></StgValue>
</operation>

<operation id="320" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %16

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="321" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
CalculateMatrixGrad.exit:0  call fastcc void @MaxPooBackPropagatio([36 x float]* %grad_0, [144 x float]* %conv_grad_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ln173"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="322" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %empty_57 = phi float [ 0.000000e+00, %15 ], [ %tmp_i4_59, %17 ]

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="323" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %j_0_i36 = phi i5 [ 0, %15 ], [ %j_13, %17 ]

]]></Node>
<StgValue><ssdm name="j_0_i36"/></StgValue>
</operation>

<operation id="324" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="5">
<![CDATA[
:2  %j_0_i36_cast11 = zext i5 %j_0_i36 to i8

]]></Node>
<StgValue><ssdm name="j_0_i36_cast11"/></StgValue>
</operation>

<operation id="325" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="326" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %icmp_ln81_1 = icmp eq i5 %j_0_i36, -12

]]></Node>
<StgValue><ssdm name="icmp_ln81_1"/></StgValue>
</operation>

<operation id="327" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %j_13 = add i5 %j_0_i36, 1

]]></Node>
<StgValue><ssdm name="j_13"/></StgValue>
</operation>

<operation id="328" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln81_1, label %MatrixBackPropagationMultiply.exit.loopexit, label %17

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="329" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln82_2 = add i8 %shl_ln82_3, %j_0_i36_cast11

]]></Node>
<StgValue><ssdm name="add_ln82_2"/></StgValue>
</operation>

<operation id="330" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="8">
<![CDATA[
:1  %zext_ln82_5 = zext i8 %add_ln82_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln82_5"/></StgValue>
</operation>

<operation id="331" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %add_ln82_3 = add i10 %zext_ln82_5, %shl_ln82_2

]]></Node>
<StgValue><ssdm name="add_ln82_3"/></StgValue>
</operation>

<operation id="332" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="10">
<![CDATA[
:3  %zext_ln82_2 = zext i10 %add_ln82_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln82_2"/></StgValue>
</operation>

<operation id="333" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %fc_hidden_layer1_add = getelementptr [720 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln82_2

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_add"/></StgValue>
</operation>

<operation id="334" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="10">
<![CDATA[
:5  %fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa"/></StgValue>
</operation>

<operation id="335" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
MatrixBackPropagationMultiply.exit.loopexit:0  br label %MatrixBackPropagationMultiply.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="336" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="10">
<![CDATA[
:5  %fc_hidden_layer1_loa = load float* %fc_hidden_layer1_add, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa"/></StgValue>
</operation>

<operation id="337" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="5">
<![CDATA[
:6  %zext_ln82_3 = zext i5 %j_0_i36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln82_3"/></StgValue>
</operation>

<operation id="338" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %grad_1_addr_3 = getelementptr [20 x float]* %grad_1, i64 0, i64 %zext_ln82_3

]]></Node>
<StgValue><ssdm name="grad_1_addr_3"/></StgValue>
</operation>

<operation id="339" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="5">
<![CDATA[
:8  %grad_1_load_1 = load float* %grad_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="grad_1_load_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="340" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="5">
<![CDATA[
:8  %grad_1_load_1 = load float* %grad_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="grad_1_load_1"/></StgValue>
</operation>

<operation id="341" st_id="54" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i4 = fmul float %fc_hidden_layer1_loa, %grad_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="342" st_id="55" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i4 = fmul float %fc_hidden_layer1_loa, %grad_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="343" st_id="56" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i4 = fmul float %fc_hidden_layer1_loa, %grad_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="344" st_id="57" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i4 = fmul float %fc_hidden_layer1_loa, %grad_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_i4"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="345" st_id="58" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i4_59 = fadd float %empty_57, %tmp_i4

]]></Node>
<StgValue><ssdm name="tmp_i4_59"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="346" st_id="59" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i4_59 = fadd float %empty_57, %tmp_i4

]]></Node>
<StgValue><ssdm name="tmp_i4_59"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="347" st_id="60" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i4_59 = fadd float %empty_57, %tmp_i4

]]></Node>
<StgValue><ssdm name="tmp_i4_59"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="348" st_id="61" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i4_59 = fadd float %empty_57, %tmp_i4

]]></Node>
<StgValue><ssdm name="tmp_i4_59"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="349" st_id="62" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_i4_59 = fadd float %empty_57, %tmp_i4

]]></Node>
<StgValue><ssdm name="tmp_i4_59"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="350" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store float %tmp_i4_59, float* %grad_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="351" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %16

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="352" st_id="64" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
CalculateMatrixGrad.exit:0  call fastcc void @MaxPooBackPropagatio([36 x float]* %grad_0, [144 x float]* %conv_grad_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ln173"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="353" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:1  call fastcc void @Conv2d.2([144 x float]* %conv_grad_2, [9 x float]* %kernel_grad_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ln176"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="354" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:1  call fastcc void @Conv2d.2([144 x float]* %conv_grad_2, [9 x float]* %kernel_grad_2) nounwind

]]></Node>
<StgValue><ssdm name="call_ln176"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="355" st_id="67" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:2  call fastcc void @Padding([144 x float]* %conv_grad_2, [256 x float]* %conv_grad_2_padding) nounwind

]]></Node>
<StgValue><ssdm name="call_ln178"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="356" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:2  call fastcc void @Padding([144 x float]* %conv_grad_2, [256 x float]* %conv_grad_2_padding) nounwind

]]></Node>
<StgValue><ssdm name="call_ln178"/></StgValue>
</operation>

<operation id="357" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
CalculateMatrixGrad.exit:3  br label %.loopexit3

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="358" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit3:0  %i_0_i49 = phi i2 [ 0, %CalculateMatrixGrad.exit ], [ %i_9, %.loopexit3.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i49"/></StgValue>
</operation>

<operation id="359" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="2">
<![CDATA[
.loopexit3:1  %zext_ln107 = zext i2 %i_0_i49 to i5

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="360" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit3:2  %icmp_ln107 = icmp eq i2 %i_0_i49, -1

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="361" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit3:3  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="362" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit3:4  %i_9 = add i2 %i_0_i49, 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="363" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit3:5  br i1 %icmp_ln107, label %OverturnKernel.exit, label %.preheader.preheader.i50

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="364" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader.i50:0  %shl_ln3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0_i49, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="365" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader.i50:1  %zext_ln109_2 = zext i4 %shl_ln3 to i5

]]></Node>
<StgValue><ssdm name="zext_ln109_2"/></StgValue>
</operation>

<operation id="366" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.i50:2  %sub_ln109 = sub i5 %zext_ln109_2, %zext_ln107

]]></Node>
<StgValue><ssdm name="sub_ln109"/></StgValue>
</operation>

<operation id="367" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader.i50:3  %sub_ln109_1 = sub i2 -2, %i_0_i49

]]></Node>
<StgValue><ssdm name="sub_ln109_1"/></StgValue>
</operation>

<operation id="368" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader.i50:4  %zext_ln109_3 = zext i2 %sub_ln109_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln109_3"/></StgValue>
</operation>

<operation id="369" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader.i50:5  %shl_ln109_1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %sub_ln109_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln109_1"/></StgValue>
</operation>

<operation id="370" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader.i50:6  %zext_ln109_4 = zext i4 %shl_ln109_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln109_4"/></StgValue>
</operation>

<operation id="371" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.i50:7  %sub_ln109_2 = sub i5 %zext_ln109_4, %zext_ln109_3

]]></Node>
<StgValue><ssdm name="sub_ln109_2"/></StgValue>
</operation>

<operation id="372" st_id="69" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader.i50:8  %add_ln109 = add i5 %sub_ln109_2, 2

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="373" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i50:9  br label %.preheader.i52

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="374" st_id="69" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln107" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OverturnKernel.exit:3  %lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_req"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="375" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.i52:0  %j_0_i51 = phi i2 [ %j_14, %18 ], [ 0, %.preheader.preheader.i50 ]

]]></Node>
<StgValue><ssdm name="j_0_i51"/></StgValue>
</operation>

<operation id="376" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="5" op_0_bw="2">
<![CDATA[
.preheader.i52:1  %zext_ln108 = zext i2 %j_0_i51 to i5

]]></Node>
<StgValue><ssdm name="zext_ln108"/></StgValue>
</operation>

<operation id="377" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i52:2  %icmp_ln108 = icmp eq i2 %j_0_i51, -1

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="378" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i52:3  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="379" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i52:4  %j_14 = add i2 %j_0_i51, 1

]]></Node>
<StgValue><ssdm name="j_14"/></StgValue>
</operation>

<operation id="380" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i52:5  br i1 %icmp_ln108, label %.loopexit3.loopexit, label %18

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="381" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln109_1 = add i5 %sub_ln109, %zext_ln108

]]></Node>
<StgValue><ssdm name="add_ln109_1"/></StgValue>
</operation>

<operation id="382" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="5">
<![CDATA[
:1  %sext_ln109 = sext i5 %add_ln109_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln109"/></StgValue>
</operation>

<operation id="383" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="32">
<![CDATA[
:2  %zext_ln109 = zext i32 %sext_ln109 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="384" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %conv_kernel_2_addr = getelementptr [9 x float]* @conv_kernel_2, i64 0, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="conv_kernel_2_addr"/></StgValue>
</operation>

<operation id="385" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="4">
<![CDATA[
:4  %conv_kernel_2_load = load float* %conv_kernel_2_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel_2_load"/></StgValue>
</operation>

<operation id="386" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %sub_ln109_3 = sub i5 %add_ln109, %zext_ln108

]]></Node>
<StgValue><ssdm name="sub_ln109_3"/></StgValue>
</operation>

<operation id="387" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
.loopexit3.loopexit:0  br label %.loopexit3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="388" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="4">
<![CDATA[
:4  %conv_kernel_2_load = load float* %conv_kernel_2_addr, align 4

]]></Node>
<StgValue><ssdm name="conv_kernel_2_load"/></StgValue>
</operation>

<operation id="389" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="5">
<![CDATA[
:6  %sext_ln109_1 = sext i5 %sub_ln109_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln109_1"/></StgValue>
</operation>

<operation id="390" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="32">
<![CDATA[
:7  %zext_ln109_1 = zext i32 %sext_ln109_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln109_1"/></StgValue>
</operation>

<operation id="391" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %kernel_grad_2_overtu_1 = getelementptr [9 x float]* %kernel_grad_2_overtu, i64 0, i64 %zext_ln109_1

]]></Node>
<StgValue><ssdm name="kernel_grad_2_overtu_1"/></StgValue>
</operation>

<operation id="392" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:9  store float %conv_kernel_2_load, float* %kernel_grad_2_overtu_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="393" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i52

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="394" st_id="72" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OverturnKernel.exit:3  %lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_req"/></StgValue>
</operation>

<operation id="395" st_id="72" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
OverturnKernel.exit:6  %lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_1_req"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="396" st_id="73" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OverturnKernel.exit:3  %lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_req"/></StgValue>
</operation>

<operation id="397" st_id="73" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
OverturnKernel.exit:6  %lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_1_req"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="398" st_id="74" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OverturnKernel.exit:3  %lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_req"/></StgValue>
</operation>

<operation id="399" st_id="74" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
OverturnKernel.exit:6  %lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_1_req"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="400" st_id="75" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OverturnKernel.exit:3  %lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_req"/></StgValue>
</operation>

<operation id="401" st_id="75" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
OverturnKernel.exit:6  %lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_1_req"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="402" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
OverturnKernel.exit:0  call fastcc void @Conv2d.1([256 x float]* %conv_grad_2_padding, [9 x float]* %kernel_grad_2_overtu, [196 x float]* %pool_grad_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln182"/></StgValue>
</operation>

<operation id="403" st_id="76" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OverturnKernel.exit:3  %lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_req"/></StgValue>
</operation>

<operation id="404" st_id="76" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
OverturnKernel.exit:6  %lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_1_req"/></StgValue>
</operation>

<operation id="405" st_id="76" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
OverturnKernel.exit:9  %lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_2_req"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="406" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
OverturnKernel.exit:0  call fastcc void @Conv2d.1([256 x float]* %conv_grad_2_padding, [9 x float]* %kernel_grad_2_overtu, [196 x float]* %pool_grad_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln182"/></StgValue>
</operation>

<operation id="407" st_id="77" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OverturnKernel.exit:3  %lr_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_req"/></StgValue>
</operation>

<operation id="408" st_id="77" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
OverturnKernel.exit:6  %lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_1_req"/></StgValue>
</operation>

<operation id="409" st_id="77" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
OverturnKernel.exit:9  %lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_2_req"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="410" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
OverturnKernel.exit:1  call fastcc void @MaxPooBackPropagatio.1([196 x float]* %pool_grad_1, [784 x float]* %conv_grad_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="411" st_id="78" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
OverturnKernel.exit:4  %lr_in_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %lr_in_addr)

]]></Node>
<StgValue><ssdm name="lr_in_addr_read"/></StgValue>
</operation>

<operation id="412" st_id="78" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
OverturnKernel.exit:6  %lr_in_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_1_req"/></StgValue>
</operation>

<operation id="413" st_id="78" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
OverturnKernel.exit:9  %lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_2_req"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="414" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
OverturnKernel.exit:1  call fastcc void @MaxPooBackPropagatio.1([196 x float]* %pool_grad_1, [784 x float]* %conv_grad_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln185"/></StgValue>
</operation>

<operation id="415" st_id="79" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
OverturnKernel.exit:7  %lr_in_addr_read_1 = call float @_ssdm_op_Read.m_axi.floatP(float* %lr_in_addr)

]]></Node>
<StgValue><ssdm name="lr_in_addr_read_1"/></StgValue>
</operation>

<operation id="416" st_id="79" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
OverturnKernel.exit:9  %lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_2_req"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="417" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
OverturnKernel.exit:2  call fastcc void @Conv2d([900 x float]* @mnist_data, [784 x float]* %conv_grad_1, [9 x float]* %kernel_grad_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln187"/></StgValue>
</operation>

<operation id="418" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
OverturnKernel.exit:8  call fastcc void @MatrixBackPropagatio([9 x float]* %kernel_grad_2, [9 x float]* @conv_kernel_2, float %lr_in_addr_read_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln191"/></StgValue>
</operation>

<operation id="419" st_id="80" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
OverturnKernel.exit:9  %lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_2_req"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="420" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
OverturnKernel.exit:2  call fastcc void @Conv2d([900 x float]* @mnist_data, [784 x float]* %conv_grad_1, [9 x float]* %kernel_grad_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln187"/></StgValue>
</operation>

<operation id="421" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
OverturnKernel.exit:8  call fastcc void @MatrixBackPropagatio([9 x float]* %kernel_grad_2, [9 x float]* @conv_kernel_2, float %lr_in_addr_read_1) nounwind

]]></Node>
<StgValue><ssdm name="call_ln191"/></StgValue>
</operation>

<operation id="422" st_id="81" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
OverturnKernel.exit:9  %lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_2_req"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="423" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
OverturnKernel.exit:5  call fastcc void @MatrixBackPropagatio([9 x float]* %kernel_grad_1, [9 x float]* @conv_kernel_1, float %lr_in_addr_read) nounwind

]]></Node>
<StgValue><ssdm name="call_ln190"/></StgValue>
</operation>

<operation id="424" st_id="82" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
OverturnKernel.exit:9  %lr_in_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %lr_in_addr, i32 1)

]]></Node>
<StgValue><ssdm name="lr_in_load_2_req"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="425" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
OverturnKernel.exit:5  call fastcc void @MatrixBackPropagatio([9 x float]* %kernel_grad_1, [9 x float]* @conv_kernel_1, float %lr_in_addr_read) nounwind

]]></Node>
<StgValue><ssdm name="call_ln190"/></StgValue>
</operation>

<operation id="426" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
OverturnKernel.exit:10  %lr_in_addr_read_2 = call float @_ssdm_op_Read.m_axi.floatP(float* %lr_in_addr)

]]></Node>
<StgValue><ssdm name="lr_in_addr_read_2"/></StgValue>
</operation>

<operation id="427" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0">
<![CDATA[
OverturnKernel.exit:11  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="428" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.loopexit:0  %i_0_i58 = phi i6 [ 0, %OverturnKernel.exit ], [ %i_10, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i58"/></StgValue>
</operation>

<operation id="429" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:1  %empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36) nounwind

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="430" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:2  %icmp_ln123 = icmp eq i6 %i_0_i58, -28

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="431" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:3  %i_10 = add i6 %i_0_i58, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="432" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln123, label %MatrixBackPropagation.1.exit.preheader, label %.preheader.preheader.i59

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="433" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader.preheader.i59:0  %shl_ln4 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %i_0_i58, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="434" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader.preheader.i59:1  %shl_ln125_1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %i_0_i58, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln125_1"/></StgValue>
</operation>

<operation id="435" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i59:2  br label %.preheader.i61

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="436" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
MatrixBackPropagation.1.exit.preheader:0  br label %MatrixBackPropagation.1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="437" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.i61:0  %j_0_i60 = phi i5 [ %j_15, %19 ], [ 0, %.preheader.preheader.i59 ]

]]></Node>
<StgValue><ssdm name="j_0_i60"/></StgValue>
</operation>

<operation id="438" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="5">
<![CDATA[
.preheader.i61:1  %j_0_i60_cast = zext i5 %j_0_i60 to i8

]]></Node>
<StgValue><ssdm name="j_0_i60_cast"/></StgValue>
</operation>

<operation id="439" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i61:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="440" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i61:3  %icmp_ln124 = icmp eq i5 %j_0_i60, -12

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="441" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i61:4  %j_15 = add i5 %j_0_i60, 1

]]></Node>
<StgValue><ssdm name="j_15"/></StgValue>
</operation>

<operation id="442" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i61:5  br i1 %icmp_ln124, label %.loopexit.loopexit, label %19

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="443" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %add_ln125 = add i8 %shl_ln125_1, %j_0_i60_cast

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="444" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="8">
<![CDATA[
:1  %zext_ln125_2 = zext i8 %add_ln125 to i10

]]></Node>
<StgValue><ssdm name="zext_ln125_2"/></StgValue>
</operation>

<operation id="445" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %add_ln125_1 = add i10 %zext_ln125_2, %shl_ln4

]]></Node>
<StgValue><ssdm name="add_ln125_1"/></StgValue>
</operation>

<operation id="446" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="10">
<![CDATA[
:3  %zext_ln125 = zext i10 %add_ln125_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln125"/></StgValue>
</operation>

<operation id="447" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %fc_hidden_layer1_add_2 = getelementptr [720 x float]* @fc_hidden_layer1, i64 0, i64 %zext_ln125

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_add_2"/></StgValue>
</operation>

<operation id="448" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %wgrad_1_addr_1 = getelementptr [720 x float]* %wgrad_1, i64 0, i64 %zext_ln125

]]></Node>
<StgValue><ssdm name="wgrad_1_addr_1"/></StgValue>
</operation>

<operation id="449" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="10">
<![CDATA[
:6  %wgrad_1_load = load float* %wgrad_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="wgrad_1_load"/></StgValue>
</operation>

<operation id="450" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="451" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="10">
<![CDATA[
:6  %wgrad_1_load = load float* %wgrad_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="wgrad_1_load"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="452" st_id="87" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i6 = fmul float %wgrad_1_load, %lr_in_addr_read_2

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="453" st_id="88" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i6 = fmul float %wgrad_1_load, %lr_in_addr_read_2

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="454" st_id="89" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i6 = fmul float %wgrad_1_load, %lr_in_addr_read_2

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="455" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="10">
<![CDATA[
:8  %fc_hidden_layer1_loa_1 = load float* %fc_hidden_layer1_add_2, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa_1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="456" st_id="90" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i6 = fmul float %wgrad_1_load, %lr_in_addr_read_2

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="457" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="10">
<![CDATA[
:8  %fc_hidden_layer1_loa_1 = load float* %fc_hidden_layer1_add_2, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer1_loa_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="458" st_id="91" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i5_64 = fsub float %fc_hidden_layer1_loa_1, %tmp_i6

]]></Node>
<StgValue><ssdm name="tmp_i5_64"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="459" st_id="92" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i5_64 = fsub float %fc_hidden_layer1_loa_1, %tmp_i6

]]></Node>
<StgValue><ssdm name="tmp_i5_64"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="460" st_id="93" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i5_64 = fsub float %fc_hidden_layer1_loa_1, %tmp_i6

]]></Node>
<StgValue><ssdm name="tmp_i5_64"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="461" st_id="94" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i5_64 = fsub float %fc_hidden_layer1_loa_1, %tmp_i6

]]></Node>
<StgValue><ssdm name="tmp_i5_64"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="462" st_id="95" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i5_64 = fsub float %fc_hidden_layer1_loa_1, %tmp_i6

]]></Node>
<StgValue><ssdm name="tmp_i5_64"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="463" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="32">
<![CDATA[
:10  store float %tmp_i5_64, float* %fc_hidden_layer1_add_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="464" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader.i61

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="465" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
MatrixBackPropagation.1.exit:0  %i_0_i69 = phi i5 [ %i_11, %MatrixBackPropagation.1.exit.loopexit ], [ 0, %MatrixBackPropagation.1.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i69"/></StgValue>
</operation>

<operation id="466" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
MatrixBackPropagation.1.exit:1  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="467" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
MatrixBackPropagation.1.exit:2  %icmp_ln123_1 = icmp eq i5 %i_0_i69, -12

]]></Node>
<StgValue><ssdm name="icmp_ln123_1"/></StgValue>
</operation>

<operation id="468" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
MatrixBackPropagation.1.exit:3  %i_11 = add i5 %i_0_i69, 1

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="469" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
MatrixBackPropagation.1.exit:4  br i1 %icmp_ln123_1, label %MatrixBackPropagation.exit, label %.preheader.preheader.i72

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="470" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader.preheader.i72:0  %shl_ln125_2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0_i69, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln125_2"/></StgValue>
</operation>

<operation id="471" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader.preheader.i72:1  %shl_ln125_3 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0_i69, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln125_3"/></StgValue>
</operation>

<operation id="472" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i72:2  br label %.preheader.i75

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="473" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0">
<![CDATA[
MatrixBackPropagation.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln194"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="474" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.i75:0  %j_0_i73 = phi i4 [ %j_16, %20 ], [ 0, %.preheader.preheader.i72 ]

]]></Node>
<StgValue><ssdm name="j_0_i73"/></StgValue>
</operation>

<operation id="475" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="6" op_0_bw="4">
<![CDATA[
.preheader.i75:1  %j_0_i73_cast = zext i4 %j_0_i73 to i6

]]></Node>
<StgValue><ssdm name="j_0_i73_cast"/></StgValue>
</operation>

<operation id="476" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i75:2  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="477" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i75:3  %icmp_ln124_1 = icmp eq i4 %j_0_i73, -6

]]></Node>
<StgValue><ssdm name="icmp_ln124_1"/></StgValue>
</operation>

<operation id="478" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i75:4  %j_16 = add i4 %j_0_i73, 1

]]></Node>
<StgValue><ssdm name="j_16"/></StgValue>
</operation>

<operation id="479" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i75:5  br i1 %icmp_ln124_1, label %MatrixBackPropagation.1.exit.loopexit, label %20

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="480" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %add_ln125_2 = add i6 %shl_ln125_3, %j_0_i73_cast

]]></Node>
<StgValue><ssdm name="add_ln125_2"/></StgValue>
</operation>

<operation id="481" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="6">
<![CDATA[
:1  %zext_ln125_3 = zext i6 %add_ln125_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln125_3"/></StgValue>
</operation>

<operation id="482" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln125_3 = add i8 %zext_ln125_3, %shl_ln125_2

]]></Node>
<StgValue><ssdm name="add_ln125_3"/></StgValue>
</operation>

<operation id="483" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln125_1 = zext i8 %add_ln125_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln125_1"/></StgValue>
</operation>

<operation id="484" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %fc_hidden_layer2_add_2 = getelementptr [200 x float]* @fc_hidden_layer2, i64 0, i64 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_add_2"/></StgValue>
</operation>

<operation id="485" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %wgrad_2_addr_1 = getelementptr [300 x float]* %wgrad_2, i64 0, i64 %zext_ln125_1

]]></Node>
<StgValue><ssdm name="wgrad_2_addr_1"/></StgValue>
</operation>

<operation id="486" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="9">
<![CDATA[
:6  %wgrad_2_load = load float* %wgrad_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="wgrad_2_load"/></StgValue>
</operation>

<operation id="487" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0">
<![CDATA[
MatrixBackPropagation.1.exit.loopexit:0  br label %MatrixBackPropagation.1.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="488" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="9">
<![CDATA[
:6  %wgrad_2_load = load float* %wgrad_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="wgrad_2_load"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="489" st_id="100" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i7 = fmul float %wgrad_2_load, %lr_in_addr_read_2

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="490" st_id="101" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i7 = fmul float %wgrad_2_load, %lr_in_addr_read_2

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="491" st_id="102" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i7 = fmul float %wgrad_2_load, %lr_in_addr_read_2

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="492" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="8">
<![CDATA[
:8  %fc_hidden_layer2_loa_1 = load float* %fc_hidden_layer2_add_2, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa_1"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="493" st_id="103" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_i7 = fmul float %wgrad_2_load, %lr_in_addr_read_2

]]></Node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="494" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="8">
<![CDATA[
:8  %fc_hidden_layer2_loa_1 = load float* %fc_hidden_layer2_add_2, align 4

]]></Node>
<StgValue><ssdm name="fc_hidden_layer2_loa_1"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="495" st_id="104" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i6_67 = fsub float %fc_hidden_layer2_loa_1, %tmp_i7

]]></Node>
<StgValue><ssdm name="tmp_i6_67"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="496" st_id="105" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i6_67 = fsub float %fc_hidden_layer2_loa_1, %tmp_i7

]]></Node>
<StgValue><ssdm name="tmp_i6_67"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="497" st_id="106" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i6_67 = fsub float %fc_hidden_layer2_loa_1, %tmp_i7

]]></Node>
<StgValue><ssdm name="tmp_i6_67"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="498" st_id="107" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i6_67 = fsub float %fc_hidden_layer2_loa_1, %tmp_i7

]]></Node>
<StgValue><ssdm name="tmp_i6_67"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="499" st_id="108" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i6_67 = fsub float %fc_hidden_layer2_loa_1, %tmp_i7

]]></Node>
<StgValue><ssdm name="tmp_i6_67"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="500" st_id="109" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:10  store float %tmp_i6_67, float* %fc_hidden_layer2_add_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="501" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader.i75

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
