// Node Statistic Information File
// Tool:  ispLEVER Classic 2.1.00.02.49.20
// Design 'lab9' created   Sat May 07 19:08:14 2016

// Fmax Logic Level: 2.

// Path: serial_m_0_.Q
//    -> serial_Rx_Valid_0
//    -> serial_Rx_Valid.CE

// Signal Name: LEDVCC_3_
// Type: Output
BEGIN LEDVCC_3_
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
END

// Signal Name: show_6_.X1
// Type: Output
BEGIN show_6_.X1
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_out_1__n.BLIF	8
Fanin Node      	dynamicshow_out_0__n.BLIF	4
Fanin Node      	dynamicshow_out_3__n.BLIF	12
END

// Signal Name: show_6_.X2
// Type: Output
BEGIN show_6_.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_out_1__n.BLIF	8
Fanin Node      	dynamicshow_mux_dataout_3_2__un1_n.BLIF	3
Fanin Node      	dynamicshow_mux_dataout_3_2__un0_n.BLIF	11
END

// Signal Name: LEDVCC_2_
// Type: Output
BEGIN LEDVCC_2_
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
END

// Signal Name: LEDVCC_1_
// Type: Output
BEGIN LEDVCC_1_
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
END

// Signal Name: LEDVCC_0_
// Type: Output
BEGIN LEDVCC_0_
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
END

// Signal Name: show_5_
// Type: Output
BEGIN show_5_
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_out_1__n.BLIF	8
Fanin Node      	dynamicshow_out_0__n.BLIF	4
Fanin Node      	dynamicshow_out_3__n.BLIF	12
Fanin Node      	dynamicshow_mux_dataout_3_2__un1_n.BLIF	3
Fanin Node      	dynamicshow_mux_dataout_3_2__un0_n.BLIF	11
END

// Signal Name: show_4_
// Type: Output
BEGIN show_4_
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_out_1__n.BLIF	8
Fanin Node      	dynamicshow_out_0__n.BLIF	4
Fanin Node      	dynamicshow_out_3__n.BLIF	12
Fanin Node      	dynamicshow_mux_dataout_3_2__un1_n.BLIF	3
Fanin Node      	dynamicshow_mux_dataout_3_2__un0_n.BLIF	11
END

// Signal Name: show_3_.X1
// Type: Output
BEGIN show_3_.X1
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_out_1__n.BLIF	8
Fanin Node      	dynamicshow_out_0__n.BLIF	4
Fanin Node      	dynamicshow_out_3__n.BLIF	12
Fanin Node      	dynamicshow_mux_dataout_3_2__un1_n.BLIF	3
Fanin Node      	dynamicshow_mux_dataout_3_2__un0_n.BLIF	11
END

// Signal Name: show_3_.X2
// Type: Output
BEGIN show_3_.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_out_1__n.BLIF	8
Fanin Node      	dynamicshow_mux_dataout_3_2__un1_n.BLIF	3
Fanin Node      	dynamicshow_mux_dataout_3_2__un0_n.BLIF	11
END

// Signal Name: show_2_
// Type: Output
BEGIN show_2_
Fanin Number		5
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_out_1__n.BLIF	8
Fanin Node      	dynamicshow_out_0__n.BLIF	4
Fanin Node      	dynamicshow_out_3__n.BLIF	12
Fanin Node      	dynamicshow_mux_dataout_3_2__un1_n.BLIF	3
Fanin Node      	dynamicshow_mux_dataout_3_2__un0_n.BLIF	11
END

// Signal Name: show_1_
// Type: Output
BEGIN show_1_
Fanin Number		5
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_out_1__n.BLIF	8
Fanin Node      	dynamicshow_out_0__n.BLIF	4
Fanin Node      	dynamicshow_out_3__n.BLIF	12
Fanin Node      	dynamicshow_mux_dataout_3_2__un1_n.BLIF	3
Fanin Node      	dynamicshow_mux_dataout_3_2__un0_n.BLIF	11
END

// Signal Name: show_0_.X1
// Type: Output
BEGIN show_0_.X1
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_out_1__n.BLIF	8
Fanin Node      	dynamicshow_out_0__n.BLIF	4
Fanin Node      	dynamicshow_out_3__n.BLIF	12
Fanin Node      	dynamicshow_mux_dataout_3_2__un1_n.BLIF	3
Fanin Node      	dynamicshow_mux_dataout_3_2__un0_n.BLIF	11
END

// Signal Name: show_0_.X2
// Type: Output
BEGIN show_0_.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dynamicshow_out_3__n.BLIF	12
Fanin Node      	dynamicshow_mux_dataout_3_2__un1_n.BLIF	3
Fanin Node      	dynamicshow_mux_dataout_3_2__un0_n.BLIF	11
END

// Signal Name: led_4_.D
// Type: Output_reg
BEGIN led_4_.D
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_combvalue_4_.Q	1
Fanin Node      	keyboard_combvalue_5_.Q	1
Fanin Node      	keyboard_combvalue_6_.Q	1
Fanin Node      	keyboard_combvalue_7_.Q	1
Fanin Node      	keyboard_combvalue_3_.Q	1
END

// Signal Name: led_4_.C
// Type: Output_reg
BEGIN led_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: led_4_.AP
// Type: Output_reg
BEGIN led_4_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyOut_3_.D
// Type: Output_reg
BEGIN keyOut_3_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_scanvalue_0_.Q	1
Fanin Node      	keyboard_scanvalue_1_.Q	2
END

// Signal Name: keyOut_3_.C
// Type: Output_reg
BEGIN keyOut_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyOut_3_.CE-
// Type: Output_reg
BEGIN keyOut_3_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: led_3_.D
// Type: Output_reg
BEGIN led_3_.D
Fanin Number		7
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_combvalue_4_.Q	1
Fanin Node      	keyboard_combvalue_5_.Q	1
Fanin Node      	keyboard_combvalue_6_.Q	1
Fanin Node      	keyboard_combvalue_7_.Q	1
Fanin Node      	keyboard_combvalue_1_.Q	1
Fanin Node      	keyboard_combvalue_2_.Q	1
Fanin Node      	keyboard_combvalue_3_.Q	1
END

// Signal Name: led_3_.C
// Type: Output_reg
BEGIN led_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: led_3_.AP
// Type: Output_reg
BEGIN led_3_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: led_2_.D
// Type: Output_reg
BEGIN led_2_.D
Fanin Number		8
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_combvalue_4_.Q	1
Fanin Node      	keyboard_combvalue_5_.Q	1
Fanin Node      	keyboard_combvalue_6_.Q	1
Fanin Node      	keyboard_combvalue_7_.Q	1
Fanin Node      	keyboard_combvalue_0_.Q	1
Fanin Node      	keyboard_combvalue_1_.Q	1
Fanin Node      	keyboard_combvalue_2_.Q	1
Fanin Node      	keyboard_combvalue_3_.Q	1
END

// Signal Name: led_2_.C
// Type: Output_reg
BEGIN led_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: led_2_.AP
// Type: Output_reg
BEGIN led_2_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: led_1_.D
// Type: Output_reg
BEGIN led_1_.D
Fanin Number		8
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_combvalue_4_.Q	1
Fanin Node      	keyboard_combvalue_5_.Q	1
Fanin Node      	keyboard_combvalue_6_.Q	1
Fanin Node      	keyboard_combvalue_7_.Q	1
Fanin Node      	keyboard_combvalue_0_.Q	1
Fanin Node      	keyboard_combvalue_1_.Q	1
Fanin Node      	keyboard_combvalue_2_.Q	1
Fanin Node      	keyboard_combvalue_3_.Q	1
END

// Signal Name: led_1_.C
// Type: Output_reg
BEGIN led_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: led_1_.AP
// Type: Output_reg
BEGIN led_1_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: led_0_.D
// Type: Output_reg
BEGIN led_0_.D
Fanin Number		8
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_combvalue_4_.Q	1
Fanin Node      	keyboard_combvalue_5_.Q	1
Fanin Node      	keyboard_combvalue_6_.Q	1
Fanin Node      	keyboard_combvalue_7_.Q	1
Fanin Node      	keyboard_combvalue_0_.Q	1
Fanin Node      	keyboard_combvalue_1_.Q	1
Fanin Node      	keyboard_combvalue_2_.Q	1
Fanin Node      	keyboard_combvalue_3_.Q	1
END

// Signal Name: led_0_.C
// Type: Output_reg
BEGIN led_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: led_0_.AP
// Type: Output_reg
BEGIN led_0_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyOut_2_.D
// Type: Output_reg
BEGIN keyOut_2_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_scanvalue_0_.Q	1
Fanin Node      	keyboard_scanvalue_1_.Q	2
END

// Signal Name: keyOut_2_.C
// Type: Output_reg
BEGIN keyOut_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyOut_2_.CE-
// Type: Output_reg
BEGIN keyOut_2_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyOut_1_.D
// Type: Output_reg
BEGIN keyOut_1_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_scanvalue_0_.Q	1
Fanin Node      	keyboard_scanvalue_1_.Q	2
END

// Signal Name: keyOut_1_.C
// Type: Output_reg
BEGIN keyOut_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyOut_1_.CE-
// Type: Output_reg
BEGIN keyOut_1_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyOut_0_.D
// Type: Output_reg
BEGIN keyOut_0_.D
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_scanvalue_0_.Q	1
Fanin Node      	keyboard_scanvalue_1_.Q	2
END

// Signal Name: keyOut_0_.C
// Type: Output_reg
BEGIN keyOut_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyOut_0_.CE-
// Type: Output_reg
BEGIN keyOut_0_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: Tx.D
// Type: Output_reg
BEGIN Tx.D
Fanin Number		12
Pterm Number		9
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_Send_count_0_.Q	2
Fanin Node      	serial_Send_count_1_.Q	3
Fanin Node      	serial_Send_count_2_.Q	3
Fanin Node      	serial_Send_count_3_.Q	4
Fanin Node      	serial_Send_data_1_.Q	2
Fanin Node      	serial_Send_data_2_.Q	12
Fanin Node      	serial_Send_data_3_.Q	10
Fanin Node      	serial_Send_data_4_.Q	10
Fanin Node      	serial_Send_data_5_.Q	9
Fanin Node      	serial_Send_data_6_.Q	6
Fanin Node      	serial_Send_data_7_.Q	3
Fanin Node      	serial_Send_data_8_.Q	0
END

// Signal Name: Tx.C
// Type: Output_reg
BEGIN Tx.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock9600.Q  	1
END

// Signal Name: Tx.AP
// Type: Output_reg
BEGIN Tx.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Send_en.Q    	0
END

// Signal Name: keyboard_timecnt_1_.D
// Type: Node_reg
BEGIN keyboard_timecnt_1_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_timecnt_1_.C
// Type: Node_reg
BEGIN keyboard_timecnt_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_1_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_timecnt_2_.D
// Type: Node_reg
BEGIN keyboard_timecnt_2_.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_timecnt_2_.C
// Type: Node_reg
BEGIN keyboard_timecnt_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_2_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_timecnt_3_.D
// Type: Node_reg
BEGIN keyboard_timecnt_3_.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_timecnt_3_.C
// Type: Node_reg
BEGIN keyboard_timecnt_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_3_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_timecnt_5_.T
// Type: Node_reg
BEGIN keyboard_timecnt_5_.T
Fanin Number		16
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_12_.Q	2
Fanin Node      	keyboard_timecnt_13_.Q	2
Fanin Node      	keyboard_timecnt_14_.Q	2
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_15_.Q	1
Fanin Node      	keyboard_timecnt_11_.Q	1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_timecnt_5_.C
// Type: Node_reg
BEGIN keyboard_timecnt_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_5_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_5_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_timecnt_8_.T
// Type: Node_reg
BEGIN keyboard_timecnt_8_.T
Fanin Number		16
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_12_.Q	2
Fanin Node      	keyboard_timecnt_13_.Q	2
Fanin Node      	keyboard_timecnt_14_.Q	2
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_15_.Q	1
Fanin Node      	keyboard_timecnt_11_.Q	1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_timecnt_8_.C
// Type: Node_reg
BEGIN keyboard_timecnt_8_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_8_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_8_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_timecnt_10_.T
// Type: Node_reg
BEGIN keyboard_timecnt_10_.T
Fanin Number		16
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_12_.Q	2
Fanin Node      	keyboard_timecnt_13_.Q	2
Fanin Node      	keyboard_timecnt_14_.Q	2
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_15_.Q	1
Fanin Node      	keyboard_timecnt_11_.Q	1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_timecnt_10_.C
// Type: Node_reg
BEGIN keyboard_timecnt_10_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_10_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_10_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_timecnt_12_.T
// Type: Node_reg
BEGIN keyboard_timecnt_12_.T
Fanin Number		16
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_12_.Q	2
Fanin Node      	keyboard_timecnt_13_.Q	2
Fanin Node      	keyboard_timecnt_14_.Q	2
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_15_.Q	1
Fanin Node      	keyboard_timecnt_11_.Q	1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_timecnt_12_.C
// Type: Node_reg
BEGIN keyboard_timecnt_12_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_12_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_12_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_timecnt_13_.T
// Type: Node_reg
BEGIN keyboard_timecnt_13_.T
Fanin Number		16
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_12_.Q	2
Fanin Node      	keyboard_timecnt_13_.Q	2
Fanin Node      	keyboard_timecnt_14_.Q	2
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_15_.Q	1
Fanin Node      	keyboard_timecnt_11_.Q	1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_timecnt_13_.C
// Type: Node_reg
BEGIN keyboard_timecnt_13_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_13_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_13_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_timecnt_14_.T
// Type: Node_reg
BEGIN keyboard_timecnt_14_.T
Fanin Number		16
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_12_.Q	2
Fanin Node      	keyboard_timecnt_13_.Q	2
Fanin Node      	keyboard_timecnt_14_.Q	2
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_15_.Q	1
Fanin Node      	keyboard_timecnt_11_.Q	1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_timecnt_14_.C
// Type: Node_reg
BEGIN keyboard_timecnt_14_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_14_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_14_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_int_Data_1_.D
// Type: Node_reg
BEGIN keyboard_int_Data_1_.D
Fanin Number		13
Pterm Number		13
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
Fanin Node      	keyboard_int_Data1_1_.Q	2
Fanin Node      	keyboard_temp_1_.Q  	1
END

// Signal Name: keyboard_int_Data_1_.C
// Type: Node_reg
BEGIN keyboard_int_Data_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data_1_.CE
// Type: Node_reg
BEGIN keyboard_int_Data_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data_1__0.BLIF	33
END

// Signal Name: keyboard_int_Data_1_.AR
// Type: Node_reg
BEGIN keyboard_int_Data_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_int_Data_2_.D
// Type: Node_reg
BEGIN keyboard_int_Data_2_.D
Fanin Number		15
Pterm Number		20
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
Fanin Node      	keyboard_int_Data1_1_.Q	2
Fanin Node      	keyboard_int_Data1_2_.Q	2
Fanin Node      	keyboard_temp_1_.Q  	1
Fanin Node      	keyboard_temp_2_.Q  	1
END

// Signal Name: keyboard_int_Data_2_.C
// Type: Node_reg
BEGIN keyboard_int_Data_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data_2_.CE
// Type: Node_reg
BEGIN keyboard_int_Data_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data_1__0.BLIF	33
END

// Signal Name: keyboard_int_Data_2_.AR
// Type: Node_reg
BEGIN keyboard_int_Data_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_int_Data_3_.D
// Type: Node_reg
BEGIN keyboard_int_Data_3_.D
Fanin Number		16
Pterm Number		50
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Output    	keyOut_2_.Q         	1
Fanin Node      	keyboard_int_Data1_1_.Q	2
Fanin Node      	keyboard_int_Data1_2_.Q	2
Fanin Node      	keyboard_int_Data1_3_.Q	1
Fanin Node      	keyboard_temp_1_.Q  	1
Fanin Node      	keyboard_temp_2_.Q  	1
Fanin Node      	keyboard_temp_3_.Q  	1
END

// Signal Name: keyboard_int_Data_3_.C
// Type: Node_reg
BEGIN keyboard_int_Data_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data_3_.CE
// Type: Node_reg
BEGIN keyboard_int_Data_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data_1__0.BLIF	33
END

// Signal Name: keyboard_int_Data_3_.AR
// Type: Node_reg
BEGIN keyboard_int_Data_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_int_Data_4_.D
// Type: Node_reg
BEGIN keyboard_int_Data_4_.D
Fanin Number		10
Pterm Number		19
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	keyboard_int_Data1_1_.Q	2
Fanin Node      	keyboard_int_Data1_2_.Q	2
Fanin Node      	keyboard_int_Data1_3_.Q	1
Fanin Node      	keyboard_temp_1_.Q  	1
Fanin Node      	keyboard_temp_2_.Q  	1
Fanin Node      	keyboard_temp_3_.Q  	1
Fanin Node      	keyboard_temp_4_.Q  	1
END

// Signal Name: keyboard_int_Data_4_.C
// Type: Node_reg
BEGIN keyboard_int_Data_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data_4_.CE
// Type: Node_reg
BEGIN keyboard_int_Data_4_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data_1__0.BLIF	33
END

// Signal Name: keyboard_int_Data_4_.AR
// Type: Node_reg
BEGIN keyboard_int_Data_4_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_int_Data_5_.D
// Type: Node_reg
BEGIN keyboard_int_Data_5_.D
Fanin Number		10
Pterm Number		13
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	keyboard_int_Data1_1_.Q	2
Fanin Node      	keyboard_int_Data1_2_.Q	2
Fanin Node      	keyboard_int_Data1_3_.Q	1
Fanin Node      	keyboard_temp_1_.Q  	1
Fanin Node      	keyboard_temp_2_.Q  	1
Fanin Node      	keyboard_temp_3_.Q  	1
Fanin Node      	keyboard_temp_4_.Q  	1
END

// Signal Name: keyboard_int_Data_5_.C
// Type: Node_reg
BEGIN keyboard_int_Data_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data_5_.CE
// Type: Node_reg
BEGIN keyboard_int_Data_5_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data_1__0.BLIF	33
END

// Signal Name: keyboard_int_Data_5_.AR
// Type: Node_reg
BEGIN keyboard_int_Data_5_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_int_Data0_0_.D
// Type: Node_reg
BEGIN keyboard_int_Data0_0_.D
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_3_.Q         	1
END

// Signal Name: keyboard_int_Data0_0_.C
// Type: Node_reg
BEGIN keyboard_int_Data0_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data0_0_.CE
// Type: Node_reg
BEGIN keyboard_int_Data0_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data0_0__0.BLIF	30
END

// Signal Name: keyboard_int_Data0_0_.AR
// Type: Node_reg
BEGIN keyboard_int_Data0_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_int_Data0_1_.D.X1
// Type: Node_reg
BEGIN keyboard_int_Data0_1_.D.X1
Fanin Number		8
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_int_Data0_1_.D.X2
// Type: Node_reg
BEGIN keyboard_int_Data0_1_.D.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_int_Data0_1_.C
// Type: Node_reg
BEGIN keyboard_int_Data0_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data0_1_.CE
// Type: Node_reg
BEGIN keyboard_int_Data0_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data0_0__0.BLIF	30
END

// Signal Name: keyboard_int_Data0_1_.AR
// Type: Node_reg
BEGIN keyboard_int_Data0_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_int_Data0_2_.D
// Type: Node_reg
BEGIN keyboard_int_Data0_2_.D
Fanin Number		5
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_int_Data0_2_.C
// Type: Node_reg
BEGIN keyboard_int_Data0_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data0_2_.CE
// Type: Node_reg
BEGIN keyboard_int_Data0_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data0_0__0.BLIF	30
END

// Signal Name: keyboard_int_Data0_2_.AR
// Type: Node_reg
BEGIN keyboard_int_Data0_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_int_Data0_3_.D
// Type: Node_reg
BEGIN keyboard_int_Data0_3_.D
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_int_Data0_3_.C
// Type: Node_reg
BEGIN keyboard_int_Data0_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data0_3_.CE
// Type: Node_reg
BEGIN keyboard_int_Data0_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data0_0__0.BLIF	30
END

// Signal Name: keyboard_int_Data0_3_.AR
// Type: Node_reg
BEGIN keyboard_int_Data0_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_int_Data1_0_.D
// Type: Node_reg
BEGIN keyboard_int_Data1_0_.D
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_3_.Q         	1
END

// Signal Name: keyboard_int_Data1_0_.C
// Type: Node_reg
BEGIN keyboard_int_Data1_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data1_0_.CE
// Type: Node_reg
BEGIN keyboard_int_Data1_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data1_0__0.BLIF	30
END

// Signal Name: keyboard_int_Data1_0_.AR
// Type: Node_reg
BEGIN keyboard_int_Data1_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: serial_Data1_0_.D
// Type: Node_reg
BEGIN serial_Data1_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_Rx_Data_0_.Q 	4
END

// Signal Name: serial_Data1_0_.C
// Type: Node_reg
BEGIN serial_Data1_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Rx_Valid.Q   	1
END

// Signal Name: serial_Data1_0_.AR
// Type: Node_reg
BEGIN serial_Data1_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: serial_Data1_1_.D
// Type: Node_reg
BEGIN serial_Data1_1_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_Rx_Data_1_.Q 	4
END

// Signal Name: serial_Data1_1_.C
// Type: Node_reg
BEGIN serial_Data1_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Rx_Valid.Q   	1
END

// Signal Name: serial_Data1_1_.AR
// Type: Node_reg
BEGIN serial_Data1_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: serial_Data1_2_.D
// Type: Node_reg
BEGIN serial_Data1_2_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_Rx_Data_2_.Q 	4
END

// Signal Name: serial_Data1_2_.C
// Type: Node_reg
BEGIN serial_Data1_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Rx_Valid.Q   	1
END

// Signal Name: serial_Data1_2_.AR
// Type: Node_reg
BEGIN serial_Data1_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: serial_Data1_3_.D
// Type: Node_reg
BEGIN serial_Data1_3_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_Rx_Data_3_.Q 	4
END

// Signal Name: serial_Data1_3_.C
// Type: Node_reg
BEGIN serial_Data1_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Rx_Valid.Q   	1
END

// Signal Name: serial_Data1_3_.AR
// Type: Node_reg
BEGIN serial_Data1_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: serial_Data2_0_.D
// Type: Node_reg
BEGIN serial_Data2_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_Rx_Data_4_.Q 	4
END

// Signal Name: serial_Data2_0_.C
// Type: Node_reg
BEGIN serial_Data2_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Rx_Valid.Q   	1
END

// Signal Name: serial_Data2_0_.AR
// Type: Node_reg
BEGIN serial_Data2_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: serial_Data2_1_.D
// Type: Node_reg
BEGIN serial_Data2_1_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_Rx_Data_5_.Q 	4
END

// Signal Name: serial_Data2_1_.C
// Type: Node_reg
BEGIN serial_Data2_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Rx_Valid.Q   	1
END

// Signal Name: serial_Data2_1_.AR
// Type: Node_reg
BEGIN serial_Data2_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: serial_Data2_2_.D
// Type: Node_reg
BEGIN serial_Data2_2_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_Rx_Data_6_.Q 	4
END

// Signal Name: serial_Data2_2_.C
// Type: Node_reg
BEGIN serial_Data2_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Rx_Valid.Q   	1
END

// Signal Name: serial_Data2_2_.AR
// Type: Node_reg
BEGIN serial_Data2_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: serial_Data2_3_.D
// Type: Node_reg
BEGIN serial_Data2_3_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_Rx_Data_7_.Q 	2
END

// Signal Name: serial_Data2_3_.C
// Type: Node_reg
BEGIN serial_Data2_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Rx_Valid.Q   	1
END

// Signal Name: serial_Data2_3_.AR
// Type: Node_reg
BEGIN serial_Data2_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_flag_Data_0_.T
// Type: Node_reg
BEGIN keyboard_flag_Data_0_.T
Fanin Number		17
Pterm Number		33
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_flag_Data_0_.Q	33
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_0_.Q         	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
Fanin Output    	keyOut_3_.Q         	1
END

// Signal Name: keyboard_flag_Data_0_.C
// Type: Node_reg
BEGIN keyboard_flag_Data_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_flag_Data_0_.AR
// Type: Node_reg
BEGIN keyboard_flag_Data_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: button5_d1_q_0_.D
// Type: Node_reg
BEGIN button5_d1_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	send.BLIF           	0
END

// Signal Name: button5_d1_q_0_.C
// Type: Node_reg
BEGIN button5_d1_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: keyboard_flag_Data_1_.T
// Type: Node_reg
BEGIN keyboard_flag_Data_1_.T
Fanin Number		16
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_flag_Data_0_.Q	33
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_0_.Q         	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_flag_Data_1_.C
// Type: Node_reg
BEGIN keyboard_flag_Data_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_flag_Data_1_.AR
// Type: Node_reg
BEGIN keyboard_flag_Data_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: button5_d2_q_0_.D
// Type: Node_reg
BEGIN button5_d2_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button5_d1_q_0_.Q   	1
END

// Signal Name: button5_d2_q_0_.C
// Type: Node_reg
BEGIN button5_d2_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button5_d3_q_0_.D
// Type: Node_reg
BEGIN button5_d3_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button5_d2_q_0_.Q   	1
END

// Signal Name: button5_d3_q_0_.C
// Type: Node_reg
BEGIN button5_d3_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button4_d1_q_0_.D
// Type: Node_reg
BEGIN button4_d1_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	keyIn_3_.BLIF       	0
END

// Signal Name: button4_d1_q_0_.C
// Type: Node_reg
BEGIN button4_d1_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button4_d2_q_0_.D
// Type: Node_reg
BEGIN button4_d2_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button4_d1_q_0_.Q   	1
END

// Signal Name: button4_d2_q_0_.C
// Type: Node_reg
BEGIN button4_d2_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: keyboard_scanvalue_0_.D
// Type: Node_reg
BEGIN keyboard_scanvalue_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_scanvalue_0_.Q	1
END

// Signal Name: keyboard_scanvalue_0_.C
// Type: Node_reg
BEGIN keyboard_scanvalue_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_scanvalue_0_.AR
// Type: Node_reg
BEGIN keyboard_scanvalue_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: button4_d3_q_0_.D
// Type: Node_reg
BEGIN button4_d3_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button4_d2_q_0_.Q   	1
END

// Signal Name: button4_d3_q_0_.C
// Type: Node_reg
BEGIN button4_d3_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: keyboard_scanvalue_1_.D
// Type: Node_reg
BEGIN keyboard_scanvalue_1_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_scanvalue_0_.Q	1
Fanin Node      	keyboard_scanvalue_1_.Q	2
END

// Signal Name: keyboard_scanvalue_1_.C
// Type: Node_reg
BEGIN keyboard_scanvalue_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_scanvalue_1_.AR
// Type: Node_reg
BEGIN keyboard_scanvalue_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: button3_d1_q_0_.D
// Type: Node_reg
BEGIN button3_d1_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	keyIn_2_.BLIF       	0
END

// Signal Name: button3_d1_q_0_.C
// Type: Node_reg
BEGIN button3_d1_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button3_d2_q_0_.D
// Type: Node_reg
BEGIN button3_d2_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button3_d1_q_0_.Q   	1
END

// Signal Name: button3_d2_q_0_.C
// Type: Node_reg
BEGIN button3_d2_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button3_d3_q_0_.D
// Type: Node_reg
BEGIN button3_d3_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button3_d2_q_0_.Q   	1
END

// Signal Name: button3_d3_q_0_.C
// Type: Node_reg
BEGIN button3_d3_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button2_d1_q_0_.D
// Type: Node_reg
BEGIN button2_d1_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	keyIn_1_.BLIF       	0
END

// Signal Name: button2_d1_q_0_.C
// Type: Node_reg
BEGIN button2_d1_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button2_d2_q_0_.D
// Type: Node_reg
BEGIN button2_d2_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button2_d1_q_0_.Q   	1
END

// Signal Name: button2_d2_q_0_.C
// Type: Node_reg
BEGIN button2_d2_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button2_d3_q_0_.D
// Type: Node_reg
BEGIN button2_d3_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button2_d2_q_0_.Q   	1
END

// Signal Name: button2_d3_q_0_.C
// Type: Node_reg
BEGIN button2_d3_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button1_d1_q_0_.D
// Type: Node_reg
BEGIN button1_d1_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	keyIn_0_.BLIF       	0
END

// Signal Name: button1_d1_q_0_.C
// Type: Node_reg
BEGIN button1_d1_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button1_d2_q_0_.D
// Type: Node_reg
BEGIN button1_d2_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button1_d1_q_0_.Q   	1
END

// Signal Name: button1_d2_q_0_.C
// Type: Node_reg
BEGIN button1_d2_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button1_d3_q_0_.D
// Type: Node_reg
BEGIN button1_d3_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button1_d2_q_0_.Q   	1
END

// Signal Name: button1_d3_q_0_.C
// Type: Node_reg
BEGIN button1_d3_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button0_d1_q_0_.D
// Type: Node_reg
BEGIN button0_d1_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: button0_d1_q_0_.C
// Type: Node_reg
BEGIN button0_d1_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button0_d2_q_0_.D
// Type: Node_reg
BEGIN button0_d2_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
END

// Signal Name: button0_d2_q_0_.C
// Type: Node_reg
BEGIN button0_d2_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: button0_d3_q_0_.D
// Type: Node_reg
BEGIN button0_d3_q_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d2_q_0_.Q   	1
END

// Signal Name: button0_d3_q_0_.C
// Type: Node_reg
BEGIN button0_d3_q_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: dynamicshow_counter4_q_1_.D
// Type: Node_reg
BEGIN dynamicshow_counter4_q_1_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
END

// Signal Name: dynamicshow_counter4_q_1_.C
// Type: Node_reg
BEGIN dynamicshow_counter4_q_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: dynamicshow_counter4_q_2_.D
// Type: Node_reg
BEGIN dynamicshow_counter4_q_2_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
END

// Signal Name: dynamicshow_counter4_q_2_.C
// Type: Node_reg
BEGIN dynamicshow_counter4_q_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkl.BLIF           	0
END

// Signal Name: serial_m_0_.D
// Type: Node_reg
BEGIN serial_m_0_.D
Fanin Number		9
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	Rx.BLIF             	0
Fanin Node      	serial_m_0_.Q       	3
Fanin Node      	serial_m_1_.Q       	2
Fanin Node      	serial_m_2_.Q       	3
Fanin Node      	serial_m_3_.Q       	2
Fanin Node      	serial_m_4_.Q       	1
Fanin Node      	serial_m_5_.Q       	2
Fanin Node      	serial_m_6_.Q       	1
Fanin Node      	serial_m_7_.Q       	2
END

// Signal Name: serial_m_0_.C
// Type: Node_reg
BEGIN serial_m_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock16.Q    	1
END

// Signal Name: serial_m_0_.AR
// Type: Node_reg
BEGIN serial_m_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: serial_m_1_.D
// Type: Node_reg
BEGIN serial_m_1_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_m_0_.Q       	3
Fanin Node      	serial_m_1_.Q       	2
END

// Signal Name: serial_m_1_.C
// Type: Node_reg
BEGIN serial_m_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock16.Q    	1
END

// Signal Name: serial_m_1_.AR
// Type: Node_reg
BEGIN serial_m_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: serial_m_2_.D
// Type: Node_reg
BEGIN serial_m_2_.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_m_0_.Q       	3
Fanin Node      	serial_m_1_.Q       	2
Fanin Node      	serial_m_2_.Q       	3
END

// Signal Name: serial_m_2_.C
// Type: Node_reg
BEGIN serial_m_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock16.Q    	1
END

// Signal Name: serial_m_2_.AR
// Type: Node_reg
BEGIN serial_m_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: serial_m_3_.D.X1
// Type: Node_reg
BEGIN serial_m_3_.D.X1
Fanin Number		8
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_m_0_.Q       	3
Fanin Node      	serial_m_1_.Q       	2
Fanin Node      	serial_m_2_.Q       	3
Fanin Node      	serial_m_3_.Q       	2
Fanin Node      	serial_m_4_.Q       	1
Fanin Node      	serial_m_5_.Q       	2
Fanin Node      	serial_m_6_.Q       	1
Fanin Node      	serial_m_7_.Q       	2
END

// Signal Name: serial_m_3_.D.X2
// Type: Node_reg
BEGIN serial_m_3_.D.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_m_3_.Q       	2
END

// Signal Name: serial_m_3_.C
// Type: Node_reg
BEGIN serial_m_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock16.Q    	1
END

// Signal Name: serial_m_3_.AR
// Type: Node_reg
BEGIN serial_m_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: serial_m_4_.D.X1
// Type: Node_reg
BEGIN serial_m_4_.D.X1
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_m_0_.Q       	3
Fanin Node      	serial_m_1_.Q       	2
Fanin Node      	serial_m_2_.Q       	3
Fanin Node      	serial_m_3_.Q       	2
END

// Signal Name: serial_m_4_.D.X2
// Type: Node_reg
BEGIN serial_m_4_.D.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_m_4_.Q       	1
END

// Signal Name: serial_m_4_.C
// Type: Node_reg
BEGIN serial_m_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock16.Q    	1
END

// Signal Name: serial_m_4_.AR
// Type: Node_reg
BEGIN serial_m_4_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: serial_m_5_.T
// Type: Node_reg
BEGIN serial_m_5_.T
Fanin Number		8
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_m_0_.Q       	3
Fanin Node      	serial_m_1_.Q       	2
Fanin Node      	serial_m_2_.Q       	3
Fanin Node      	serial_m_3_.Q       	2
Fanin Node      	serial_m_4_.Q       	1
Fanin Node      	serial_m_5_.Q       	2
Fanin Node      	serial_m_6_.Q       	1
Fanin Node      	serial_m_7_.Q       	2
END

// Signal Name: serial_m_5_.C
// Type: Node_reg
BEGIN serial_m_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock16.Q    	1
END

// Signal Name: serial_m_5_.AR
// Type: Node_reg
BEGIN serial_m_5_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: serial_m_6_.T
// Type: Node_reg
BEGIN serial_m_6_.T
Fanin Number		6
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_m_0_.Q       	3
Fanin Node      	serial_m_1_.Q       	2
Fanin Node      	serial_m_2_.Q       	3
Fanin Node      	serial_m_3_.Q       	2
Fanin Node      	serial_m_4_.Q       	1
Fanin Node      	serial_m_5_.Q       	2
END

// Signal Name: serial_m_6_.C
// Type: Node_reg
BEGIN serial_m_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock16.Q    	1
END

// Signal Name: serial_m_6_.AR
// Type: Node_reg
BEGIN serial_m_6_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: serial_m_7_.T
// Type: Node_reg
BEGIN serial_m_7_.T
Fanin Number		8
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_m_0_.Q       	3
Fanin Node      	serial_m_1_.Q       	2
Fanin Node      	serial_m_2_.Q       	3
Fanin Node      	serial_m_3_.Q       	2
Fanin Node      	serial_m_4_.Q       	1
Fanin Node      	serial_m_5_.Q       	2
Fanin Node      	serial_m_6_.Q       	1
Fanin Node      	serial_m_7_.Q       	2
END

// Signal Name: serial_m_7_.C
// Type: Node_reg
BEGIN serial_m_7_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock16.Q    	1
END

// Signal Name: serial_m_7_.AR
// Type: Node_reg
BEGIN serial_m_7_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: serial_ClockCount_0_.D
// Type: Node_reg
BEGIN serial_ClockCount_0_.D
Fanin Number		11
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_0_.Q	2
Fanin Node      	serial_ClockCount_10_.Q	1
Fanin Node      	serial_ClockCount_1_.Q	2
Fanin Node      	serial_ClockCount_7_.Q	1
Fanin Node      	serial_ClockCount_8_.Q	1
Fanin Node      	serial_ClockCount_2_.Q	3
Fanin Node      	serial_ClockCount_3_.Q	4
Fanin Node      	serial_ClockCount_4_.Q	2
Fanin Node      	serial_ClockCount_5_.Q	2
Fanin Node      	serial_ClockCount_6_.Q	2
Fanin Node      	serial_ClockCount_9_.Q	2
END

// Signal Name: serial_ClockCount_0_.C
// Type: Node_reg
BEGIN serial_ClockCount_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_ClockCount_0_.CE-
// Type: Node_reg
BEGIN serial_ClockCount_0_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_ClockCount_Rx_0_.D
// Type: Node_reg
BEGIN serial_ClockCount_Rx_0_.D
Fanin Number		7
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_Rx_0_.Q	2
Fanin Node      	serial_ClockCount_Rx_3_.Q	4
Fanin Node      	serial_ClockCount_Rx_6_.Q	1
Fanin Node      	serial_ClockCount_Rx_4_.Q	1
Fanin Node      	serial_ClockCount_Rx_1_.Q	3
Fanin Node      	serial_ClockCount_Rx_2_.Q	4
Fanin Node      	serial_ClockCount_Rx_5_.Q	2
END

// Signal Name: serial_ClockCount_Rx_0_.C
// Type: Node_reg
BEGIN serial_ClockCount_Rx_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_ClockCount_Rx_0_.CE-
// Type: Node_reg
BEGIN serial_ClockCount_Rx_0_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_ClockCount_10_.T
// Type: Node_reg
BEGIN serial_ClockCount_10_.T
Fanin Number		10
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_0_.Q	2
Fanin Node      	serial_ClockCount_1_.Q	2
Fanin Node      	serial_ClockCount_7_.Q	1
Fanin Node      	serial_ClockCount_8_.Q	1
Fanin Node      	serial_ClockCount_2_.Q	3
Fanin Node      	serial_ClockCount_3_.Q	4
Fanin Node      	serial_ClockCount_4_.Q	2
Fanin Node      	serial_ClockCount_5_.Q	2
Fanin Node      	serial_ClockCount_6_.Q	2
Fanin Node      	serial_ClockCount_9_.Q	2
END

// Signal Name: serial_ClockCount_10_.C
// Type: Node_reg
BEGIN serial_ClockCount_10_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_ClockCount_10_.CE-
// Type: Node_reg
BEGIN serial_ClockCount_10_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_ClockCount_1_.D
// Type: Node_reg
BEGIN serial_ClockCount_1_.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_0_.Q	2
Fanin Node      	serial_ClockCount_1_.Q	2
END

// Signal Name: serial_ClockCount_1_.C
// Type: Node_reg
BEGIN serial_ClockCount_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_ClockCount_1_.CE-
// Type: Node_reg
BEGIN serial_ClockCount_1_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_ClockCount_7_.T
// Type: Node_reg
BEGIN serial_ClockCount_7_.T
Fanin Number		7
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_0_.Q	2
Fanin Node      	serial_ClockCount_1_.Q	2
Fanin Node      	serial_ClockCount_2_.Q	3
Fanin Node      	serial_ClockCount_3_.Q	4
Fanin Node      	serial_ClockCount_4_.Q	2
Fanin Node      	serial_ClockCount_5_.Q	2
Fanin Node      	serial_ClockCount_6_.Q	2
END

// Signal Name: serial_ClockCount_7_.C
// Type: Node_reg
BEGIN serial_ClockCount_7_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_ClockCount_7_.CE-
// Type: Node_reg
BEGIN serial_ClockCount_7_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_ClockCount_8_.T
// Type: Node_reg
BEGIN serial_ClockCount_8_.T
Fanin Number		8
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_0_.Q	2
Fanin Node      	serial_ClockCount_1_.Q	2
Fanin Node      	serial_ClockCount_7_.Q	1
Fanin Node      	serial_ClockCount_2_.Q	3
Fanin Node      	serial_ClockCount_3_.Q	4
Fanin Node      	serial_ClockCount_4_.Q	2
Fanin Node      	serial_ClockCount_5_.Q	2
Fanin Node      	serial_ClockCount_6_.Q	2
END

// Signal Name: serial_ClockCount_8_.C
// Type: Node_reg
BEGIN serial_ClockCount_8_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_ClockCount_8_.CE-
// Type: Node_reg
BEGIN serial_ClockCount_8_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_ClockCount_2_.D
// Type: Node_reg
BEGIN serial_ClockCount_2_.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_0_.Q	2
Fanin Node      	serial_ClockCount_1_.Q	2
Fanin Node      	serial_ClockCount_2_.Q	3
END

// Signal Name: serial_ClockCount_2_.C
// Type: Node_reg
BEGIN serial_ClockCount_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_ClockCount_2_.CE-
// Type: Node_reg
BEGIN serial_ClockCount_2_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_ClockCount_3_.D
// Type: Node_reg
BEGIN serial_ClockCount_3_.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_0_.Q	2
Fanin Node      	serial_ClockCount_1_.Q	2
Fanin Node      	serial_ClockCount_2_.Q	3
Fanin Node      	serial_ClockCount_3_.Q	4
END

// Signal Name: serial_ClockCount_3_.C
// Type: Node_reg
BEGIN serial_ClockCount_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_ClockCount_3_.CE-
// Type: Node_reg
BEGIN serial_ClockCount_3_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_ClockCount_Rx_3_.D
// Type: Node_reg
BEGIN serial_ClockCount_Rx_3_.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_Rx_0_.Q	2
Fanin Node      	serial_ClockCount_Rx_3_.Q	4
Fanin Node      	serial_ClockCount_Rx_1_.Q	3
Fanin Node      	serial_ClockCount_Rx_2_.Q	4
END

// Signal Name: serial_ClockCount_Rx_3_.C
// Type: Node_reg
BEGIN serial_ClockCount_Rx_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_ClockCount_Rx_3_.CE-
// Type: Node_reg
BEGIN serial_ClockCount_Rx_3_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_ClockCount_Rx_6_.T
// Type: Node_reg
BEGIN serial_ClockCount_Rx_6_.T
Fanin Number		6
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_Rx_0_.Q	2
Fanin Node      	serial_ClockCount_Rx_3_.Q	4
Fanin Node      	serial_ClockCount_Rx_4_.Q	1
Fanin Node      	serial_ClockCount_Rx_1_.Q	3
Fanin Node      	serial_ClockCount_Rx_2_.Q	4
Fanin Node      	serial_ClockCount_Rx_5_.Q	2
END

// Signal Name: serial_ClockCount_Rx_6_.C
// Type: Node_reg
BEGIN serial_ClockCount_Rx_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_ClockCount_Rx_6_.CE-
// Type: Node_reg
BEGIN serial_ClockCount_Rx_6_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_ClockCount_Rx_4_.D.X1
// Type: Node_reg
BEGIN serial_ClockCount_Rx_4_.D.X1
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_Rx_4_.Q	1
END

// Signal Name: serial_ClockCount_Rx_4_.D.X2
// Type: Node_reg
BEGIN serial_ClockCount_Rx_4_.D.X2
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_Rx_0_.Q	2
Fanin Node      	serial_ClockCount_Rx_3_.Q	4
Fanin Node      	serial_ClockCount_Rx_1_.Q	3
Fanin Node      	serial_ClockCount_Rx_2_.Q	4
END

// Signal Name: serial_ClockCount_Rx_4_.C
// Type: Node_reg
BEGIN serial_ClockCount_Rx_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_ClockCount_Rx_4_.CE-
// Type: Node_reg
BEGIN serial_ClockCount_Rx_4_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_Send_over.D
// Type: Node_reg
BEGIN serial_Send_over.D
Fanin Number		5
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_Send_over.Q  	2
Fanin Node      	serial_Send_count_0_.Q	2
Fanin Node      	serial_Send_count_1_.Q	3
Fanin Node      	serial_Send_count_2_.Q	3
Fanin Node      	serial_Send_count_3_.Q	4
END

// Signal Name: serial_Send_over.C
// Type: Node_reg
BEGIN serial_Send_over.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock9600.Q  	1
END

// Signal Name: serial_Send_over.AP
// Type: Node_reg
BEGIN serial_Send_over.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Send_en.Q    	0
END

// Signal Name: serial_Rx_Valid.D
// Type: Node_reg
BEGIN serial_Rx_Valid.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_m_4_.Q       	1
END

// Signal Name: serial_Rx_Valid.C
// Type: Node_reg
BEGIN serial_Rx_Valid.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock16.Q    	1
END

// Signal Name: serial_Rx_Valid.CE
// Type: Node_reg
BEGIN serial_Rx_Valid.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	serial_Rx_Valid_0.BLIF	3
END

// Signal Name: serial_Rx_Valid.AR
// Type: Node_reg
BEGIN serial_Rx_Valid.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: serial_Rx_Data_0_.D
// Type: Node_reg
BEGIN serial_Rx_Data_0_.D
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	Rx.BLIF             	0
Fanin Node      	serial_m_4_.Q       	1
Fanin Node      	serial_m_5_.Q       	2
Fanin Node      	serial_m_6_.Q       	1
Fanin Node      	serial_Rx_Data_0_.Q 	4
END

// Signal Name: serial_Rx_Data_0_.C
// Type: Node_reg
BEGIN serial_Rx_Data_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock16.Q    	1
END

// Signal Name: serial_Rx_Data_0_.CE-
// Type: Node_reg
BEGIN serial_Rx_Data_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	serial_Rx_Data_0__0.BLIF	9
END

// Signal Name: serial_Rx_Data_1_.D
// Type: Node_reg
BEGIN serial_Rx_Data_1_.D
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	Rx.BLIF             	0
Fanin Node      	serial_m_4_.Q       	1
Fanin Node      	serial_m_5_.Q       	2
Fanin Node      	serial_m_6_.Q       	1
Fanin Node      	serial_Rx_Data_1_.Q 	4
END

// Signal Name: serial_Rx_Data_1_.C
// Type: Node_reg
BEGIN serial_Rx_Data_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock16.Q    	1
END

// Signal Name: serial_Rx_Data_1_.CE-
// Type: Node_reg
BEGIN serial_Rx_Data_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	serial_Rx_Data_0__0.BLIF	9
END

// Signal Name: serial_Rx_Data_2_.D
// Type: Node_reg
BEGIN serial_Rx_Data_2_.D
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	Rx.BLIF             	0
Fanin Node      	serial_m_4_.Q       	1
Fanin Node      	serial_m_5_.Q       	2
Fanin Node      	serial_m_6_.Q       	1
Fanin Node      	serial_Rx_Data_2_.Q 	4
END

// Signal Name: serial_Rx_Data_2_.C
// Type: Node_reg
BEGIN serial_Rx_Data_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock16.Q    	1
END

// Signal Name: serial_Rx_Data_2_.CE-
// Type: Node_reg
BEGIN serial_Rx_Data_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	serial_Rx_Data_0__0.BLIF	9
END

// Signal Name: serial_Rx_Data_3_.D
// Type: Node_reg
BEGIN serial_Rx_Data_3_.D
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	Rx.BLIF             	0
Fanin Node      	serial_m_4_.Q       	1
Fanin Node      	serial_m_5_.Q       	2
Fanin Node      	serial_m_6_.Q       	1
Fanin Node      	serial_Rx_Data_3_.Q 	4
END

// Signal Name: serial_Rx_Data_3_.C
// Type: Node_reg
BEGIN serial_Rx_Data_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock16.Q    	1
END

// Signal Name: serial_Rx_Data_3_.CE-
// Type: Node_reg
BEGIN serial_Rx_Data_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	serial_Rx_Data_0__0.BLIF	9
END

// Signal Name: serial_Rx_Data_4_.D
// Type: Node_reg
BEGIN serial_Rx_Data_4_.D
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	Rx.BLIF             	0
Fanin Node      	serial_m_4_.Q       	1
Fanin Node      	serial_m_5_.Q       	2
Fanin Node      	serial_m_6_.Q       	1
Fanin Node      	serial_Rx_Data_4_.Q 	4
END

// Signal Name: serial_Rx_Data_4_.C
// Type: Node_reg
BEGIN serial_Rx_Data_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock16.Q    	1
END

// Signal Name: serial_Rx_Data_4_.CE-
// Type: Node_reg
BEGIN serial_Rx_Data_4_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	serial_Rx_Data_0__0.BLIF	9
END

// Signal Name: serial_Rx_Data_5_.D
// Type: Node_reg
BEGIN serial_Rx_Data_5_.D
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	Rx.BLIF             	0
Fanin Node      	serial_m_4_.Q       	1
Fanin Node      	serial_m_5_.Q       	2
Fanin Node      	serial_m_6_.Q       	1
Fanin Node      	serial_Rx_Data_5_.Q 	4
END

// Signal Name: serial_Rx_Data_5_.C
// Type: Node_reg
BEGIN serial_Rx_Data_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock16.Q    	1
END

// Signal Name: serial_Rx_Data_5_.CE-
// Type: Node_reg
BEGIN serial_Rx_Data_5_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	serial_Rx_Data_0__0.BLIF	9
END

// Signal Name: serial_Rx_Data_6_.D
// Type: Node_reg
BEGIN serial_Rx_Data_6_.D
Fanin Number		5
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	Rx.BLIF             	0
Fanin Node      	serial_m_4_.Q       	1
Fanin Node      	serial_m_5_.Q       	2
Fanin Node      	serial_m_6_.Q       	1
Fanin Node      	serial_Rx_Data_6_.Q 	4
END

// Signal Name: serial_Rx_Data_6_.C
// Type: Node_reg
BEGIN serial_Rx_Data_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock16.Q    	1
END

// Signal Name: serial_Rx_Data_6_.CE-
// Type: Node_reg
BEGIN serial_Rx_Data_6_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	serial_Rx_Data_0__0.BLIF	9
END

// Signal Name: serial_Rx_Data_7_.D
// Type: Node_reg
BEGIN serial_Rx_Data_7_.D
Fanin Number		3
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Input     	Rx.BLIF             	0
Fanin Node      	serial_m_7_.Q       	2
Fanin Node      	serial_Rx_Data_7_.Q 	2
END

// Signal Name: serial_Rx_Data_7_.C
// Type: Node_reg
BEGIN serial_Rx_Data_7_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock16.Q    	1
END

// Signal Name: serial_Rx_Data_7_.CE-
// Type: Node_reg
BEGIN serial_Rx_Data_7_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	serial_Rx_Data_0__0.BLIF	9
END

// Signal Name: serial_send_en_3_n
// Type: Node
BEGIN serial_send_en_3_n
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Send_over.Q  	2
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: serial_Send_count_0_.D
// Type: Node_reg
BEGIN serial_Send_count_0_.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_Send_count_0_.Q	2
Fanin Node      	serial_Send_count_1_.Q	3
Fanin Node      	serial_Send_count_2_.Q	3
Fanin Node      	serial_Send_count_3_.Q	4
END

// Signal Name: serial_Send_count_0_.C
// Type: Node_reg
BEGIN serial_Send_count_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock9600.Q  	1
END

// Signal Name: serial_Send_count_0_.AR
// Type: Node_reg
BEGIN serial_Send_count_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Send_en.Q    	0
END

// Signal Name: serial_Send_count_1_.D
// Type: Node_reg
BEGIN serial_Send_count_1_.D
Fanin Number		4
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_Send_count_0_.Q	2
Fanin Node      	serial_Send_count_1_.Q	3
Fanin Node      	serial_Send_count_2_.Q	3
Fanin Node      	serial_Send_count_3_.Q	4
END

// Signal Name: serial_Send_count_1_.C
// Type: Node_reg
BEGIN serial_Send_count_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock9600.Q  	1
END

// Signal Name: serial_Send_count_1_.AR
// Type: Node_reg
BEGIN serial_Send_count_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Send_en.Q    	0
END

// Signal Name: serial_Send_count_2_.D
// Type: Node_reg
BEGIN serial_Send_count_2_.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_Send_count_0_.Q	2
Fanin Node      	serial_Send_count_1_.Q	3
Fanin Node      	serial_Send_count_2_.Q	3
END

// Signal Name: serial_Send_count_2_.C
// Type: Node_reg
BEGIN serial_Send_count_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock9600.Q  	1
END

// Signal Name: serial_Send_count_2_.AR
// Type: Node_reg
BEGIN serial_Send_count_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Send_en.Q    	0
END

// Signal Name: serial_Send_count_3_.D
// Type: Node_reg
BEGIN serial_Send_count_3_.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_Send_count_0_.Q	2
Fanin Node      	serial_Send_count_1_.Q	3
Fanin Node      	serial_Send_count_2_.Q	3
Fanin Node      	serial_Send_count_3_.Q	4
END

// Signal Name: serial_Send_count_3_.C
// Type: Node_reg
BEGIN serial_Send_count_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Clock9600.Q  	1
END

// Signal Name: serial_Send_count_3_.AR
// Type: Node_reg
BEGIN serial_Send_count_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Send_en.Q    	0
END

// Signal Name: serial_ClockCount_Rx_1_.D
// Type: Node_reg
BEGIN serial_ClockCount_Rx_1_.D
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_Rx_0_.Q	2
Fanin Node      	serial_ClockCount_Rx_3_.Q	4
Fanin Node      	serial_ClockCount_Rx_6_.Q	1
Fanin Node      	serial_ClockCount_Rx_4_.Q	1
Fanin Node      	serial_ClockCount_Rx_1_.Q	3
Fanin Node      	serial_ClockCount_Rx_2_.Q	4
Fanin Node      	serial_ClockCount_Rx_5_.Q	2
END

// Signal Name: serial_ClockCount_Rx_1_.C
// Type: Node_reg
BEGIN serial_ClockCount_Rx_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_ClockCount_Rx_1_.CE-
// Type: Node_reg
BEGIN serial_ClockCount_Rx_1_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_ClockCount_Rx_2_.D
// Type: Node_reg
BEGIN serial_ClockCount_Rx_2_.D
Fanin Number		7
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_Rx_0_.Q	2
Fanin Node      	serial_ClockCount_Rx_3_.Q	4
Fanin Node      	serial_ClockCount_Rx_6_.Q	1
Fanin Node      	serial_ClockCount_Rx_4_.Q	1
Fanin Node      	serial_ClockCount_Rx_1_.Q	3
Fanin Node      	serial_ClockCount_Rx_2_.Q	4
Fanin Node      	serial_ClockCount_Rx_5_.Q	2
END

// Signal Name: serial_ClockCount_Rx_2_.C
// Type: Node_reg
BEGIN serial_ClockCount_Rx_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_ClockCount_Rx_2_.CE-
// Type: Node_reg
BEGIN serial_ClockCount_Rx_2_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_ClockCount_Rx_5_.T
// Type: Node_reg
BEGIN serial_ClockCount_Rx_5_.T
Fanin Number		7
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_Rx_0_.Q	2
Fanin Node      	serial_ClockCount_Rx_3_.Q	4
Fanin Node      	serial_ClockCount_Rx_6_.Q	1
Fanin Node      	serial_ClockCount_Rx_4_.Q	1
Fanin Node      	serial_ClockCount_Rx_1_.Q	3
Fanin Node      	serial_ClockCount_Rx_2_.Q	4
Fanin Node      	serial_ClockCount_Rx_5_.Q	2
END

// Signal Name: serial_ClockCount_Rx_5_.C
// Type: Node_reg
BEGIN serial_ClockCount_Rx_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_ClockCount_Rx_5_.CE-
// Type: Node_reg
BEGIN serial_ClockCount_Rx_5_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_Send_en.D
// Type: Node_reg
BEGIN serial_Send_en.D
Fanin Number		0
Pterm Number		0
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: serial_Send_en.C-
// Type: Node_reg
BEGIN serial_Send_en.C
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button5_d1_q_0_.Q   	1
Fanin Node      	button5_d2_q_0_.Q   	1
Fanin Node      	button5_d3_q_0_.Q   	1
END

// Signal Name: serial_Send_en.AP
// Type: Node_reg
BEGIN serial_Send_en.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_send_en_3_n.BLIF	1
END

// Signal Name: serial_Send_data_1_.D
// Type: Node_reg
BEGIN serial_Send_data_1_.D
Fanin Number		4
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
Fanin Node      	keyboard_int_Data_0_.Q	7
END

// Signal Name: serial_Send_data_1_.C-
// Type: Node_reg
BEGIN serial_Send_data_1_.C
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button5_d1_q_0_.Q   	1
Fanin Node      	button5_d2_q_0_.Q   	1
Fanin Node      	button5_d3_q_0_.Q   	1
END

// Signal Name: serial_Send_data_1_.AR
// Type: Node_reg
BEGIN serial_Send_data_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_send_en_3_n.BLIF	1
END

// Signal Name: serial_Send_data_2_.D
// Type: Node_reg
BEGIN serial_Send_data_2_.D
Fanin Number		8
Pterm Number		12
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_int_Data_1_.Q	13
Fanin Node      	keyboard_int_Data_2_.Q	20
Fanin Node      	keyboard_int_Data_3_.Q	50
Fanin Node      	keyboard_int_Data_4_.Q	19
Fanin Node      	keyboard_int_Data_5_.Q	13
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_Send_data_2_.C-
// Type: Node_reg
BEGIN serial_Send_data_2_.C
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button5_d1_q_0_.Q   	1
Fanin Node      	button5_d2_q_0_.Q   	1
Fanin Node      	button5_d3_q_0_.Q   	1
END

// Signal Name: serial_Send_data_2_.AR
// Type: Node_reg
BEGIN serial_Send_data_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_send_en_3_n.BLIF	1
END

// Signal Name: serial_Send_data_3_.D
// Type: Node_reg
BEGIN serial_Send_data_3_.D
Fanin Number		8
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_int_Data_1_.Q	13
Fanin Node      	keyboard_int_Data_2_.Q	20
Fanin Node      	keyboard_int_Data_3_.Q	50
Fanin Node      	keyboard_int_Data_4_.Q	19
Fanin Node      	keyboard_int_Data_5_.Q	13
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_Send_data_3_.C-
// Type: Node_reg
BEGIN serial_Send_data_3_.C
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button5_d1_q_0_.Q   	1
Fanin Node      	button5_d2_q_0_.Q   	1
Fanin Node      	button5_d3_q_0_.Q   	1
END

// Signal Name: serial_Send_data_3_.AR
// Type: Node_reg
BEGIN serial_Send_data_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_send_en_3_n.BLIF	1
END

// Signal Name: serial_Send_data_4_.D
// Type: Node_reg
BEGIN serial_Send_data_4_.D
Fanin Number		8
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_int_Data_1_.Q	13
Fanin Node      	keyboard_int_Data_2_.Q	20
Fanin Node      	keyboard_int_Data_3_.Q	50
Fanin Node      	keyboard_int_Data_4_.Q	19
Fanin Node      	keyboard_int_Data_5_.Q	13
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_Send_data_4_.C-
// Type: Node_reg
BEGIN serial_Send_data_4_.C
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button5_d1_q_0_.Q   	1
Fanin Node      	button5_d2_q_0_.Q   	1
Fanin Node      	button5_d3_q_0_.Q   	1
END

// Signal Name: serial_Send_data_4_.AR
// Type: Node_reg
BEGIN serial_Send_data_4_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_send_en_3_n.BLIF	1
END

// Signal Name: serial_Send_data_5_.D
// Type: Node_reg
BEGIN serial_Send_data_5_.D
Fanin Number		8
Pterm Number		9
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_int_Data_1_.Q	13
Fanin Node      	keyboard_int_Data_2_.Q	20
Fanin Node      	keyboard_int_Data_3_.Q	50
Fanin Node      	keyboard_int_Data_4_.Q	19
Fanin Node      	keyboard_int_Data_5_.Q	13
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_Send_data_5_.C-
// Type: Node_reg
BEGIN serial_Send_data_5_.C
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button5_d1_q_0_.Q   	1
Fanin Node      	button5_d2_q_0_.Q   	1
Fanin Node      	button5_d3_q_0_.Q   	1
END

// Signal Name: serial_Send_data_5_.AR
// Type: Node_reg
BEGIN serial_Send_data_5_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_send_en_3_n.BLIF	1
END

// Signal Name: serial_Send_data_6_.D
// Type: Node_reg
BEGIN serial_Send_data_6_.D
Fanin Number		7
Pterm Number		6
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_int_Data_2_.Q	20
Fanin Node      	keyboard_int_Data_3_.Q	50
Fanin Node      	keyboard_int_Data_4_.Q	19
Fanin Node      	keyboard_int_Data_5_.Q	13
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_Send_data_6_.C-
// Type: Node_reg
BEGIN serial_Send_data_6_.C
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button5_d1_q_0_.Q   	1
Fanin Node      	button5_d2_q_0_.Q   	1
Fanin Node      	button5_d3_q_0_.Q   	1
END

// Signal Name: serial_Send_data_6_.AR
// Type: Node_reg
BEGIN serial_Send_data_6_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_send_en_3_n.BLIF	1
END

// Signal Name: serial_Send_data_7_.D
// Type: Node_reg
BEGIN serial_Send_data_7_.D
Fanin Number		6
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_int_Data_3_.Q	50
Fanin Node      	keyboard_int_Data_4_.Q	19
Fanin Node      	keyboard_int_Data_5_.Q	13
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_Send_data_7_.C-
// Type: Node_reg
BEGIN serial_Send_data_7_.C
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button5_d1_q_0_.Q   	1
Fanin Node      	button5_d2_q_0_.Q   	1
Fanin Node      	button5_d3_q_0_.Q   	1
END

// Signal Name: serial_Send_data_7_.AR
// Type: Node_reg
BEGIN serial_Send_data_7_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_send_en_3_n.BLIF	1
END

// Signal Name: serial_Send_data_8_.D
// Type: Node_reg
BEGIN serial_Send_data_8_.D
Fanin Number		0
Pterm Number		0
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: serial_Send_data_8_.C-
// Type: Node_reg
BEGIN serial_Send_data_8_.C
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button5_d1_q_0_.Q   	1
Fanin Node      	button5_d2_q_0_.Q   	1
Fanin Node      	button5_d3_q_0_.Q   	1
END

// Signal Name: serial_Send_data_8_.AR
// Type: Node_reg
BEGIN serial_Send_data_8_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_send_en_3_n.BLIF	1
END

// Signal Name: serial_Clock16.D
// Type: Node_reg
BEGIN serial_Clock16.D
Fanin Number		7
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_Rx_0_.Q	2
Fanin Node      	serial_ClockCount_Rx_3_.Q	4
Fanin Node      	serial_ClockCount_Rx_6_.Q	1
Fanin Node      	serial_ClockCount_Rx_4_.Q	1
Fanin Node      	serial_ClockCount_Rx_1_.Q	3
Fanin Node      	serial_ClockCount_Rx_2_.Q	4
Fanin Node      	serial_ClockCount_Rx_5_.Q	2
END

// Signal Name: serial_Clock16.C
// Type: Node_reg
BEGIN serial_Clock16.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_Clock16.CE-
// Type: Node_reg
BEGIN serial_Clock16.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_ClockCount_4_.T
// Type: Node_reg
BEGIN serial_ClockCount_4_.T
Fanin Number		11
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_0_.Q	2
Fanin Node      	serial_ClockCount_10_.Q	1
Fanin Node      	serial_ClockCount_1_.Q	2
Fanin Node      	serial_ClockCount_7_.Q	1
Fanin Node      	serial_ClockCount_8_.Q	1
Fanin Node      	serial_ClockCount_2_.Q	3
Fanin Node      	serial_ClockCount_3_.Q	4
Fanin Node      	serial_ClockCount_4_.Q	2
Fanin Node      	serial_ClockCount_5_.Q	2
Fanin Node      	serial_ClockCount_6_.Q	2
Fanin Node      	serial_ClockCount_9_.Q	2
END

// Signal Name: serial_ClockCount_4_.C
// Type: Node_reg
BEGIN serial_ClockCount_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_ClockCount_4_.CE-
// Type: Node_reg
BEGIN serial_ClockCount_4_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_ClockCount_5_.T
// Type: Node_reg
BEGIN serial_ClockCount_5_.T
Fanin Number		11
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_0_.Q	2
Fanin Node      	serial_ClockCount_10_.Q	1
Fanin Node      	serial_ClockCount_1_.Q	2
Fanin Node      	serial_ClockCount_7_.Q	1
Fanin Node      	serial_ClockCount_8_.Q	1
Fanin Node      	serial_ClockCount_2_.Q	3
Fanin Node      	serial_ClockCount_3_.Q	4
Fanin Node      	serial_ClockCount_4_.Q	2
Fanin Node      	serial_ClockCount_5_.Q	2
Fanin Node      	serial_ClockCount_6_.Q	2
Fanin Node      	serial_ClockCount_9_.Q	2
END

// Signal Name: serial_ClockCount_5_.C
// Type: Node_reg
BEGIN serial_ClockCount_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_ClockCount_5_.CE-
// Type: Node_reg
BEGIN serial_ClockCount_5_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_ClockCount_6_.T
// Type: Node_reg
BEGIN serial_ClockCount_6_.T
Fanin Number		11
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_0_.Q	2
Fanin Node      	serial_ClockCount_10_.Q	1
Fanin Node      	serial_ClockCount_1_.Q	2
Fanin Node      	serial_ClockCount_7_.Q	1
Fanin Node      	serial_ClockCount_8_.Q	1
Fanin Node      	serial_ClockCount_2_.Q	3
Fanin Node      	serial_ClockCount_3_.Q	4
Fanin Node      	serial_ClockCount_4_.Q	2
Fanin Node      	serial_ClockCount_5_.Q	2
Fanin Node      	serial_ClockCount_6_.Q	2
Fanin Node      	serial_ClockCount_9_.Q	2
END

// Signal Name: serial_ClockCount_6_.C
// Type: Node_reg
BEGIN serial_ClockCount_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_ClockCount_6_.CE-
// Type: Node_reg
BEGIN serial_ClockCount_6_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_ClockCount_9_.T
// Type: Node_reg
BEGIN serial_ClockCount_9_.T
Fanin Number		11
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_0_.Q	2
Fanin Node      	serial_ClockCount_10_.Q	1
Fanin Node      	serial_ClockCount_1_.Q	2
Fanin Node      	serial_ClockCount_7_.Q	1
Fanin Node      	serial_ClockCount_8_.Q	1
Fanin Node      	serial_ClockCount_2_.Q	3
Fanin Node      	serial_ClockCount_3_.Q	4
Fanin Node      	serial_ClockCount_4_.Q	2
Fanin Node      	serial_ClockCount_5_.Q	2
Fanin Node      	serial_ClockCount_6_.Q	2
Fanin Node      	serial_ClockCount_9_.Q	2
END

// Signal Name: serial_ClockCount_9_.C
// Type: Node_reg
BEGIN serial_ClockCount_9_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_ClockCount_9_.CE-
// Type: Node_reg
BEGIN serial_ClockCount_9_.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: serial_Clock9600.D
// Type: Node_reg
BEGIN serial_Clock9600.D
Fanin Number		11
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	serial_ClockCount_0_.Q	2
Fanin Node      	serial_ClockCount_10_.Q	1
Fanin Node      	serial_ClockCount_1_.Q	2
Fanin Node      	serial_ClockCount_7_.Q	1
Fanin Node      	serial_ClockCount_8_.Q	1
Fanin Node      	serial_ClockCount_2_.Q	3
Fanin Node      	serial_ClockCount_3_.Q	4
Fanin Node      	serial_ClockCount_4_.Q	2
Fanin Node      	serial_ClockCount_5_.Q	2
Fanin Node      	serial_ClockCount_6_.Q	2
Fanin Node      	serial_ClockCount_9_.Q	2
END

// Signal Name: serial_Clock9600.C
// Type: Node_reg
BEGIN serial_Clock9600.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: serial_Clock9600.CE-
// Type: Node_reg
BEGIN serial_Clock9600.CE
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: resetButton_i
// Type: Node
BEGIN resetButton_i
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
END

// Signal Name: keyboard_led_int_data1_2_0__n.X1
// Type: Node
BEGIN keyboard_led_int_data1_2_0__n.X1
Fanin Number		5
Pterm Number		6
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_int_Data_1_.Q	13
Fanin Node      	keyboard_int_Data_2_.Q	20
Fanin Node      	keyboard_int_Data_3_.Q	50
Fanin Node      	keyboard_int_Data_4_.Q	19
Fanin Node      	keyboard_int_Data_5_.Q	13
END

// Signal Name: keyboard_led_int_data1_2_0__n.X2
// Type: Node
BEGIN keyboard_led_int_data1_2_0__n.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_int_Data_3_.Q	50
END

// Signal Name: dynamicshow_out_1__n
// Type: Node
BEGIN dynamicshow_out_1__n
Fanin Number		11
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_int_Data_1_.Q	13
Fanin Node      	keyboard_int_Data_2_.Q	20
Fanin Node      	keyboard_int_Data_3_.Q	50
Fanin Node      	keyboard_int_Data_4_.Q	19
Fanin Node      	keyboard_int_Data_5_.Q	13
Fanin Node      	serial_Data1_1_.Q   	1
Fanin Node      	serial_Data2_1_.Q   	1
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
Fanin Node      	resetButton_i.BLIF  	1
Fanin Node      	keyboard_led_int_data1_2_0__n.BLIF	6
END

// Signal Name: dynamicshow_out_0__n
// Type: Node
BEGIN dynamicshow_out_0__n
Fanin Number		7
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	serial_Data1_0_.Q   	1
Fanin Node      	serial_Data2_0_.Q   	1
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
Fanin Node      	resetButton_i.BLIF  	1
Fanin Node      	keyboard_led_int_data1_2_0__n.BLIF	6
Fanin Node      	keyboard_int_Data_0_.Q	7
END

// Signal Name: dynamicshow_out_3__n
// Type: Node
BEGIN dynamicshow_out_3__n
Fanin Number		11
Pterm Number		12
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_int_Data_1_.Q	13
Fanin Node      	keyboard_int_Data_2_.Q	20
Fanin Node      	keyboard_int_Data_3_.Q	50
Fanin Node      	keyboard_int_Data_4_.Q	19
Fanin Node      	keyboard_int_Data_5_.Q	13
Fanin Node      	serial_Data1_3_.Q   	1
Fanin Node      	serial_Data2_3_.Q   	1
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
Fanin Node      	resetButton_i.BLIF  	1
Fanin Node      	keyboard_led_int_data1_2_0__n.BLIF	6
END

// Signal Name: dynamicshow_mux_dataout_3_2__un1_n
// Type: Node
BEGIN dynamicshow_mux_dataout_3_2__un1_n
Fanin Number		7
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_int_Data_3_.Q	50
Fanin Node      	keyboard_int_Data_4_.Q	19
Fanin Node      	keyboard_int_Data_5_.Q	13
Fanin Node      	serial_Data2_2_.Q   	1
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: dynamicshow_mux_dataout_3_2__un0_n.X1
// Type: Node
BEGIN dynamicshow_mux_dataout_3_2__un0_n.X1
Fanin Number		10
Pterm Number		11
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_int_Data_1_.Q	13
Fanin Node      	keyboard_int_Data_2_.Q	20
Fanin Node      	keyboard_int_Data_3_.Q	50
Fanin Node      	keyboard_int_Data_4_.Q	19
Fanin Node      	keyboard_int_Data_5_.Q	13
Fanin Node      	serial_Data1_2_.Q   	1
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
Fanin Node      	resetButton_i.BLIF  	1
Fanin Node      	keyboard_led_int_data1_2_0__n.BLIF	6
END

// Signal Name: dynamicshow_mux_dataout_3_2__un0_n.X2
// Type: Node
BEGIN dynamicshow_mux_dataout_3_2__un0_n.X2
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_int_Data_2_.Q	20
Fanin Node      	keyboard_int_Data_4_.Q	19
Fanin Node      	dynamicshow_counter4_q_1_.Q	1
Fanin Node      	dynamicshow_counter4_q_2_.Q	2
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_int_Data_0_.D
// Type: Node_reg
BEGIN keyboard_int_Data_0_.D
Fanin Number		9
Pterm Number		7
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_int_Data1_0_.Q	4
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_3_.Q         	1
END

// Signal Name: keyboard_int_Data_0_.C
// Type: Node_reg
BEGIN keyboard_int_Data_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data_0_.CE
// Type: Node_reg
BEGIN keyboard_int_Data_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data_1__0.BLIF	33
END

// Signal Name: keyboard_int_Data_0_.AR
// Type: Node_reg
BEGIN keyboard_int_Data_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_combvalue_4_.D
// Type: Node_reg
BEGIN keyboard_combvalue_4_.D
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
END

// Signal Name: keyboard_combvalue_4_.C
// Type: Node_reg
BEGIN keyboard_combvalue_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_combvalue_4_.AR
// Type: Node_reg
BEGIN keyboard_combvalue_4_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_combvalue_5_.D
// Type: Node_reg
BEGIN keyboard_combvalue_5_.D
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
END

// Signal Name: keyboard_combvalue_5_.C
// Type: Node_reg
BEGIN keyboard_combvalue_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_combvalue_5_.AR
// Type: Node_reg
BEGIN keyboard_combvalue_5_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_combvalue_6_.D
// Type: Node_reg
BEGIN keyboard_combvalue_6_.D
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
END

// Signal Name: keyboard_combvalue_6_.C
// Type: Node_reg
BEGIN keyboard_combvalue_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_combvalue_6_.AR
// Type: Node_reg
BEGIN keyboard_combvalue_6_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_combvalue_7_.D
// Type: Node_reg
BEGIN keyboard_combvalue_7_.D
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
END

// Signal Name: keyboard_combvalue_7_.C
// Type: Node_reg
BEGIN keyboard_combvalue_7_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_combvalue_7_.AR
// Type: Node_reg
BEGIN keyboard_combvalue_7_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_timecnt_6_.T
// Type: Node_reg
BEGIN keyboard_timecnt_6_.T
Fanin Number		6
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_timecnt_6_.C
// Type: Node_reg
BEGIN keyboard_timecnt_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_6_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_6_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_timecnt_7_.T
// Type: Node_reg
BEGIN keyboard_timecnt_7_.T
Fanin Number		7
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_timecnt_7_.C
// Type: Node_reg
BEGIN keyboard_timecnt_7_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_7_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_7_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_timecnt_15_.T
// Type: Node_reg
BEGIN keyboard_timecnt_15_.T
Fanin Number		15
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_12_.Q	2
Fanin Node      	keyboard_timecnt_13_.Q	2
Fanin Node      	keyboard_timecnt_14_.Q	2
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_11_.Q	1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_timecnt_15_.C
// Type: Node_reg
BEGIN keyboard_timecnt_15_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_15_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_15_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_timecnt_11_.T
// Type: Node_reg
BEGIN keyboard_timecnt_11_.T
Fanin Number		11
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_timecnt_11_.C
// Type: Node_reg
BEGIN keyboard_timecnt_11_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_11_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_11_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_timecnt_4_.T.X1
// Type: Node_reg
BEGIN keyboard_timecnt_4_.T.X1
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_timecnt_4_.T.X2
// Type: Node_reg
BEGIN keyboard_timecnt_4_.T.X2
Fanin Number		16
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_12_.Q	2
Fanin Node      	keyboard_timecnt_13_.Q	2
Fanin Node      	keyboard_timecnt_14_.Q	2
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_15_.Q	1
Fanin Node      	keyboard_timecnt_11_.Q	1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_timecnt_4_.C
// Type: Node_reg
BEGIN keyboard_timecnt_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_4_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_4_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_timecnt_9_.T
// Type: Node_reg
BEGIN keyboard_timecnt_9_.T
Fanin Number		9
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_timecnt_9_.C
// Type: Node_reg
BEGIN keyboard_timecnt_9_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_9_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_9_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_time1Oms.T
// Type: Node_reg
BEGIN keyboard_time1Oms.T
Fanin Number		19
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_1_.Q	2
Fanin Node      	keyboard_timecnt_2_.Q	3
Fanin Node      	keyboard_timecnt_3_.Q	4
Fanin Node      	keyboard_timecnt_5_.Q	2
Fanin Node      	keyboard_timecnt_8_.Q	2
Fanin Node      	keyboard_timecnt_10_.Q	2
Fanin Node      	keyboard_timecnt_12_.Q	2
Fanin Node      	keyboard_timecnt_13_.Q	2
Fanin Node      	keyboard_timecnt_14_.Q	2
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
Fanin Node      	keyboard_timecnt_6_.Q	1
Fanin Node      	keyboard_timecnt_7_.Q	1
Fanin Node      	keyboard_timecnt_15_.Q	1
Fanin Node      	keyboard_timecnt_11_.Q	1
Fanin Node      	keyboard_timecnt_4_.Q	1
Fanin Node      	keyboard_timecnt_9_.Q	1
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_time1Oms.C
// Type: Node_reg
BEGIN keyboard_time1Oms.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_combvalue_0_.D
// Type: Node_reg
BEGIN keyboard_combvalue_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	keyOut_0_.Q         	1
END

// Signal Name: keyboard_combvalue_0_.C
// Type: Node_reg
BEGIN keyboard_combvalue_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_combvalue_0_.AR
// Type: Node_reg
BEGIN keyboard_combvalue_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_combvalue_1_.D
// Type: Node_reg
BEGIN keyboard_combvalue_1_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	keyOut_1_.Q         	1
END

// Signal Name: keyboard_combvalue_1_.C
// Type: Node_reg
BEGIN keyboard_combvalue_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_combvalue_1_.AR
// Type: Node_reg
BEGIN keyboard_combvalue_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_combvalue_2_.D
// Type: Node_reg
BEGIN keyboard_combvalue_2_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_combvalue_2_.C
// Type: Node_reg
BEGIN keyboard_combvalue_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_combvalue_2_.AR
// Type: Node_reg
BEGIN keyboard_combvalue_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_combvalue_3_.D
// Type: Node_reg
BEGIN keyboard_combvalue_3_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	keyOut_3_.Q         	1
END

// Signal Name: keyboard_combvalue_3_.C
// Type: Node_reg
BEGIN keyboard_combvalue_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_combvalue_3_.AR
// Type: Node_reg
BEGIN keyboard_combvalue_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_int_Data1_1_.D.X1
// Type: Node_reg
BEGIN keyboard_int_Data1_1_.D.X1
Fanin Number		8
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_int_Data1_1_.D.X2
// Type: Node_reg
BEGIN keyboard_int_Data1_1_.D.X2
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_int_Data1_1_.C
// Type: Node_reg
BEGIN keyboard_int_Data1_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data1_1_.CE
// Type: Node_reg
BEGIN keyboard_int_Data1_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data1_0__0.BLIF	30
END

// Signal Name: keyboard_int_Data1_1_.AR
// Type: Node_reg
BEGIN keyboard_int_Data1_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_int_Data1_2_.D
// Type: Node_reg
BEGIN keyboard_int_Data1_2_.D
Fanin Number		5
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_int_Data1_2_.C
// Type: Node_reg
BEGIN keyboard_int_Data1_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data1_2_.CE
// Type: Node_reg
BEGIN keyboard_int_Data1_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data1_0__0.BLIF	30
END

// Signal Name: keyboard_int_Data1_2_.AR
// Type: Node_reg
BEGIN keyboard_int_Data1_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_int_Data1_3_.D
// Type: Node_reg
BEGIN keyboard_int_Data1_3_.D
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_2_.Q         	1
END

// Signal Name: keyboard_int_Data1_3_.C
// Type: Node_reg
BEGIN keyboard_int_Data1_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_int_Data1_3_.CE
// Type: Node_reg
BEGIN keyboard_int_Data1_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_int_Data1_0__0.BLIF	30
END

// Signal Name: keyboard_int_Data1_3_.AR
// Type: Node_reg
BEGIN keyboard_int_Data1_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_temp_1_.D
// Type: Node_reg
BEGIN keyboard_temp_1_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_int_Data0_0_.Q	4
END

// Signal Name: keyboard_temp_1_.C
// Type: Node_reg
BEGIN keyboard_temp_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_temp_1_.CE
// Type: Node_reg
BEGIN keyboard_temp_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_temp_1__0.BLIF	3
END

// Signal Name: keyboard_temp_1_.AR
// Type: Node_reg
BEGIN keyboard_temp_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_temp_2_.D
// Type: Node_reg
BEGIN keyboard_temp_2_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_int_Data0_1_.Q	2
END

// Signal Name: keyboard_temp_2_.C
// Type: Node_reg
BEGIN keyboard_temp_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_temp_2_.CE
// Type: Node_reg
BEGIN keyboard_temp_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_temp_1__0.BLIF	3
END

// Signal Name: keyboard_temp_2_.AR
// Type: Node_reg
BEGIN keyboard_temp_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_temp_3_.D
// Type: Node_reg
BEGIN keyboard_temp_3_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_int_Data0_2_.Q	2
END

// Signal Name: keyboard_temp_3_.C
// Type: Node_reg
BEGIN keyboard_temp_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_temp_3_.CE
// Type: Node_reg
BEGIN keyboard_temp_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_temp_1__0.BLIF	3
END

// Signal Name: keyboard_temp_3_.AR
// Type: Node_reg
BEGIN keyboard_temp_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_temp_4_.D
// Type: Node_reg
BEGIN keyboard_temp_4_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_int_Data0_3_.Q	1
END

// Signal Name: keyboard_temp_4_.C
// Type: Node_reg
BEGIN keyboard_temp_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_time1Oms.Q 	3
END

// Signal Name: keyboard_temp_4_.CE
// Type: Node_reg
BEGIN keyboard_temp_4_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	keyboard_temp_1__0.BLIF	3
END

// Signal Name: keyboard_temp_4_.AR
// Type: Node_reg
BEGIN keyboard_temp_4_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_timecnt_0_.D
// Type: Node_reg
BEGIN keyboard_timecnt_0_.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	keyboard_timecnt_0_.Q	1
END

// Signal Name: keyboard_timecnt_0_.C
// Type: Node_reg
BEGIN keyboard_timecnt_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clkh.BLIF           	0
END

// Signal Name: keyboard_timecnt_0_.AR
// Type: Node_reg
BEGIN keyboard_timecnt_0_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	resetButton_i.BLIF  	1
END

// Signal Name: keyboard_int_Data_1__0
// Type: Node
BEGIN keyboard_int_Data_1__0
Fanin Number		18
Pterm Number		33
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_flag_Data_0_.Q	33
Fanin Node      	keyboard_flag_Data_1_.Q	3
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_0_.Q         	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
Fanin Output    	keyOut_3_.Q         	1
END

// Signal Name: keyboard_int_Data0_0__0
// Type: Node
BEGIN keyboard_int_Data0_0__0
Fanin Number		18
Pterm Number		30
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_flag_Data_0_.Q	33
Fanin Node      	keyboard_flag_Data_1_.Q	3
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_0_.Q         	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
Fanin Output    	keyOut_3_.Q         	1
END

// Signal Name: keyboard_int_Data1_0__0
// Type: Node
BEGIN keyboard_int_Data1_0__0
Fanin Number		18
Pterm Number		30
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_flag_Data_0_.Q	33
Fanin Node      	keyboard_flag_Data_1_.Q	3
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_0_.Q         	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
Fanin Output    	keyOut_3_.Q         	1
END

// Signal Name: serial_Rx_Valid_0
// Type: Node
BEGIN serial_Rx_Valid_0
Fanin Number		9
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	Rx.BLIF             	0
Fanin Node      	serial_m_0_.Q       	3
Fanin Node      	serial_m_1_.Q       	2
Fanin Node      	serial_m_2_.Q       	3
Fanin Node      	serial_m_3_.Q       	2
Fanin Node      	serial_m_4_.Q       	1
Fanin Node      	serial_m_5_.Q       	2
Fanin Node      	serial_m_6_.Q       	1
Fanin Node      	serial_m_7_.Q       	2
END

// Signal Name: serial_Rx_Data_0__0
// Type: Node
BEGIN serial_Rx_Data_0__0
Fanin Number		11
Pterm Number		9
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	button0_d1_q_0_.Q   	1
Fanin Node      	button0_d2_q_0_.Q   	1
Fanin Node      	button0_d3_q_0_.Q   	1
Fanin Node      	serial_m_0_.Q       	3
Fanin Node      	serial_m_1_.Q       	2
Fanin Node      	serial_m_2_.Q       	3
Fanin Node      	serial_m_3_.Q       	2
Fanin Node      	serial_m_4_.Q       	1
Fanin Node      	serial_m_5_.Q       	2
Fanin Node      	serial_m_6_.Q       	1
Fanin Node      	serial_m_7_.Q       	2
END

// Signal Name: keyboard_temp_1__0
// Type: Node
BEGIN keyboard_temp_1__0
Fanin Number		17
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	keyboard_flag_Data_0_.Q	33
Fanin Node      	keyboard_flag_Data_1_.Q	3
Fanin Node      	button4_d1_q_0_.Q   	1
Fanin Node      	button4_d2_q_0_.Q   	1
Fanin Node      	button4_d3_q_0_.Q   	1
Fanin Node      	button3_d1_q_0_.Q   	1
Fanin Node      	button3_d2_q_0_.Q   	1
Fanin Node      	button3_d3_q_0_.Q   	1
Fanin Node      	button2_d1_q_0_.Q   	1
Fanin Node      	button2_d2_q_0_.Q   	1
Fanin Node      	button2_d3_q_0_.Q   	1
Fanin Node      	button1_d1_q_0_.Q   	1
Fanin Node      	button1_d2_q_0_.Q   	1
Fanin Node      	button1_d3_q_0_.Q   	1
Fanin Output    	keyOut_0_.Q         	1
Fanin Output    	keyOut_1_.Q         	1
Fanin Output    	keyOut_2_.Q         	1
END

// Design 'lab9' used clock signal list:
CLOCK	clkh
CLOCK	clkl

