Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd.qsys --synthesis=VERILOG --output-directory=/home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis --family="Cyclone V" --part=5CSXFC6D6F31C8ES
Progress: Loading c5soc/system_bd.qsys
Progress: Reading input file
Progress: Adding axi_ad9361 [axi_ad9361 1.0]
Progress: Parameterizing module axi_ad9361
Progress: Adding axi_adc_dma [axi_dmac 1.0]
Progress: Parameterizing module axi_adc_dma
Progress: Adding axi_dac_dma [axi_dmac 1.0]
Progress: Parameterizing module axi_dac_dma
Progress: Adding axi_sysid_0 [axi_sysid 1.0]
Progress: Parameterizing module axi_sysid_0
Progress: Adding pixel_clk_pll [altera_pll 21.1]
Progress: Parameterizing module pixel_clk_pll
Progress: Adding pixel_clk_pll_reconfig [altera_pll_reconfig 21.1]
Progress: Parameterizing module pixel_clk_pll_reconfig
Progress: Adding rom_sys_0 [sysid_rom 1.0]
Progress: Parameterizing module rom_sys_0
Progress: Adding sys_clk [clock_source 21.1]
Progress: Parameterizing module sys_clk
Progress: Adding sys_dma_clk [clock_source 21.1]
Progress: Parameterizing module sys_dma_clk
Progress: Adding sys_gpio_bd [altera_avalon_pio 21.1]
Progress: Parameterizing module sys_gpio_bd
Progress: Adding sys_gpio_in [altera_avalon_pio 21.1]
Progress: Parameterizing module sys_gpio_in
Progress: Adding sys_gpio_out [altera_avalon_pio 21.1]
Progress: Parameterizing module sys_gpio_out
Progress: Adding sys_hps [altera_hps 21.1]
Progress: Parameterizing module sys_hps
Progress: Adding sys_id [altera_avalon_sysid_qsys 21.1]
Progress: Parameterizing module sys_id
Progress: Adding sys_int_mem [altera_avalon_onchip_memory2 21.1]
Progress: Parameterizing module sys_int_mem
Progress: Adding sys_spi [altera_avalon_spi 21.1]
Progress: Parameterizing module sys_spi
Progress: Adding util_adc_pack [util_cpack2 1.0]
Progress: Parameterizing module util_adc_pack
Progress: Adding util_adc_wfifo [util_wfifo 1.0]
Progress: Parameterizing module util_adc_wfifo
Progress: Adding util_dac_rfifo [util_rfifo 1.0]
Progress: Parameterizing module util_dac_rfifo
Progress: Adding util_dac_upack [util_upack2 1.0]
Progress: Parameterizing module util_dac_upack
Progress: Adding vga_out [axi_hdmi_tx 1.0]
Progress: Parameterizing module vga_out
Progress: Adding video_dmac [axi_dmac 1.0]
Progress: Parameterizing module video_dmac
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: system_bd.system_bd: Module dependency loop involving: "sys_dma_clk" (clock_source 21.1), "sys_hps" (altera_hps 21.1)
Warning: system_bd.system_bd: Module dependency loop involving: "sys_dma_clk" (clock_source 21.1), "sys_hps" (altera_hps 21.1)
Info: system_bd.pixel_clk_pll: The legal reference clock frequency is 5.0 MHz..650.0 MHz
Info: system_bd.pixel_clk_pll: Able to implement PLL with user settings
Info: system_bd.sys_gpio_bd: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_bd.sys_gpio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system_bd.sys_hps: HPS Main PLL counter settings: n = 0  m = 63
Info: system_bd.sys_hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: system_bd.sys_id: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system_bd.sys_id: Time stamp will be automatically updated when this component is generated.
Warning: system_bd.util_dac_rfifo.dout_0/axi_ad9361.dac_ch_0: dout_0 has a data_valid signal, but dac_ch_0 does not.
Warning: system_bd.util_dac_rfifo.dout_1/axi_ad9361.dac_ch_1: dout_1 has a data_valid signal, but dac_ch_1 does not.
Warning: system_bd.util_dac_rfifo.dout_2/axi_ad9361.dac_ch_2: dout_2 has a data_valid signal, but dac_ch_2 does not.
Warning: system_bd.util_dac_rfifo.dout_3/axi_ad9361.dac_ch_3: dout_3 has a data_valid signal, but dac_ch_3 does not.
Warning: system_bd.axi_ad9361: axi_ad9361.if_dac_sync_in must be exported, or connected to a matching conduit.
Warning: system_bd.axi_ad9361: axi_ad9361.if_dac_sync_out must be exported, or connected to a matching conduit.
Warning: system_bd.axi_ad9361: axi_ad9361.if_tdd_sync must be exported, or connected to a matching conduit.
Warning: system_bd.axi_ad9361: axi_ad9361.if_tdd_sync_cntr must be exported, or connected to a matching conduit.
Warning: system_bd.axi_ad9361: axi_ad9361.if_adc_r1_mode must be exported, or connected to a matching conduit.
Warning: system_bd.axi_ad9361: axi_ad9361.if_dac_r1_mode must be exported, or connected to a matching conduit.
Warning: system_bd.axi_ad9361: axi_ad9361.if_up_dac_gpio_in must be exported, or connected to a matching conduit.
Warning: system_bd.axi_ad9361: axi_ad9361.if_up_dac_gpio_out must be exported, or connected to a matching conduit.
Warning: system_bd.axi_ad9361: axi_ad9361.if_up_adc_gpio_in must be exported, or connected to a matching conduit.
Warning: system_bd.axi_ad9361: axi_ad9361.if_up_adc_gpio_out must be exported, or connected to a matching conduit.
Warning: system_bd.axi_adc_dma: axi_adc_dma.if_fifo_wr_xfer_req must be exported, or connected to a matching conduit.
Warning: system_bd.axi_dac_dma: axi_dac_dma.if_m_axis_xfer_req must be exported, or connected to a matching conduit.
Warning: system_bd.video_dmac: video_dmac.if_m_axis_xfer_req must be exported, or connected to a matching conduit.
Warning: system_bd.sys_gpio_in: Interrupt sender sys_gpio_in.irq is not connected to an interrupt receiver
Info: system_bd: Generating system_bd "system_bd" for QUARTUS_SYNTH
Info: Interconnect is inserted between master sys_hps.h2f_axi_master and slave sys_int_mem.s1 because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master axi_adc_dma.m_dest_axi and slave sys_hps.f2h_sdram1_data because the master has awid signal 1 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master axi_adc_dma.m_dest_axi and slave sys_hps.f2h_sdram1_data because the master has wid signal 1 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master axi_adc_dma.m_dest_axi and slave sys_hps.f2h_sdram1_data because the master has arid signal 1 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master axi_adc_dma.m_dest_axi and slave sys_hps.f2h_sdram1_data because the master has rid signal 1 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master axi_adc_dma.m_dest_axi and slave sys_hps.f2h_sdram1_data because the master has bid signal 1 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master video_dmac.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has awid signal 1 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master video_dmac.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has wid signal 1 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master video_dmac.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has arid signal 1 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master video_dmac.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has rid signal 1 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master video_dmac.m_src_axi and slave sys_hps.f2h_sdram0_data because the master has bid signal 1 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master axi_dac_dma.m_src_axi and slave sys_hps.f2h_sdram2_data because the master has awid signal 1 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master axi_dac_dma.m_src_axi and slave sys_hps.f2h_sdram2_data because the master has wid signal 1 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master axi_dac_dma.m_src_axi and slave sys_hps.f2h_sdram2_data because the master has arid signal 1 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master axi_dac_dma.m_src_axi and slave sys_hps.f2h_sdram2_data because the master has rid signal 1 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master axi_dac_dma.m_src_axi and slave sys_hps.f2h_sdram2_data because the master has bid signal 1 bit wide, but the slave is 8 bit wide.
Warning: sys_hps.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: sys_hps.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: sys_hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: sys_hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Warning: system_bd: "No matching role found for util_dac_rfifo:dout_0:dout_valid_out_0 (data_valid)"
Warning: system_bd: "No matching role found for util_dac_rfifo:dout_1:dout_valid_out_1 (data_valid)"
Warning: system_bd: "No matching role found for util_dac_rfifo:dout_2:dout_valid_out_2 (data_valid)"
Warning: system_bd: "No matching role found for util_dac_rfifo:dout_3:dout_valid_out_3 (data_valid)"
Info: axi_ad9361: "system_bd" instantiated axi_ad9361 "axi_ad9361"
Info: axi_adc_dma: "system_bd" instantiated axi_dmac "axi_adc_dma"
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/up_axi.v
Info: axi_sysid_0: "system_bd" instantiated axi_sysid "axi_sysid_0"
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/up_axi.v
Info: pixel_clk_pll: "system_bd" instantiated altera_pll "pixel_clk_pll"
Warning: quartus_synth: A Duplicate file was overwritten with path: altera_pll_reconfig_top.v
Info: pixel_clk_pll_reconfig: "system_bd" instantiated altera_pll_reconfig "pixel_clk_pll_reconfig"
Info: rom_sys_0: "system_bd" instantiated sysid_rom "rom_sys_0"
Info: sys_gpio_bd: Starting RTL generation for module 'system_bd_sys_gpio_bd'
Info: sys_gpio_bd:   Generation command is [exec /home/guest/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /home/guest/intelFPGA/21.1/quartus/linux64/perl/lib -I /home/guest/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /home/guest/intelFPGA/21.1/quartus/sopc_builder/bin -I /home/guest/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/guest/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/guest/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_sys_gpio_bd --dir=/tmp/alt9343_1537272818010831787.dir/0008_sys_gpio_bd_gen/ --quartus_dir=/home/guest/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9343_1537272818010831787.dir/0008_sys_gpio_bd_gen//system_bd_sys_gpio_bd_component_configuration.pl  --do_build_sim=0  ]
Info: sys_gpio_bd: Done RTL generation for module 'system_bd_sys_gpio_bd'
Info: sys_gpio_bd: "system_bd" instantiated altera_avalon_pio "sys_gpio_bd"
Info: sys_gpio_in: Starting RTL generation for module 'system_bd_sys_gpio_in'
Info: sys_gpio_in:   Generation command is [exec /home/guest/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /home/guest/intelFPGA/21.1/quartus/linux64/perl/lib -I /home/guest/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /home/guest/intelFPGA/21.1/quartus/sopc_builder/bin -I /home/guest/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/guest/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/guest/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_sys_gpio_in --dir=/tmp/alt9343_1537272818010831787.dir/0009_sys_gpio_in_gen/ --quartus_dir=/home/guest/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9343_1537272818010831787.dir/0009_sys_gpio_in_gen//system_bd_sys_gpio_in_component_configuration.pl  --do_build_sim=0  ]
Info: sys_gpio_in: Done RTL generation for module 'system_bd_sys_gpio_in'
Info: sys_gpio_in: "system_bd" instantiated altera_avalon_pio "sys_gpio_in"
Info: sys_gpio_out: Starting RTL generation for module 'system_bd_sys_gpio_out'
Info: sys_gpio_out:   Generation command is [exec /home/guest/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /home/guest/intelFPGA/21.1/quartus/linux64/perl/lib -I /home/guest/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /home/guest/intelFPGA/21.1/quartus/sopc_builder/bin -I /home/guest/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/guest/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/guest/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_sys_gpio_out --dir=/tmp/alt9343_1537272818010831787.dir/0010_sys_gpio_out_gen/ --quartus_dir=/home/guest/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9343_1537272818010831787.dir/0010_sys_gpio_out_gen//system_bd_sys_gpio_out_component_configuration.pl  --do_build_sim=0  ]
Info: sys_gpio_out: Done RTL generation for module 'system_bd_sys_gpio_out'
Info: sys_gpio_out: "system_bd" instantiated altera_avalon_pio "sys_gpio_out"
Info: sys_hps: "Running  for module: sys_hps"
Info: sys_hps: HPS Main PLL counter settings: n = 0  m = 63
Info: sys_hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: sys_hps: "system_bd" instantiated altera_hps "sys_hps"
Info: sys_id: "system_bd" instantiated altera_avalon_sysid_qsys "sys_id"
Info: sys_int_mem: Starting RTL generation for module 'system_bd_sys_int_mem'
Info: sys_int_mem:   Generation command is [exec /home/guest/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /home/guest/intelFPGA/21.1/quartus/linux64/perl/lib -I /home/guest/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /home/guest/intelFPGA/21.1/quartus/sopc_builder/bin -I /home/guest/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/guest/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/guest/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_sys_int_mem --dir=/tmp/alt9343_1537272818010831787.dir/0012_sys_int_mem_gen/ --quartus_dir=/home/guest/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9343_1537272818010831787.dir/0012_sys_int_mem_gen//system_bd_sys_int_mem_component_configuration.pl  --do_build_sim=0  ]
Info: sys_int_mem: Done RTL generation for module 'system_bd_sys_int_mem'
Info: sys_int_mem: "system_bd" instantiated altera_avalon_onchip_memory2 "sys_int_mem"
Info: sys_spi: Starting RTL generation for module 'system_bd_sys_spi'
Info: sys_spi:   Generation command is [exec /home/guest/intelFPGA/21.1/quartus/linux64/perl/bin/perl -I /home/guest/intelFPGA/21.1/quartus/linux64/perl/lib -I /home/guest/intelFPGA/21.1/quartus/sopc_builder/bin/europa -I /home/guest/intelFPGA/21.1/quartus/sopc_builder/bin -I /home/guest/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/guest/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/guest/intelFPGA/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=system_bd_sys_spi --dir=/tmp/alt9343_1537272818010831787.dir/0013_sys_spi_gen/ --quartus_dir=/home/guest/intelFPGA/21.1/quartus --verilog --config=/tmp/alt9343_1537272818010831787.dir/0013_sys_spi_gen//system_bd_sys_spi_component_configuration.pl  --do_build_sim=0  ]
Info: sys_spi: Done RTL generation for module 'system_bd_sys_spi'
Info: sys_spi: "system_bd" instantiated altera_avalon_spi "sys_spi"
Info: util_adc_pack: "system_bd" instantiated util_cpack2 "util_adc_pack"
Info: util_adc_wfifo: "system_bd" instantiated util_wfifo "util_adc_wfifo"
Info: util_dac_rfifo: "system_bd" instantiated util_rfifo "util_dac_rfifo"
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/ad_mem.v
Info: util_dac_upack: "system_bd" instantiated util_upack2 "util_dac_upack"
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/ad_perfect_shuffle.v
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/pack_ctrl.v
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/pack_interconnect.v
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/pack_network.v
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/pack_shell.v
Info: vga_out: "system_bd" instantiated axi_hdmi_tx "vga_out"
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/ad_mem.v
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/ad_rst.v
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/up_axi.v
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/up_xfer_cntrl.v
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/up_xfer_status.v
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/up_clock_mon.v
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/ad_mul.v
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/up_xfer_cntrl_constr.sdc
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/up_xfer_status_constr.sdc
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/up_clock_mon_constr.sdc
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/up_rst_constr.sdc
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system_bd" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "system_bd" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "system_bd" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: mm_interconnect_3: "system_bd" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: mm_interconnect_4: "system_bd" instantiated altera_mm_interconnect "mm_interconnect_4"
Info: irq_mapper: "system_bd" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "system_bd" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "system_bd" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "sys_hps" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "sys_hps" instantiated altera_hps_io "hps_io"
Info: sys_int_mem_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sys_int_mem_s1_translator"
Info: sys_hps_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "sys_hps_h2f_axi_master_agent"
Info: sys_int_mem_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sys_int_mem_s1_agent"
Info: sys_int_mem_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "sys_int_mem_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: sys_int_mem_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sys_int_mem_s1_burst_adapter"
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv
Info: agent_pipeline: "mm_interconnect_0" instantiated altera_avalon_st_pipeline_stage "agent_pipeline"
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: axi_sysid_0_s_axi_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "axi_sysid_0_s_axi_agent"
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/altera_merlin_address_alignment.sv
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: router_014: "mm_interconnect_1" instantiated altera_merlin_router "router_014"
Info: sys_hps_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "sys_hps_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_012: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_012"
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_012: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_012"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/guest/hdl_repo/jemfg/jemfgeronimo_hdl/hdl/projects/arradio/c5soc/system_bd/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: axi_adc_dma_m_dest_axi_id_pad: "mm_interconnect_2" instantiated altera_merlin_axi_translator "axi_adc_dma_m_dest_axi_id_pad"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: system_bd: Done "system_bd" with 60 modules, 208 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
