{
 "builder": {
  "_version": "<undefined>",
  "_logger": "hdl_checker.builders.fallback",
  "_work_folder": "/soe/tsheaves/Desktop/tt06_hsc_tdc/.hdl_checker",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "not_in_project",
    "case_sensitive": true,
    "__class__": "Identifier"
   }
  ],
  "__class__": "Fallback"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid16671.json",
   "__class__": "Path"
  },
  1713400119.5651877,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/delay_line/tdc_delay_line.sv",
     "__class__": "Path"
    },
    "mtime": 1713207886.766542,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/tdc_top.sv",
     "__class__": "Path"
    },
    "mtime": 1713224425.854823,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "mtime": 1711316204.6343796,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/pop_count/8_4/compress_8_4.sv",
     "__class__": "Path"
    },
    "mtime": 1709767592.5400503,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/tb.v",
     "__class__": "Path"
    },
    "mtime": 1713238727.5190663,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/reg/capture_reg.sv",
     "__class__": "Path"
    },
    "mtime": 1712268900.6225774,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/pkg/tdc_pkg.sv",
     "__class__": "Path"
    },
    "mtime": 1710908725.0394518,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/pop_count/pop_count_simple.sv",
     "__class__": "Path"
    },
    "mtime": 1713198078.542375,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/pop_count/8_4/ha.sv",
     "__class__": "Path"
    },
    "mtime": 1709767592.5440502,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "mtime": 1711316204.6423798,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tt_um_hsc_tdc.sv",
     "__class__": "Path"
    },
    "mtime": 1713200628.0824184,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/pulse_gen/tdc_pg.sv",
     "__class__": "Path"
    },
    "mtime": 1713198080.6263752,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/dummy_macro/Deprecated_Copy_Individual_StdCells/verilog/tt_export_sky130_bb_cells.v",
     "__class__": "Path"
    },
    "mtime": 1710921300.3836656,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/pop_count/pop_count_8_4.sv",
     "__class__": "Path"
    },
    "mtime": 1709767592.5440502,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/delay_line/rca.sv",
     "__class__": "Path"
    },
    "mtime": 1713407570.021937,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "mtime": 1711316204.6823797,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/primitives.v",
     "__class__": "Path"
    },
    "mtime": 1711316457.250384,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/pop_count/8_4/fa.sv",
     "__class__": "Path"
    },
    "mtime": 1709767592.5400503,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/tmp/tmpadno47z8.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp1pis3h_z.sv",
    "__class__": "Path"
   },
   {
    "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/delay_line/tdc_delay_line.sv",
    "__class__": "Path"
   },
   {
    "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/tdc_top.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpsj_p4v09.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpeagrakv5.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpfn17e6z2.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy4wwng9a.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpl0t924zf.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpg3wmgkkr.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpw1xrh3we.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpt884begr.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5rq7mhbc.sv",
    "__class__": "Path"
   },
   {
    "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/delay_line/rca.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp7ehzlaor.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpy2ohsq1f.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpqq94hf4r.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp8r9wkj9e.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpm7tkye0c.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmpxy2_w5gv.sv",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp5sue8bk8.sv",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      107170,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93473,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13832,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1302,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__macro_sparecell",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14657,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      144713,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1282,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      120057,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54081,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19441,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5696,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      117913,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92377,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      113790,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14652,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4553,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39231,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2096,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0n_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13585,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55461,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1786,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_bleeder_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71514,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35175,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      104408,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      148042,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7184,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13529,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20609,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3945,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46421,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      150248,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14762,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53143,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22049,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38244,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77820,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74796,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5944,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65894,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78744,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      106942,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21455,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s4s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59766,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fah_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66227,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34941,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      103305,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27847,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17619,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20065,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      123354,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13805,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22181,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_ef_sc_hd__fill_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      319,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13655,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2566,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      124864,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74186,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62915,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17247,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22489,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      111187,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16007,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      128167,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9649,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23870,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27777,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33566,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90391,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      106248,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56695,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22723,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22105,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64249,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68557,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61213,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      114809,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      149480,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      123255,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/pop_count/pop_count_8_4.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "pop_count_8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40615,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20341,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50989,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84259,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99397,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      141673,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11894,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95065,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      121649,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17049,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58166,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17761,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3320,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14408,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4667,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20471,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      149552,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      142355,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      146149,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9495,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7632,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33812,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12618,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34041,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7893,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      145472,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37112,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69302,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputisolatch_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77429,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3098,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47341,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      132561,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26088,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8774,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      144127,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45440,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14069,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      131079,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89556,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90142,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34275,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92859,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24373,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29123,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42606,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87215,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24821,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6224,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74254,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20914,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70389,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36375,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      113456,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      228,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19507,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20463,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43109,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15250,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2868,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fah_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66310,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46555,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probec_p_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23955,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91635,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13209,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63149,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1n_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13705,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31017,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21389,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      147560,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16434,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      125881,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      140068,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      119133,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5314,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46781,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95387,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96623,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20147,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11522,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102467,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63895,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9360,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102839,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3794,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      142555,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14891,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      128415,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16725,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23112,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83929,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16130,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1114,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26060,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93729,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7736,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8182,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      136550,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      128619,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      147828,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41581,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93873,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      126539,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67775,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21259,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      105092,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82067,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      123038,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17394,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2672,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10073,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10877,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92459,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24747,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70023,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      137159,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41281,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43149,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23281,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2932,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      142999,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      127779,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      113858,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24483,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79737,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22546,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      128803,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46625,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60751,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21653,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96221,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19827,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28299,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43947,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62545,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72424,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91047,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96762,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvpwrvgnd_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25479,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58792,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      123559,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      143904,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25333,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6346,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50605,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20279,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43817,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92641,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__macro_sparecell",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81951,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      615,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11998,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97211,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5893,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5094,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16190,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36512,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      110957,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      111033,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5497,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      116146,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19124,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56345,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12069,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probec_p_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      134061,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25193,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30569,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      146190,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4781,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14526,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4427,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18939,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71223,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54821,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8002,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16769,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79594,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6845,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14703,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57984,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82417,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26024,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4508,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33255,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15063,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26219,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95715,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16337,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11232,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5646,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30357,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87525,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18075,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20276,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53217,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102999,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      149988,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      118625,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/pulse_gen/tdc_pg.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tdc_pg",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10805,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68259,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92183,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      143377,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75534,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5634,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3023,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8756,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      114192,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6511,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78338,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20873,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12715,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44093,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      130021,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      138202,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13060,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33866,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      148832,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6126,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11994,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      114887,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcon_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67288,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      141883,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      132223,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      143489,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24980,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23161,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14298,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20543,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4114,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38316,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25315,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      105776,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7071,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15307,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50663,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24613,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23388,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10247,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6071,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8540,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1723,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63821,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14241,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7684,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      145908,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      126917,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15651,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92521,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      115273,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      106670,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26206,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      147376,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      103211,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16585,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63947,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      116598,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15592,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64853,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      106407,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      118001,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74381,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97549,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      126344,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7064,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10665,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6958,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11204,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24412,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92979,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      123802,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28241,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77760,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      133431,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102095,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_ef_sc_hd__fill_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      243,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41515,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15915,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd1_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58683,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74632,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16709,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14483,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51759,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31685,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39841,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1686,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/reg/capture_reg.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "capture_reg",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73881,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15179,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67821,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      117645,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      108749,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12960,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23428,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1036,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5375,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39286,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21067,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22261,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41215,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10644,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10139,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14644,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      104004,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      588,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17213,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5209,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      132837,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21900,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__conb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42782,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      149828,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18311,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_bleeder_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71653,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48541,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19747,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65658,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      108549,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86443,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22511,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27217,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78804,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15951,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80884,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      129053,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6672,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21195,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14266,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74491,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17516,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79072,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64961,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12282,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9650,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25853,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96881,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvpwrvgnd_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      146386,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2108,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s2s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59588,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      107460,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86905,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12394,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19635,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71289,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26361,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20213,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      116431,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s6s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60143,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9711,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7840,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1n_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76804,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      123420,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8675,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6722,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24081,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89671,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18183,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71114,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45290,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      119912,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      124930,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20211,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11385,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43290,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98639,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      125604,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9893,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      141063,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23775,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97704,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84437,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fah_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11708,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25529,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3518,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100473,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14599,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22961,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_ef_sc_hd__fill_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      222,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49257,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      119659,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7931,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18323,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73949,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101149,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      146846,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24902,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18658,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3452,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15011,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1p_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77174,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68472,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93655,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      361,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      134852,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10369,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2631,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43003,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1032,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34166,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96293,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35241,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62989,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7289,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      103921,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32361,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5398,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6236,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33441,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      117125,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      108083,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrckapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13892,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33741,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72661,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13419,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      118905,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvpwrvgnd_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      146426,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23465,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90647,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12603,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      140362,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69723,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19379,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2371,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      125063,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7797,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9219,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18815,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6291,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12883,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24418,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      120933,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15535,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__diode_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51262,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22282,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97366,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96372,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      121106,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      139246,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51691,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__conb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42851,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_ef_sc_hd__fill_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      299,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82843,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67579,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3982,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17433,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16565,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91305,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      126040,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s2s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10288,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86979,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6168,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21174,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6112,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10013,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86367,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      552,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25635,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23696,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14467,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24284,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      107880,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8847,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      115760,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      117837,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15799,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67669,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4496,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcin_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11562,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21851,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      166,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13467,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20979,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      110763,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2306,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8103,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100329,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      114085,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6957,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18553,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87835,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5796,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22633,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25382,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1345,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      110673,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37412,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19951,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75195,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7069,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64727,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37275,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33193,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31759,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89498,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      104189,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19571,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87457,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0n_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76226,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3529,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96103,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      128485,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16129,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      135966,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      113054,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12053,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1p_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13765,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23960,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8300,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9779,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89741,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41706,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16196,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86837,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8481,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25570,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      147984,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81418,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52023,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      139657,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10729,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12328,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22730,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54885,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      118713,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23046,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7814,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4439,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21694,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__diode_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51160,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24348,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      135319,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      130093,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      105714,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22432,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21499,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      414,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24451,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73771,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6401,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      143792,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10131,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75933,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96702,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8599,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84177,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84767,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      105289,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28560,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78266,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      142259,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13152,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17683,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19886,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      106060,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      131885,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      114487,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89818,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11058,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48603,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      129258,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      138899,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2208,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23560,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvpwrvgnd_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      146280,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probe_p_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      133761,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97428,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      104947,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63041,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24877,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16771,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/pop_count/pop_count_simple.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "pop_count_simple",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4624,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102761,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13596,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15769,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      103724,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45885,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39092,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0p_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76408,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      107729,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70989,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21323,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25350,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53983,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      118193,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2436,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3370,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      139467,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      148656,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12506,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35612,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21518,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11147,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      146522,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32179,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      111547,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      489,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18247,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14306,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2540,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      108827,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39397,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5354,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      122656,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7701,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      128243,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      129765,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33111,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      139133,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87599,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5819,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9945,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8753,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19920,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54515,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      104873,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      119446,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11584,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      145562,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5336,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      116532,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      141811,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36566,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      114594,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88917,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15710,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      132755,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7637,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      108005,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71414,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15038,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84919,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51842,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27663,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52174,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63645,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      132899,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15311,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16666,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      122208,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94755,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22445,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59283,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83447,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88541,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26727,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19891,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58314,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78476,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17007,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      145800,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      109359,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43711,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      129844,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21983,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/dummy_macro/Deprecated_Copy_Individual_StdCells/verilog/tt_export_sky130_bb_cells.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tt_export_sky130_fd_sc_hd__edfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      146994,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      870,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87289,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      544,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83187,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35912,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19063,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fah_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66484,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2163,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27037,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37341,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70089,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100667,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      114260,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25436,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100255,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      104688,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20081,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85649,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      139955,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19349,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3596,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__macro_sparecell",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81719,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      129578,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0p_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13362,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13252,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99579,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45983,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99061,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11449,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51510,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8636,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      140854,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      106817,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      137046,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      138629,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100593,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      122972,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      139544,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      150396,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90719,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48447,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102189,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10862,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15741,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57316,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57566,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2174,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputisolatch_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13537,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2996,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      110597,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15377,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38066,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/delay_line/rca.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fa_fixed",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6456,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21239,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7425,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87655,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      111317,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      117481,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22575,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6000,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      130500,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s4s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59699,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55390,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17146,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4956,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68814,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97623,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3652,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16399,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36866,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__macro_sparecell",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81796,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3188,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56193,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4444,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12177,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5214,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      118549,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25654,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14247,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12476,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3880,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      114988,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11219,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12102,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21889,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/pop_count/8_4/ha.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ha",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20318,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22869,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11290,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__diode_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8888,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17995,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69156,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      136815,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      120708,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      292,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      149038,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28483,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2950,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102255,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36975,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7520,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3916,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      119069,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83659,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      128097,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14485,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2378,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2042,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62847,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      131489,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8064,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      145377,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102933,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24218,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38926,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50849,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72119,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101817,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvpwrvgnd_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      146331,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/tb.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tb",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      105434,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17187,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      145114,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62687,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13874,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43345,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56632,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14123,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24723,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17371,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s4s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10531,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s6s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60004,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3060,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72497,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25922,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31169,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0n_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13303,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19126,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23022,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18753,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46356,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      104263,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20019,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      137228,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42415,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      132499,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8332,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24743,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55988,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4378,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24812,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55828,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      129123,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      112986,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13076,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51902,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18012,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19378,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89031,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      125974,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2824,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      122274,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      791,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25763,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82579,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12771,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      138050,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      110827,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      123177,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23266,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20788,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68960,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7878,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98042,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7788,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19667,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31503,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16312,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8361,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      134383,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25005,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88599,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14063,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      124323,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32023,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75342,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9299,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      124118,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35841,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6729,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94991,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16068,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6900,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9538,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85249,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      107374,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      141235,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12383,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      103847,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98721,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87965,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26839,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47077,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17557,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19269,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25764,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23804,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100811,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      112477,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91847,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      149640,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10940,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12883,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70923,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6734,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21341,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8169,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26266,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83599,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15887,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21521,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11662,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61355,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56122,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101723,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcon_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67031,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21564,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61053,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48899,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvpwrvgnd_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25974,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      104750,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2474,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61687,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49946,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11295,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      115054,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58983,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41652,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      113603,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      149900,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73107,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24012,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86589,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      135450,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      133019,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35066,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56543,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      131823,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98299,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10189,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      116918,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42115,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      120853,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      655,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10935,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19852,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47801,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9530,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91707,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6786,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17747,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57900,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      140287,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      126737,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5961,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100411,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81185,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10215,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24610,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      137981,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      132079,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94061,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      105976,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4782,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4566,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50931,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45029,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52433,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46913,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1786,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__conb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42902,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51359,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5133,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      124693,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19756,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      107105,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19443,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19454,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6336,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74908,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16337,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21587,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47629,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      133175,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      111393,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12222,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16784,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2696,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66080,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9468,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      130349,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tt_um_hsc_tdc.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tt_um_hsc_tdc",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71746,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2342,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      138282,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15744,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9055,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32917,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      139878,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      117353,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25822,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21723,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a222oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3529,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33675,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      130232,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21304,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25816,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      108243,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_ef_sc_hd__decap_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10512,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10684,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82143,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      130421,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      130677,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9833,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31347,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43762,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      146592,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49667,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      128880,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrckapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79329,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26121,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82229,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60501,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s6s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10400,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      135526,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73576,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcon_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11623,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50337,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7958,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4914,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27923,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40981,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      111843,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      144605,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      142185,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      145006,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13883,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1622,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23764,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      143161,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20741,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s2s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59461,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79790,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26981,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22115,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25704,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68618,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85309,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13773,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28095,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39896,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1247,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39702,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      111123,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9590,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6161,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      145708,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98905,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15421,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7344,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46048,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3245,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13697,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16501,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7731,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1052,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_bleeder_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12674,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45676,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      144312,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      135696,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3269,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      149700,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      131409,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5619,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52538,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      136123,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4235,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12162,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61753,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2751,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18262,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36741,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5074,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39769,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88859,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      140533,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputisolatch_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77282,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84319,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6660,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      145613,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17125,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101645,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3850,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7124,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60803,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32517,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8241,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5551,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22664,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81310,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      147646,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      138709,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71814,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      105372,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1976,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7509,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55191,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      115374,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101005,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9342,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27347,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99315,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9220,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      137868,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34112,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95309,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93535,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47435,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__diode_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51217,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      120137,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7265,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90063,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30029,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67962,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29445,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12338,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17085,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      296,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102017,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24548,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6560,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52999,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7399,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16413,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21785,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17949,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82767,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__diode_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51107,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40201,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22565,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      114407,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7464,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8087,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95121,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13202,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42252,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probe_p_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      133695,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25647,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18375,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18057,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3182,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43385,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1494,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7557,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/runs/wokwi/results/synthesis/tt_um_hsc_tdc.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tt_um_hsc_tdc",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17268,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22923,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20536,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15424,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13309,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s2s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59394,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      127537,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42552,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd1_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58558,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7605,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__diode_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9050,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23713,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      109865,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9113,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fah_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66415,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52357,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64357,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48961,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37041,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23527,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4311,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36266,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82993,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24843,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      145949,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      109943,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      112037,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      112113,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4180,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100931,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10702,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17809,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25113,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38371,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      144528,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5135,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62385,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79900,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19189,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57710,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19522,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82929,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0n_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76098,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      126849,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10305,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69241,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23651,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36675,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56822,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1750,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputisolatch_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13823,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52234,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35312,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67720,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24152,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48240,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5015,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      148578,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34712,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      127611,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      109293,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      141299,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22247,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11770,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39464,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60307,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9162,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16373,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      135776,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68739,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94371,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9047,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5253,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s6s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60071,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21629,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42481,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22981,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      130172,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10976,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23628,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      122413,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55757,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11684,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8475,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7408,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26597,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41952,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70760,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37712,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      146093,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25431,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60979,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70323,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57039,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      120535,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      124494,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30509,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57232,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81117,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      121826,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92121,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3791,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5292,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73161,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14586,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20345,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15567,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      142421,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      420,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50523,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      148322,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27291,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9776,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33037,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      127925,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15364,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30839,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      132161,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21369,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18506,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26001,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      109121,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18201,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15565,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62437,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43054,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5010,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25483,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85427,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14951,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      135235,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12450,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18439,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11646,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      121892,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7179,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7941,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      804,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83269,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23830,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      965,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6919,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12991,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      120640,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80402,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101511,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_bleeder_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71616,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88465,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6280,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67911,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99991,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15975,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20543,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102561,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      104531,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63343,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93317,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24784,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101273,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a222oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20861,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      140466,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64197,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1408,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      137791,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16275,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36212,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32579,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95637,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92303,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25375,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74076,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89101,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcin_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11770,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42181,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      133513,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8149,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8696,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15828,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      118269,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90975,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12246,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19693,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44688,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94923,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96551,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      112799,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10455,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      139056,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73644,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50783,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61281,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101351,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49606,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102389,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40312,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1176,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      110037,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95237,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      126991,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4610,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11828,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1558,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67478,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13192,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17925,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43998,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72802,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17207,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20406,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      144929,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54651,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63519,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16029,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3445,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s4s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59893,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10919,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83517,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      124401,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15251,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22487,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22318,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30101,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34466,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2007,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      126251,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9419,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4246,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40451,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90202,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      118981,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      103662,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19128,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14184,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcin_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66888,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85167,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16215,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22147,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29584,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1597,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4590,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75588,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88713,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      122795,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82493,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70160,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20939,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49860,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38012,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrckapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79252,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      123637,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91787,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      122491,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      113201,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19763,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12659,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      110313,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_ef_sc_hd__decap_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23221,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62243,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20477,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8514,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4724,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      164,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18567,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24914,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44187,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100749,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8831,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_bleeder_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71559,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21434,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83989,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29258,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8876,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probe_p_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      133832,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90798,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22664,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98381,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14880,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1409,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51570,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      127301,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25503,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      132417,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58232,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4682,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17309,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53386,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      140750,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4798,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      730,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2761,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7234,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25131,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52606,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      107652,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2676,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48076,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75154,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4149,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73717,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6577,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      120242,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6038,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18691,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8123,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3139,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8422,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32855,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      146041,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65383,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31421,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15810,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a222oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21087,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2835,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68153,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15131,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fah_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11501,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9125,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95893,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24024,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7559,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1p_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77046,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37166,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a222oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21159,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      117201,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/dummy_macro/Deprecated_Copy_Individual_StdCells/verilog/tt_export_sky130_bb_cells.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tt_export_sky130_fd_sc_hd__and2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54145,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28938,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40146,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84979,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      123941,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20662,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6235,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61888,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83847,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13943,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10361,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91517,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57498,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10575,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1878,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22183,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84507,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      134297,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3124,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14939,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2887,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11089,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      118065,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8998,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2540,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      129520,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__macro_sparecell",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14355,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probec_p_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      134186,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8023,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99917,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/dummy_macro/Deprecated_Copy_Individual_StdCells/verilog/tt_export_sky130_bb_cells.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tt_export_sky130_fd_sc_hd__fa_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      109199,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1n_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76862,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11090,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9835,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15128,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65161,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44053,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85097,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23896,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71941,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3717,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17933,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27459,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29852,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21966,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72192,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15509,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18877,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      150048,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26448,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80043,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      110467,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63451,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      126681,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24353,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputisolatch_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77348,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77938,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13616,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19056,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11732,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15946,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14200,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      134766,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1942,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24680,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93993,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99241,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      147704,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23711,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20250,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26182,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      108987,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95965,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32435,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      142925,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81486,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31903,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      148236,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47271,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87909,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11876,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcin_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66710,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18138,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72051,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16461,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99797,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5584,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      144782,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2408,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26630,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      127357,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/pop_count/8_4/compress_8_4.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "compress_8_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputisolatch_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77487,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8992,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37466,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      118421,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64801,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31089,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      136629,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20716,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17405,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28880,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89876,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9279,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18345,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15443,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      135894,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9104,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10760,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      116212,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      141509,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18193,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74686,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80096,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      106754,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14793,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38549,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91965,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87147,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      136203,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      139726,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86119,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50197,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      130829,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11116,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6902,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7128,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14871,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26090,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      356,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16251,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4897,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55558,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      149156,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11261,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4859,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9419,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78010,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22900,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      144204,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20851,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28165,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrckapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79473,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83777,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78666,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18753,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88223,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_bleeder_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12438,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30240,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33375,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65050,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_ef_sc_hd__fakediode_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      161,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      138472,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27605,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18567,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      115440,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      107019,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89421,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19567,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9953,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74327,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21044,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49451,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92039,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13364,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55254,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34766,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17823,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      145432,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26692,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19002,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      111907,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84649,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      119514,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38676,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10746,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      125234,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79132,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4300,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      148508,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      130560,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46983,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31841,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95565,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      131337,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      113388,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      150176,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81559,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      116984,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      126410,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4504,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9237,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26388,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26417,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17886,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93135,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18119,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14003,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13714,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probe_p_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23449,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7653,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46719,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16609,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1912,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18281,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83329,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61105,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14972,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      128561,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40379,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12218,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85503,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd1_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58492,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38787,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75646,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96432,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69560,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      136393,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26326,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2738,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50279,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      145183,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54353,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22379,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25094,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      111677,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23205,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69081,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44454,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38854,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16963,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      104346,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      134516,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14998,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9894,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      121251,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21109,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72966,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41052,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      146916,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      129200,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14585,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23494,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/pkg/tdc_pkg.sv",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "tdc_pkg",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12163,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35541,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_ef_sc_hd__decap_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19821,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      127983,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrckapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14184,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9478,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11839,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18877,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22865,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32241,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48805,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      107815,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12584,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25028,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69914,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29200,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      678,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11946,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8303,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5832,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5888,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s6s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10588,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35966,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd1_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10305,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97887,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54723,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22605,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26529,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81258,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      106123,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94613,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      121331,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20725,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49520,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11581,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      142629,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91457,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95447,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6181,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28803,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98225,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      131159,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53602,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20675,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2240,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1624,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probec_p_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      134132,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17633,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      112203,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31565,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      116817,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11000,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23589,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98565,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5976,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44608,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      138827,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97766,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65805,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63753,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      149362,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10626,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27529,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63593,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17067,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98104,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      144381,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7002,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18445,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18629,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      133575,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50007,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37941,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8816,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74850,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78922,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17277,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15193,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101445,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      125300,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      113281,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94191,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23083,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75441,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47139,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65236,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      119739,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27981,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      117289,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14423,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5522,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33975,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5460,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19504,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17989,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97032,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25883,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23251,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7352,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      122590,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68017,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84837,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46259,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25931,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68063,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      127047,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73466,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72551,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29524,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25285,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34575,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90858,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10569,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8658,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1097,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57164,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/delay_line/rca.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "rca_dl",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6790,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30429,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12802,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62311,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2473,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      975,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9285,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10009,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0p_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76338,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96953,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11440,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60609,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81611,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15257,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88783,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5477,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      141609,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      133093,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19000,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67427,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71060,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14011,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75400,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7750,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12995,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22204,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69489,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      108615,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4655,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      119261,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17871,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15643,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78088,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20648,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3204,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18691,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      866,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21917,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      96043,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      141983,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      109571,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57376,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      115826,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49319,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      124771,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      145326,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      108455,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      115195,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80816,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8392,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18473,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      145668,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16552,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23101,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21954,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9598,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26287,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17577,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6846,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      137380,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58372,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93811,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7359,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98783,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37766,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19065,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5436,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38621,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71887,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17495,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19699,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16949,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      129904,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6843,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      125141,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17699,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      121504,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13102,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89991,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10177,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      112584,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      141437,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24475,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      137457,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41106,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75042,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      110237,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4974,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21759,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8934,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      126607,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38482,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69423,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0p_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13645,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      106323,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22019,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      131007,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      137639,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84107,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18117,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6504,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20145,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41815,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80707,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s2s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59533,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94135,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8452,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13018,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101883,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90530,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59229,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16035,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0p_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76484,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35475,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62613,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5034,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16857,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      131219,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      143712,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8913,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65472,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73412,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      51427,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74022,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25561,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2501,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45611,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10818,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      109731,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5274,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69789,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49163,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53320,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43857,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45220,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4838,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0n_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76030,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3784,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41881,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14711,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26508,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25700,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40752,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14407,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34641,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      115967,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61959,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56891,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      140675,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1430,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73339,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19630,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      120310,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12728,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8009,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4740,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21584,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30687,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11406,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22375,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23633,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      33512,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6503,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7014,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      131549,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40007,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41406,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24081,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6318,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19315,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6566,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22084,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2299,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      112652,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56472,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      124560,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      130889,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      131667,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19191,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57650,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32699,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17837,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12939,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s2s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10474,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99735,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16523,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64499,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10417,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2001,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      31229,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16693,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78148,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd1_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58629,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17760,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48003,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22313,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75834,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6392,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34875,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      142047,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34412,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      131741,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      231,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47497,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28413,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10232,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70623,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      142791,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19317,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38177,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78994,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13052,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17481,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11379,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      105901,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1545,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9855,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1238,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3386,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8576,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80206,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99123,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25222,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1719,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12395,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8272,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      130749,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      112879,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9717,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      57832,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14365,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16647,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16495,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58044,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      147318,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      128301,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25588,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probe_p_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      133886,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26907,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      147898,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11025,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      119844,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29373,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      139315,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30759,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      146670,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16833,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4246,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47702,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4116,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88281,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      115659,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      668,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94445,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2074,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3661,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16902,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25942,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13290,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4072,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/tdc_top.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "tdc_top",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3334,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5558,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77682,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24088,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3921,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17024,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91187,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      125433,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61517,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63217,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      132343,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22841,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26568,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11935,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23327,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64551,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      135063,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22807,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0n_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76172,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6380,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2898,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40506,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15071,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25869,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10499,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4945,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35775,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12108,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      129693,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90319,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25720,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50457,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68397,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      148380,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1849,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21131,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      914,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88395,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43475,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59158,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      108921,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      116353,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      128938,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2141,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2275,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      136321,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58929,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfstp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      140137,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18871,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24003,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5741,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24286,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11033,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79969,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64123,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40681,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73034,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9175,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5680,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14021,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1219,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23144,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6016,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      132681,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7296,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      103579,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68204,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53771,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64659,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22691,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78416,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16095,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37575,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      105215,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3856,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7187,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70814,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__tapvgnd2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      145852,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56978,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      106470,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a222oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3584,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfsbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      138400,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12491,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probec_p_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23504,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60375,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12562,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98443,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15191,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      148902,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86655,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39159,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62114,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12844,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89178,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      50131,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70689,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      134594,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      147052,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      136969,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44803,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      34341,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso0p_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76542,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23403,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_ef_sc_hd__fakediode_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      138,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinvlp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42306,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59092,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      150336,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20016,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      56282,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9585,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2606,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22947,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20083,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      125511,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64055,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ba_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      106595,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8941,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80510,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      65583,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91377,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44875,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      493,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      137570,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48175,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88077,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82293,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      117557,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60911,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_3",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74949,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      120455,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      149226,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39536,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3076,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5154,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3986,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87035,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      110103,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22749,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ha_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68899,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      124184,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      110403,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5192,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15478,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      64425,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80655,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43621,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17569,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      117709,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      482,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29912,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54281,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55094,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      127227,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85897,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36141,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      71360,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94811,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1660,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcon_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11832,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      606,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s4s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10344,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      104066,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10065,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      121727,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12653,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35366,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      74559,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3254,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75687,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      119341,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      122031,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      127667,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      111483,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1p_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13480,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16155,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62051,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97961,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      115581,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100073,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14126,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      107297,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10859,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7240,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53911,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8717,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10008,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      82643,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93197,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24538,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      63291,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43581,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcon_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67114,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12786,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6056,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      148166,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94501,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      143095,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20411,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__conb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7454,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19955,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42006,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      132005,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      41352,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4312,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40806,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55023,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52750,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16921,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52826,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      58858,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99459,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      114662,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__conb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7576,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6448,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      146728,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55925,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44267,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21719,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60677,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18726,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      109665,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s18_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      38981,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      99653,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3718,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      46186,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11780,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16843,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      741,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37641,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36812,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      54451,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6616,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__macro_sparecell",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81882,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      108177,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      103371,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      134985,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75892,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      16891,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43239,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkbuf_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      37875,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23837,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36441,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69614,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4051,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      98979,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18503,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25158,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21419,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25069,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3726,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      116739,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      88147,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1p_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76978,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrckapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79412,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__edfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61591,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      121038,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4048,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a222oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20945,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      143976,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89351,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      89236,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45513,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21824,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      109493,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18384,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24544,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__conb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      42715,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19252,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25191,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      147490,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      83117,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      19254,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      141135,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      2804,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53528,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80957,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17127,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      149304,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48377,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      95775,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24941,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      136744,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      118357,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      129373,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      39591,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/pop_count/8_4/fa.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fa",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93391,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      79663,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22782,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1922,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      112397,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6622,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1168,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3592,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18629,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23041,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70460,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9405,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      69860,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14831,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlxtn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9951,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24601,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      133357,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11464,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72856,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87767,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      990,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfrbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24219,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20599,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5851,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkinv_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40915,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80349,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18815,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcin_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66625,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70514,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97285,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12273,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o221ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      121436,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23341,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11318,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15358,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      148980,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlclkp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52091,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1158,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60449,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72246,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24662,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufbuf_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35666,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20146,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1n_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76658,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14541,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94303,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      125803,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30180,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a41o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14099,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13398,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      53705,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o22a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      108377,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      122109,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      123736,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      94681,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      142725,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92797,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      73271,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2bb2o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1342,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75288,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13953,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67533,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__inv_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      70214,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      147170,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      104605,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      128733,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85973,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      125670,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfbbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24150,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcin_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66817,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      105030,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      48735,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      103133,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13250,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29701,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      112267,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      133237,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      85715,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      127469,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s15_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      6678,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32097,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21boi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      792,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21bo_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      426,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26028,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      122873,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28618,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29773,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      44382,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      84589,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      35012,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      140921,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2bb2ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      102627,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17331,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8381,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      100135,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      129443,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17455,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      28733,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25284,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      86185,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      853,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      97092,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11174,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      17638,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26671,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      105557,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23329,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      118777,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9772,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o2111ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      126173,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlygate4sd1_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      10122,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11348,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      116045,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      143297,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18939,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12547,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72356,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s4s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      59838,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrtn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8212,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1p_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77120,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a21o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      928,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12902,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5770,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12827,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      26148,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24962,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xnor2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      147240,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfxbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49791,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/delay_line/rca.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "const_zeros",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4376,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      27149,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o31ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      111753,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s50_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40074,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fa_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      66005,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      113683,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13474,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nor4bb_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      101087,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o211a_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21003,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__bufinv_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      36075,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      87345,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      127159,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5708,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      30899,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      12050,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15857,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o32ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      114005,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      77610,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and2b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4856,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__mux2i_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14821,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfrbp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45812,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfbbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      45107,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21bai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      107525,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/delay_line/rca.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "const_ones",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      40,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__decap_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      43526,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_isobufsrc_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      78594,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      91127,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a32o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      11988,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sedfxbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      143561,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__ebufn_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      61407,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      105631,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1471,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__or2b_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      127849,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1n_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13421,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_12",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75780,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_decapkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      75096,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4b_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      92715,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3399,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      9658,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrbn_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      52931,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand3b_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      90470,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__einvn_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      62739,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o41ai_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      20807,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111oi_0",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      4181,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and4bb_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      32773,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_inputiso1n_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      76728,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlymetal6s6s_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      60198,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80275,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__xor2_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      148714,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dlrtp_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      55621,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__maj3_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      14771,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfsbp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      47866,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probec_p_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      133995,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkinvkapwr_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      13134,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__dfstp_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      49093,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      22348,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__probe_p_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      23899,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24174,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_clkbufkapwr_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      72729,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fahcon_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      67219,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand4bb_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      93053,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/src/tdc/delay_line/tdc_delay_line.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "delay_line",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a2111o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      24240,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1534,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o21a_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      103505,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a311o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      21801,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221o_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      18951,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15683,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__o311ai_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      124019,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__sdlclkp_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      25255,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__fill_8",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      68305,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a211oi_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3013,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a221oi_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      3464,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22o_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1366,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__clkdlybuf4s25_2",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7014,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      81009,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a22oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      8541,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__a31oi_1",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1814,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox_pp.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__nand2_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      15625,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__and3_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      29053,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd__blackbox.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__buf_6",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5906,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/soe/tsheaves/Desktop/tt06_hsc_tdc/test/skywater_stdcell_fixed/sky130_fd_sc_hd.v",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      80580,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}