{"vcs1":{"timestamp_begin":1684311015.767985363, "rt":1.50, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684311017.357519273, "rt":1.26, "ut":0.43, "st":0.16}}
{"link":{"timestamp_begin":1684311018.701656847, "rt":0.47, "ut":0.23, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684311015.125961580}
{"VCS_COMP_START_TIME": 1684311015.125961580}
{"VCS_COMP_END_TIME": 1684311020.670525675}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330572}}
{"stitch_vcselab": {"peak_mem": 211948}}
