$date
	Tue Aug 16 12:06:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module not2_test $end
$var wire 1 ! c $end
$var reg 1 " a $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
1!
$end
#100
0!
1"
