Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/ise/ALU111/ALU111_isim_beh.exe -prj /home/ise/ALU111/ALU111_beh.prj work.ALU111 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/ALU111/ALU111.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:794 - "/home/ise/ALU111/ALU111.vhd" Line 47: Statement might not cover all choices ; 'others' clause recommended
WARNING:HDLCompiler:794 - "/home/ise/ALU111/ALU111.vhd" Line 56: Statement might not cover all choices ; 'others' clause recommended
WARNING:HDLCompiler:794 - "/home/ise/ALU111/ALU111.vhd" Line 66: Statement might not cover all choices ; 'others' clause recommended
Completed static elaboration
Fuse Memory Usage: 96640 KB
Fuse CPU Usage: 1420 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity alu111
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/ise/ALU111/ALU111_isim_beh.exe
Fuse Memory Usage: 112260 KB
Fuse CPU Usage: 1500 ms
GCC CPU Usage: 2420 ms
