Source Block: zipcpu/rtl/core/pipemem.v@217:228@HdlStmProcess

	initial	o_valid = 1'b0;
	always @(posedge i_clk)
		o_valid <= (cyc)&&(i_wb_ack)&&(!o_wb_we);
	initial	o_err = 1'b0;
	always @(posedge i_clk)
		o_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));
	assign	o_busy = cyc;

	wire	[8:0]	w_wreg;
	assign	w_wreg = fifo_oreg[rdaddr];
	always @(posedge i_clk)

Diff Content:
+ 222 	if (i_reset)
+ 222 		o_err <= 1'b0;
+ 222 	else

Clone Blocks:
Clone Blocks 1:
zipcpu/rtl/core/pipemem.v@221:231
	initial	o_err = 1'b0;
	always @(posedge i_clk)
		o_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));
	assign	o_busy = cyc;

	wire	[8:0]	w_wreg;
	assign	w_wreg = fifo_oreg[rdaddr];
	always @(posedge i_clk)
		o_wreg <= w_wreg[8:4];
	always @(posedge i_clk)
		if ((OPT_ZERO_ON_IDLE)&&((!cyc)||((!i_wb_ack)&&(!i_wb_err))))

Clone Blocks 2:
zipcpu/rtl/core/pipemem.v@216:226
			o_wb_we   <= 1'b0;

	initial	o_valid = 1'b0;
	always @(posedge i_clk)
		o_valid <= (cyc)&&(i_wb_ack)&&(!o_wb_we);
	initial	o_err = 1'b0;
	always @(posedge i_clk)
		o_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));
	assign	o_busy = cyc;

	wire	[8:0]	w_wreg;

Clone Blocks 3:
zipcpu/rtl/core/pipemem.v@214:225
			o_wb_we   <= i_op[0];
		else if ((OPT_ZERO_ON_IDLE)&&(!cyc))
			o_wb_we   <= 1'b0;

	initial	o_valid = 1'b0;
	always @(posedge i_clk)
		o_valid <= (cyc)&&(i_wb_ack)&&(!o_wb_we);
	initial	o_err = 1'b0;
	always @(posedge i_clk)
		o_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));
	assign	o_busy = cyc;


Clone Blocks 4:
zipcpu/rtl/core/pipemem.v@219:229
	always @(posedge i_clk)
		o_valid <= (cyc)&&(i_wb_ack)&&(!o_wb_we);
	initial	o_err = 1'b0;
	always @(posedge i_clk)
		o_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));
	assign	o_busy = cyc;

	wire	[8:0]	w_wreg;
	assign	w_wreg = fifo_oreg[rdaddr];
	always @(posedge i_clk)
		o_wreg <= w_wreg[8:4];

Clone Blocks 5:
zipcpu/rtl/core/pipemem.v@222:232
	always @(posedge i_clk)
		o_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));
	assign	o_busy = cyc;

	wire	[8:0]	w_wreg;
	assign	w_wreg = fifo_oreg[rdaddr];
	always @(posedge i_clk)
		o_wreg <= w_wreg[8:4];
	always @(posedge i_clk)
		if ((OPT_ZERO_ON_IDLE)&&((!cyc)||((!i_wb_ack)&&(!i_wb_err))))
			o_result <= 0;

Clone Blocks 6:
zipcpu/rtl/core/pipemem.v@223:234
		o_err <= ((cyc)&&(i_wb_err))||((i_pipe_stb)&&(misaligned));
	assign	o_busy = cyc;

	wire	[8:0]	w_wreg;
	assign	w_wreg = fifo_oreg[rdaddr];
	always @(posedge i_clk)
		o_wreg <= w_wreg[8:4];
	always @(posedge i_clk)
		if ((OPT_ZERO_ON_IDLE)&&((!cyc)||((!i_wb_ack)&&(!i_wb_err))))
			o_result <= 0;
		else begin
			casez(w_wreg[3:0])

