0.7
2020.2
Nov 18 2020
09:47:47
C:/FPGA_Harman/4bit_fa/4bit_fa.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/FPGA_Harman/4bit_fa/4bit_fa.srcs/sim_1/new/tb_4bit_adder.v,1740646926,verilog,,,,tb_4bit_adder,,,,,,,,
C:/FPGA_Harman/4bit_fa/4bit_fa.srcs/sources_1/new/full_adder.v,1740705795,verilog,,C:/FPGA_Harman/4bit_fa/4bit_fa.srcs/sim_1/new/tb_4bit_adder.v,,full_adder;full_adder_4bit;half_adder,,,,,,,,
