INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jacob Laptop 2/.Xilinx/Projects/ece399_project/ece449project/InitialPipeline.srcs/sources_1/new/latches.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'if_id_latch'
INFO: [VRFC 10-3107] analyzing entity 'id_ex_latch'
INFO: [VRFC 10-3107] analyzing entity 'ex_mem_latch'
INFO: [VRFC 10-3107] analyzing entity 'mem_wb_latch'
