
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>hw/ip/uart/rtl/uart.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">// Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">// Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">// SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">//</pre>
<pre style="margin:0; padding:0 ">// Description: UART top level wrapper file</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">module uart (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input           clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input           rst_ni,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Bus Interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Generic IO</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  input           cio_rx_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic    cio_tx_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic    cio_tx_en_o,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Interrupts</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic    intr_tx_watermark_o ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic    intr_rx_watermark_o ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic    intr_tx_empty_o  ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic    intr_rx_overflow_o  ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic    intr_rx_frame_err_o ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic    intr_rx_break_err_o ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic    intr_rx_timeout_o   ,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  output logic    intr_rx_parity_err_o</pre>
<pre style="margin:0; padding:0 ">);</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  import uart_reg_pkg::*;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  uart_reg2hw_t reg2hw;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  uart_hw2reg_t hw2reg;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  uart_reg_top u_reg (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tl_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .reg2hw,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .hw2reg,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .devmode_i  (1'b1)</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  uart_core uart_core (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .reg2hw,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .hw2reg,</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .rx    (cio_rx_i   ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .tx    (cio_tx_o   ),</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .intr_tx_watermark_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .intr_rx_watermark_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .intr_tx_empty_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .intr_rx_overflow_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .intr_rx_frame_err_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .intr_rx_break_err_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .intr_rx_timeout_o,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">    .intr_rx_parity_err_o</pre>
<pre style="margin:0; padding:0 ">  );</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // always enable the driving out of TX</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  assign cio_tx_en_o = 1'b1;</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Assert Known for outputs</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(txenKnown, cio_tx_en_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(txKnown, cio_tx_o, clk_i, !rst_ni || !cio_tx_en_o)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">  // Assert Known for interrupts</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(txWatermarkKnown, intr_tx_watermark_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(rxWatermarkKnown, intr_rx_watermark_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(txEmptyKnown, intr_tx_empty_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(rxOverflowKnown, intr_rx_overflow_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(rxFrameErrKnown, intr_rx_frame_err_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(rxBreakErrKnown, intr_rx_break_err_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(rxTimeoutKnown, intr_rx_timeout_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 ">  `ASSERT_KNOWN(rxParityErrKnown, intr_rx_parity_err_o, clk_i, !rst_ni)</pre>
<pre style="margin:0; padding:0 "></pre>
<pre style="margin:0; padding:0 ">endmodule</pre>
<pre style="margin:0; padding:0 "></pre>
</body>
</html>
