aig 200 42 29 0 129 0 0 1
174 86
182 88
189 90
93 92
195 94
203 96
211 98
219 100
227 102
235 104
243 106
251 108
259 110
267 112
275 114
283 116
291 118
299 120
307 122
315 124
323 126
331 128
76
78
80
82
84
386
1
3
392
398
400
QSp"Sx%*S+5333&::`afecdkijqopwuv}{|ÉÅÇâáàèçéïìîõôö°ü†ß•¶≠´¨≥±≤π∑∏øΩæ≈√˚Q˙Ä˚√Ã5‘8’8‹5›7©lî‡‡
‡‡Ó$Ò,©É˚É-ÉÅÑi0 convert.input31
i1 convert.input30
i2 convert.input29
i3 convert.input28
i4 convert.input27
i5 convert.input26
i6 convert.input25
i7 convert.input24
i8 convert.input23
i9 convert.input22
i10 convert.input21
i11 convert.input20
i12 convert.input19
i13 convert.input18
i14 Verilog.PWM_TOP.clk
i15 convert.input2
i16 convert.input1
i17 Verilog.PWM_TOP.sw[0]
i18 Verilog.PWM_TOP.sw[1]
i19 Verilog.PWM_TOP.sw[2]
i20 Verilog.PWM_TOP.sw[3]
i21 convert.input4
i22 convert.input7
i23 convert.input9
i24 convert.input11
i25 convert.input13
i26 convert.input0
i27 convert.input16
i28 convert.input3
i29 convert.input5
i30 convert.input6
i31 convert.input8
i32 convert.input10
i33 convert.input12
i34 convert.input14
i35 convert.input15
i36 convert.input17
i37 AIGER_NEXT_LTL_1_SPECF_6
i38 AIGER_NEXT_LTL_1_SPECF_4
i39 AIGER_NEXT_LTL_1_SPECF_3
i40 AIGER_NEXT_LTL_1_SPECF_1
i41 AIGER_NEXT_IGNORE_LTL_1
l0 Verilog.PWM_TOP.pulse_red
l1 Verilog.PWM_TOP.lb_pulse
l2 Verilog.PWM_TOP.ub_pulse
l3 Verilog.PWM_TOP.cnt_R[0]
l4 Verilog.PWM_TOP.cnt_R[1]
l5 Verilog.PWM_TOP.cnt_R[2]
l6 Verilog.PWM_TOP.cnt_R[3]
l7 Verilog.PWM_TOP.cnt_R[4]
l8 Verilog.PWM_TOP.cnt_R[5]
l9 Verilog.PWM_TOP.cnt_R[6]
l10 Verilog.PWM_TOP.cnt_R[7]
l11 Verilog.PWM_TOP.cnt_R[8]
l12 Verilog.PWM_TOP.cnt_R[9]
l13 Verilog.PWM_TOP.cnt_R[10]
l14 Verilog.PWM_TOP.cnt_R[11]
l15 Verilog.PWM_TOP.cnt_R[12]
l16 Verilog.PWM_TOP.cnt_R[13]
l17 Verilog.PWM_TOP.cnt_R[14]
l18 Verilog.PWM_TOP.cnt_R[15]
l19 Verilog.PWM_TOP.cnt_R[16]
l20 Verilog.PWM_TOP.cnt_R[17]
l21 Verilog.PWM_TOP.cnt_R[18]
l22 LTL_1_SPECF_6
l23 LTL_1_SPECF_4
l24 LTL_1_SPECF_3
l25 LTL_1_SPECF_1
l26 IGNORE_LTL_1
l27 AIGER_VALID
l28 AIGER_INITIALIZED
j0 AIGER_JUST_0
c
smvtoaig
1.9
../../Tools/abc_mc/SMV/PWM_10.smv
