static void F_1 ( int V_1 , const char * V_2 , ... ) {\r\nT_1 V_3 ;\r\nva_start ( V_3 , V_2 ) ;\r\nvfprintf ( V_4 , V_2 , V_3 ) ;\r\nva_end ( V_3 ) ;\r\nexit ( V_1 ) ;\r\n}\r\nstatic void F_2 ( int V_5 , const char * V_2 , ... ) {\r\nT_1 V_3 ;\r\nif ( V_5 <= V_6 ) {\r\nva_start ( V_3 , V_2 ) ;\r\nvfprintf ( V_4 , V_2 , V_3 ) ;\r\nva_end ( V_3 ) ;\r\nfflush ( V_4 ) ;\r\n}\r\n}\r\nstatic void F_3 ( int V_1 ) {\r\nconst char * V_7 = L_1\r\nL_2\r\nL_3\r\nL_4\r\nL_5\r\nL_6\r\nL_7\r\nL_8\r\nL_9\r\nL_10\r\nL_11\r\n;\r\nF_1 ( V_1 , V_7 ) ;\r\n}\r\nstatic void F_4 ( T_2 * V_8 , const struct V_9 * V_10 , const T_2 * V_11 ) {\r\nchar V_12 [ V_13 ] ;\r\nF_2 ( 2 , L_12 , V_14 ) ;\r\nif ( V_14 ) {\r\nF_2 ( 2 , L_13 ) ;\r\nV_15 = 0 ;\r\n} else {\r\nif ( F_5 ( V_16 , & V_17 ) < 0 ) {\r\nF_1 ( 23 , L_14 , F_6 ( V_16 ) ) ;\r\n}\r\nF_2 ( 2 , L_15 ) ;\r\nif ( F_7 ( V_16 , 1 , V_12 ) < 0 ) {\r\nF_1 ( 24 , L_16 , V_12 ) ;\r\n}\r\nF_2 ( 2 , L_17 ) ;\r\nV_14 = 1 ;\r\n}\r\n}\r\nstatic void F_8 ( T_2 * V_18 , const struct V_9 * V_10 , const T_2 * V_11 ) {\r\nF_2 ( 4 , L_18 , V_14 ) ;\r\nif ( V_14 ) {\r\nV_19 ++ ;\r\nF_9 ( V_18 , V_10 , V_11 ) ;\r\n}\r\n}\r\nstatic void F_10 ( int V_20 ) {\r\nV_15 = 0 ;\r\n}\r\nint main ( int V_21 , char * * V_22 ) {\r\nchar V_12 [ V_13 ] ;\r\nchar * V_23 = NULL ;\r\nchar * V_24 = NULL ;\r\nT_3 V_25 = 65536 ;\r\nchar * V_26 = NULL ;\r\nchar * V_27 = NULL ;\r\nchar * V_28 = NULL ;\r\nint V_29 = 0 ;\r\nint V_30 = 0 ;\r\nstruct V_31 V_32 ;\r\nstruct V_31 V_33 ;\r\nT_4 * V_34 = NULL ;\r\nT_5 * V_18 = NULL ;\r\nint V_35 ;\r\nwhile ( ( V_35 = F_11 ( V_21 , V_22 , L_19 ) ) != - 1 ) {\r\nswitch ( V_35 ) {\r\ncase 'i' :\r\nif ( V_23 ) F_1 ( 1 , L_20 ) ;\r\nV_23 = F_12 ( V_36 ) ;\r\nbreak;\r\ncase 'w' :\r\nif ( V_24 ) F_1 ( 3 , L_21 ) ;\r\nV_24 = F_12 ( V_36 ) ;\r\nbreak;\r\ncase 's' :\r\nV_25 = strtoul ( V_36 , NULL , 10 ) ;\r\nif ( V_25 == 0 )\r\nF_1 ( 4 , L_22 ) ;\r\nbreak;\r\ncase 'b' :\r\nif ( V_26 ) F_1 ( 5 , L_23 ) ;\r\nV_26 = F_12 ( V_36 ) ;\r\nbreak;\r\ncase 'e' :\r\nif ( V_27 ) F_1 ( 6 , L_24 ) ;\r\nV_27 = F_12 ( V_36 ) ;\r\nbreak;\r\ncase 'f' :\r\nif ( V_28 ) F_1 ( 7 , L_25 ) ;\r\nV_28 = F_12 ( V_36 ) ;\r\nbreak;\r\ncase 'p' :\r\nV_29 = 1 ;\r\nbreak;\r\ncase 'q' :\r\nV_30 = 1 ;\r\nbreak;\r\ncase 'd' :\r\nV_6 ++ ;\r\nbreak;\r\ncase 'h' :\r\ndefault:\r\nF_3 ( 0 ) ;\r\nbreak;\r\n}\r\n}\r\nF_2 ( 1 , L_26\r\nL_27 ,\r\nV_23 ? V_23 : L_28 ,\r\nV_25 ,\r\nV_29 ,\r\nV_24 ? V_24 : L_29 ,\r\nV_28 ? V_28 : L_30 ,\r\nV_26 ? V_26 : L_29 ,\r\nV_27 ? V_27 : L_29 ,\r\nV_6 ) ;\r\nif ( ! ( V_26 && V_27 && V_24 ) ) {\r\nF_3 ( 10 ) ;\r\n}\r\nif ( ! V_23 ) {\r\nV_23 = F_13 ( V_12 ) ;\r\nif ( ! V_23 ) {\r\nF_1 ( 11 , L_31 , V_12 ) ;\r\n}\r\n}\r\n#ifdef F_14\r\nif ( ! ( V_34 = F_15 ( V_23 , V_25 , V_29 , 1 , NULL , V_12 ) ) ) {\r\n#else\r\nif ( ! ( V_34 = F_16 ( V_23 , V_25 , V_29 , 1 , V_12 ) ) ) {\r\n#endif\r\nF_1 ( 12 , L_32 , V_23 , V_12 ) ;\r\n}\r\nF_2 ( 1 , L_33 , V_23 , V_25 , V_29 ) ;\r\nif ( F_17 ( V_16 , & V_32 , V_26 , 1 , 0 ) < 0 ) {\r\nF_1 ( 13 , L_34 , F_6 ( V_16 ) ) ;\r\n}\r\nF_2 ( 2 , L_35 , V_26 ) ;\r\nif ( F_17 ( V_16 , & V_17 , V_27 , 1 , 0 ) < 0 ) {\r\nF_1 ( 14 , L_36 , F_6 ( V_16 ) ) ;\r\n}\r\nF_2 ( 2 , L_37 , V_27 ) ;\r\n#ifdef F_14\r\nif ( ! ( V_34 = F_15 ( V_23 , V_25 , V_29 , 1 , NULL , V_12 ) ) ) {\r\n#else\r\nif ( ! ( V_34 = F_16 ( V_23 , V_25 , V_29 , 1 , V_12 ) ) ) {\r\n#endif\r\nF_1 ( 15 , L_38 , V_23 , V_12 ) ;\r\n}\r\nF_2 ( 1 , L_39 , V_23 , V_25 , V_29 ) ;\r\nif ( V_28 ) {\r\nif ( F_17 ( V_34 , & V_33 , V_28 , 1 , 0 ) < 0 ) {\r\nF_1 ( 16 , L_40 , F_6 ( V_34 ) ) ;\r\n}\r\nif ( F_5 ( V_34 , & V_33 ) < 0 ) {\r\nF_1 ( 17 , L_41 , F_6 ( V_34 ) ) ;\r\n}\r\nF_2 ( 2 , L_42 , V_28 ) ;\r\n}\r\nif ( F_5 ( V_16 , & V_32 ) < 0 ) {\r\nF_1 ( 18 , L_43 , F_6 ( V_16 ) ) ;\r\n}\r\nF_2 ( 2 , L_44 ) ;\r\nif ( F_7 ( V_16 , 0 , V_12 ) < 0 ) {\r\nF_1 ( 19 , L_45 , V_12 ) ;\r\n}\r\nF_2 ( 2 , L_46 ) ;\r\nif ( F_7 ( V_34 , 1 , V_12 ) < 0 ) {\r\nF_1 ( 20 , L_47 , V_12 ) ;\r\n}\r\nF_2 ( 2 , L_48 ) ;\r\nif ( ! ( V_18 = F_18 ( V_16 , V_24 ) ) ) {\r\nF_1 ( 21 , L_49 , V_24 , F_6 ( V_16 ) ) ;\r\n}\r\nF_2 ( 2 , L_50 , V_24 ) ;\r\nsignal ( V_37 , F_10 ) ;\r\n#ifdef F_19\r\nsignal ( F_19 , F_10 ) ;\r\n#endif\r\n#ifdef F_20\r\nsignal ( F_20 , F_10 ) ;\r\n#endif\r\n#ifdef F_21\r\nsignal ( F_21 , F_10 ) ;\r\n#endif\r\nV_15 = 1 ;\r\nV_14 = 0 ;\r\ndo {\r\nif ( F_22 ( V_16 , - 1 , F_4 , NULL ) < 0 ) {\r\nF_1 ( 22 , L_51 , F_6 ( V_16 ) ) ;\r\n}\r\nif ( F_22 ( V_34 , - 1 , F_8 , ( void * ) V_18 ) < 0 ) {\r\nF_1 ( 23 , L_52 , F_6 ( V_34 ) ) ;\r\n}\r\n} while( V_15 );\r\nif ( ! V_30 ) {\r\nprintf ( L_53 , V_19 ) ;\r\n}\r\nF_2 ( 1 , L_54 ) ;\r\nF_23 ( V_18 ) ;\r\nF_24 ( V_16 ) ;\r\nF_24 ( V_34 ) ;\r\nreturn 0 ;\r\n}
