{"vcs1":{"timestamp_begin":1731756267.865891856, "rt":1.39, "ut":0.37, "st":0.25}}
{"vcselab":{"timestamp_begin":1731756269.340052595, "rt":1.71, "ut":0.28, "st":0.15}}
{"link":{"timestamp_begin":1731756271.130451142, "rt":0.38, "ut":0.16, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731756267.232739403}
{"VCS_COMP_START_TIME": 1731756267.232739403}
{"VCS_COMP_END_TIME": 1731756273.030970355}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333860}}
{"stitch_vcselab": {"peak_mem": 223440}}
