 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : async_fifo
Version: O-2018.06-SP1
Date   : Mon Dec  6 21:40:29 2021
****************************************

Operating Conditions: cb13fs120_tsmc_max   Library: cb13fs120_tsmc_max
Wire Load Model Mode: enclosed

  Startpoint: rptr_empty/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by dest_clk)
  Endpoint: rdata[3] (output port clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max
  fifo_mem_4_4_54525545
                     8000                  cb13fs120_tsmc_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dest_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  rptr_empty/rbin_reg[0]/CP (sdcrq1)                      0.00       1.90 r
  rptr_empty/rbin_reg[0]/Q (sdcrq1)                       0.46       2.36 r
  fifo_mem/raddr[0] (fifo_mem_4_4_54525545)               0.00       2.36 r
  fifo_mem/U5/Z (or02d1)                                  0.48       2.84 r
  fifo_mem/U6/ZN (oai2222d1)                              0.46       3.30 f
  fifo_mem/U15/ZN (nd02d0)                                0.07       3.36 r
  fifo_mem/U47/ZN (nd04d0)                                0.18       3.55 f
  fifo_mem/rdata_tri[3]/ZN (invtd1)                       0.16       3.71 r
  fifo_mem/rdata[3] (fifo_mem_4_4_54525545)               0.00       3.71 r
  rdata[3] (out)                                          0.00       3.71 r
  data arrival time                                                  3.71

  clock dest_clk (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.00       7.00
  clock uncertainty                                      -0.35       6.65
  output external delay                                  -2.80       3.85
  data required time                                                 3.85
  --------------------------------------------------------------------------
  data required time                                                 3.85
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: rptr_empty/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by dest_clk)
  Endpoint: rdata[2] (output port clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max
  fifo_mem_4_4_54525545
                     8000                  cb13fs120_tsmc_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dest_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  rptr_empty/rbin_reg[0]/CP (sdcrq1)                      0.00       1.90 r
  rptr_empty/rbin_reg[0]/Q (sdcrq1)                       0.46       2.36 r
  fifo_mem/raddr[0] (fifo_mem_4_4_54525545)               0.00       2.36 r
  fifo_mem/U5/Z (or02d1)                                  0.48       2.84 r
  fifo_mem/U18/ZN (oai2222d1)                             0.46       3.30 f
  fifo_mem/U36/ZN (nd02d0)                                0.07       3.36 r
  fifo_mem/U46/ZN (nd04d0)                                0.18       3.55 f
  fifo_mem/rdata_tri[2]/ZN (invtd1)                       0.16       3.71 r
  fifo_mem/rdata[2] (fifo_mem_4_4_54525545)               0.00       3.71 r
  rdata[2] (out)                                          0.00       3.71 r
  data arrival time                                                  3.71

  clock dest_clk (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.00       7.00
  clock uncertainty                                      -0.35       6.65
  output external delay                                  -2.80       3.85
  data required time                                                 3.85
  --------------------------------------------------------------------------
  data required time                                                 3.85
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: rptr_empty/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by dest_clk)
  Endpoint: rdata[1] (output port clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max
  fifo_mem_4_4_54525545
                     8000                  cb13fs120_tsmc_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dest_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  rptr_empty/rbin_reg[0]/CP (sdcrq1)                      0.00       1.90 r
  rptr_empty/rbin_reg[0]/Q (sdcrq1)                       0.46       2.36 r
  fifo_mem/raddr[0] (fifo_mem_4_4_54525545)               0.00       2.36 r
  fifo_mem/U5/Z (or02d1)                                  0.48       2.84 r
  fifo_mem/U24/ZN (oai2222d1)                             0.46       3.30 f
  fifo_mem/U38/ZN (nd02d0)                                0.07       3.36 r
  fifo_mem/U45/ZN (nd04d0)                                0.18       3.55 f
  fifo_mem/rdata_tri[1]/ZN (invtd1)                       0.16       3.71 r
  fifo_mem/rdata[1] (fifo_mem_4_4_54525545)               0.00       3.71 r
  rdata[1] (out)                                          0.00       3.71 r
  data arrival time                                                  3.71

  clock dest_clk (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.00       7.00
  clock uncertainty                                      -0.35       6.65
  output external delay                                  -2.80       3.85
  data required time                                                 3.85
  --------------------------------------------------------------------------
  data required time                                                 3.85
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: rptr_empty/rbin_reg[0]
              (rising edge-triggered flip-flop clocked by dest_clk)
  Endpoint: rdata[0] (output port clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max
  fifo_mem_4_4_54525545
                     8000                  cb13fs120_tsmc_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dest_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  rptr_empty/rbin_reg[0]/CP (sdcrq1)                      0.00       1.90 r
  rptr_empty/rbin_reg[0]/Q (sdcrq1)                       0.46       2.36 r
  fifo_mem/raddr[0] (fifo_mem_4_4_54525545)               0.00       2.36 r
  fifo_mem/U5/Z (or02d1)                                  0.48       2.84 r
  fifo_mem/U30/ZN (oai2222d1)                             0.46       3.30 f
  fifo_mem/U42/ZN (nd02d0)                                0.07       3.36 r
  fifo_mem/U44/ZN (nd04d0)                                0.18       3.55 f
  fifo_mem/rdata_tri[0]/ZN (invtd1)                       0.16       3.71 r
  fifo_mem/rdata[0] (fifo_mem_4_4_54525545)               0.00       3.71 r
  rdata[0] (out)                                          0.00       3.71 r
  data arrival time                                                  3.71

  clock dest_clk (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.00       7.00
  clock uncertainty                                      -0.35       6.65
  output external delay                                  -2.80       3.85
  data required time                                                 3.85
  --------------------------------------------------------------------------
  data required time                                                 3.85
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: rptr_empty/empty_reg
              (rising edge-triggered flip-flop clocked by dest_clk)
  Endpoint: empty (output port clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dest_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              1.90       1.90
  rptr_empty/empty_reg/CP (sdprb1)         0.00       1.90 r
  rptr_empty/empty_reg/Q (sdprb1)          0.48       2.38 r
  empty (out)                              0.00       2.39 r
  data arrival time                                   2.39

  clock dest_clk (rise edge)               7.00       7.00
  clock network delay (ideal)              0.00       7.00
  clock uncertainty                       -0.35       6.65
  output external delay                   -2.80       3.85
  data required time                                  3.85
  -----------------------------------------------------------
  data required time                                  3.85
  data arrival time                                  -2.39
  -----------------------------------------------------------
  slack (MET)                                         1.46


  Startpoint: rptr_empty/near_empty_reg
              (rising edge-triggered flip-flop clocked by dest_clk)
  Endpoint: near_empty (output port clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dest_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  rptr_empty/near_empty_reg/CP (sdcrq1)                   0.00       1.90 r
  rptr_empty/near_empty_reg/Q (sdcrq1)                    0.43       2.33 r
  near_empty (out)                                        0.00       2.33 r
  data arrival time                                                  2.33

  clock dest_clk (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.00       7.00
  clock uncertainty                                      -0.35       6.65
  output external delay                                  -2.80       3.85
  data required time                                                 3.85
  --------------------------------------------------------------------------
  data required time                                                 3.85
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: rptr_empty/under_flow_reg
              (rising edge-triggered flip-flop clocked by dest_clk)
  Endpoint: under_flow (output port clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dest_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  rptr_empty/under_flow_reg/CP (sdcrq1)                   0.00       1.90 r
  rptr_empty/under_flow_reg/Q (sdcrq1)                    0.43       2.33 r
  under_flow (out)                                        0.00       2.33 r
  data arrival time                                                  2.33

  clock dest_clk (rise edge)                              7.00       7.00
  clock network delay (ideal)                             0.00       7.00
  clock uncertainty                                      -0.35       6.65
  output external delay                                  -2.80       3.85
  data required time                                                 3.85
  --------------------------------------------------------------------------
  data required time                                                 3.85
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.52


  Startpoint: sync_w2r/sync_out_reg[3]
              (rising edge-triggered flip-flop clocked by dest_clk)
  Endpoint: rptr_empty/near_empty_reg
            (rising edge-triggered flip-flop clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock dest_clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                             1.90       1.90
  sync_w2r/sync_out_reg[3]/CP (dfcrq1)                    0.00       1.90 r
  sync_w2r/sync_out_reg[3]/Q (dfcrq1)                     0.39       2.29 r
  sync_w2r/sync_out[3] (sync_SIZE4_0)                     0.00       2.29 r
  U143/ZN (inv0d0)                                        0.09       2.38 f
  U144/Z (mx02d0)                                         0.29       2.67 f
  U145/ZN (inv0d0)                                        0.11       2.78 r
  U146/Z (mx02d0)                                         0.28       3.06 r
  U147/ZN (inv0d0)                                        0.11       3.18 f
  U148/Z (mx02d0)                                         0.29       3.47 f
  U233/ZN (inv0d0)                                        0.11       3.58 r
  U234/Z (mx02d0)                                         0.23       3.82 r
  U237/ZN (nr02d0)                                        0.14       3.95 f
  intadd_2/U4/CO (ad01d0)                                 0.27       4.22 f
  intadd_2/U3/CO (ad01d0)                                 0.27       4.49 f
  intadd_2/U2/S (ad01d0)                                  0.35       4.84 r
  U105/CO (cg01d0)                                        0.23       5.08 r
  U140/CO (cg01d0)                                        0.20       5.27 r
  U260/Z (an03d0)                                         0.17       5.44 r
  rptr_empty/near_empty_reg/D (sdcrq1)                    0.00       5.44 r
  data arrival time                                                  5.44

  clock dest_clk (rise edge)                              7.00       7.00
  clock network delay (ideal)                             1.90       8.90
  clock uncertainty                                      -0.35       8.55
  rptr_empty/near_empty_reg/CP (sdcrq1)                   0.00       8.55 r
  library setup time                                     -0.18       8.37
  data required time                                                 8.37
  --------------------------------------------------------------------------
  data required time                                                 8.37
  data arrival time                                                 -5.44
  --------------------------------------------------------------------------
  slack (MET)                                                        2.94


  Startpoint: ren (input port clocked by dest_clk)
  Endpoint: rptr_empty/empty_reg
            (rising edge-triggered flip-flop clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dest_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.80       2.80 r
  ren (in)                                 0.03       2.83 r
  U149/Z (an12d1)                          0.14       2.97 r
  U150/ZN (nd02d0)                         0.17       3.14 f
  U127/ZN (nr02d0)                         0.15       3.29 r
  U120/Z (an02d0)                          0.24       3.53 r
  U126/Z (an02d0)                          0.20       3.72 r
  U155/ZN (nr02d0)                         0.22       3.94 f
  U240/Z (mx02d0)                          0.26       4.20 f
  U241/Z (mx02d0)                          0.24       4.44 r
  U252/ZN (nd04d0)                         0.14       4.58 f
  U254/Z (aor211d1)                        0.26       4.84 f
  U261/ZN (nr02d0)                         0.09       4.92 r
  rptr_empty/empty_reg/D (sdprb1)          0.00       4.92 r
  data arrival time                                   4.92

  clock dest_clk (rise edge)               7.00       7.00
  clock network delay (ideal)              1.90       8.90
  clock uncertainty                       -0.35       8.55
  rptr_empty/empty_reg/CP (sdprb1)         0.00       8.55 r
  library setup time                      -0.17       8.38
  data required time                                  8.38
  -----------------------------------------------------------
  data required time                                  8.38
  data arrival time                                  -4.92
  -----------------------------------------------------------
  slack (MET)                                         3.45


  Startpoint: ren (input port clocked by dest_clk)
  Endpoint: rptr_empty/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by dest_clk)
  Path Group: dest_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock dest_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.80       2.80 f
  ren (in)                                 0.03       2.83 f
  U149/Z (an12d1)                          0.14       2.98 f
  U150/ZN (nd02d0)                         0.15       3.13 r
  U127/ZN (nr02d0)                         0.17       3.30 f
  U120/Z (an02d0)                          0.24       3.54 f
  U126/Z (an02d0)                          0.20       3.73 f
  U155/ZN (nr02d0)                         0.19       3.92 r
  U240/Z (mx02d0)                          0.25       4.17 r
  U265/Z (an02d0)                          0.14       4.31 r
  rptr_empty/rptr_reg[2]/D (sdcrq1)        0.00       4.31 r
  data arrival time                                   4.31

  clock dest_clk (rise edge)               7.00       7.00
  clock network delay (ideal)              1.90       8.90
  clock uncertainty                       -0.35       8.55
  rptr_empty/rptr_reg[2]/CP (sdcrq1)       0.00       8.55 r
  library setup time                      -0.18       8.37
  data required time                                  8.37
  -----------------------------------------------------------
  data required time                                  8.37
  data arrival time                                  -4.31
  -----------------------------------------------------------
  slack (MET)                                         4.06


  Startpoint: sync_r2w/sync_out_reg[2]
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: wptr_full/near_full_reg
            (rising edge-triggered flip-flop clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock src_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             1.00       1.00
  sync_r2w/sync_out_reg[2]/CP (dfcrq1)                    0.00       1.00 r
  sync_r2w/sync_out_reg[2]/Q (dfcrq1)                     0.36       1.36 f
  sync_r2w/sync_out[2] (sync_SIZE4_1)                     0.00       1.36 f
  U189/ZN (xn02d1)                                        0.32       1.68 f
  U190/ZN (xn02d1)                                        0.28       1.96 f
  U191/ZN (xn02d1)                                        0.29       2.26 f
  U192/ZN (nr02d0)                                        0.09       2.35 r
  U110/Z (or02d1)                                         0.15       2.50 r
  U111/ZN (nd02d1)                                        0.07       2.57 f
  U141/ZN (nd02d1)                                        0.08       2.64 r
  U106/ZN (nd02d1)                                        0.09       2.73 f
  U222/ZN (nd02d0)                                        0.10       2.83 r
  U223/ZN (xn02d1)                                        0.24       3.07 f
  U135/ZN (nd02d0)                                        0.08       3.15 r
  U226/ZN (oan211d1)                                      0.24       3.39 f
  U227/CO (cg01d1)                                        0.16       3.55 f
  U228/ZN (nr03d0)                                        0.09       3.64 r
  wptr_full/near_full_reg/D (sdcrq1)                      0.00       3.64 r
  data arrival time                                                  3.64

  clock src_clk (rise edge)                               3.00       3.00
  clock network delay (ideal)                             1.00       4.00
  clock uncertainty                                      -0.15       3.85
  wptr_full/near_full_reg/CP (sdcrq1)                     0.00       3.85 r
  library setup time                                     -0.20       3.65
  data required time                                                 3.65
  --------------------------------------------------------------------------
  data required time                                                 3.65
  data arrival time                                                 -3.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: wptr_full/full_reg
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: wptr_full/full_reg
            (rising edge-triggered flip-flop clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock src_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              1.00       1.00
  wptr_full/full_reg/CP (sdcrq1)           0.00       1.00 r
  wptr_full/full_reg/Q (sdcrq1)            0.42       1.42 r
  U142/ZN (nr02d4)                         0.34       1.76 f
  U185/ZN (nd02d0)                         0.20       1.96 r
  U134/ZN (nr02d0)                         0.15       2.11 f
  U130/ZN (nd02d0)                         0.14       2.25 r
  U129/ZN (nd12d0)                         0.17       2.41 r
  U171/ZN (xn02d1)                         0.28       2.70 f
  U173/ZN (xn02d1)                         0.26       2.96 f
  U174/ZN (xn02d1)                         0.22       3.17 f
  U183/ZN (nr03d0)                         0.12       3.30 r
  U184/Z (an02d0)                          0.15       3.45 r
  wptr_full/full_reg/D (sdcrq1)            0.00       3.45 r
  data arrival time                                   3.45

  clock src_clk (rise edge)                3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  wptr_full/full_reg/CP (sdcrq1)           0.00       3.85 r
  library setup time                      -0.20       3.65
  data required time                                  3.65
  -----------------------------------------------------------
  data required time                                  3.65
  data arrival time                                  -3.45
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: wptr_full/full_reg
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: full (output port clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock src_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              1.00       1.00
  wptr_full/full_reg/CP (sdcrq1)           0.00       1.00 r
  wptr_full/full_reg/Q (sdcrq1)            0.42       1.42 r
  full (out)                               0.00       1.42 r
  data arrival time                                   1.42

  clock src_clk (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.15       2.85
  output external delay                   -1.20       1.65
  data required time                                  1.65
  -----------------------------------------------------------
  data required time                                  1.65
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: wptr_full/near_full_reg
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: near_full (output port clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock src_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              1.00       1.00
  wptr_full/near_full_reg/CP (sdcrq1)      0.00       1.00 r
  wptr_full/near_full_reg/Q (sdcrq1)       0.39       1.39 r
  near_full (out)                          0.00       1.39 r
  data arrival time                                   1.39

  clock src_clk (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.15       2.85
  output external delay                   -1.20       1.65
  data required time                                  1.65
  -----------------------------------------------------------
  data required time                                  1.65
  data arrival time                                  -1.39
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: wptr_full/over_flow_reg
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: over_flow (output port clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock src_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              1.00       1.00
  wptr_full/over_flow_reg/CP (sdcrq1)      0.00       1.00 r
  wptr_full/over_flow_reg/Q (sdcrq1)       0.39       1.39 r
  over_flow (out)                          0.00       1.39 r
  data arrival time                                   1.39

  clock src_clk (rise edge)                3.00       3.00
  clock network delay (ideal)              0.00       3.00
  clock uncertainty                       -0.15       2.85
  output external delay                   -1.20       1.65
  data required time                                  1.65
  -----------------------------------------------------------
  data required time                                  1.65
  data arrival time                                  -1.39
  -----------------------------------------------------------
  slack (MET)                                         0.26


  Startpoint: wptr_full/full_reg
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: wptr_full/wptr_reg[3]
            (rising edge-triggered flip-flop clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock src_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              1.00       1.00
  wptr_full/full_reg/CP (sdcrq1)           0.00       1.00 r
  wptr_full/full_reg/Q (sdcrq1)            0.42       1.42 r
  U142/ZN (nr02d4)                         0.34       1.76 f
  U185/ZN (nd02d0)                         0.20       1.96 r
  U134/ZN (nr02d0)                         0.15       2.11 f
  U130/ZN (nd02d0)                         0.14       2.25 r
  U129/ZN (nd12d0)                         0.17       2.41 r
  U171/ZN (xn02d1)                         0.28       2.70 f
  U173/ZN (xn02d1)                         0.22       2.92 r
  U231/Z (an02d0)                          0.13       3.04 r
  wptr_full/wptr_reg[3]/D (sdcrq1)         0.00       3.04 r
  data arrival time                                   3.04

  clock src_clk (rise edge)                3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  wptr_full/wptr_reg[3]/CP (sdcrq1)        0.00       3.85 r
  library setup time                      -0.20       3.65
  data required time                                  3.65
  -----------------------------------------------------------
  data required time                                  3.65
  data arrival time                                  -3.04
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: wptr_full/full_reg
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: wptr_full/wptr_reg[2]
            (rising edge-triggered flip-flop clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock src_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              1.00       1.00
  wptr_full/full_reg/CP (sdcrq1)           0.00       1.00 r
  wptr_full/full_reg/Q (sdcrq1)            0.42       1.42 r
  U142/ZN (nr02d4)                         0.34       1.76 f
  U185/ZN (nd02d0)                         0.20       1.96 r
  U134/ZN (nr02d0)                         0.15       2.11 f
  U130/ZN (nd02d0)                         0.14       2.25 r
  U168/Z (xr02d1)                          0.31       2.55 f
  U139/ZN (inv0d0)                         0.10       2.66 r
  U175/ZN (xn02d1)                         0.25       2.90 f
  U232/ZN (nr02d0)                         0.08       2.98 r
  wptr_full/wptr_reg[2]/D (sdcrq1)         0.00       2.98 r
  data arrival time                                   2.98

  clock src_clk (rise edge)                3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  wptr_full/wptr_reg[2]/CP (sdcrq1)        0.00       3.85 r
  library setup time                      -0.20       3.65
  data required time                                  3.65
  -----------------------------------------------------------
  data required time                                  3.65
  data arrival time                                  -2.98
  -----------------------------------------------------------
  slack (MET)                                         0.67


  Startpoint: wptr_full/full_reg
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: wptr_full/wbin_reg[4]
            (rising edge-triggered flip-flop clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock src_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              1.00       1.00
  wptr_full/full_reg/CP (sdcrq1)           0.00       1.00 r
  wptr_full/full_reg/Q (sdcrq1)            0.42       1.42 r
  U142/ZN (nr02d4)                         0.34       1.76 f
  U185/ZN (nd02d0)                         0.20       1.96 r
  U134/ZN (nr02d0)                         0.15       2.11 f
  U130/ZN (nd02d0)                         0.14       2.25 r
  U129/ZN (nd12d0)                         0.17       2.41 r
  U171/ZN (xn02d1)                         0.28       2.70 f
  U172/Z (an02d0)                          0.14       2.83 f
  wptr_full/wbin_reg[4]/D (sdcrq1)         0.00       2.83 f
  data arrival time                                   2.83

  clock src_clk (rise edge)                3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  wptr_full/wbin_reg[4]/CP (sdcrq1)        0.00       3.85 r
  library setup time                      -0.16       3.69
  data required time                                  3.69
  -----------------------------------------------------------
  data required time                                  3.69
  data arrival time                                  -2.83
  -----------------------------------------------------------
  slack (MET)                                         0.86


  Startpoint: wptr_full/full_reg
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: wptr_full/wptr_reg[1]
            (rising edge-triggered flip-flop clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock src_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              1.00       1.00
  wptr_full/full_reg/CP (sdcrq1)           0.00       1.00 r
  wptr_full/full_reg/Q (sdcrq1)            0.42       1.42 r
  U142/ZN (nr02d4)                         0.34       1.76 f
  U185/ZN (nd02d0)                         0.20       1.96 r
  U134/ZN (nr02d0)                         0.15       2.11 f
  U133/Z (xr02d1)                          0.34       2.44 f
  U177/ZN (xn02d1)                         0.26       2.70 f
  U229/ZN (nr02d0)                         0.08       2.78 r
  wptr_full/wptr_reg[1]/D (sdcrq1)         0.00       2.78 r
  data arrival time                                   2.78

  clock src_clk (rise edge)                3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  wptr_full/wptr_reg[1]/CP (sdcrq1)        0.00       3.85 r
  library setup time                      -0.20       3.65
  data required time                                  3.65
  -----------------------------------------------------------
  data required time                                  3.65
  data arrival time                                  -2.78
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: wptr_full/full_reg
              (rising edge-triggered flip-flop clocked by src_clk)
  Endpoint: wptr_full/wptr_reg[0]
            (rising edge-triggered flip-flop clocked by src_clk)
  Path Group: src_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  async_fifo         8000                  cb13fs120_tsmc_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock src_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              1.00       1.00
  wptr_full/full_reg/CP (sdcrq1)           0.00       1.00 r
  wptr_full/full_reg/Q (sdcrq1)            0.42       1.42 r
  U142/ZN (nr02d4)                         0.34       1.76 f
  U185/ZN (nd02d0)                         0.20       1.96 r
  U170/ZN (inv0d0)                         0.15       2.11 f
  U161/ZN (nr02d0)                         0.17       2.27 r
  U180/ZN (xn02d1)                         0.32       2.59 f
  U230/ZN (nr02d0)                         0.08       2.67 r
  wptr_full/wptr_reg[0]/D (sdcrq1)         0.00       2.67 r
  data arrival time                                   2.67

  clock src_clk (rise edge)                3.00       3.00
  clock network delay (ideal)              1.00       4.00
  clock uncertainty                       -0.15       3.85
  wptr_full/wptr_reg[0]/CP (sdcrq1)        0.00       3.85 r
  library setup time                      -0.20       3.65
  data required time                                  3.65
  -----------------------------------------------------------
  data required time                                  3.65
  data arrival time                                  -2.67
  -----------------------------------------------------------
  slack (MET)                                         0.98


1
