// Seed: 3519834789
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input uwire id_2,
    output wand id_3,
    input supply0 id_4,
    output wire id_5,
    input wire id_6
);
  wire id_8;
endmodule
module module_1 #(
    parameter id_5 = 32'd43
) (
    input tri id_0,
    output wand id_1,
    output supply0 id_2,
    input uwire id_3
);
  integer _id_5 = -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_1,
      id_3
  );
  wire [-1 : id_5] id_6;
  wire id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  bit  id_12;
  wire id_13;
  initial begin : LABEL_0
    if (1'h0) begin : LABEL_1
      if (1) begin : LABEL_2
        id_12 = 1'b0;
        $signed(37);
        ;
        id_12 <= id_2;
      end
      SystemTFIdentifier(id_11);
    end
  end
endmodule
module module_3 #(
    parameter id_8 = 32'd74
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10
);
  output wire id_10;
  module_2 modCall_1 (
      id_3,
      id_9,
      id_4,
      id_9,
      id_5,
      id_5,
      id_6,
      id_6,
      id_1,
      id_1,
      id_9
  );
  inout wire id_9;
  input wire _id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire [-1 : id_8] id_11;
endmodule
