<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file LedTest_impl1.ncd.
Design name: test
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: /usr/local/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 37.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144</big></U></B>
Sun Dec 23 23:31:31 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o LedTest_impl1.twr -gui -msgset /home/tallen/Projects/LatticeLedTest/promote.xml LedTest_impl1.ncd LedTest_impl1.prf 
Design file:     LedTest_impl1.ncd
Preference file: LedTest_impl1.prf
Device,speed:    LCMXO3LF-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk" 12.090000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   47.288MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk" 12.090000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 61.566ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i3  (from clk +)
   Destination:    FF         Data in        char_c_i0_i8  (to clk +)

   Delay:              20.997ns  (27.8% logic, 72.2% route), 13 logic levels.

 Constraint Details:

     20.997ns physical path delay SLICE_42 to SLICE_28 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 82.563ns) by 61.566ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C29D.CLK to     R21C29D.Q0 SLICE_42 (from clk)
ROUTE        26     2.307     R21C29D.Q0 to     R22C31D.C1 step_3
CTOF_DEL    ---     0.452     R22C31D.C1 to     R22C31D.F1 SLICE_78
ROUTE         8     1.374     R22C31D.F1 to     R22C30D.C1 n76697
CTOF_DEL    ---     0.452     R22C30D.C1 to     R22C30D.F1 SLICE_63
ROUTE         3     1.842     R22C30D.F1 to     R21C31A.A0 n76678
CTOF_DEL    ---     0.452     R21C31A.A0 to     R21C31A.F0 SLICE_92
ROUTE         2     0.920     R21C31A.F0 to     R22C31A.D1 n76667
CTOF_DEL    ---     0.452     R22C31A.D1 to     R22C31A.F1 SLICE_66
ROUTE         4     0.861     R22C31A.F1 to     R23C32C.D0 n74706
CTOF_DEL    ---     0.452     R23C32C.D0 to     R23C32C.F0 SLICE_53
ROUTE         3     0.392     R23C32C.F0 to     R23C32C.C1 n76662
CTOF_DEL    ---     0.452     R23C32C.C1 to     R23C32C.F1 SLICE_53
ROUTE         7     2.121     R23C32C.F1 to     R22C32B.A0 n76658
CTOF_DEL    ---     0.452     R22C32B.A0 to     R22C32B.F0 SLICE_62
ROUTE         2     0.664     R22C32B.F0 to     R21C32B.C1 n76435
CTOF_DEL    ---     0.452     R21C32B.C1 to     R21C32B.F1 SLICE_60
ROUTE         1     0.839     R21C32B.F1 to     R21C29A.D0 n76436
CTOF_DEL    ---     0.452     R21C29A.D0 to     R21C29A.F0 SLICE_74
ROUTE         1     0.579     R21C29A.F0 to     R21C29A.A1 n28_adj_1
CTOF_DEL    ---     0.452     R21C29A.A1 to     R21C29A.F1 SLICE_74
ROUTE         1     1.023     R21C29A.F1 to     R18C29B.C0 n45
CTOF_DEL    ---     0.452     R18C29B.C0 to     R18C29B.F0 SLICE_83
ROUTE        13     2.242     R18C29B.F0 to     R22C33B.B1 n73103
CTOF_DEL    ---     0.452     R22C33B.B1 to     R22C33B.F1 SLICE_28
ROUTE         1     0.000     R22C33B.F1 to    R22C33B.DI1 n76327 (to clk)
                  --------
                   20.997   (27.8% logic, 72.2% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.729        OSC.OSC to    R21C29D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.729        OSC.OSC to    R22C33B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 61.566ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i3  (from clk +)
   Destination:    FF         Data in        char_c_i0_i7  (to clk +)

   Delay:              20.997ns  (27.8% logic, 72.2% route), 13 logic levels.

 Constraint Details:

     20.997ns physical path delay SLICE_42 to SLICE_28 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 82.563ns) by 61.566ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C29D.CLK to     R21C29D.Q0 SLICE_42 (from clk)
ROUTE        26     2.307     R21C29D.Q0 to     R22C31D.C1 step_3
CTOF_DEL    ---     0.452     R22C31D.C1 to     R22C31D.F1 SLICE_78
ROUTE         8     1.374     R22C31D.F1 to     R22C30D.C1 n76697
CTOF_DEL    ---     0.452     R22C30D.C1 to     R22C30D.F1 SLICE_63
ROUTE         3     1.842     R22C30D.F1 to     R21C31A.A0 n76678
CTOF_DEL    ---     0.452     R21C31A.A0 to     R21C31A.F0 SLICE_92
ROUTE         2     0.920     R21C31A.F0 to     R22C31A.D1 n76667
CTOF_DEL    ---     0.452     R22C31A.D1 to     R22C31A.F1 SLICE_66
ROUTE         4     0.861     R22C31A.F1 to     R23C32C.D0 n74706
CTOF_DEL    ---     0.452     R23C32C.D0 to     R23C32C.F0 SLICE_53
ROUTE         3     0.392     R23C32C.F0 to     R23C32C.C1 n76662
CTOF_DEL    ---     0.452     R23C32C.C1 to     R23C32C.F1 SLICE_53
ROUTE         7     2.121     R23C32C.F1 to     R22C32B.A0 n76658
CTOF_DEL    ---     0.452     R22C32B.A0 to     R22C32B.F0 SLICE_62
ROUTE         2     0.664     R22C32B.F0 to     R21C32B.C1 n76435
CTOF_DEL    ---     0.452     R21C32B.C1 to     R21C32B.F1 SLICE_60
ROUTE         1     0.839     R21C32B.F1 to     R21C29A.D0 n76436
CTOF_DEL    ---     0.452     R21C29A.D0 to     R21C29A.F0 SLICE_74
ROUTE         1     0.579     R21C29A.F0 to     R21C29A.A1 n28_adj_1
CTOF_DEL    ---     0.452     R21C29A.A1 to     R21C29A.F1 SLICE_74
ROUTE         1     1.023     R21C29A.F1 to     R18C29B.C0 n45
CTOF_DEL    ---     0.452     R18C29B.C0 to     R18C29B.F0 SLICE_83
ROUTE        13     2.242     R18C29B.F0 to     R22C33B.B0 n73103
CTOF_DEL    ---     0.452     R22C33B.B0 to     R22C33B.F0 SLICE_28
ROUTE         1     0.000     R22C33B.F0 to    R22C33B.DI0 n73480 (to clk)
                  --------
                   20.997   (27.8% logic, 72.2% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.729        OSC.OSC to    R21C29D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.729        OSC.OSC to    R22C33B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 61.591ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i3  (from clk +)
   Destination:    FF         Data in        char_c_i0_i10  (to clk +)

   Delay:              20.972ns  (27.8% logic, 72.2% route), 13 logic levels.

 Constraint Details:

     20.972ns physical path delay SLICE_42 to SLICE_29 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 82.563ns) by 61.591ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C29D.CLK to     R21C29D.Q0 SLICE_42 (from clk)
ROUTE        26     2.307     R21C29D.Q0 to     R22C31D.C1 step_3
CTOF_DEL    ---     0.452     R22C31D.C1 to     R22C31D.F1 SLICE_78
ROUTE         8     1.374     R22C31D.F1 to     R22C30D.C1 n76697
CTOF_DEL    ---     0.452     R22C30D.C1 to     R22C30D.F1 SLICE_63
ROUTE         3     1.842     R22C30D.F1 to     R21C31A.A0 n76678
CTOF_DEL    ---     0.452     R21C31A.A0 to     R21C31A.F0 SLICE_92
ROUTE         2     0.920     R21C31A.F0 to     R22C31A.D1 n76667
CTOF_DEL    ---     0.452     R22C31A.D1 to     R22C31A.F1 SLICE_66
ROUTE         4     0.861     R22C31A.F1 to     R23C32C.D0 n74706
CTOF_DEL    ---     0.452     R23C32C.D0 to     R23C32C.F0 SLICE_53
ROUTE         3     0.392     R23C32C.F0 to     R23C32C.C1 n76662
CTOF_DEL    ---     0.452     R23C32C.C1 to     R23C32C.F1 SLICE_53
ROUTE         7     2.121     R23C32C.F1 to     R22C32B.A0 n76658
CTOF_DEL    ---     0.452     R22C32B.A0 to     R22C32B.F0 SLICE_62
ROUTE         2     0.664     R22C32B.F0 to     R21C32B.C1 n76435
CTOF_DEL    ---     0.452     R21C32B.C1 to     R21C32B.F1 SLICE_60
ROUTE         1     0.839     R21C32B.F1 to     R21C29A.D0 n76436
CTOF_DEL    ---     0.452     R21C29A.D0 to     R21C29A.F0 SLICE_74
ROUTE         1     0.579     R21C29A.F0 to     R21C29A.A1 n28_adj_1
CTOF_DEL    ---     0.452     R21C29A.A1 to     R21C29A.F1 SLICE_74
ROUTE         1     1.023     R21C29A.F1 to     R18C29B.C0 n45
CTOF_DEL    ---     0.452     R18C29B.C0 to     R18C29B.F0 SLICE_83
ROUTE        13     2.217     R18C29B.F0 to     R21C35C.A1 n73103
CTOF_DEL    ---     0.452     R21C35C.A1 to     R21C35C.F1 SLICE_29
ROUTE         1     0.000     R21C35C.F1 to    R21C35C.DI1 n73477 (to clk)
                  --------
                   20.972   (27.8% logic, 72.2% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.729        OSC.OSC to    R21C29D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.729        OSC.OSC to    R21C35C.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 61.591ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i3  (from clk +)
   Destination:    FF         Data in        char_c_i0_i9  (to clk +)

   Delay:              20.972ns  (27.8% logic, 72.2% route), 13 logic levels.

 Constraint Details:

     20.972ns physical path delay SLICE_42 to SLICE_29 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 82.563ns) by 61.591ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C29D.CLK to     R21C29D.Q0 SLICE_42 (from clk)
ROUTE        26     2.307     R21C29D.Q0 to     R22C31D.C1 step_3
CTOF_DEL    ---     0.452     R22C31D.C1 to     R22C31D.F1 SLICE_78
ROUTE         8     1.374     R22C31D.F1 to     R22C30D.C1 n76697
CTOF_DEL    ---     0.452     R22C30D.C1 to     R22C30D.F1 SLICE_63
ROUTE         3     1.842     R22C30D.F1 to     R21C31A.A0 n76678
CTOF_DEL    ---     0.452     R21C31A.A0 to     R21C31A.F0 SLICE_92
ROUTE         2     0.920     R21C31A.F0 to     R22C31A.D1 n76667
CTOF_DEL    ---     0.452     R22C31A.D1 to     R22C31A.F1 SLICE_66
ROUTE         4     0.861     R22C31A.F1 to     R23C32C.D0 n74706
CTOF_DEL    ---     0.452     R23C32C.D0 to     R23C32C.F0 SLICE_53
ROUTE         3     0.392     R23C32C.F0 to     R23C32C.C1 n76662
CTOF_DEL    ---     0.452     R23C32C.C1 to     R23C32C.F1 SLICE_53
ROUTE         7     2.121     R23C32C.F1 to     R22C32B.A0 n76658
CTOF_DEL    ---     0.452     R22C32B.A0 to     R22C32B.F0 SLICE_62
ROUTE         2     0.664     R22C32B.F0 to     R21C32B.C1 n76435
CTOF_DEL    ---     0.452     R21C32B.C1 to     R21C32B.F1 SLICE_60
ROUTE         1     0.839     R21C32B.F1 to     R21C29A.D0 n76436
CTOF_DEL    ---     0.452     R21C29A.D0 to     R21C29A.F0 SLICE_74
ROUTE         1     0.579     R21C29A.F0 to     R21C29A.A1 n28_adj_1
CTOF_DEL    ---     0.452     R21C29A.A1 to     R21C29A.F1 SLICE_74
ROUTE         1     1.023     R21C29A.F1 to     R18C29B.C0 n45
CTOF_DEL    ---     0.452     R18C29B.C0 to     R18C29B.F0 SLICE_83
ROUTE        13     2.217     R18C29B.F0 to     R21C35C.A0 n73103
CTOF_DEL    ---     0.452     R21C35C.A0 to     R21C35C.F0 SLICE_29
ROUTE         1     0.000     R21C35C.F0 to    R21C35C.DI0 n73478 (to clk)
                  --------
                   20.972   (27.8% logic, 72.2% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.729        OSC.OSC to    R21C29D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.729        OSC.OSC to    R21C35C.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 61.591ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i3  (from clk +)
   Destination:    FF         Data in        char_c_i0_i14  (to clk +)

   Delay:              20.972ns  (27.8% logic, 72.2% route), 13 logic levels.

 Constraint Details:

     20.972ns physical path delay SLICE_42 to SLICE_31 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 82.563ns) by 61.591ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C29D.CLK to     R21C29D.Q0 SLICE_42 (from clk)
ROUTE        26     2.307     R21C29D.Q0 to     R22C31D.C1 step_3
CTOF_DEL    ---     0.452     R22C31D.C1 to     R22C31D.F1 SLICE_78
ROUTE         8     1.374     R22C31D.F1 to     R22C30D.C1 n76697
CTOF_DEL    ---     0.452     R22C30D.C1 to     R22C30D.F1 SLICE_63
ROUTE         3     1.842     R22C30D.F1 to     R21C31A.A0 n76678
CTOF_DEL    ---     0.452     R21C31A.A0 to     R21C31A.F0 SLICE_92
ROUTE         2     0.920     R21C31A.F0 to     R22C31A.D1 n76667
CTOF_DEL    ---     0.452     R22C31A.D1 to     R22C31A.F1 SLICE_66
ROUTE         4     0.861     R22C31A.F1 to     R23C32C.D0 n74706
CTOF_DEL    ---     0.452     R23C32C.D0 to     R23C32C.F0 SLICE_53
ROUTE         3     0.392     R23C32C.F0 to     R23C32C.C1 n76662
CTOF_DEL    ---     0.452     R23C32C.C1 to     R23C32C.F1 SLICE_53
ROUTE         7     2.121     R23C32C.F1 to     R22C32B.A0 n76658
CTOF_DEL    ---     0.452     R22C32B.A0 to     R22C32B.F0 SLICE_62
ROUTE         2     0.664     R22C32B.F0 to     R21C32B.C1 n76435
CTOF_DEL    ---     0.452     R21C32B.C1 to     R21C32B.F1 SLICE_60
ROUTE         1     0.839     R21C32B.F1 to     R21C29A.D0 n76436
CTOF_DEL    ---     0.452     R21C29A.D0 to     R21C29A.F0 SLICE_74
ROUTE         1     0.579     R21C29A.F0 to     R21C29A.A1 n28_adj_1
CTOF_DEL    ---     0.452     R21C29A.A1 to     R21C29A.F1 SLICE_74
ROUTE         1     1.023     R21C29A.F1 to     R18C29B.C0 n45
CTOF_DEL    ---     0.452     R18C29B.C0 to     R18C29B.F0 SLICE_83
ROUTE        13     2.217     R18C29B.F0 to     R21C35D.A1 n73103
CTOF_DEL    ---     0.452     R21C35D.A1 to     R21C35D.F1 SLICE_31
ROUTE         1     0.000     R21C35D.F1 to    R21C35D.DI1 n76293 (to clk)
                  --------
                   20.972   (27.8% logic, 72.2% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.729        OSC.OSC to    R21C29D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.729        OSC.OSC to    R21C35D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 61.591ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i3  (from clk +)
   Destination:    FF         Data in        char_c_i0_i13  (to clk +)

   Delay:              20.972ns  (27.8% logic, 72.2% route), 13 logic levels.

 Constraint Details:

     20.972ns physical path delay SLICE_42 to SLICE_31 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 82.563ns) by 61.591ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C29D.CLK to     R21C29D.Q0 SLICE_42 (from clk)
ROUTE        26     2.307     R21C29D.Q0 to     R22C31D.C1 step_3
CTOF_DEL    ---     0.452     R22C31D.C1 to     R22C31D.F1 SLICE_78
ROUTE         8     1.374     R22C31D.F1 to     R22C30D.C1 n76697
CTOF_DEL    ---     0.452     R22C30D.C1 to     R22C30D.F1 SLICE_63
ROUTE         3     1.842     R22C30D.F1 to     R21C31A.A0 n76678
CTOF_DEL    ---     0.452     R21C31A.A0 to     R21C31A.F0 SLICE_92
ROUTE         2     0.920     R21C31A.F0 to     R22C31A.D1 n76667
CTOF_DEL    ---     0.452     R22C31A.D1 to     R22C31A.F1 SLICE_66
ROUTE         4     0.861     R22C31A.F1 to     R23C32C.D0 n74706
CTOF_DEL    ---     0.452     R23C32C.D0 to     R23C32C.F0 SLICE_53
ROUTE         3     0.392     R23C32C.F0 to     R23C32C.C1 n76662
CTOF_DEL    ---     0.452     R23C32C.C1 to     R23C32C.F1 SLICE_53
ROUTE         7     2.121     R23C32C.F1 to     R22C32B.A0 n76658
CTOF_DEL    ---     0.452     R22C32B.A0 to     R22C32B.F0 SLICE_62
ROUTE         2     0.664     R22C32B.F0 to     R21C32B.C1 n76435
CTOF_DEL    ---     0.452     R21C32B.C1 to     R21C32B.F1 SLICE_60
ROUTE         1     0.839     R21C32B.F1 to     R21C29A.D0 n76436
CTOF_DEL    ---     0.452     R21C29A.D0 to     R21C29A.F0 SLICE_74
ROUTE         1     0.579     R21C29A.F0 to     R21C29A.A1 n28_adj_1
CTOF_DEL    ---     0.452     R21C29A.A1 to     R21C29A.F1 SLICE_74
ROUTE         1     1.023     R21C29A.F1 to     R18C29B.C0 n45
CTOF_DEL    ---     0.452     R18C29B.C0 to     R18C29B.F0 SLICE_83
ROUTE        13     2.217     R18C29B.F0 to     R21C35D.A0 n73103
CTOF_DEL    ---     0.452     R21C35D.A0 to     R21C35D.F0 SLICE_31
ROUTE         1     0.000     R21C35D.F0 to    R21C35D.DI0 n76301 (to clk)
                  --------
                   20.972   (27.8% logic, 72.2% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.729        OSC.OSC to    R21C29D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.729        OSC.OSC to    R21C35D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 61.591ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i3  (from clk +)
   Destination:    FF         Data in        char_c_i0_i16  (to clk +)

   Delay:              20.972ns  (27.8% logic, 72.2% route), 13 logic levels.

 Constraint Details:

     20.972ns physical path delay SLICE_42 to SLICE_32 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 82.563ns) by 61.591ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C29D.CLK to     R21C29D.Q0 SLICE_42 (from clk)
ROUTE        26     2.307     R21C29D.Q0 to     R22C31D.C1 step_3
CTOF_DEL    ---     0.452     R22C31D.C1 to     R22C31D.F1 SLICE_78
ROUTE         8     1.374     R22C31D.F1 to     R22C30D.C1 n76697
CTOF_DEL    ---     0.452     R22C30D.C1 to     R22C30D.F1 SLICE_63
ROUTE         3     1.842     R22C30D.F1 to     R21C31A.A0 n76678
CTOF_DEL    ---     0.452     R21C31A.A0 to     R21C31A.F0 SLICE_92
ROUTE         2     0.920     R21C31A.F0 to     R22C31A.D1 n76667
CTOF_DEL    ---     0.452     R22C31A.D1 to     R22C31A.F1 SLICE_66
ROUTE         4     0.861     R22C31A.F1 to     R23C32C.D0 n74706
CTOF_DEL    ---     0.452     R23C32C.D0 to     R23C32C.F0 SLICE_53
ROUTE         3     0.392     R23C32C.F0 to     R23C32C.C1 n76662
CTOF_DEL    ---     0.452     R23C32C.C1 to     R23C32C.F1 SLICE_53
ROUTE         7     2.121     R23C32C.F1 to     R22C32B.A0 n76658
CTOF_DEL    ---     0.452     R22C32B.A0 to     R22C32B.F0 SLICE_62
ROUTE         2     0.664     R22C32B.F0 to     R21C32B.C1 n76435
CTOF_DEL    ---     0.452     R21C32B.C1 to     R21C32B.F1 SLICE_60
ROUTE         1     0.839     R21C32B.F1 to     R21C29A.D0 n76436
CTOF_DEL    ---     0.452     R21C29A.D0 to     R21C29A.F0 SLICE_74
ROUTE         1     0.579     R21C29A.F0 to     R21C29A.A1 n28_adj_1
CTOF_DEL    ---     0.452     R21C29A.A1 to     R21C29A.F1 SLICE_74
ROUTE         1     1.023     R21C29A.F1 to     R18C29B.C0 n45
CTOF_DEL    ---     0.452     R18C29B.C0 to     R18C29B.F0 SLICE_83
ROUTE        13     2.217     R18C29B.F0 to     R21C35A.A0 n73103
CTOF_DEL    ---     0.452     R21C35A.A0 to     R21C35A.F0 SLICE_32
ROUTE         1     0.000     R21C35A.F0 to    R21C35A.DI0 n73471 (to clk)
                  --------
                   20.972   (27.8% logic, 72.2% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.729        OSC.OSC to    R21C29D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.729        OSC.OSC to    R21C35A.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 61.730ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i3  (from clk +)
   Destination:    FF         Data in        char_c_i0_i12  (to clk +)

   Delay:              20.869ns  (28.0% logic, 72.0% route), 13 logic levels.

 Constraint Details:

     20.869ns physical path delay SLICE_42 to SLICE_30 meets
     82.713ns delay constraint less
     -0.036ns skew and
      0.150ns DIN_SET requirement (totaling 82.599ns) by 61.730ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C29D.CLK to     R21C29D.Q0 SLICE_42 (from clk)
ROUTE        26     2.307     R21C29D.Q0 to     R22C31D.C1 step_3
CTOF_DEL    ---     0.452     R22C31D.C1 to     R22C31D.F1 SLICE_78
ROUTE         8     1.374     R22C31D.F1 to     R22C30D.C1 n76697
CTOF_DEL    ---     0.452     R22C30D.C1 to     R22C30D.F1 SLICE_63
ROUTE         3     1.842     R22C30D.F1 to     R21C31A.A0 n76678
CTOF_DEL    ---     0.452     R21C31A.A0 to     R21C31A.F0 SLICE_92
ROUTE         2     0.920     R21C31A.F0 to     R22C31A.D1 n76667
CTOF_DEL    ---     0.452     R22C31A.D1 to     R22C31A.F1 SLICE_66
ROUTE         4     0.861     R22C31A.F1 to     R23C32C.D0 n74706
CTOF_DEL    ---     0.452     R23C32C.D0 to     R23C32C.F0 SLICE_53
ROUTE         3     0.392     R23C32C.F0 to     R23C32C.C1 n76662
CTOF_DEL    ---     0.452     R23C32C.C1 to     R23C32C.F1 SLICE_53
ROUTE         7     2.121     R23C32C.F1 to     R22C32B.A0 n76658
CTOF_DEL    ---     0.452     R22C32B.A0 to     R22C32B.F0 SLICE_62
ROUTE         2     0.664     R22C32B.F0 to     R21C32B.C1 n76435
CTOF_DEL    ---     0.452     R21C32B.C1 to     R21C32B.F1 SLICE_60
ROUTE         1     0.839     R21C32B.F1 to     R21C29A.D0 n76436
CTOF_DEL    ---     0.452     R21C29A.D0 to     R21C29A.F0 SLICE_74
ROUTE         1     0.579     R21C29A.F0 to     R21C29A.A1 n28_adj_1
CTOF_DEL    ---     0.452     R21C29A.A1 to     R21C29A.F1 SLICE_74
ROUTE         1     1.023     R21C29A.F1 to     R18C29B.C0 n45
CTOF_DEL    ---     0.452     R18C29B.C0 to     R18C29B.F0 SLICE_83
ROUTE        13     2.114     R18C29B.F0 to     R19C34A.C1 n73103
CTOF_DEL    ---     0.452     R19C34A.C1 to     R19C34A.F1 SLICE_30
ROUTE         1     0.000     R19C34A.F1 to    R19C34A.DI1 n76307 (to clk)
                  --------
                   20.869   (28.0% logic, 72.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.729        OSC.OSC to    R21C29D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.765        OSC.OSC to    R19C34A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 61.730ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i3  (from clk +)
   Destination:    FF         Data in        char_c_i0_i11  (to clk +)

   Delay:              20.869ns  (28.0% logic, 72.0% route), 13 logic levels.

 Constraint Details:

     20.869ns physical path delay SLICE_42 to SLICE_30 meets
     82.713ns delay constraint less
     -0.036ns skew and
      0.150ns DIN_SET requirement (totaling 82.599ns) by 61.730ns

 Physical Path Details:

      Data path SLICE_42 to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C29D.CLK to     R21C29D.Q0 SLICE_42 (from clk)
ROUTE        26     2.307     R21C29D.Q0 to     R22C31D.C1 step_3
CTOF_DEL    ---     0.452     R22C31D.C1 to     R22C31D.F1 SLICE_78
ROUTE         8     1.374     R22C31D.F1 to     R22C30D.C1 n76697
CTOF_DEL    ---     0.452     R22C30D.C1 to     R22C30D.F1 SLICE_63
ROUTE         3     1.842     R22C30D.F1 to     R21C31A.A0 n76678
CTOF_DEL    ---     0.452     R21C31A.A0 to     R21C31A.F0 SLICE_92
ROUTE         2     0.920     R21C31A.F0 to     R22C31A.D1 n76667
CTOF_DEL    ---     0.452     R22C31A.D1 to     R22C31A.F1 SLICE_66
ROUTE         4     0.861     R22C31A.F1 to     R23C32C.D0 n74706
CTOF_DEL    ---     0.452     R23C32C.D0 to     R23C32C.F0 SLICE_53
ROUTE         3     0.392     R23C32C.F0 to     R23C32C.C1 n76662
CTOF_DEL    ---     0.452     R23C32C.C1 to     R23C32C.F1 SLICE_53
ROUTE         7     2.121     R23C32C.F1 to     R22C32B.A0 n76658
CTOF_DEL    ---     0.452     R22C32B.A0 to     R22C32B.F0 SLICE_62
ROUTE         2     0.664     R22C32B.F0 to     R21C32B.C1 n76435
CTOF_DEL    ---     0.452     R21C32B.C1 to     R21C32B.F1 SLICE_60
ROUTE         1     0.839     R21C32B.F1 to     R21C29A.D0 n76436
CTOF_DEL    ---     0.452     R21C29A.D0 to     R21C29A.F0 SLICE_74
ROUTE         1     0.579     R21C29A.F0 to     R21C29A.A1 n28_adj_1
CTOF_DEL    ---     0.452     R21C29A.A1 to     R21C29A.F1 SLICE_74
ROUTE         1     1.023     R21C29A.F1 to     R18C29B.C0 n45
CTOF_DEL    ---     0.452     R18C29B.C0 to     R18C29B.F0 SLICE_83
ROUTE        13     2.114     R18C29B.F0 to     R19C34A.C0 n73103
CTOF_DEL    ---     0.452     R19C34A.C0 to     R19C34A.F0 SLICE_30
ROUTE         1     0.000     R19C34A.F0 to    R19C34A.DI0 n76313 (to clk)
                  --------
                   20.869   (28.0% logic, 72.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_42:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.729        OSC.OSC to    R21C29D.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.765        OSC.OSC to    R19C34A.CLK clk
                  --------
                    3.765   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 61.793ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i1  (from clk +)
   Destination:    FF         Data in        char_c_i0_i8  (to clk +)

   Delay:              20.770ns  (30.3% logic, 69.7% route), 14 logic levels.

 Constraint Details:

     20.770ns physical path delay SLICE_41 to SLICE_28 meets
     82.713ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 82.563ns) by 61.793ns

 Physical Path Details:

      Data path SLICE_41 to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R21C29B.CLK to     R21C29B.Q0 SLICE_41 (from clk)
ROUTE        37     1.780     R21C29B.Q0 to     R22C33C.B1 step_1
CTOF_DEL    ---     0.452     R22C33C.B1 to     R22C33C.F1 SLICE_69
ROUTE         9     2.056     R22C33C.F1 to     R21C30C.B0 n76696
CTOF_DEL    ---     0.452     R21C30C.B0 to     R21C30C.F0 SLICE_65
ROUTE         4     0.291     R21C30C.F0 to     R21C30A.D1 n5
CTOF_DEL    ---     0.452     R21C30A.D1 to     R21C30A.F1 SLICE_50
ROUTE         5     0.970     R21C30A.F1 to     R22C31D.D0 n76676
CTOF_DEL    ---     0.452     R22C31D.D0 to     R22C31D.F0 SLICE_78
ROUTE         2     0.667     R22C31D.F0 to     R22C31A.C1 n76438
CTOF_DEL    ---     0.452     R22C31A.C1 to     R22C31A.F1 SLICE_66
ROUTE         4     0.861     R22C31A.F1 to     R23C32C.D0 n74706
CTOF_DEL    ---     0.452     R23C32C.D0 to     R23C32C.F0 SLICE_53
ROUTE         3     0.392     R23C32C.F0 to     R23C32C.C1 n76662
CTOF_DEL    ---     0.452     R23C32C.C1 to     R23C32C.F1 SLICE_53
ROUTE         7     2.121     R23C32C.F1 to     R22C32B.A0 n76658
CTOF_DEL    ---     0.452     R22C32B.A0 to     R22C32B.F0 SLICE_62
ROUTE         2     0.664     R22C32B.F0 to     R21C32B.C1 n76435
CTOF_DEL    ---     0.452     R21C32B.C1 to     R21C32B.F1 SLICE_60
ROUTE         1     0.839     R21C32B.F1 to     R21C29A.D0 n76436
CTOF_DEL    ---     0.452     R21C29A.D0 to     R21C29A.F0 SLICE_74
ROUTE         1     0.579     R21C29A.F0 to     R21C29A.A1 n28_adj_1
CTOF_DEL    ---     0.452     R21C29A.A1 to     R21C29A.F1 SLICE_74
ROUTE         1     1.023     R21C29A.F1 to     R18C29B.C0 n45
CTOF_DEL    ---     0.452     R18C29B.C0 to     R18C29B.F0 SLICE_83
ROUTE        13     2.242     R18C29B.F0 to     R22C33B.B1 n73103
CTOF_DEL    ---     0.452     R22C33B.B1 to     R22C33B.F1 SLICE_28
ROUTE         1     0.000     R22C33B.F1 to    R22C33B.DI1 n76327 (to clk)
                  --------
                   20.770   (30.3% logic, 69.7% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.729        OSC.OSC to    R21C29B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_28:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     3.729        OSC.OSC to    R22C33B.CLK clk
                  --------
                    3.729   (0.0% logic, 100.0% route), 0 logic levels.

Report:   47.288MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 12.090000 MHz ;     |   12.090 MHz|   47.288 MHz|  13  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk   Source: OSCH_inst.OSC   Loads: 42
   Covered under: FREQUENCY NET "clk" 12.090000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 19037 paths, 1 nets, and 742 connections (100.00% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144</big></U></B>
Sun Dec 23 23:31:31 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o LedTest_impl1.twr -gui -msgset /home/tallen/Projects/LatticeLedTest/promote.xml LedTest_impl1.ncd LedTest_impl1.prf 
Design file:     LedTest_impl1.ncd
Preference file: LedTest_impl1.prf
Device,speed:    LCMXO3LF-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk" 12.090000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk" 12.090000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              char_c_i0_i1  (from clk +)
   Destination:    FF         Data in        char_b_i0_i1  (to clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_26 to SLICE_25 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_26 to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C33A.CLK to     R21C33A.Q0 SLICE_26 (from clk)
ROUTE         3     0.154     R21C33A.Q0 to     R21C33B.M1 LEDc_c_0 (to clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.425        OSC.OSC to    R21C33A.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_25:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.425        OSC.OSC to    R21C33B.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              char_c_i0_i5  (from clk +)
   Destination:    FF         Data in        char_b_i0_i5  (to clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_27 to SLICE_69 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_27 to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C33D.CLK to     R22C33D.Q0 SLICE_27 (from clk)
ROUTE         2     0.154     R22C33D.Q0 to     R22C33C.M1 LEDc_c_4 (to clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_27:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.425        OSC.OSC to    R22C33D.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_69:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.425        OSC.OSC to    R22C33C.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              char_c_i0_i10  (from clk +)
   Destination:    FF         Data in        char_b_i0_i10  (to clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_29 to SLICE_32 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_29 to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C35C.CLK to     R21C35C.Q1 SLICE_29 (from clk)
ROUTE         2     0.154     R21C35C.Q1 to     R21C35A.M1 LEDc_c_9 (to clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.425        OSC.OSC to    R21C35C.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.425        OSC.OSC to    R21C35A.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              char_b_i0_i9  (from clk +)
   Destination:    FF         Data in        char_a_i0_i9  (to clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_53 to SLICE_87 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_53 to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C32C.CLK to     R23C32C.Q1 SLICE_53 (from clk)
ROUTE         2     0.154     R23C32C.Q1 to     R23C32B.M0 LEDb_c_8 (to clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.425        OSC.OSC to    R23C32C.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.425        OSC.OSC to    R23C32B.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              char_b_i0_i6  (from clk +)
   Destination:    FF         Data in        char_a_i0_i6  (to clk +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay SLICE_71 to SLICE_62 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path SLICE_71 to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C32C.CLK to     R22C32C.Q0 SLICE_71 (from clk)
ROUTE         3     0.154     R22C32C.Q0 to     R22C32B.M1 LEDb_c_5 (to clk)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_71:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.425        OSC.OSC to    R22C32C.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_62:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.425        OSC.OSC to    R22C32B.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              step_i0_i1  (from clk +)
   Destination:    FF         Data in        step_i0_i1  (to clk +)

   Delay:               0.367ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay SLICE_41 to SLICE_41 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.380ns

 Physical Path Details:

      Data path SLICE_41 to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C29B.CLK to     R21C29B.Q0 SLICE_41 (from clk)
ROUTE        37     0.133     R21C29B.Q0 to     R21C29B.A0 step_1
CTOF_DEL    ---     0.101     R21C29B.A0 to     R21C29B.F0 SLICE_41
ROUTE         1     0.000     R21C29B.F0 to    R21C29B.DI0 step_4_N_93_1 (to clk)
                  --------
                    0.367   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.425        OSC.OSC to    R21C29B.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_41:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.425        OSC.OSC to    R21C29B.CLK clk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i10  (from clk +)
   Destination:    FF         Data in        count_i10  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C29B.CLK to     R17C29B.Q1 SLICE_0 (from clk)
ROUTE         2     0.132     R17C29B.Q1 to     R17C29B.A1 count_10
CTOF_DEL    ---     0.101     R17C29B.A1 to     R17C29B.F1 SLICE_0
ROUTE         2     0.002     R17C29B.F1 to    R17C29B.DI1 count_22_N_65_10 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.443        OSC.OSC to    R17C29B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.443        OSC.OSC to    R17C29B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i9  (from clk +)
   Destination:    FF         Data in        count_i9  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_0 to SLICE_0 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_0 to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C29B.CLK to     R17C29B.Q0 SLICE_0 (from clk)
ROUTE         2     0.132     R17C29B.Q0 to     R17C29B.A0 count_9
CTOF_DEL    ---     0.101     R17C29B.A0 to     R17C29B.F0 SLICE_0
ROUTE         2     0.002     R17C29B.F0 to    R17C29B.DI0 count_22_N_65_9 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.443        OSC.OSC to    R17C29B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.443        OSC.OSC to    R17C29B.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i0  (from clk +)
   Destination:    FF         Data in        count_i0  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_1 to SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C28A.CLK to     R17C28A.Q1 SLICE_1 (from clk)
ROUTE         2     0.132     R17C28A.Q1 to     R17C28A.A1 count_0
CTOF_DEL    ---     0.101     R17C28A.A1 to     R17C28A.F1 SLICE_1
ROUTE         2     0.002     R17C28A.F1 to    R17C28A.DI1 count_22_N_65_0 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.443        OSC.OSC to    R17C28A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.443        OSC.OSC to    R17C28A.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              count_i14  (from clk +)
   Destination:    FF         Data in        count_i14  (to clk +)

   Delay:               0.368ns  (63.6% logic, 36.4% route), 2 logic levels.

 Constraint Details:

      0.368ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.381ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C29D.CLK to     R17C29D.Q1 SLICE_10 (from clk)
ROUTE         2     0.132     R17C29D.Q1 to     R17C29D.A1 count_14
CTOF_DEL    ---     0.101     R17C29D.A1 to     R17C29D.F1 SLICE_10
ROUTE         2     0.002     R17C29D.F1 to    R17C29D.DI1 count_22_N_65_14 (to clk)
                  --------
                    0.368   (63.6% logic, 36.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.443        OSC.OSC to    R17C29D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCH_inst to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        42     1.443        OSC.OSC to    R17C29D.CLK clk
                  --------
                    1.443   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 12.090000 MHz ;     |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: clk   Source: OSCH_inst.OSC   Loads: 42
   Covered under: FREQUENCY NET "clk" 12.090000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 19037 paths, 1 nets, and 742 connections (100.00% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
