
IDM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c24  08000184  08000184  00010184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000824  08007da8  08007da8  00017da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080085cc  080085cc  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  080085cc  080085cc  000185cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080085d4  080085d4  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080085d4  080085d4  000185d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080085d8  080085d8  000185d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  080085dc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cfc  200001e8  080087c4  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001ee4  080087c4  00021ee4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019092  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000038c7  00000000  00000000  000392a3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001208  00000000  00000000  0003cb70  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00021a38  00000000  00000000  0003dd78  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0001232c  00000000  00000000  0005f7b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000b7c26  00000000  00000000  00071adc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  00129702  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00001068  00000000  00000000  00129780  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_frame  00004b88  00000000  00000000  0012a7e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	; (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	200001e8 	.word	0x200001e8
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08007d90 	.word	0x08007d90

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	; (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	; (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	200001ec 	.word	0x200001ec
 80001c0:	08007d90 	.word	0x08007d90

080001c4 <__aeabi_uldivmod>:
 80001c4:	b953      	cbnz	r3, 80001dc <__aeabi_uldivmod+0x18>
 80001c6:	b94a      	cbnz	r2, 80001dc <__aeabi_uldivmod+0x18>
 80001c8:	2900      	cmp	r1, #0
 80001ca:	bf08      	it	eq
 80001cc:	2800      	cmpeq	r0, #0
 80001ce:	bf1c      	itt	ne
 80001d0:	f04f 31ff 	movne.w	r1, #4294967295
 80001d4:	f04f 30ff 	movne.w	r0, #4294967295
 80001d8:	f000 b974 	b.w	80004c4 <__aeabi_idiv0>
 80001dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e4:	f000 f806 	bl	80001f4 <__udivmoddi4>
 80001e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f0:	b004      	add	sp, #16
 80001f2:	4770      	bx	lr

080001f4 <__udivmoddi4>:
 80001f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001f8:	468c      	mov	ip, r1
 80001fa:	4604      	mov	r4, r0
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	2b00      	cmp	r3, #0
 8000200:	d14b      	bne.n	800029a <__udivmoddi4+0xa6>
 8000202:	428a      	cmp	r2, r1
 8000204:	4615      	mov	r5, r2
 8000206:	d967      	bls.n	80002d8 <__udivmoddi4+0xe4>
 8000208:	fab2 f282 	clz	r2, r2
 800020c:	b14a      	cbz	r2, 8000222 <__udivmoddi4+0x2e>
 800020e:	f1c2 0720 	rsb	r7, r2, #32
 8000212:	fa01 f302 	lsl.w	r3, r1, r2
 8000216:	fa20 f707 	lsr.w	r7, r0, r7
 800021a:	4095      	lsls	r5, r2
 800021c:	ea47 0c03 	orr.w	ip, r7, r3
 8000220:	4094      	lsls	r4, r2
 8000222:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000226:	fbbc f7fe 	udiv	r7, ip, lr
 800022a:	fa1f f885 	uxth.w	r8, r5
 800022e:	fb0e c317 	mls	r3, lr, r7, ip
 8000232:	fb07 f908 	mul.w	r9, r7, r8
 8000236:	0c21      	lsrs	r1, r4, #16
 8000238:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800023c:	4599      	cmp	r9, r3
 800023e:	d909      	bls.n	8000254 <__udivmoddi4+0x60>
 8000240:	18eb      	adds	r3, r5, r3
 8000242:	f107 31ff 	add.w	r1, r7, #4294967295
 8000246:	f080 811c 	bcs.w	8000482 <__udivmoddi4+0x28e>
 800024a:	4599      	cmp	r9, r3
 800024c:	f240 8119 	bls.w	8000482 <__udivmoddi4+0x28e>
 8000250:	3f02      	subs	r7, #2
 8000252:	442b      	add	r3, r5
 8000254:	eba3 0309 	sub.w	r3, r3, r9
 8000258:	fbb3 f0fe 	udiv	r0, r3, lr
 800025c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000260:	fb00 f108 	mul.w	r1, r0, r8
 8000264:	b2a4      	uxth	r4, r4
 8000266:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026a:	42a1      	cmp	r1, r4
 800026c:	d909      	bls.n	8000282 <__udivmoddi4+0x8e>
 800026e:	192c      	adds	r4, r5, r4
 8000270:	f100 33ff 	add.w	r3, r0, #4294967295
 8000274:	f080 8107 	bcs.w	8000486 <__udivmoddi4+0x292>
 8000278:	42a1      	cmp	r1, r4
 800027a:	f240 8104 	bls.w	8000486 <__udivmoddi4+0x292>
 800027e:	3802      	subs	r0, #2
 8000280:	442c      	add	r4, r5
 8000282:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000286:	2700      	movs	r7, #0
 8000288:	1a64      	subs	r4, r4, r1
 800028a:	b11e      	cbz	r6, 8000294 <__udivmoddi4+0xa0>
 800028c:	2300      	movs	r3, #0
 800028e:	40d4      	lsrs	r4, r2
 8000290:	e9c6 4300 	strd	r4, r3, [r6]
 8000294:	4639      	mov	r1, r7
 8000296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029a:	428b      	cmp	r3, r1
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0xbe>
 800029e:	2e00      	cmp	r6, #0
 80002a0:	f000 80ec 	beq.w	800047c <__udivmoddi4+0x288>
 80002a4:	2700      	movs	r7, #0
 80002a6:	e9c6 0100 	strd	r0, r1, [r6]
 80002aa:	4638      	mov	r0, r7
 80002ac:	4639      	mov	r1, r7
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	fab3 f783 	clz	r7, r3
 80002b6:	2f00      	cmp	r7, #0
 80002b8:	d148      	bne.n	800034c <__udivmoddi4+0x158>
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xd0>
 80002be:	4282      	cmp	r2, r0
 80002c0:	f200 80fb 	bhi.w	80004ba <__udivmoddi4+0x2c6>
 80002c4:	1a84      	subs	r4, r0, r2
 80002c6:	eb61 0303 	sbc.w	r3, r1, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	469c      	mov	ip, r3
 80002ce:	2e00      	cmp	r6, #0
 80002d0:	d0e0      	beq.n	8000294 <__udivmoddi4+0xa0>
 80002d2:	e9c6 4c00 	strd	r4, ip, [r6]
 80002d6:	e7dd      	b.n	8000294 <__udivmoddi4+0xa0>
 80002d8:	b902      	cbnz	r2, 80002dc <__udivmoddi4+0xe8>
 80002da:	deff      	udf	#255	; 0xff
 80002dc:	fab2 f282 	clz	r2, r2
 80002e0:	2a00      	cmp	r2, #0
 80002e2:	f040 808f 	bne.w	8000404 <__udivmoddi4+0x210>
 80002e6:	2701      	movs	r7, #1
 80002e8:	1b49      	subs	r1, r1, r5
 80002ea:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80002ee:	fa1f f985 	uxth.w	r9, r5
 80002f2:	fbb1 fef8 	udiv	lr, r1, r8
 80002f6:	fb08 111e 	mls	r1, r8, lr, r1
 80002fa:	fb09 f00e 	mul.w	r0, r9, lr
 80002fe:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000302:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000306:	4298      	cmp	r0, r3
 8000308:	d907      	bls.n	800031a <__udivmoddi4+0x126>
 800030a:	18eb      	adds	r3, r5, r3
 800030c:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000310:	d202      	bcs.n	8000318 <__udivmoddi4+0x124>
 8000312:	4298      	cmp	r0, r3
 8000314:	f200 80cd 	bhi.w	80004b2 <__udivmoddi4+0x2be>
 8000318:	468e      	mov	lr, r1
 800031a:	1a1b      	subs	r3, r3, r0
 800031c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000320:	fb08 3310 	mls	r3, r8, r0, r3
 8000324:	fb09 f900 	mul.w	r9, r9, r0
 8000328:	b2a4      	uxth	r4, r4
 800032a:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800032e:	45a1      	cmp	r9, r4
 8000330:	d907      	bls.n	8000342 <__udivmoddi4+0x14e>
 8000332:	192c      	adds	r4, r5, r4
 8000334:	f100 33ff 	add.w	r3, r0, #4294967295
 8000338:	d202      	bcs.n	8000340 <__udivmoddi4+0x14c>
 800033a:	45a1      	cmp	r9, r4
 800033c:	f200 80b6 	bhi.w	80004ac <__udivmoddi4+0x2b8>
 8000340:	4618      	mov	r0, r3
 8000342:	eba4 0409 	sub.w	r4, r4, r9
 8000346:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 800034a:	e79e      	b.n	800028a <__udivmoddi4+0x96>
 800034c:	f1c7 0520 	rsb	r5, r7, #32
 8000350:	40bb      	lsls	r3, r7
 8000352:	fa22 fc05 	lsr.w	ip, r2, r5
 8000356:	ea4c 0c03 	orr.w	ip, ip, r3
 800035a:	fa21 f405 	lsr.w	r4, r1, r5
 800035e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000362:	fbb4 f9fe 	udiv	r9, r4, lr
 8000366:	fa1f f88c 	uxth.w	r8, ip
 800036a:	fb0e 4419 	mls	r4, lr, r9, r4
 800036e:	fa20 f305 	lsr.w	r3, r0, r5
 8000372:	40b9      	lsls	r1, r7
 8000374:	fb09 fa08 	mul.w	sl, r9, r8
 8000378:	4319      	orrs	r1, r3
 800037a:	0c0b      	lsrs	r3, r1, #16
 800037c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000380:	45a2      	cmp	sl, r4
 8000382:	fa02 f207 	lsl.w	r2, r2, r7
 8000386:	fa00 f307 	lsl.w	r3, r0, r7
 800038a:	d90b      	bls.n	80003a4 <__udivmoddi4+0x1b0>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f109 30ff 	add.w	r0, r9, #4294967295
 8000394:	f080 8088 	bcs.w	80004a8 <__udivmoddi4+0x2b4>
 8000398:	45a2      	cmp	sl, r4
 800039a:	f240 8085 	bls.w	80004a8 <__udivmoddi4+0x2b4>
 800039e:	f1a9 0902 	sub.w	r9, r9, #2
 80003a2:	4464      	add	r4, ip
 80003a4:	eba4 040a 	sub.w	r4, r4, sl
 80003a8:	fbb4 f0fe 	udiv	r0, r4, lr
 80003ac:	fb0e 4410 	mls	r4, lr, r0, r4
 80003b0:	fb00 fa08 	mul.w	sl, r0, r8
 80003b4:	b289      	uxth	r1, r1
 80003b6:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 80003ba:	45a2      	cmp	sl, r4
 80003bc:	d908      	bls.n	80003d0 <__udivmoddi4+0x1dc>
 80003be:	eb1c 0404 	adds.w	r4, ip, r4
 80003c2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003c6:	d26b      	bcs.n	80004a0 <__udivmoddi4+0x2ac>
 80003c8:	45a2      	cmp	sl, r4
 80003ca:	d969      	bls.n	80004a0 <__udivmoddi4+0x2ac>
 80003cc:	3802      	subs	r0, #2
 80003ce:	4464      	add	r4, ip
 80003d0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003d4:	fba0 8902 	umull	r8, r9, r0, r2
 80003d8:	eba4 040a 	sub.w	r4, r4, sl
 80003dc:	454c      	cmp	r4, r9
 80003de:	4641      	mov	r1, r8
 80003e0:	46ce      	mov	lr, r9
 80003e2:	d354      	bcc.n	800048e <__udivmoddi4+0x29a>
 80003e4:	d051      	beq.n	800048a <__udivmoddi4+0x296>
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d069      	beq.n	80004be <__udivmoddi4+0x2ca>
 80003ea:	1a5a      	subs	r2, r3, r1
 80003ec:	eb64 040e 	sbc.w	r4, r4, lr
 80003f0:	fa04 f505 	lsl.w	r5, r4, r5
 80003f4:	fa22 f307 	lsr.w	r3, r2, r7
 80003f8:	40fc      	lsrs	r4, r7
 80003fa:	431d      	orrs	r5, r3
 80003fc:	e9c6 5400 	strd	r5, r4, [r6]
 8000400:	2700      	movs	r7, #0
 8000402:	e747      	b.n	8000294 <__udivmoddi4+0xa0>
 8000404:	4095      	lsls	r5, r2
 8000406:	f1c2 0320 	rsb	r3, r2, #32
 800040a:	fa21 f003 	lsr.w	r0, r1, r3
 800040e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000412:	fbb0 f7f8 	udiv	r7, r0, r8
 8000416:	fa1f f985 	uxth.w	r9, r5
 800041a:	fb08 0017 	mls	r0, r8, r7, r0
 800041e:	fa24 f303 	lsr.w	r3, r4, r3
 8000422:	4091      	lsls	r1, r2
 8000424:	fb07 fc09 	mul.w	ip, r7, r9
 8000428:	430b      	orrs	r3, r1
 800042a:	0c19      	lsrs	r1, r3, #16
 800042c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000430:	458c      	cmp	ip, r1
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d907      	bls.n	8000448 <__udivmoddi4+0x254>
 8000438:	1869      	adds	r1, r5, r1
 800043a:	f107 30ff 	add.w	r0, r7, #4294967295
 800043e:	d231      	bcs.n	80004a4 <__udivmoddi4+0x2b0>
 8000440:	458c      	cmp	ip, r1
 8000442:	d92f      	bls.n	80004a4 <__udivmoddi4+0x2b0>
 8000444:	3f02      	subs	r7, #2
 8000446:	4429      	add	r1, r5
 8000448:	eba1 010c 	sub.w	r1, r1, ip
 800044c:	fbb1 f0f8 	udiv	r0, r1, r8
 8000450:	fb08 1c10 	mls	ip, r8, r0, r1
 8000454:	fb00 fe09 	mul.w	lr, r0, r9
 8000458:	b299      	uxth	r1, r3
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	458e      	cmp	lr, r1
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x27e>
 8000462:	1869      	adds	r1, r5, r1
 8000464:	f100 33ff 	add.w	r3, r0, #4294967295
 8000468:	d218      	bcs.n	800049c <__udivmoddi4+0x2a8>
 800046a:	458e      	cmp	lr, r1
 800046c:	d916      	bls.n	800049c <__udivmoddi4+0x2a8>
 800046e:	3802      	subs	r0, #2
 8000470:	4429      	add	r1, r5
 8000472:	eba1 010e 	sub.w	r1, r1, lr
 8000476:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 800047a:	e73a      	b.n	80002f2 <__udivmoddi4+0xfe>
 800047c:	4637      	mov	r7, r6
 800047e:	4630      	mov	r0, r6
 8000480:	e708      	b.n	8000294 <__udivmoddi4+0xa0>
 8000482:	460f      	mov	r7, r1
 8000484:	e6e6      	b.n	8000254 <__udivmoddi4+0x60>
 8000486:	4618      	mov	r0, r3
 8000488:	e6fb      	b.n	8000282 <__udivmoddi4+0x8e>
 800048a:	4543      	cmp	r3, r8
 800048c:	d2ab      	bcs.n	80003e6 <__udivmoddi4+0x1f2>
 800048e:	ebb8 0102 	subs.w	r1, r8, r2
 8000492:	eb69 020c 	sbc.w	r2, r9, ip
 8000496:	3801      	subs	r0, #1
 8000498:	4696      	mov	lr, r2
 800049a:	e7a4      	b.n	80003e6 <__udivmoddi4+0x1f2>
 800049c:	4618      	mov	r0, r3
 800049e:	e7e8      	b.n	8000472 <__udivmoddi4+0x27e>
 80004a0:	4608      	mov	r0, r1
 80004a2:	e795      	b.n	80003d0 <__udivmoddi4+0x1dc>
 80004a4:	4607      	mov	r7, r0
 80004a6:	e7cf      	b.n	8000448 <__udivmoddi4+0x254>
 80004a8:	4681      	mov	r9, r0
 80004aa:	e77b      	b.n	80003a4 <__udivmoddi4+0x1b0>
 80004ac:	3802      	subs	r0, #2
 80004ae:	442c      	add	r4, r5
 80004b0:	e747      	b.n	8000342 <__udivmoddi4+0x14e>
 80004b2:	f1ae 0e02 	sub.w	lr, lr, #2
 80004b6:	442b      	add	r3, r5
 80004b8:	e72f      	b.n	800031a <__udivmoddi4+0x126>
 80004ba:	4638      	mov	r0, r7
 80004bc:	e707      	b.n	80002ce <__udivmoddi4+0xda>
 80004be:	4637      	mov	r7, r6
 80004c0:	e6e8      	b.n	8000294 <__udivmoddi4+0xa0>
 80004c2:	bf00      	nop

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c8:	b5b0      	push	{r4, r5, r7, lr}
 80004ca:	b098      	sub	sp, #96	; 0x60
 80004cc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ce:	f000 fda9 	bl	8001024 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d2:	f000 f8f7 	bl	80006c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d6:	f000 f9c9 	bl	800086c <MX_GPIO_Init>
  MX_CRYP_Init();
 80004da:	f000 f951 	bl	8000780 <MX_CRYP_Init>
  MX_HASH_Init();
 80004de:	f000 f971 	bl	80007c4 <MX_HASH_Init>
  MX_I2C1_Init();
 80004e2:	f000 f981 	bl	80007e8 <MX_I2C1_Init>
  MX_RNG_Init();
 80004e6:	f000 f9ad 	bl	8000844 <MX_RNG_Init>
  MX_CRC_Init();
 80004ea:	f000 f935 	bl	8000758 <MX_CRC_Init>
  MX_USB_DEVICE_Init();
 80004ee:	f006 fe55 	bl	800719c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
   ssd1306_Init();
 80004f2:	f000 fa0d 	bl	8000910 <ssd1306_Init>
   ssd1306_Fill(Black);
 80004f6:	2000      	movs	r0, #0
 80004f8:	f000 fa76 	bl	80009e8 <ssd1306_Fill>
   ssd1306_UpdateScreen();
 80004fc:	f000 fa96 	bl	8000a2c <ssd1306_UpdateScreen>
   ssd1306_SetCursor(20,20);
 8000500:	2114      	movs	r1, #20
 8000502:	2014      	movs	r0, #20
 8000504:	f000 fbd6 	bl	8000cb4 <ssd1306_SetCursor>
   ssd1306_WriteString("test", Font_7x10, White);
 8000508:	4a67      	ldr	r2, [pc, #412]	; (80006a8 <main+0x1e0>)
 800050a:	2301      	movs	r3, #1
 800050c:	ca06      	ldmia	r2, {r1, r2}
 800050e:	4867      	ldr	r0, [pc, #412]	; (80006ac <main+0x1e4>)
 8000510:	f000 fbaa 	bl	8000c68 <ssd1306_WriteString>
   ssd1306_SetCursor(40,40);
 8000514:	2128      	movs	r1, #40	; 0x28
 8000516:	2028      	movs	r0, #40	; 0x28
 8000518:	f000 fbcc 	bl	8000cb4 <ssd1306_SetCursor>
   ssd1306_WriteString("word", Font_7x10, White);
 800051c:	4a62      	ldr	r2, [pc, #392]	; (80006a8 <main+0x1e0>)
 800051e:	2301      	movs	r3, #1
 8000520:	ca06      	ldmia	r2, {r1, r2}
 8000522:	4863      	ldr	r0, [pc, #396]	; (80006b0 <main+0x1e8>)
 8000524:	f000 fba0 	bl	8000c68 <ssd1306_WriteString>
   ssd1306_UpdateScreen();
 8000528:	f000 fa80 	bl	8000a2c <ssd1306_UpdateScreen>
   ssd1306_SetCursor(30,30);
 800052c:	211e      	movs	r1, #30
 800052e:	201e      	movs	r0, #30
 8000530:	f000 fbc0 	bl	8000cb4 <ssd1306_SetCursor>
   HAL_Delay(1000);
 8000534:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000538:	f000 fde2 	bl	8001100 <HAL_Delay>

   const char wmsg[] = "Some data";
 800053c:	4a5d      	ldr	r2, [pc, #372]	; (80006b4 <main+0x1ec>)
 800053e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000542:	ca07      	ldmia	r2, {r0, r1, r2}
 8000544:	c303      	stmia	r3!, {r0, r1}
 8000546:	801a      	strh	r2, [r3, #0]
      char rmsg[sizeof(wmsg)]="a";
 8000548:	2361      	movs	r3, #97	; 0x61
 800054a:	633b      	str	r3, [r7, #48]	; 0x30
 800054c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000550:	2200      	movs	r2, #0
 8000552:	601a      	str	r2, [r3, #0]
 8000554:	809a      	strh	r2, [r3, #4]
      // HAL expects address to be shifted one bit to the left
      uint16_t devAddr = (0x50 << 1);
 8000556:	23a0      	movs	r3, #160	; 0xa0
 8000558:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
      uint16_t memAddr = 0x0101;
 800055c:	f240 1301 	movw	r3, #257	; 0x101
 8000560:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
      HAL_StatusTypeDef status;

      HAL_I2C_Mem_Write(&hi2c1, devAddr, memAddr, I2C_MEMADD_SIZE_16BIT, (uint8_t*)wmsg, sizeof(wmsg), HAL_MAX_DELAY);
 8000564:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8000568:	f8b7 104c 	ldrh.w	r1, [r7, #76]	; 0x4c
 800056c:	f04f 33ff 	mov.w	r3, #4294967295
 8000570:	9302      	str	r3, [sp, #8]
 8000572:	230a      	movs	r3, #10
 8000574:	9301      	str	r3, [sp, #4]
 8000576:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800057a:	9300      	str	r3, [sp, #0]
 800057c:	2310      	movs	r3, #16
 800057e:	484e      	ldr	r0, [pc, #312]	; (80006b8 <main+0x1f0>)
 8000580:	f001 fa60 	bl	8001a44 <HAL_I2C_Mem_Write>
      for(;;) { // wait...
       status = HAL_I2C_IsDeviceReady(&hi2c1, devAddr, 1,HAL_MAX_DELAY);
 8000584:	f8b7 104c 	ldrh.w	r1, [r7, #76]	; 0x4c
 8000588:	f04f 33ff 	mov.w	r3, #4294967295
 800058c:	2201      	movs	r2, #1
 800058e:	484a      	ldr	r0, [pc, #296]	; (80006b8 <main+0x1f0>)
 8000590:	f001 fd78 	bl	8002084 <HAL_I2C_IsDeviceReady>
 8000594:	4603      	mov	r3, r0
 8000596:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
       if(status == HAL_OK)
 800059a:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d103      	bne.n	80005aa <main+0xe2>
    	   ssd1306_SetCursor(25,25);
 80005a2:	2119      	movs	r1, #25
 80005a4:	2019      	movs	r0, #25
 80005a6:	f000 fb85 	bl	8000cb4 <ssd1306_SetCursor>
    	     ssd1306_WriteString(wmsg, Font_7x10, White);
 80005aa:	4a3f      	ldr	r2, [pc, #252]	; (80006a8 <main+0x1e0>)
 80005ac:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 80005b0:	2301      	movs	r3, #1
 80005b2:	ca06      	ldmia	r2, {r1, r2}
 80005b4:	f000 fb58 	bl	8000c68 <ssd1306_WriteString>
                  break;
 80005b8:	bf00      	nop
       }
      HAL_Delay(1000);
 80005ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005be:	f000 fd9f 	bl	8001100 <HAL_Delay>

      HAL_I2C_Mem_Read(&hi2c1, devAddr, memAddr, I2C_MEMADD_SIZE_16BIT,(uint8_t*)rmsg, sizeof(rmsg), HAL_MAX_DELAY);
 80005c2:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 80005c6:	f8b7 104c 	ldrh.w	r1, [r7, #76]	; 0x4c
 80005ca:	f04f 33ff 	mov.w	r3, #4294967295
 80005ce:	9302      	str	r3, [sp, #8]
 80005d0:	230a      	movs	r3, #10
 80005d2:	9301      	str	r3, [sp, #4]
 80005d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80005d8:	9300      	str	r3, [sp, #0]
 80005da:	2310      	movs	r3, #16
 80005dc:	4836      	ldr	r0, [pc, #216]	; (80006b8 <main+0x1f0>)
 80005de:	f001 fb2b 	bl	8001c38 <HAL_I2C_Mem_Read>
          if(memcmp(rmsg, wmsg, sizeof(rmsg)) == 0) {
 80005e2:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 80005e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80005ea:	220a      	movs	r2, #10
 80005ec:	4618      	mov	r0, r3
 80005ee:	f007 faff 	bl	8007bf0 <memcmp>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d114      	bne.n	8000622 <main+0x15a>
              const char result[] = "Test passed!\r\n";
 80005f8:	4b30      	ldr	r3, [pc, #192]	; (80006bc <main+0x1f4>)
 80005fa:	f107 0418 	add.w	r4, r7, #24
 80005fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000600:	c407      	stmia	r4!, {r0, r1, r2}
 8000602:	8023      	strh	r3, [r4, #0]
 8000604:	3402      	adds	r4, #2
 8000606:	0c1b      	lsrs	r3, r3, #16
 8000608:	7023      	strb	r3, [r4, #0]
              ssd1306_SetCursor(0,0);
 800060a:	2100      	movs	r1, #0
 800060c:	2000      	movs	r0, #0
 800060e:	f000 fb51 	bl	8000cb4 <ssd1306_SetCursor>
                ssd1306_WriteString(&result, Font_7x10, White);
 8000612:	4a25      	ldr	r2, [pc, #148]	; (80006a8 <main+0x1e0>)
 8000614:	f107 0018 	add.w	r0, r7, #24
 8000618:	2301      	movs	r3, #1
 800061a:	ca06      	ldmia	r2, {r1, r2}
 800061c:	f000 fb24 	bl	8000c68 <ssd1306_WriteString>
 8000620:	e010      	b.n	8000644 <main+0x17c>

          } else {
              const char result[] = "Test failed :(\r\n";
 8000622:	4b27      	ldr	r3, [pc, #156]	; (80006c0 <main+0x1f8>)
 8000624:	1d3c      	adds	r4, r7, #4
 8000626:	461d      	mov	r5, r3
 8000628:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800062a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800062c:	682b      	ldr	r3, [r5, #0]
 800062e:	7023      	strb	r3, [r4, #0]

              ssd1306_SetCursor(0,0);
 8000630:	2100      	movs	r1, #0
 8000632:	2000      	movs	r0, #0
 8000634:	f000 fb3e 	bl	8000cb4 <ssd1306_SetCursor>
                ssd1306_WriteString(&result, Font_7x10, White);
 8000638:	4a1b      	ldr	r2, [pc, #108]	; (80006a8 <main+0x1e0>)
 800063a:	1d38      	adds	r0, r7, #4
 800063c:	2301      	movs	r3, #1
 800063e:	ca06      	ldmia	r2, {r1, r2}
 8000640:	f000 fb12 	bl	8000c68 <ssd1306_WriteString>
          }
          HAL_Delay(1000);
 8000644:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000648:	f000 fd5a 	bl	8001100 <HAL_Delay>
   ssd1306_SetCursor(40,40);
 800064c:	2128      	movs	r1, #40	; 0x28
 800064e:	2028      	movs	r0, #40	; 0x28
 8000650:	f000 fb30 	bl	8000cb4 <ssd1306_SetCursor>
   ssd1306_WriteString(&rmsg, Font_7x10, White);
 8000654:	4a14      	ldr	r2, [pc, #80]	; (80006a8 <main+0x1e0>)
 8000656:	f107 0030 	add.w	r0, r7, #48	; 0x30
 800065a:	2301      	movs	r3, #1
 800065c:	ca06      	ldmia	r2, {r1, r2}
 800065e:	f000 fb03 	bl	8000c68 <ssd1306_WriteString>
   //ssd1306_SetCursor(50,50);
     // ssd1306_WriteString(10, Font_7x10, White);
     // ssd1306_WriteString(15, Font_7x10, White);
   ssd1306_UpdateScreen();
 8000662:	f000 f9e3 	bl	8000a2c <ssd1306_UpdateScreen>

   FLASH->CR = 0x80000000;
*/
   uint8_t testDataToSend[8];

    for (uint8_t i = 0; i < 8; i++)
 8000666:	2300      	movs	r3, #0
 8000668:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800066c:	e00d      	b.n	800068a <main+0x1c2>
    {
      testDataToSend[i] = i;
 800066e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000672:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8000676:	4413      	add	r3, r2
 8000678:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 800067c:	f803 2c28 	strb.w	r2, [r3, #-40]
    for (uint8_t i = 0; i < 8; i++)
 8000680:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000684:	3301      	adds	r3, #1
 8000686:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800068a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800068e:	2b07      	cmp	r3, #7
 8000690:	d9ed      	bls.n	800066e <main+0x1a6>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_Delay(1000);
 8000692:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000696:	f000 fd33 	bl	8001100 <HAL_Delay>
	     CDC_Transmit_FS(testDataToSend, 8);
 800069a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800069e:	2108      	movs	r1, #8
 80006a0:	4618      	mov	r0, r3
 80006a2:	f006 fe39 	bl	8007318 <CDC_Transmit_FS>
  {
 80006a6:	e7f4      	b.n	8000692 <main+0x1ca>
 80006a8:	20000000 	.word	0x20000000
 80006ac:	08007da8 	.word	0x08007da8
 80006b0:	08007db0 	.word	0x08007db0
 80006b4:	08007db8 	.word	0x08007db8
 80006b8:	2000066c 	.word	0x2000066c
 80006bc:	08007dc4 	.word	0x08007dc4
 80006c0:	08007dd4 	.word	0x08007dd4

080006c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b092      	sub	sp, #72	; 0x48
 80006c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ca:	f107 0318 	add.w	r3, r7, #24
 80006ce:	2230      	movs	r2, #48	; 0x30
 80006d0:	2100      	movs	r1, #0
 80006d2:	4618      	mov	r0, r3
 80006d4:	f007 fa9b 	bl	8007c0e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006d8:	1d3b      	adds	r3, r7, #4
 80006da:	2200      	movs	r2, #0
 80006dc:	601a      	str	r2, [r3, #0]
 80006de:	605a      	str	r2, [r3, #4]
 80006e0:	609a      	str	r2, [r3, #8]
 80006e2:	60da      	str	r2, [r3, #12]
 80006e4:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80006e6:	2303      	movs	r3, #3
 80006e8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006ea:	2301      	movs	r3, #1
 80006ec:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006ee:	2301      	movs	r3, #1
 80006f0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f2:	2310      	movs	r3, #16
 80006f4:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f6:	2302      	movs	r3, #2
 80006f8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006fa:	2300      	movs	r3, #0
 80006fc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006fe:	2308      	movs	r3, #8
 8000700:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000702:	23c0      	movs	r3, #192	; 0xc0
 8000704:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000706:	2304      	movs	r3, #4
 8000708:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800070a:	2308      	movs	r3, #8
 800070c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800070e:	f107 0318 	add.w	r3, r7, #24
 8000712:	4618      	mov	r0, r3
 8000714:	f003 fa96 	bl	8003c44 <HAL_RCC_OscConfig>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800071e:	f000 f8d9 	bl	80008d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000722:	230f      	movs	r3, #15
 8000724:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000726:	2301      	movs	r3, #1
 8000728:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800072a:	2300      	movs	r3, #0
 800072c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800072e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000732:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000734:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000738:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800073a:	1d3b      	adds	r3, r7, #4
 800073c:	2100      	movs	r1, #0
 800073e:	4618      	mov	r0, r3
 8000740:	f003 fcea 	bl	8004118 <HAL_RCC_ClockConfig>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800074a:	f000 f8c3 	bl	80008d4 <Error_Handler>
  }
}
 800074e:	bf00      	nop
 8000750:	3748      	adds	r7, #72	; 0x48
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
	...

08000758 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800075c:	4b06      	ldr	r3, [pc, #24]	; (8000778 <MX_CRC_Init+0x20>)
 800075e:	4a07      	ldr	r2, [pc, #28]	; (800077c <MX_CRC_Init+0x24>)
 8000760:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000762:	4805      	ldr	r0, [pc, #20]	; (8000778 <MX_CRC_Init+0x20>)
 8000764:	f000 fdfb 	bl	800135e <HAL_CRC_Init>
 8000768:	4603      	mov	r3, r0
 800076a:	2b00      	cmp	r3, #0
 800076c:	d001      	beq.n	8000772 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800076e:	f000 f8b1 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000772:	bf00      	nop
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	200006c0 	.word	0x200006c0
 800077c:	40023000 	.word	0x40023000

08000780 <MX_CRYP_Init>:
  * @brief CRYP Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRYP_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE END CRYP_Init 0 */

  /* USER CODE BEGIN CRYP_Init 1 */

  /* USER CODE END CRYP_Init 1 */
  hcryp.Instance = CRYP;
 8000784:	4b0c      	ldr	r3, [pc, #48]	; (80007b8 <MX_CRYP_Init+0x38>)
 8000786:	4a0d      	ldr	r2, [pc, #52]	; (80007bc <MX_CRYP_Init+0x3c>)
 8000788:	601a      	str	r2, [r3, #0]
  hcryp.Init.DataType = CRYP_DATATYPE_32B;
 800078a:	4b0b      	ldr	r3, [pc, #44]	; (80007b8 <MX_CRYP_Init+0x38>)
 800078c:	2200      	movs	r2, #0
 800078e:	605a      	str	r2, [r3, #4]
  hcryp.Init.pKey = (uint32_t *)pKeyCRYP;
 8000790:	4b09      	ldr	r3, [pc, #36]	; (80007b8 <MX_CRYP_Init+0x38>)
 8000792:	4a0b      	ldr	r2, [pc, #44]	; (80007c0 <MX_CRYP_Init+0x40>)
 8000794:	60da      	str	r2, [r3, #12]
  hcryp.Init.Algorithm = CRYP_TDES_ECB;
 8000796:	4b08      	ldr	r3, [pc, #32]	; (80007b8 <MX_CRYP_Init+0x38>)
 8000798:	2200      	movs	r2, #0
 800079a:	615a      	str	r2, [r3, #20]
  hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_WORD;
 800079c:	4b06      	ldr	r3, [pc, #24]	; (80007b8 <MX_CRYP_Init+0x38>)
 800079e:	2200      	movs	r2, #0
 80007a0:	619a      	str	r2, [r3, #24]
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 80007a2:	4805      	ldr	r0, [pc, #20]	; (80007b8 <MX_CRYP_Init+0x38>)
 80007a4:	f000 fdf7 	bl	8001396 <HAL_CRYP_Init>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_CRYP_Init+0x32>
  {
    Error_Handler();
 80007ae:	f000 f891 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN CRYP_Init 2 */

  /* USER CODE END CRYP_Init 2 */

}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	200006d8 	.word	0x200006d8
 80007bc:	50060000 	.word	0x50060000
 80007c0:	0800859c 	.word	0x0800859c

080007c4 <MX_HASH_Init>:
  * @brief HASH Initialization Function
  * @param None
  * @retval None
  */
static void MX_HASH_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE END HASH_Init 0 */

  /* USER CODE BEGIN HASH_Init 1 */

  /* USER CODE END HASH_Init 1 */
  hhash.Init.DataType = HASH_DATATYPE_32B;
 80007c8:	4b06      	ldr	r3, [pc, #24]	; (80007e4 <MX_HASH_Init+0x20>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	601a      	str	r2, [r3, #0]
  if (HAL_HASH_Init(&hhash) != HAL_OK)
 80007ce:	4805      	ldr	r0, [pc, #20]	; (80007e4 <MX_HASH_Init+0x20>)
 80007d0:	f000 ffb6 	bl	8001740 <HAL_HASH_Init>
 80007d4:	4603      	mov	r3, r0
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d001      	beq.n	80007de <MX_HASH_Init+0x1a>
  {
    Error_Handler();
 80007da:	f000 f87b 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN HASH_Init 2 */

  /* USER CODE END HASH_Init 2 */

}
 80007de:	bf00      	nop
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	2000062c 	.word	0x2000062c

080007e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007ec:	4b12      	ldr	r3, [pc, #72]	; (8000838 <MX_I2C1_Init+0x50>)
 80007ee:	4a13      	ldr	r2, [pc, #76]	; (800083c <MX_I2C1_Init+0x54>)
 80007f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80007f2:	4b11      	ldr	r3, [pc, #68]	; (8000838 <MX_I2C1_Init+0x50>)
 80007f4:	4a12      	ldr	r2, [pc, #72]	; (8000840 <MX_I2C1_Init+0x58>)
 80007f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007f8:	4b0f      	ldr	r3, [pc, #60]	; (8000838 <MX_I2C1_Init+0x50>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007fe:	4b0e      	ldr	r3, [pc, #56]	; (8000838 <MX_I2C1_Init+0x50>)
 8000800:	2200      	movs	r2, #0
 8000802:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000804:	4b0c      	ldr	r3, [pc, #48]	; (8000838 <MX_I2C1_Init+0x50>)
 8000806:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800080a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800080c:	4b0a      	ldr	r3, [pc, #40]	; (8000838 <MX_I2C1_Init+0x50>)
 800080e:	2200      	movs	r2, #0
 8000810:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000812:	4b09      	ldr	r3, [pc, #36]	; (8000838 <MX_I2C1_Init+0x50>)
 8000814:	2200      	movs	r2, #0
 8000816:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000818:	4b07      	ldr	r3, [pc, #28]	; (8000838 <MX_I2C1_Init+0x50>)
 800081a:	2200      	movs	r2, #0
 800081c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800081e:	4b06      	ldr	r3, [pc, #24]	; (8000838 <MX_I2C1_Init+0x50>)
 8000820:	2200      	movs	r2, #0
 8000822:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000824:	4804      	ldr	r0, [pc, #16]	; (8000838 <MX_I2C1_Init+0x50>)
 8000826:	f000 ffd5 	bl	80017d4 <HAL_I2C_Init>
 800082a:	4603      	mov	r3, r0
 800082c:	2b00      	cmp	r3, #0
 800082e:	d001      	beq.n	8000834 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000830:	f000 f850 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000834:	bf00      	nop
 8000836:	bd80      	pop	{r7, pc}
 8000838:	2000066c 	.word	0x2000066c
 800083c:	40005400 	.word	0x40005400
 8000840:	000186a0 	.word	0x000186a0

08000844 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8000848:	4b06      	ldr	r3, [pc, #24]	; (8000864 <MX_RNG_Init+0x20>)
 800084a:	4a07      	ldr	r2, [pc, #28]	; (8000868 <MX_RNG_Init+0x24>)
 800084c:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 800084e:	4805      	ldr	r0, [pc, #20]	; (8000864 <MX_RNG_Init+0x20>)
 8000850:	f003 fe2c 	bl	80044ac <HAL_RNG_Init>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 800085a:	f000 f83b 	bl	80008d4 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 800085e:	bf00      	nop
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	200006c8 	.word	0x200006c8
 8000868:	50060800 	.word	0x50060800

0800086c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800086c:	b480      	push	{r7}
 800086e:	b085      	sub	sp, #20
 8000870:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	60fb      	str	r3, [r7, #12]
 8000876:	4b16      	ldr	r3, [pc, #88]	; (80008d0 <MX_GPIO_Init+0x64>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	4a15      	ldr	r2, [pc, #84]	; (80008d0 <MX_GPIO_Init+0x64>)
 800087c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000880:	6313      	str	r3, [r2, #48]	; 0x30
 8000882:	4b13      	ldr	r3, [pc, #76]	; (80008d0 <MX_GPIO_Init+0x64>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800088a:	60fb      	str	r3, [r7, #12]
 800088c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	60bb      	str	r3, [r7, #8]
 8000892:	4b0f      	ldr	r3, [pc, #60]	; (80008d0 <MX_GPIO_Init+0x64>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	4a0e      	ldr	r2, [pc, #56]	; (80008d0 <MX_GPIO_Init+0x64>)
 8000898:	f043 0301 	orr.w	r3, r3, #1
 800089c:	6313      	str	r3, [r2, #48]	; 0x30
 800089e:	4b0c      	ldr	r3, [pc, #48]	; (80008d0 <MX_GPIO_Init+0x64>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	f003 0301 	and.w	r3, r3, #1
 80008a6:	60bb      	str	r3, [r7, #8]
 80008a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	607b      	str	r3, [r7, #4]
 80008ae:	4b08      	ldr	r3, [pc, #32]	; (80008d0 <MX_GPIO_Init+0x64>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b2:	4a07      	ldr	r2, [pc, #28]	; (80008d0 <MX_GPIO_Init+0x64>)
 80008b4:	f043 0302 	orr.w	r3, r3, #2
 80008b8:	6313      	str	r3, [r2, #48]	; 0x30
 80008ba:	4b05      	ldr	r3, [pc, #20]	; (80008d0 <MX_GPIO_Init+0x64>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008be:	f003 0302 	and.w	r3, r3, #2
 80008c2:	607b      	str	r3, [r7, #4]
 80008c4:	687b      	ldr	r3, [r7, #4]

}
 80008c6:	bf00      	nop
 80008c8:	3714      	adds	r7, #20
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bc80      	pop	{r7}
 80008ce:	4770      	bx	lr
 80008d0:	40023800 	.word	0x40023800

080008d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80008d8:	bf00      	nop
 80008da:	46bd      	mov	sp, r7
 80008dc:	bc80      	pop	{r7}
 80008de:	4770      	bx	lr

080008e0 <ssd1306_WriteCommand>:

//
//  Send a byte to the command register
//
static void ssd1306_WriteCommand(uint8_t command)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b086      	sub	sp, #24
 80008e4:	af04      	add	r7, sp, #16
 80008e6:	4603      	mov	r3, r0
 80008e8:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR,0x00,1,&command,1,10);
 80008ea:	230a      	movs	r3, #10
 80008ec:	9302      	str	r3, [sp, #8]
 80008ee:	2301      	movs	r3, #1
 80008f0:	9301      	str	r3, [sp, #4]
 80008f2:	1dfb      	adds	r3, r7, #7
 80008f4:	9300      	str	r3, [sp, #0]
 80008f6:	2301      	movs	r3, #1
 80008f8:	2200      	movs	r2, #0
 80008fa:	2178      	movs	r1, #120	; 0x78
 80008fc:	4803      	ldr	r0, [pc, #12]	; (800090c <ssd1306_WriteCommand+0x2c>)
 80008fe:	f001 f8a1 	bl	8001a44 <HAL_I2C_Mem_Write>
}
 8000902:	bf00      	nop
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	2000066c 	.word	0x2000066c

08000910 <ssd1306_Init>:

//
//	Initialize the oled screen
//
uint8_t ssd1306_Init(void)
{	
 8000910:	b580      	push	{r7, lr}
 8000912:	af00      	add	r7, sp, #0
	// Wait for the screen to boot
	HAL_Delay(100);
 8000914:	2064      	movs	r0, #100	; 0x64
 8000916:	f000 fbf3 	bl	8001100 <HAL_Delay>
	
	/* Init LCD */
	ssd1306_WriteCommand(0xAE); //display off
 800091a:	20ae      	movs	r0, #174	; 0xae
 800091c:	f7ff ffe0 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode   
 8000920:	2020      	movs	r0, #32
 8000922:	f7ff ffdd 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000926:	2010      	movs	r0, #16
 8000928:	f7ff ffda 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800092c:	20b0      	movs	r0, #176	; 0xb0
 800092e:	f7ff ffd7 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8000932:	20c8      	movs	r0, #200	; 0xc8
 8000934:	f7ff ffd4 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //---set low column address
 8000938:	2000      	movs	r0, #0
 800093a:	f7ff ffd1 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x10); //---set high column address
 800093e:	2010      	movs	r0, #16
 8000940:	f7ff ffce 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x40); //--set start line address
 8000944:	2040      	movs	r0, #64	; 0x40
 8000946:	f7ff ffcb 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x81); //--set contrast control register
 800094a:	2081      	movs	r0, #129	; 0x81
 800094c:	f7ff ffc8 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xFF);
 8000950:	20ff      	movs	r0, #255	; 0xff
 8000952:	f7ff ffc5 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127
 8000956:	20a1      	movs	r0, #161	; 0xa1
 8000958:	f7ff ffc2 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA6); //--set normal display
 800095c:	20a6      	movs	r0, #166	; 0xa6
 800095e:	f7ff ffbf 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64)
 8000962:	20a8      	movs	r0, #168	; 0xa8
 8000964:	f7ff ffbc 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x3F); //
 8000968:	203f      	movs	r0, #63	; 0x3f
 800096a:	f7ff ffb9 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800096e:	20a4      	movs	r0, #164	; 0xa4
 8000970:	f7ff ffb6 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD3); //-set display offset
 8000974:	20d3      	movs	r0, #211	; 0xd3
 8000976:	f7ff ffb3 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x00); //-not offset
 800097a:	2000      	movs	r0, #0
 800097c:	f7ff ffb0 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8000980:	20d5      	movs	r0, #213	; 0xd5
 8000982:	f7ff ffad 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xF0); //--set divide ratio
 8000986:	20f0      	movs	r0, #240	; 0xf0
 8000988:	f7ff ffaa 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800098c:	20d9      	movs	r0, #217	; 0xd9
 800098e:	f7ff ffa7 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x22); //
 8000992:	2022      	movs	r0, #34	; 0x22
 8000994:	f7ff ffa4 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration
 8000998:	20da      	movs	r0, #218	; 0xda
 800099a:	f7ff ffa1 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x12);
 800099e:	2012      	movs	r0, #18
 80009a0:	f7ff ff9e 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xDB); //--set vcomh
 80009a4:	20db      	movs	r0, #219	; 0xdb
 80009a6:	f7ff ff9b 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80009aa:	2020      	movs	r0, #32
 80009ac:	f7ff ff98 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80009b0:	208d      	movs	r0, #141	; 0x8d
 80009b2:	f7ff ff95 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x14); //
 80009b6:	2014      	movs	r0, #20
 80009b8:	f7ff ff92 	bl	80008e0 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0xAF); //--turn on SSD1306 panel
 80009bc:	20af      	movs	r0, #175	; 0xaf
 80009be:	f7ff ff8f 	bl	80008e0 <ssd1306_WriteCommand>
	
	// Clear screen
	ssd1306_Fill(Black);
 80009c2:	2000      	movs	r0, #0
 80009c4:	f000 f810 	bl	80009e8 <ssd1306_Fill>
	
	// Flush buffer to screen
	ssd1306_UpdateScreen();
 80009c8:	f000 f830 	bl	8000a2c <ssd1306_UpdateScreen>
	
	// Set default values for screen object
	SSD1306.CurrentX = 0;
 80009cc:	4b05      	ldr	r3, [pc, #20]	; (80009e4 <ssd1306_Init+0xd4>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80009d2:	4b04      	ldr	r3, [pc, #16]	; (80009e4 <ssd1306_Init+0xd4>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	805a      	strh	r2, [r3, #2]
	
	SSD1306.Initialized = 1;
 80009d8:	4b02      	ldr	r3, [pc, #8]	; (80009e4 <ssd1306_Init+0xd4>)
 80009da:	2201      	movs	r2, #1
 80009dc:	715a      	strb	r2, [r3, #5]
	
	return 1;
 80009de:	2301      	movs	r3, #1
}
 80009e0:	4618      	mov	r0, r3
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	20000614 	.word	0x20000614

080009e8 <ssd1306_Fill>:

//
//  Fill the whole screen with the given color
//
void ssd1306_Fill(SSD1306_COLOR color) 
{
 80009e8:	b480      	push	{r7}
 80009ea:	b085      	sub	sp, #20
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	4603      	mov	r3, r0
 80009f0:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	uint32_t i;

	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 80009f2:	2300      	movs	r3, #0
 80009f4:	60fb      	str	r3, [r7, #12]
 80009f6:	e00d      	b.n	8000a14 <ssd1306_Fill+0x2c>
	{
		SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80009f8:	79fb      	ldrb	r3, [r7, #7]
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d101      	bne.n	8000a02 <ssd1306_Fill+0x1a>
 80009fe:	2100      	movs	r1, #0
 8000a00:	e000      	b.n	8000a04 <ssd1306_Fill+0x1c>
 8000a02:	21ff      	movs	r1, #255	; 0xff
 8000a04:	4a08      	ldr	r2, [pc, #32]	; (8000a28 <ssd1306_Fill+0x40>)
 8000a06:	68fb      	ldr	r3, [r7, #12]
 8000a08:	4413      	add	r3, r2
 8000a0a:	460a      	mov	r2, r1
 8000a0c:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < sizeof(SSD1306_Buffer); i++)
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	3301      	adds	r3, #1
 8000a12:	60fb      	str	r3, [r7, #12]
 8000a14:	68fb      	ldr	r3, [r7, #12]
 8000a16:	f5b3 6f82 	cmp.w	r3, #1040	; 0x410
 8000a1a:	d3ed      	bcc.n	80009f8 <ssd1306_Fill+0x10>
	}
}
 8000a1c:	bf00      	nop
 8000a1e:	3714      	adds	r7, #20
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bc80      	pop	{r7}
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop
 8000a28:	20000204 	.word	0x20000204

08000a2c <ssd1306_UpdateScreen>:

//
//  Write the screenbuffer with changed to the screen
//
void ssd1306_UpdateScreen(void) 
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b086      	sub	sp, #24
 8000a30:	af04      	add	r7, sp, #16
	uint8_t i;
	
	for (i = 0; i < 8; i++) {
 8000a32:	2300      	movs	r3, #0
 8000a34:	71fb      	strb	r3, [r7, #7]
 8000a36:	e021      	b.n	8000a7c <ssd1306_UpdateScreen+0x50>
		ssd1306_WriteCommand(0xB0 + i);
 8000a38:	79fb      	ldrb	r3, [r7, #7]
 8000a3a:	3b50      	subs	r3, #80	; 0x50
 8000a3c:	b2db      	uxtb	r3, r3
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f7ff ff4e 	bl	80008e0 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x00);
 8000a44:	2000      	movs	r0, #0
 8000a46:	f7ff ff4b 	bl	80008e0 <ssd1306_WriteCommand>
		ssd1306_WriteCommand(0x10);
 8000a4a:	2010      	movs	r0, #16
 8000a4c:	f7ff ff48 	bl	80008e0 <ssd1306_WriteCommand>

		HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH, 100);
 8000a50:	79fa      	ldrb	r2, [r7, #7]
 8000a52:	4613      	mov	r3, r2
 8000a54:	019b      	lsls	r3, r3, #6
 8000a56:	4413      	add	r3, r2
 8000a58:	005b      	lsls	r3, r3, #1
 8000a5a:	461a      	mov	r2, r3
 8000a5c:	4b0b      	ldr	r3, [pc, #44]	; (8000a8c <ssd1306_UpdateScreen+0x60>)
 8000a5e:	4413      	add	r3, r2
 8000a60:	2264      	movs	r2, #100	; 0x64
 8000a62:	9202      	str	r2, [sp, #8]
 8000a64:	2282      	movs	r2, #130	; 0x82
 8000a66:	9201      	str	r2, [sp, #4]
 8000a68:	9300      	str	r3, [sp, #0]
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	2240      	movs	r2, #64	; 0x40
 8000a6e:	2178      	movs	r1, #120	; 0x78
 8000a70:	4807      	ldr	r0, [pc, #28]	; (8000a90 <ssd1306_UpdateScreen+0x64>)
 8000a72:	f000 ffe7 	bl	8001a44 <HAL_I2C_Mem_Write>
	for (i = 0; i < 8; i++) {
 8000a76:	79fb      	ldrb	r3, [r7, #7]
 8000a78:	3301      	adds	r3, #1
 8000a7a:	71fb      	strb	r3, [r7, #7]
 8000a7c:	79fb      	ldrb	r3, [r7, #7]
 8000a7e:	2b07      	cmp	r3, #7
 8000a80:	d9da      	bls.n	8000a38 <ssd1306_UpdateScreen+0xc>
	}
}
 8000a82:	bf00      	nop
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	20000204 	.word	0x20000204
 8000a90:	2000066c 	.word	0x2000066c

08000a94 <ssd1306_DrawPixel>:
//	X => X Coordinate
//	Y => Y Coordinate
//	color => Pixel color
//
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color)
{
 8000a94:	b490      	push	{r4, r7}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	71fb      	strb	r3, [r7, #7]
 8000a9e:	460b      	mov	r3, r1
 8000aa0:	71bb      	strb	r3, [r7, #6]
 8000aa2:	4613      	mov	r3, r2
 8000aa4:	717b      	strb	r3, [r7, #5]
	if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) 
 8000aa6:	79fb      	ldrb	r3, [r7, #7]
 8000aa8:	2b81      	cmp	r3, #129	; 0x81
 8000aaa:	d854      	bhi.n	8000b56 <ssd1306_DrawPixel+0xc2>
 8000aac:	79bb      	ldrb	r3, [r7, #6]
 8000aae:	2b3f      	cmp	r3, #63	; 0x3f
 8000ab0:	d851      	bhi.n	8000b56 <ssd1306_DrawPixel+0xc2>
		// Don't write outside the buffer
		return;
	}
	
	// Check if pixel should be inverted
	if (SSD1306.Inverted) 
 8000ab2:	4b2b      	ldr	r3, [pc, #172]	; (8000b60 <ssd1306_DrawPixel+0xcc>)
 8000ab4:	791b      	ldrb	r3, [r3, #4]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d006      	beq.n	8000ac8 <ssd1306_DrawPixel+0x34>
	{
		color = (SSD1306_COLOR)!color;
 8000aba:	797b      	ldrb	r3, [r7, #5]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	bf0c      	ite	eq
 8000ac0:	2301      	moveq	r3, #1
 8000ac2:	2300      	movne	r3, #0
 8000ac4:	b2db      	uxtb	r3, r3
 8000ac6:	717b      	strb	r3, [r7, #5]
	}
	
	// Draw in the right color
	if (color == White)
 8000ac8:	797b      	ldrb	r3, [r7, #5]
 8000aca:	2b01      	cmp	r3, #1
 8000acc:	d120      	bne.n	8000b10 <ssd1306_DrawPixel+0x7c>
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000ace:	79fa      	ldrb	r2, [r7, #7]
 8000ad0:	79bb      	ldrb	r3, [r7, #6]
 8000ad2:	08db      	lsrs	r3, r3, #3
 8000ad4:	b2d8      	uxtb	r0, r3
 8000ad6:	4601      	mov	r1, r0
 8000ad8:	460b      	mov	r3, r1
 8000ada:	019b      	lsls	r3, r3, #6
 8000adc:	440b      	add	r3, r1
 8000ade:	005b      	lsls	r3, r3, #1
 8000ae0:	4413      	add	r3, r2
 8000ae2:	4a20      	ldr	r2, [pc, #128]	; (8000b64 <ssd1306_DrawPixel+0xd0>)
 8000ae4:	5cd3      	ldrb	r3, [r2, r3]
 8000ae6:	b25a      	sxtb	r2, r3
 8000ae8:	79bb      	ldrb	r3, [r7, #6]
 8000aea:	f003 0307 	and.w	r3, r3, #7
 8000aee:	2101      	movs	r1, #1
 8000af0:	fa01 f303 	lsl.w	r3, r1, r3
 8000af4:	b25b      	sxtb	r3, r3
 8000af6:	4313      	orrs	r3, r2
 8000af8:	b25c      	sxtb	r4, r3
 8000afa:	79fa      	ldrb	r2, [r7, #7]
 8000afc:	4601      	mov	r1, r0
 8000afe:	460b      	mov	r3, r1
 8000b00:	019b      	lsls	r3, r3, #6
 8000b02:	440b      	add	r3, r1
 8000b04:	005b      	lsls	r3, r3, #1
 8000b06:	4413      	add	r3, r2
 8000b08:	b2e1      	uxtb	r1, r4
 8000b0a:	4a16      	ldr	r2, [pc, #88]	; (8000b64 <ssd1306_DrawPixel+0xd0>)
 8000b0c:	54d1      	strb	r1, [r2, r3]
 8000b0e:	e023      	b.n	8000b58 <ssd1306_DrawPixel+0xc4>
	} 
	else 
	{
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000b10:	79fa      	ldrb	r2, [r7, #7]
 8000b12:	79bb      	ldrb	r3, [r7, #6]
 8000b14:	08db      	lsrs	r3, r3, #3
 8000b16:	b2d8      	uxtb	r0, r3
 8000b18:	4601      	mov	r1, r0
 8000b1a:	460b      	mov	r3, r1
 8000b1c:	019b      	lsls	r3, r3, #6
 8000b1e:	440b      	add	r3, r1
 8000b20:	005b      	lsls	r3, r3, #1
 8000b22:	4413      	add	r3, r2
 8000b24:	4a0f      	ldr	r2, [pc, #60]	; (8000b64 <ssd1306_DrawPixel+0xd0>)
 8000b26:	5cd3      	ldrb	r3, [r2, r3]
 8000b28:	b25a      	sxtb	r2, r3
 8000b2a:	79bb      	ldrb	r3, [r7, #6]
 8000b2c:	f003 0307 	and.w	r3, r3, #7
 8000b30:	2101      	movs	r1, #1
 8000b32:	fa01 f303 	lsl.w	r3, r1, r3
 8000b36:	b25b      	sxtb	r3, r3
 8000b38:	43db      	mvns	r3, r3
 8000b3a:	b25b      	sxtb	r3, r3
 8000b3c:	4013      	ands	r3, r2
 8000b3e:	b25c      	sxtb	r4, r3
 8000b40:	79fa      	ldrb	r2, [r7, #7]
 8000b42:	4601      	mov	r1, r0
 8000b44:	460b      	mov	r3, r1
 8000b46:	019b      	lsls	r3, r3, #6
 8000b48:	440b      	add	r3, r1
 8000b4a:	005b      	lsls	r3, r3, #1
 8000b4c:	4413      	add	r3, r2
 8000b4e:	b2e1      	uxtb	r1, r4
 8000b50:	4a04      	ldr	r2, [pc, #16]	; (8000b64 <ssd1306_DrawPixel+0xd0>)
 8000b52:	54d1      	strb	r1, [r2, r3]
 8000b54:	e000      	b.n	8000b58 <ssd1306_DrawPixel+0xc4>
		return;
 8000b56:	bf00      	nop
	}
}
 8000b58:	3708      	adds	r7, #8
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bc90      	pop	{r4, r7}
 8000b5e:	4770      	bx	lr
 8000b60:	20000614 	.word	0x20000614
 8000b64:	20000204 	.word	0x20000204

08000b68 <ssd1306_WriteChar>:
//	ch 		=> char om weg te schrijven
//	Font 	=> Font waarmee we gaan schrijven
//	color 	=> Black or White
//
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color)
{
 8000b68:	b590      	push	{r4, r7, lr}
 8000b6a:	b089      	sub	sp, #36	; 0x24
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	1d38      	adds	r0, r7, #4
 8000b72:	e880 0006 	stmia.w	r0, {r1, r2}
 8000b76:	461a      	mov	r2, r3
 8000b78:	4623      	mov	r3, r4
 8000b7a:	73fb      	strb	r3, [r7, #15]
 8000b7c:	4613      	mov	r3, r2
 8000b7e:	73bb      	strb	r3, [r7, #14]
	uint32_t i, b, j;
	
	// Check remaining space on current line
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8000b80:	4b38      	ldr	r3, [pc, #224]	; (8000c64 <ssd1306_WriteChar+0xfc>)
 8000b82:	881b      	ldrh	r3, [r3, #0]
 8000b84:	461a      	mov	r2, r3
 8000b86:	793b      	ldrb	r3, [r7, #4]
 8000b88:	4413      	add	r3, r2
 8000b8a:	2b81      	cmp	r3, #129	; 0x81
 8000b8c:	dc06      	bgt.n	8000b9c <ssd1306_WriteChar+0x34>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font.FontHeight))
 8000b8e:	4b35      	ldr	r3, [pc, #212]	; (8000c64 <ssd1306_WriteChar+0xfc>)
 8000b90:	885b      	ldrh	r3, [r3, #2]
 8000b92:	461a      	mov	r2, r3
 8000b94:	797b      	ldrb	r3, [r7, #5]
 8000b96:	4413      	add	r3, r2
	if (SSD1306_WIDTH <= (SSD1306.CurrentX + Font.FontWidth) ||
 8000b98:	2b3f      	cmp	r3, #63	; 0x3f
 8000b9a:	dd01      	ble.n	8000ba0 <ssd1306_WriteChar+0x38>
	{
		// Not enough space on current line
		return 0;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	e05d      	b.n	8000c5c <ssd1306_WriteChar+0xf4>
	}
	
	// Use the font to write
	for (i = 0; i < Font.FontHeight; i++)
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	61fb      	str	r3, [r7, #28]
 8000ba4:	e04c      	b.n	8000c40 <ssd1306_WriteChar+0xd8>
	{
		b = Font.data[(ch - 32) * Font.FontHeight + i];
 8000ba6:	68ba      	ldr	r2, [r7, #8]
 8000ba8:	7bfb      	ldrb	r3, [r7, #15]
 8000baa:	3b20      	subs	r3, #32
 8000bac:	7979      	ldrb	r1, [r7, #5]
 8000bae:	fb01 f303 	mul.w	r3, r1, r3
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	69fb      	ldr	r3, [r7, #28]
 8000bb6:	440b      	add	r3, r1
 8000bb8:	005b      	lsls	r3, r3, #1
 8000bba:	4413      	add	r3, r2
 8000bbc:	881b      	ldrh	r3, [r3, #0]
 8000bbe:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font.FontWidth; j++)
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	61bb      	str	r3, [r7, #24]
 8000bc4:	e034      	b.n	8000c30 <ssd1306_WriteChar+0xc8>
		{
			if ((b << j) & 0x8000) 
 8000bc6:	697a      	ldr	r2, [r7, #20]
 8000bc8:	69bb      	ldr	r3, [r7, #24]
 8000bca:	fa02 f303 	lsl.w	r3, r2, r3
 8000bce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d012      	beq.n	8000bfc <ssd1306_WriteChar+0x94>
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8000bd6:	4b23      	ldr	r3, [pc, #140]	; (8000c64 <ssd1306_WriteChar+0xfc>)
 8000bd8:	881b      	ldrh	r3, [r3, #0]
 8000bda:	b2da      	uxtb	r2, r3
 8000bdc:	69bb      	ldr	r3, [r7, #24]
 8000bde:	b2db      	uxtb	r3, r3
 8000be0:	4413      	add	r3, r2
 8000be2:	b2d8      	uxtb	r0, r3
 8000be4:	4b1f      	ldr	r3, [pc, #124]	; (8000c64 <ssd1306_WriteChar+0xfc>)
 8000be6:	885b      	ldrh	r3, [r3, #2]
 8000be8:	b2da      	uxtb	r2, r3
 8000bea:	69fb      	ldr	r3, [r7, #28]
 8000bec:	b2db      	uxtb	r3, r3
 8000bee:	4413      	add	r3, r2
 8000bf0:	b2db      	uxtb	r3, r3
 8000bf2:	7bba      	ldrb	r2, [r7, #14]
 8000bf4:	4619      	mov	r1, r3
 8000bf6:	f7ff ff4d 	bl	8000a94 <ssd1306_DrawPixel>
 8000bfa:	e016      	b.n	8000c2a <ssd1306_WriteChar+0xc2>
			} 
			else 
			{
				ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8000bfc:	4b19      	ldr	r3, [pc, #100]	; (8000c64 <ssd1306_WriteChar+0xfc>)
 8000bfe:	881b      	ldrh	r3, [r3, #0]
 8000c00:	b2da      	uxtb	r2, r3
 8000c02:	69bb      	ldr	r3, [r7, #24]
 8000c04:	b2db      	uxtb	r3, r3
 8000c06:	4413      	add	r3, r2
 8000c08:	b2d8      	uxtb	r0, r3
 8000c0a:	4b16      	ldr	r3, [pc, #88]	; (8000c64 <ssd1306_WriteChar+0xfc>)
 8000c0c:	885b      	ldrh	r3, [r3, #2]
 8000c0e:	b2da      	uxtb	r2, r3
 8000c10:	69fb      	ldr	r3, [r7, #28]
 8000c12:	b2db      	uxtb	r3, r3
 8000c14:	4413      	add	r3, r2
 8000c16:	b2d9      	uxtb	r1, r3
 8000c18:	7bbb      	ldrb	r3, [r7, #14]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	bf0c      	ite	eq
 8000c1e:	2301      	moveq	r3, #1
 8000c20:	2300      	movne	r3, #0
 8000c22:	b2db      	uxtb	r3, r3
 8000c24:	461a      	mov	r2, r3
 8000c26:	f7ff ff35 	bl	8000a94 <ssd1306_DrawPixel>
		for (j = 0; j < Font.FontWidth; j++)
 8000c2a:	69bb      	ldr	r3, [r7, #24]
 8000c2c:	3301      	adds	r3, #1
 8000c2e:	61bb      	str	r3, [r7, #24]
 8000c30:	793b      	ldrb	r3, [r7, #4]
 8000c32:	461a      	mov	r2, r3
 8000c34:	69bb      	ldr	r3, [r7, #24]
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d3c5      	bcc.n	8000bc6 <ssd1306_WriteChar+0x5e>
	for (i = 0; i < Font.FontHeight; i++)
 8000c3a:	69fb      	ldr	r3, [r7, #28]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	61fb      	str	r3, [r7, #28]
 8000c40:	797b      	ldrb	r3, [r7, #5]
 8000c42:	461a      	mov	r2, r3
 8000c44:	69fb      	ldr	r3, [r7, #28]
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d3ad      	bcc.n	8000ba6 <ssd1306_WriteChar+0x3e>
			}
		}
	}
	
	// The current space is now taken
	SSD1306.CurrentX += Font.FontWidth;
 8000c4a:	4b06      	ldr	r3, [pc, #24]	; (8000c64 <ssd1306_WriteChar+0xfc>)
 8000c4c:	881a      	ldrh	r2, [r3, #0]
 8000c4e:	793b      	ldrb	r3, [r7, #4]
 8000c50:	b29b      	uxth	r3, r3
 8000c52:	4413      	add	r3, r2
 8000c54:	b29a      	uxth	r2, r3
 8000c56:	4b03      	ldr	r3, [pc, #12]	; (8000c64 <ssd1306_WriteChar+0xfc>)
 8000c58:	801a      	strh	r2, [r3, #0]
	
	// Return written char for validation
	return ch;
 8000c5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	3724      	adds	r7, #36	; 0x24
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd90      	pop	{r4, r7, pc}
 8000c64:	20000614 	.word	0x20000614

08000c68 <ssd1306_WriteString>:

//
//  Write full string to screenbuffer
//
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	60f8      	str	r0, [r7, #12]
 8000c70:	1d38      	adds	r0, r7, #4
 8000c72:	e880 0006 	stmia.w	r0, {r1, r2}
 8000c76:	70fb      	strb	r3, [r7, #3]
	// Write until null-byte
	while (*str) 
 8000c78:	e012      	b.n	8000ca0 <ssd1306_WriteString+0x38>
	{
		if (ssd1306_WriteChar(*str, Font, color) != *str)
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	7818      	ldrb	r0, [r3, #0]
 8000c7e:	78fb      	ldrb	r3, [r7, #3]
 8000c80:	1d3a      	adds	r2, r7, #4
 8000c82:	ca06      	ldmia	r2, {r1, r2}
 8000c84:	f7ff ff70 	bl	8000b68 <ssd1306_WriteChar>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	461a      	mov	r2, r3
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	429a      	cmp	r2, r3
 8000c92:	d002      	beq.n	8000c9a <ssd1306_WriteString+0x32>
		{
			// Char could not be written
			return *str;
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	e008      	b.n	8000cac <ssd1306_WriteString+0x44>
		}
		
		// Next char
		str++;
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	3301      	adds	r3, #1
 8000c9e:	60fb      	str	r3, [r7, #12]
	while (*str) 
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d1e8      	bne.n	8000c7a <ssd1306_WriteString+0x12>
	}
	
	// Everything ok
	return *str;
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	781b      	ldrb	r3, [r3, #0]
}
 8000cac:	4618      	mov	r0, r3
 8000cae:	3710      	adds	r7, #16
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}

08000cb4 <ssd1306_SetCursor>:

//
//	Position the cursor
//
void ssd1306_SetCursor(uint8_t x, uint8_t y) 
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	4603      	mov	r3, r0
 8000cbc:	460a      	mov	r2, r1
 8000cbe:	71fb      	strb	r3, [r7, #7]
 8000cc0:	4613      	mov	r3, r2
 8000cc2:	71bb      	strb	r3, [r7, #6]
	SSD1306.CurrentX = x;
 8000cc4:	79fb      	ldrb	r3, [r7, #7]
 8000cc6:	b29a      	uxth	r2, r3
 8000cc8:	4b05      	ldr	r3, [pc, #20]	; (8000ce0 <ssd1306_SetCursor+0x2c>)
 8000cca:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 8000ccc:	79bb      	ldrb	r3, [r7, #6]
 8000cce:	b29a      	uxth	r2, r3
 8000cd0:	4b03      	ldr	r3, [pc, #12]	; (8000ce0 <ssd1306_SetCursor+0x2c>)
 8000cd2:	805a      	strh	r2, [r3, #2]
}
 8000cd4:	bf00      	nop
 8000cd6:	370c      	adds	r7, #12
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bc80      	pop	{r7}
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	20000614 	.word	0x20000614

08000ce4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cea:	2300      	movs	r3, #0
 8000cec:	607b      	str	r3, [r7, #4]
 8000cee:	4b0f      	ldr	r3, [pc, #60]	; (8000d2c <HAL_MspInit+0x48>)
 8000cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cf2:	4a0e      	ldr	r2, [pc, #56]	; (8000d2c <HAL_MspInit+0x48>)
 8000cf4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000cf8:	6453      	str	r3, [r2, #68]	; 0x44
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <HAL_MspInit+0x48>)
 8000cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d02:	607b      	str	r3, [r7, #4]
 8000d04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d06:	2300      	movs	r3, #0
 8000d08:	603b      	str	r3, [r7, #0]
 8000d0a:	4b08      	ldr	r3, [pc, #32]	; (8000d2c <HAL_MspInit+0x48>)
 8000d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d0e:	4a07      	ldr	r2, [pc, #28]	; (8000d2c <HAL_MspInit+0x48>)
 8000d10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d14:	6413      	str	r3, [r2, #64]	; 0x40
 8000d16:	4b05      	ldr	r3, [pc, #20]	; (8000d2c <HAL_MspInit+0x48>)
 8000d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d1e:	603b      	str	r3, [r7, #0]
 8000d20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d22:	bf00      	nop
 8000d24:	370c      	adds	r7, #12
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bc80      	pop	{r7}
 8000d2a:	4770      	bx	lr
 8000d2c:	40023800 	.word	0x40023800

08000d30 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000d30:	b480      	push	{r7}
 8000d32:	b085      	sub	sp, #20
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a0a      	ldr	r2, [pc, #40]	; (8000d68 <HAL_CRC_MspInit+0x38>)
 8000d3e:	4293      	cmp	r3, r2
 8000d40:	d10d      	bne.n	8000d5e <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000d42:	2300      	movs	r3, #0
 8000d44:	60fb      	str	r3, [r7, #12]
 8000d46:	4b09      	ldr	r3, [pc, #36]	; (8000d6c <HAL_CRC_MspInit+0x3c>)
 8000d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d4a:	4a08      	ldr	r2, [pc, #32]	; (8000d6c <HAL_CRC_MspInit+0x3c>)
 8000d4c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d50:	6313      	str	r3, [r2, #48]	; 0x30
 8000d52:	4b06      	ldr	r3, [pc, #24]	; (8000d6c <HAL_CRC_MspInit+0x3c>)
 8000d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000d5e:	bf00      	nop
 8000d60:	3714      	adds	r7, #20
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bc80      	pop	{r7}
 8000d66:	4770      	bx	lr
 8000d68:	40023000 	.word	0x40023000
 8000d6c:	40023800 	.word	0x40023800

08000d70 <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b085      	sub	sp, #20
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==CRYP)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a0a      	ldr	r2, [pc, #40]	; (8000da8 <HAL_CRYP_MspInit+0x38>)
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d10d      	bne.n	8000d9e <HAL_CRYP_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRYP_MspInit 0 */

  /* USER CODE END CRYP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRYP_CLK_ENABLE();
 8000d82:	2300      	movs	r3, #0
 8000d84:	60fb      	str	r3, [r7, #12]
 8000d86:	4b09      	ldr	r3, [pc, #36]	; (8000dac <HAL_CRYP_MspInit+0x3c>)
 8000d88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d8a:	4a08      	ldr	r2, [pc, #32]	; (8000dac <HAL_CRYP_MspInit+0x3c>)
 8000d8c:	f043 0310 	orr.w	r3, r3, #16
 8000d90:	6353      	str	r3, [r2, #52]	; 0x34
 8000d92:	4b06      	ldr	r3, [pc, #24]	; (8000dac <HAL_CRYP_MspInit+0x3c>)
 8000d94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000d96:	f003 0310 	and.w	r3, r3, #16
 8000d9a:	60fb      	str	r3, [r7, #12]
 8000d9c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRYP_MspInit 1 */

  /* USER CODE END CRYP_MspInit 1 */
  }

}
 8000d9e:	bf00      	nop
 8000da0:	3714      	adds	r7, #20
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bc80      	pop	{r7}
 8000da6:	4770      	bx	lr
 8000da8:	50060000 	.word	0x50060000
 8000dac:	40023800 	.word	0x40023800

08000db0 <HAL_HASH_MspInit>:
* This function configures the hardware resources used in this example
* @param hhash: HASH handle pointer
* @retval None
*/
void HAL_HASH_MspInit(HASH_HandleTypeDef* hhash)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b085      	sub	sp, #20
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HASH_MspInit 0 */

  /* USER CODE END HASH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HASH_CLK_ENABLE();
 8000db8:	2300      	movs	r3, #0
 8000dba:	60fb      	str	r3, [r7, #12]
 8000dbc:	4b08      	ldr	r3, [pc, #32]	; (8000de0 <HAL_HASH_MspInit+0x30>)
 8000dbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dc0:	4a07      	ldr	r2, [pc, #28]	; (8000de0 <HAL_HASH_MspInit+0x30>)
 8000dc2:	f043 0320 	orr.w	r3, r3, #32
 8000dc6:	6353      	str	r3, [r2, #52]	; 0x34
 8000dc8:	4b05      	ldr	r3, [pc, #20]	; (8000de0 <HAL_HASH_MspInit+0x30>)
 8000dca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000dcc:	f003 0320 	and.w	r3, r3, #32
 8000dd0:	60fb      	str	r3, [r7, #12]
 8000dd2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN HASH_MspInit 1 */

  /* USER CODE END HASH_MspInit 1 */

}
 8000dd4:	bf00      	nop
 8000dd6:	3714      	adds	r7, #20
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bc80      	pop	{r7}
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	40023800 	.word	0x40023800

08000de4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b08a      	sub	sp, #40	; 0x28
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dec:	f107 0314 	add.w	r3, r7, #20
 8000df0:	2200      	movs	r2, #0
 8000df2:	601a      	str	r2, [r3, #0]
 8000df4:	605a      	str	r2, [r3, #4]
 8000df6:	609a      	str	r2, [r3, #8]
 8000df8:	60da      	str	r2, [r3, #12]
 8000dfa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a19      	ldr	r2, [pc, #100]	; (8000e68 <HAL_I2C_MspInit+0x84>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d12b      	bne.n	8000e5e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e06:	2300      	movs	r3, #0
 8000e08:	613b      	str	r3, [r7, #16]
 8000e0a:	4b18      	ldr	r3, [pc, #96]	; (8000e6c <HAL_I2C_MspInit+0x88>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e0e:	4a17      	ldr	r2, [pc, #92]	; (8000e6c <HAL_I2C_MspInit+0x88>)
 8000e10:	f043 0302 	orr.w	r3, r3, #2
 8000e14:	6313      	str	r3, [r2, #48]	; 0x30
 8000e16:	4b15      	ldr	r3, [pc, #84]	; (8000e6c <HAL_I2C_MspInit+0x88>)
 8000e18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e1a:	f003 0302 	and.w	r3, r3, #2
 8000e1e:	613b      	str	r3, [r7, #16]
 8000e20:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e22:	23c0      	movs	r3, #192	; 0xc0
 8000e24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e26:	2312      	movs	r3, #18
 8000e28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e2e:	2303      	movs	r3, #3
 8000e30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e32:	2304      	movs	r3, #4
 8000e34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e36:	f107 0314 	add.w	r3, r7, #20
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	480c      	ldr	r0, [pc, #48]	; (8000e70 <HAL_I2C_MspInit+0x8c>)
 8000e3e:	f000 fae1 	bl	8001404 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	60fb      	str	r3, [r7, #12]
 8000e46:	4b09      	ldr	r3, [pc, #36]	; (8000e6c <HAL_I2C_MspInit+0x88>)
 8000e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e4a:	4a08      	ldr	r2, [pc, #32]	; (8000e6c <HAL_I2C_MspInit+0x88>)
 8000e4c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e50:	6413      	str	r3, [r2, #64]	; 0x40
 8000e52:	4b06      	ldr	r3, [pc, #24]	; (8000e6c <HAL_I2C_MspInit+0x88>)
 8000e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e5a:	60fb      	str	r3, [r7, #12]
 8000e5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000e5e:	bf00      	nop
 8000e60:	3728      	adds	r7, #40	; 0x28
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	40005400 	.word	0x40005400
 8000e6c:	40023800 	.word	0x40023800
 8000e70:	40020400 	.word	0x40020400

08000e74 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b085      	sub	sp, #20
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a0a      	ldr	r2, [pc, #40]	; (8000eac <HAL_RNG_MspInit+0x38>)
 8000e82:	4293      	cmp	r3, r2
 8000e84:	d10d      	bne.n	8000ea2 <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8000e86:	2300      	movs	r3, #0
 8000e88:	60fb      	str	r3, [r7, #12]
 8000e8a:	4b09      	ldr	r3, [pc, #36]	; (8000eb0 <HAL_RNG_MspInit+0x3c>)
 8000e8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e8e:	4a08      	ldr	r2, [pc, #32]	; (8000eb0 <HAL_RNG_MspInit+0x3c>)
 8000e90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e94:	6353      	str	r3, [r2, #52]	; 0x34
 8000e96:	4b06      	ldr	r3, [pc, #24]	; (8000eb0 <HAL_RNG_MspInit+0x3c>)
 8000e98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000e9e:	60fb      	str	r3, [r7, #12]
 8000ea0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 8000ea2:	bf00      	nop
 8000ea4:	3714      	adds	r7, #20
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bc80      	pop	{r7}
 8000eaa:	4770      	bx	lr
 8000eac:	50060800 	.word	0x50060800
 8000eb0:	40023800 	.word	0x40023800

08000eb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000eb8:	bf00      	nop
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr

08000ec0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ec4:	e7fe      	b.n	8000ec4 <HardFault_Handler+0x4>

08000ec6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ec6:	b480      	push	{r7}
 8000ec8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000eca:	e7fe      	b.n	8000eca <MemManage_Handler+0x4>

08000ecc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ed0:	e7fe      	b.n	8000ed0 <BusFault_Handler+0x4>

08000ed2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ed6:	e7fe      	b.n	8000ed6 <UsageFault_Handler+0x4>

08000ed8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000edc:	bf00      	nop
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bc80      	pop	{r7}
 8000ee2:	4770      	bx	lr

08000ee4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ee8:	bf00      	nop
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bc80      	pop	{r7}
 8000eee:	4770      	bx	lr

08000ef0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ef4:	bf00      	nop
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bc80      	pop	{r7}
 8000efa:	4770      	bx	lr

08000efc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f00:	f000 f8e2 	bl	80010c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f04:	bf00      	nop
 8000f06:	bd80      	pop	{r7, pc}

08000f08 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000f0c:	4802      	ldr	r0, [pc, #8]	; (8000f18 <OTG_FS_IRQHandler+0x10>)
 8000f0e:	f001 fe7c 	bl	8002c0a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20001ae0 	.word	0x20001ae0

08000f1c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000f24:	4b11      	ldr	r3, [pc, #68]	; (8000f6c <_sbrk+0x50>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d102      	bne.n	8000f32 <_sbrk+0x16>
		heap_end = &end;
 8000f2c:	4b0f      	ldr	r3, [pc, #60]	; (8000f6c <_sbrk+0x50>)
 8000f2e:	4a10      	ldr	r2, [pc, #64]	; (8000f70 <_sbrk+0x54>)
 8000f30:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000f32:	4b0e      	ldr	r3, [pc, #56]	; (8000f6c <_sbrk+0x50>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000f38:	4b0c      	ldr	r3, [pc, #48]	; (8000f6c <_sbrk+0x50>)
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	4413      	add	r3, r2
 8000f40:	466a      	mov	r2, sp
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d907      	bls.n	8000f56 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000f46:	f006 fe19 	bl	8007b7c <__errno>
 8000f4a:	4602      	mov	r2, r0
 8000f4c:	230c      	movs	r3, #12
 8000f4e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000f50:	f04f 33ff 	mov.w	r3, #4294967295
 8000f54:	e006      	b.n	8000f64 <_sbrk+0x48>
	}

	heap_end += incr;
 8000f56:	4b05      	ldr	r3, [pc, #20]	; (8000f6c <_sbrk+0x50>)
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	4a03      	ldr	r2, [pc, #12]	; (8000f6c <_sbrk+0x50>)
 8000f60:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000f62:	68fb      	ldr	r3, [r7, #12]
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3710      	adds	r7, #16
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	2000061c 	.word	0x2000061c
 8000f70:	20001ee8 	.word	0x20001ee8

08000f74 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000f78:	4b12      	ldr	r3, [pc, #72]	; (8000fc4 <SystemInit+0x50>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a11      	ldr	r2, [pc, #68]	; (8000fc4 <SystemInit+0x50>)
 8000f7e:	f043 0301 	orr.w	r3, r3, #1
 8000f82:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000f84:	4b0f      	ldr	r3, [pc, #60]	; (8000fc4 <SystemInit+0x50>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000f8a:	4b0e      	ldr	r3, [pc, #56]	; (8000fc4 <SystemInit+0x50>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	4a0d      	ldr	r2, [pc, #52]	; (8000fc4 <SystemInit+0x50>)
 8000f90:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000f94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f98:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000f9a:	4b0a      	ldr	r3, [pc, #40]	; (8000fc4 <SystemInit+0x50>)
 8000f9c:	4a0a      	ldr	r2, [pc, #40]	; (8000fc8 <SystemInit+0x54>)
 8000f9e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000fa0:	4b08      	ldr	r3, [pc, #32]	; (8000fc4 <SystemInit+0x50>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4a07      	ldr	r2, [pc, #28]	; (8000fc4 <SystemInit+0x50>)
 8000fa6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000faa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000fac:	4b05      	ldr	r3, [pc, #20]	; (8000fc4 <SystemInit+0x50>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000fb2:	4b06      	ldr	r3, [pc, #24]	; (8000fcc <SystemInit+0x58>)
 8000fb4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000fb8:	609a      	str	r2, [r3, #8]
#endif
}
 8000fba:	bf00      	nop
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bc80      	pop	{r7}
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	40023800 	.word	0x40023800
 8000fc8:	24003010 	.word	0x24003010
 8000fcc:	e000ed00 	.word	0xe000ed00

08000fd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000fd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001008 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8000fd4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000fd6:	e003      	b.n	8000fe0 <LoopCopyDataInit>

08000fd8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000fd8:	4b0c      	ldr	r3, [pc, #48]	; (800100c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000fda:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000fdc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000fde:	3104      	adds	r1, #4

08000fe0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8000fe0:	480b      	ldr	r0, [pc, #44]	; (8001010 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000fe2:	4b0c      	ldr	r3, [pc, #48]	; (8001014 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000fe4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000fe6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000fe8:	d3f6      	bcc.n	8000fd8 <CopyDataInit>
  ldr  r2, =_sbss
 8000fea:	4a0b      	ldr	r2, [pc, #44]	; (8001018 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000fec:	e002      	b.n	8000ff4 <LoopFillZerobss>

08000fee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8000fee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000ff0:	f842 3b04 	str.w	r3, [r2], #4

08000ff4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 8000ff4:	4b09      	ldr	r3, [pc, #36]	; (800101c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000ff6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000ff8:	d3f9      	bcc.n	8000fee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000ffa:	f7ff ffbb 	bl	8000f74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ffe:	f006 fdc3 	bl	8007b88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001002:	f7ff fa61 	bl	80004c8 <main>
  bx  lr    
 8001006:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001008:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800100c:	080085dc 	.word	0x080085dc
  ldr  r0, =_sdata
 8001010:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001014:	200001e8 	.word	0x200001e8
  ldr  r2, =_sbss
 8001018:	200001e8 	.word	0x200001e8
  ldr  r3, = _ebss
 800101c:	20001ee4 	.word	0x20001ee4

08001020 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001020:	e7fe      	b.n	8001020 <ADC_IRQHandler>
	...

08001024 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001028:	4b0e      	ldr	r3, [pc, #56]	; (8001064 <HAL_Init+0x40>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a0d      	ldr	r2, [pc, #52]	; (8001064 <HAL_Init+0x40>)
 800102e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001032:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8001034:	4b0b      	ldr	r3, [pc, #44]	; (8001064 <HAL_Init+0x40>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a0a      	ldr	r2, [pc, #40]	; (8001064 <HAL_Init+0x40>)
 800103a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800103e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001040:	4b08      	ldr	r3, [pc, #32]	; (8001064 <HAL_Init+0x40>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	4a07      	ldr	r2, [pc, #28]	; (8001064 <HAL_Init+0x40>)
 8001046:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800104a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800104c:	2003      	movs	r0, #3
 800104e:	f000 f945 	bl	80012dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001052:	2000      	movs	r0, #0
 8001054:	f000 f808 	bl	8001068 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001058:	f7ff fe44 	bl	8000ce4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800105c:	2300      	movs	r3, #0
}
 800105e:	4618      	mov	r0, r3
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40023c00 	.word	0x40023c00

08001068 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001070:	4b12      	ldr	r3, [pc, #72]	; (80010bc <HAL_InitTick+0x54>)
 8001072:	681a      	ldr	r2, [r3, #0]
 8001074:	4b12      	ldr	r3, [pc, #72]	; (80010c0 <HAL_InitTick+0x58>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	4619      	mov	r1, r3
 800107a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800107e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001082:	fbb2 f3f3 	udiv	r3, r2, r3
 8001086:	4618      	mov	r0, r3
 8001088:	f000 f95d 	bl	8001346 <HAL_SYSTICK_Config>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001092:	2301      	movs	r3, #1
 8001094:	e00e      	b.n	80010b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	2b0f      	cmp	r3, #15
 800109a:	d80a      	bhi.n	80010b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800109c:	2200      	movs	r2, #0
 800109e:	6879      	ldr	r1, [r7, #4]
 80010a0:	f04f 30ff 	mov.w	r0, #4294967295
 80010a4:	f000 f925 	bl	80012f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010a8:	4a06      	ldr	r2, [pc, #24]	; (80010c4 <HAL_InitTick+0x5c>)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010ae:	2300      	movs	r3, #0
 80010b0:	e000      	b.n	80010b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010b2:	2301      	movs	r3, #1
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3708      	adds	r7, #8
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20000008 	.word	0x20000008
 80010c0:	20000010 	.word	0x20000010
 80010c4:	2000000c 	.word	0x2000000c

080010c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010cc:	4b05      	ldr	r3, [pc, #20]	; (80010e4 <HAL_IncTick+0x1c>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	461a      	mov	r2, r3
 80010d2:	4b05      	ldr	r3, [pc, #20]	; (80010e8 <HAL_IncTick+0x20>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4413      	add	r3, r2
 80010d8:	4a03      	ldr	r2, [pc, #12]	; (80010e8 <HAL_IncTick+0x20>)
 80010da:	6013      	str	r3, [r2, #0]
}
 80010dc:	bf00      	nop
 80010de:	46bd      	mov	sp, r7
 80010e0:	bc80      	pop	{r7}
 80010e2:	4770      	bx	lr
 80010e4:	20000010 	.word	0x20000010
 80010e8:	20000718 	.word	0x20000718

080010ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  return uwTick;
 80010f0:	4b02      	ldr	r3, [pc, #8]	; (80010fc <HAL_GetTick+0x10>)
 80010f2:	681b      	ldr	r3, [r3, #0]
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bc80      	pop	{r7}
 80010fa:	4770      	bx	lr
 80010fc:	20000718 	.word	0x20000718

08001100 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001108:	f7ff fff0 	bl	80010ec <HAL_GetTick>
 800110c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001118:	d005      	beq.n	8001126 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800111a:	4b09      	ldr	r3, [pc, #36]	; (8001140 <HAL_Delay+0x40>)
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	461a      	mov	r2, r3
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	4413      	add	r3, r2
 8001124:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001126:	bf00      	nop
 8001128:	f7ff ffe0 	bl	80010ec <HAL_GetTick>
 800112c:	4602      	mov	r2, r0
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	68fa      	ldr	r2, [r7, #12]
 8001134:	429a      	cmp	r2, r3
 8001136:	d8f7      	bhi.n	8001128 <HAL_Delay+0x28>
  {
  }
}
 8001138:	bf00      	nop
 800113a:	3710      	adds	r7, #16
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	20000010 	.word	0x20000010

08001144 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001144:	b480      	push	{r7}
 8001146:	b085      	sub	sp, #20
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f003 0307 	and.w	r3, r3, #7
 8001152:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001154:	4b0c      	ldr	r3, [pc, #48]	; (8001188 <__NVIC_SetPriorityGrouping+0x44>)
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800115a:	68ba      	ldr	r2, [r7, #8]
 800115c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001160:	4013      	ands	r3, r2
 8001162:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800116c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001170:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001174:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001176:	4a04      	ldr	r2, [pc, #16]	; (8001188 <__NVIC_SetPriorityGrouping+0x44>)
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	60d3      	str	r3, [r2, #12]
}
 800117c:	bf00      	nop
 800117e:	3714      	adds	r7, #20
 8001180:	46bd      	mov	sp, r7
 8001182:	bc80      	pop	{r7}
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	e000ed00 	.word	0xe000ed00

0800118c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001190:	4b04      	ldr	r3, [pc, #16]	; (80011a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	0a1b      	lsrs	r3, r3, #8
 8001196:	f003 0307 	and.w	r3, r3, #7
}
 800119a:	4618      	mov	r0, r3
 800119c:	46bd      	mov	sp, r7
 800119e:	bc80      	pop	{r7}
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	e000ed00 	.word	0xe000ed00

080011a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	db0b      	blt.n	80011d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011ba:	79fb      	ldrb	r3, [r7, #7]
 80011bc:	f003 021f 	and.w	r2, r3, #31
 80011c0:	4906      	ldr	r1, [pc, #24]	; (80011dc <__NVIC_EnableIRQ+0x34>)
 80011c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011c6:	095b      	lsrs	r3, r3, #5
 80011c8:	2001      	movs	r0, #1
 80011ca:	fa00 f202 	lsl.w	r2, r0, r2
 80011ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011d2:	bf00      	nop
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bc80      	pop	{r7}
 80011da:	4770      	bx	lr
 80011dc:	e000e100 	.word	0xe000e100

080011e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	4603      	mov	r3, r0
 80011e8:	6039      	str	r1, [r7, #0]
 80011ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	db0a      	blt.n	800120a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	b2da      	uxtb	r2, r3
 80011f8:	490c      	ldr	r1, [pc, #48]	; (800122c <__NVIC_SetPriority+0x4c>)
 80011fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011fe:	0112      	lsls	r2, r2, #4
 8001200:	b2d2      	uxtb	r2, r2
 8001202:	440b      	add	r3, r1
 8001204:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001208:	e00a      	b.n	8001220 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	b2da      	uxtb	r2, r3
 800120e:	4908      	ldr	r1, [pc, #32]	; (8001230 <__NVIC_SetPriority+0x50>)
 8001210:	79fb      	ldrb	r3, [r7, #7]
 8001212:	f003 030f 	and.w	r3, r3, #15
 8001216:	3b04      	subs	r3, #4
 8001218:	0112      	lsls	r2, r2, #4
 800121a:	b2d2      	uxtb	r2, r2
 800121c:	440b      	add	r3, r1
 800121e:	761a      	strb	r2, [r3, #24]
}
 8001220:	bf00      	nop
 8001222:	370c      	adds	r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	bc80      	pop	{r7}
 8001228:	4770      	bx	lr
 800122a:	bf00      	nop
 800122c:	e000e100 	.word	0xe000e100
 8001230:	e000ed00 	.word	0xe000ed00

08001234 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001234:	b480      	push	{r7}
 8001236:	b089      	sub	sp, #36	; 0x24
 8001238:	af00      	add	r7, sp, #0
 800123a:	60f8      	str	r0, [r7, #12]
 800123c:	60b9      	str	r1, [r7, #8]
 800123e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	f003 0307 	and.w	r3, r3, #7
 8001246:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	f1c3 0307 	rsb	r3, r3, #7
 800124e:	2b04      	cmp	r3, #4
 8001250:	bf28      	it	cs
 8001252:	2304      	movcs	r3, #4
 8001254:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	3304      	adds	r3, #4
 800125a:	2b06      	cmp	r3, #6
 800125c:	d902      	bls.n	8001264 <NVIC_EncodePriority+0x30>
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	3b03      	subs	r3, #3
 8001262:	e000      	b.n	8001266 <NVIC_EncodePriority+0x32>
 8001264:	2300      	movs	r3, #0
 8001266:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001268:	f04f 32ff 	mov.w	r2, #4294967295
 800126c:	69bb      	ldr	r3, [r7, #24]
 800126e:	fa02 f303 	lsl.w	r3, r2, r3
 8001272:	43da      	mvns	r2, r3
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	401a      	ands	r2, r3
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800127c:	f04f 31ff 	mov.w	r1, #4294967295
 8001280:	697b      	ldr	r3, [r7, #20]
 8001282:	fa01 f303 	lsl.w	r3, r1, r3
 8001286:	43d9      	mvns	r1, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800128c:	4313      	orrs	r3, r2
         );
}
 800128e:	4618      	mov	r0, r3
 8001290:	3724      	adds	r7, #36	; 0x24
 8001292:	46bd      	mov	sp, r7
 8001294:	bc80      	pop	{r7}
 8001296:	4770      	bx	lr

08001298 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	3b01      	subs	r3, #1
 80012a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012a8:	d301      	bcc.n	80012ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012aa:	2301      	movs	r3, #1
 80012ac:	e00f      	b.n	80012ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012ae:	4a0a      	ldr	r2, [pc, #40]	; (80012d8 <SysTick_Config+0x40>)
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	3b01      	subs	r3, #1
 80012b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012b6:	210f      	movs	r1, #15
 80012b8:	f04f 30ff 	mov.w	r0, #4294967295
 80012bc:	f7ff ff90 	bl	80011e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012c0:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <SysTick_Config+0x40>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012c6:	4b04      	ldr	r3, [pc, #16]	; (80012d8 <SysTick_Config+0x40>)
 80012c8:	2207      	movs	r2, #7
 80012ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	e000e010 	.word	0xe000e010

080012dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012e4:	6878      	ldr	r0, [r7, #4]
 80012e6:	f7ff ff2d 	bl	8001144 <__NVIC_SetPriorityGrouping>
}
 80012ea:	bf00      	nop
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80012f2:	b580      	push	{r7, lr}
 80012f4:	b086      	sub	sp, #24
 80012f6:	af00      	add	r7, sp, #0
 80012f8:	4603      	mov	r3, r0
 80012fa:	60b9      	str	r1, [r7, #8]
 80012fc:	607a      	str	r2, [r7, #4]
 80012fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001300:	2300      	movs	r3, #0
 8001302:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001304:	f7ff ff42 	bl	800118c <__NVIC_GetPriorityGrouping>
 8001308:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800130a:	687a      	ldr	r2, [r7, #4]
 800130c:	68b9      	ldr	r1, [r7, #8]
 800130e:	6978      	ldr	r0, [r7, #20]
 8001310:	f7ff ff90 	bl	8001234 <NVIC_EncodePriority>
 8001314:	4602      	mov	r2, r0
 8001316:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800131a:	4611      	mov	r1, r2
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff ff5f 	bl	80011e0 <__NVIC_SetPriority>
}
 8001322:	bf00      	nop
 8001324:	3718      	adds	r7, #24
 8001326:	46bd      	mov	sp, r7
 8001328:	bd80      	pop	{r7, pc}

0800132a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800132a:	b580      	push	{r7, lr}
 800132c:	b082      	sub	sp, #8
 800132e:	af00      	add	r7, sp, #0
 8001330:	4603      	mov	r3, r0
 8001332:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001334:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff ff35 	bl	80011a8 <__NVIC_EnableIRQ>
}
 800133e:	bf00      	nop
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}

08001346 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001346:	b580      	push	{r7, lr}
 8001348:	b082      	sub	sp, #8
 800134a:	af00      	add	r7, sp, #0
 800134c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f7ff ffa2 	bl	8001298 <SysTick_Config>
 8001354:	4603      	mov	r3, r0
}
 8001356:	4618      	mov	r0, r3
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b082      	sub	sp, #8
 8001362:	af00      	add	r7, sp, #0
 8001364:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d101      	bne.n	8001370 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800136c:	2301      	movs	r3, #1
 800136e:	e00e      	b.n	800138e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	795b      	ldrb	r3, [r3, #5]
 8001374:	b2db      	uxtb	r3, r3
 8001376:	2b00      	cmp	r3, #0
 8001378:	d105      	bne.n	8001386 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2200      	movs	r2, #0
 800137e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f7ff fcd5 	bl	8000d30 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2201      	movs	r2, #1
 800138a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800138c:	2300      	movs	r3, #0
}
 800138e:	4618      	mov	r0, r3
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}

08001396 <HAL_CRYP_Init>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	b082      	sub	sp, #8
 800139a:	af00      	add	r7, sp, #0
 800139c:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if(hcryp == NULL)
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d101      	bne.n	80013a8 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 80013a4:	2301      	movs	r3, #1
 80013a6:	e028      	b.n	80013fa <HAL_CRYP_Init+0x64>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if(hcryp->State == HAL_CRYP_STATE_RESET)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80013ae:	b2db      	uxtb	r3, r3
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d106      	bne.n	80013c2 <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2200      	movs	r2, #0
 80013b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f7ff fcd7 	bl	8000d70 <HAL_CRYP_MspInit>
  }
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  /* Set the key size(This bit field is dont care in the DES or TDES modes) data type and Algorithm */
  MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE|CRYP_CR_KEYSIZE|CRYP_CR_ALGOMODE, hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f423 717e 	bic.w	r1, r3, #1016	; 0x3f8
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	685a      	ldr	r2, [r3, #4]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	431a      	orrs	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	695b      	ldr	r3, [r3, #20]
 80013da:	431a      	orrs	r2, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	430a      	orrs	r2, r1
 80013e2:	601a      	str	r2, [r3, #0]

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2200      	movs	r2, #0
 80013e8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2201      	movs	r2, #1
 80013ee:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2201      	movs	r2, #1
 80013f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Return function status */
  return HAL_OK;
 80013f8:	2300      	movs	r3, #0
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	3708      	adds	r7, #8
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
	...

08001404 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001404:	b480      	push	{r7}
 8001406:	b087      	sub	sp, #28
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800140e:	2300      	movs	r3, #0
 8001410:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001412:	e16f      	b.n	80016f4 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	681a      	ldr	r2, [r3, #0]
 8001418:	2101      	movs	r1, #1
 800141a:	697b      	ldr	r3, [r7, #20]
 800141c:	fa01 f303 	lsl.w	r3, r1, r3
 8001420:	4013      	ands	r3, r2
 8001422:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	2b00      	cmp	r3, #0
 8001428:	f000 8161 	beq.w	80016ee <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	2b01      	cmp	r3, #1
 8001432:	d00b      	beq.n	800144c <HAL_GPIO_Init+0x48>
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	2b02      	cmp	r3, #2
 800143a:	d007      	beq.n	800144c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800143c:	683b      	ldr	r3, [r7, #0]
 800143e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001440:	2b11      	cmp	r3, #17
 8001442:	d003      	beq.n	800144c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001444:	683b      	ldr	r3, [r7, #0]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	2b12      	cmp	r3, #18
 800144a:	d130      	bne.n	80014ae <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	005b      	lsls	r3, r3, #1
 8001456:	2203      	movs	r2, #3
 8001458:	fa02 f303 	lsl.w	r3, r2, r3
 800145c:	43db      	mvns	r3, r3
 800145e:	693a      	ldr	r2, [r7, #16]
 8001460:	4013      	ands	r3, r2
 8001462:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	68da      	ldr	r2, [r3, #12]
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	005b      	lsls	r3, r3, #1
 800146c:	fa02 f303 	lsl.w	r3, r2, r3
 8001470:	693a      	ldr	r2, [r7, #16]
 8001472:	4313      	orrs	r3, r2
 8001474:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	693a      	ldr	r2, [r7, #16]
 800147a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001482:	2201      	movs	r2, #1
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	fa02 f303 	lsl.w	r3, r2, r3
 800148a:	43db      	mvns	r3, r3
 800148c:	693a      	ldr	r2, [r7, #16]
 800148e:	4013      	ands	r3, r2
 8001490:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	091b      	lsrs	r3, r3, #4
 8001498:	f003 0201 	and.w	r2, r3, #1
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	fa02 f303 	lsl.w	r3, r2, r3
 80014a2:	693a      	ldr	r2, [r7, #16]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	693a      	ldr	r2, [r7, #16]
 80014ac:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	68db      	ldr	r3, [r3, #12]
 80014b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	005b      	lsls	r3, r3, #1
 80014b8:	2203      	movs	r2, #3
 80014ba:	fa02 f303 	lsl.w	r3, r2, r3
 80014be:	43db      	mvns	r3, r3
 80014c0:	693a      	ldr	r2, [r7, #16]
 80014c2:	4013      	ands	r3, r2
 80014c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	689a      	ldr	r2, [r3, #8]
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	005b      	lsls	r3, r3, #1
 80014ce:	fa02 f303 	lsl.w	r3, r2, r3
 80014d2:	693a      	ldr	r2, [r7, #16]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	693a      	ldr	r2, [r7, #16]
 80014dc:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	2b02      	cmp	r3, #2
 80014e4:	d003      	beq.n	80014ee <HAL_GPIO_Init+0xea>
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	2b12      	cmp	r3, #18
 80014ec:	d123      	bne.n	8001536 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	08da      	lsrs	r2, r3, #3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	3208      	adds	r2, #8
 80014f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	f003 0307 	and.w	r3, r3, #7
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	220f      	movs	r2, #15
 8001506:	fa02 f303 	lsl.w	r3, r2, r3
 800150a:	43db      	mvns	r3, r3
 800150c:	693a      	ldr	r2, [r7, #16]
 800150e:	4013      	ands	r3, r2
 8001510:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	691a      	ldr	r2, [r3, #16]
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	f003 0307 	and.w	r3, r3, #7
 800151c:	009b      	lsls	r3, r3, #2
 800151e:	fa02 f303 	lsl.w	r3, r2, r3
 8001522:	693a      	ldr	r2, [r7, #16]
 8001524:	4313      	orrs	r3, r2
 8001526:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001528:	697b      	ldr	r3, [r7, #20]
 800152a:	08da      	lsrs	r2, r3, #3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	3208      	adds	r2, #8
 8001530:	6939      	ldr	r1, [r7, #16]
 8001532:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	005b      	lsls	r3, r3, #1
 8001540:	2203      	movs	r2, #3
 8001542:	fa02 f303 	lsl.w	r3, r2, r3
 8001546:	43db      	mvns	r3, r3
 8001548:	693a      	ldr	r2, [r7, #16]
 800154a:	4013      	ands	r3, r2
 800154c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	f003 0203 	and.w	r2, r3, #3
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	fa02 f303 	lsl.w	r3, r2, r3
 800155e:	693a      	ldr	r2, [r7, #16]
 8001560:	4313      	orrs	r3, r2
 8001562:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800156a:	683b      	ldr	r3, [r7, #0]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001572:	2b00      	cmp	r3, #0
 8001574:	f000 80bb 	beq.w	80016ee <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001578:	2300      	movs	r3, #0
 800157a:	60bb      	str	r3, [r7, #8]
 800157c:	4b64      	ldr	r3, [pc, #400]	; (8001710 <HAL_GPIO_Init+0x30c>)
 800157e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001580:	4a63      	ldr	r2, [pc, #396]	; (8001710 <HAL_GPIO_Init+0x30c>)
 8001582:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001586:	6453      	str	r3, [r2, #68]	; 0x44
 8001588:	4b61      	ldr	r3, [pc, #388]	; (8001710 <HAL_GPIO_Init+0x30c>)
 800158a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800158c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001590:	60bb      	str	r3, [r7, #8]
 8001592:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001594:	4a5f      	ldr	r2, [pc, #380]	; (8001714 <HAL_GPIO_Init+0x310>)
 8001596:	697b      	ldr	r3, [r7, #20]
 8001598:	089b      	lsrs	r3, r3, #2
 800159a:	3302      	adds	r3, #2
 800159c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80015a2:	697b      	ldr	r3, [r7, #20]
 80015a4:	f003 0303 	and.w	r3, r3, #3
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	220f      	movs	r2, #15
 80015ac:	fa02 f303 	lsl.w	r3, r2, r3
 80015b0:	43db      	mvns	r3, r3
 80015b2:	693a      	ldr	r2, [r7, #16]
 80015b4:	4013      	ands	r3, r2
 80015b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	4a57      	ldr	r2, [pc, #348]	; (8001718 <HAL_GPIO_Init+0x314>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d031      	beq.n	8001624 <HAL_GPIO_Init+0x220>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	4a56      	ldr	r2, [pc, #344]	; (800171c <HAL_GPIO_Init+0x318>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d02b      	beq.n	8001620 <HAL_GPIO_Init+0x21c>
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	4a55      	ldr	r2, [pc, #340]	; (8001720 <HAL_GPIO_Init+0x31c>)
 80015cc:	4293      	cmp	r3, r2
 80015ce:	d025      	beq.n	800161c <HAL_GPIO_Init+0x218>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	4a54      	ldr	r2, [pc, #336]	; (8001724 <HAL_GPIO_Init+0x320>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d01f      	beq.n	8001618 <HAL_GPIO_Init+0x214>
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	4a53      	ldr	r2, [pc, #332]	; (8001728 <HAL_GPIO_Init+0x324>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d019      	beq.n	8001614 <HAL_GPIO_Init+0x210>
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	4a52      	ldr	r2, [pc, #328]	; (800172c <HAL_GPIO_Init+0x328>)
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d013      	beq.n	8001610 <HAL_GPIO_Init+0x20c>
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	4a51      	ldr	r2, [pc, #324]	; (8001730 <HAL_GPIO_Init+0x32c>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d00d      	beq.n	800160c <HAL_GPIO_Init+0x208>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	4a50      	ldr	r2, [pc, #320]	; (8001734 <HAL_GPIO_Init+0x330>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d007      	beq.n	8001608 <HAL_GPIO_Init+0x204>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	4a4f      	ldr	r2, [pc, #316]	; (8001738 <HAL_GPIO_Init+0x334>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d101      	bne.n	8001604 <HAL_GPIO_Init+0x200>
 8001600:	2308      	movs	r3, #8
 8001602:	e010      	b.n	8001626 <HAL_GPIO_Init+0x222>
 8001604:	2309      	movs	r3, #9
 8001606:	e00e      	b.n	8001626 <HAL_GPIO_Init+0x222>
 8001608:	2307      	movs	r3, #7
 800160a:	e00c      	b.n	8001626 <HAL_GPIO_Init+0x222>
 800160c:	2306      	movs	r3, #6
 800160e:	e00a      	b.n	8001626 <HAL_GPIO_Init+0x222>
 8001610:	2305      	movs	r3, #5
 8001612:	e008      	b.n	8001626 <HAL_GPIO_Init+0x222>
 8001614:	2304      	movs	r3, #4
 8001616:	e006      	b.n	8001626 <HAL_GPIO_Init+0x222>
 8001618:	2303      	movs	r3, #3
 800161a:	e004      	b.n	8001626 <HAL_GPIO_Init+0x222>
 800161c:	2302      	movs	r3, #2
 800161e:	e002      	b.n	8001626 <HAL_GPIO_Init+0x222>
 8001620:	2301      	movs	r3, #1
 8001622:	e000      	b.n	8001626 <HAL_GPIO_Init+0x222>
 8001624:	2300      	movs	r3, #0
 8001626:	697a      	ldr	r2, [r7, #20]
 8001628:	f002 0203 	and.w	r2, r2, #3
 800162c:	0092      	lsls	r2, r2, #2
 800162e:	4093      	lsls	r3, r2
 8001630:	461a      	mov	r2, r3
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	4313      	orrs	r3, r2
 8001636:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001638:	4936      	ldr	r1, [pc, #216]	; (8001714 <HAL_GPIO_Init+0x310>)
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	089b      	lsrs	r3, r3, #2
 800163e:	3302      	adds	r3, #2
 8001640:	693a      	ldr	r2, [r7, #16]
 8001642:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001646:	4b3d      	ldr	r3, [pc, #244]	; (800173c <HAL_GPIO_Init+0x338>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	43db      	mvns	r3, r3
 8001650:	693a      	ldr	r2, [r7, #16]
 8001652:	4013      	ands	r3, r2
 8001654:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	685b      	ldr	r3, [r3, #4]
 800165a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800165e:	2b00      	cmp	r3, #0
 8001660:	d003      	beq.n	800166a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001662:	693a      	ldr	r2, [r7, #16]
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	4313      	orrs	r3, r2
 8001668:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800166a:	4a34      	ldr	r2, [pc, #208]	; (800173c <HAL_GPIO_Init+0x338>)
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001670:	4b32      	ldr	r3, [pc, #200]	; (800173c <HAL_GPIO_Init+0x338>)
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	43db      	mvns	r3, r3
 800167a:	693a      	ldr	r2, [r7, #16]
 800167c:	4013      	ands	r3, r2
 800167e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001688:	2b00      	cmp	r3, #0
 800168a:	d003      	beq.n	8001694 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800168c:	693a      	ldr	r2, [r7, #16]
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	4313      	orrs	r3, r2
 8001692:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001694:	4a29      	ldr	r2, [pc, #164]	; (800173c <HAL_GPIO_Init+0x338>)
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800169a:	4b28      	ldr	r3, [pc, #160]	; (800173c <HAL_GPIO_Init+0x338>)
 800169c:	689b      	ldr	r3, [r3, #8]
 800169e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	43db      	mvns	r3, r3
 80016a4:	693a      	ldr	r2, [r7, #16]
 80016a6:	4013      	ands	r3, r2
 80016a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d003      	beq.n	80016be <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80016b6:	693a      	ldr	r2, [r7, #16]
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	4313      	orrs	r3, r2
 80016bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80016be:	4a1f      	ldr	r2, [pc, #124]	; (800173c <HAL_GPIO_Init+0x338>)
 80016c0:	693b      	ldr	r3, [r7, #16]
 80016c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80016c4:	4b1d      	ldr	r3, [pc, #116]	; (800173c <HAL_GPIO_Init+0x338>)
 80016c6:	68db      	ldr	r3, [r3, #12]
 80016c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	43db      	mvns	r3, r3
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	4013      	ands	r3, r2
 80016d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d003      	beq.n	80016e8 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 80016e0:	693a      	ldr	r2, [r7, #16]
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	4313      	orrs	r3, r2
 80016e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80016e8:	4a14      	ldr	r2, [pc, #80]	; (800173c <HAL_GPIO_Init+0x338>)
 80016ea:	693b      	ldr	r3, [r7, #16]
 80016ec:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	3301      	adds	r3, #1
 80016f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	fa22 f303 	lsr.w	r3, r2, r3
 80016fe:	2b00      	cmp	r3, #0
 8001700:	f47f ae88 	bne.w	8001414 <HAL_GPIO_Init+0x10>
  }
}
 8001704:	bf00      	nop
 8001706:	371c      	adds	r7, #28
 8001708:	46bd      	mov	sp, r7
 800170a:	bc80      	pop	{r7}
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	40023800 	.word	0x40023800
 8001714:	40013800 	.word	0x40013800
 8001718:	40020000 	.word	0x40020000
 800171c:	40020400 	.word	0x40020400
 8001720:	40020800 	.word	0x40020800
 8001724:	40020c00 	.word	0x40020c00
 8001728:	40021000 	.word	0x40021000
 800172c:	40021400 	.word	0x40021400
 8001730:	40021800 	.word	0x40021800
 8001734:	40021c00 	.word	0x40021c00
 8001738:	40022000 	.word	0x40022000
 800173c:	40013c00 	.word	0x40013c00

08001740 <HAL_HASH_Init>:
  *         other configuration bits are set by HASH or HMAC processing APIs.
  * @param  hhash: HASH handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HASH_Init(HASH_HandleTypeDef *hhash)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  /* Check the hash handle allocation */
  if(hhash == NULL)
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d101      	bne.n	8001752 <HAL_HASH_Init+0x12>
  {
    return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e039      	b.n	80017c6 <HAL_HASH_Init+0x86>

    /* Init the low level hardware */
    hhash->MspInitCallback(hhash);
  }
#else
  if(hhash->State == HAL_HASH_STATE_RESET)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001758:	b2db      	uxtb	r3, r3
 800175a:	2b00      	cmp	r3, #0
 800175c:	d106      	bne.n	800176c <HAL_HASH_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhash->Lock = HAL_UNLOCKED;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2200      	movs	r2, #0
 8001762:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Init the low level hardware */
    HAL_HASH_MspInit(hhash);
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f7ff fb22 	bl	8000db0 <HAL_HASH_MspInit>
  }
#endif /* (USE_HAL_HASH_REGISTER_CALLBACKS) */

    /* Change the HASH state */
  hhash->State = HAL_HASH_STATE_BUSY;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2202      	movs	r2, #2
 8001770:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Reset HashInCount, HashITCounter, HashBuffSize and NbWordsAlreadyPushed */
  hhash->HashInCount = 0;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2200      	movs	r2, #0
 8001778:	621a      	str	r2, [r3, #32]
  hhash->HashBuffSize = 0;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2200      	movs	r2, #0
 800177e:	61da      	str	r2, [r3, #28]
  hhash->HashITCounter = 0;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	2200      	movs	r2, #0
 8001784:	625a      	str	r2, [r3, #36]	; 0x24
  hhash->NbWordsAlreadyPushed = 0;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2200      	movs	r2, #0
 800178a:	639a      	str	r2, [r3, #56]	; 0x38
  /* Reset digest calculation bridle (MDMAT bit control) */
  hhash->DigestCalculationDisable = RESET;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2200      	movs	r2, #0
 8001790:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
  /* Set phase to READY */
  hhash->Phase = HAL_HASH_PHASE_READY;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2201      	movs	r2, #1
 8001798:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Set the data type bit */
  MODIFY_REG(HASH->CR, HASH_CR_DATATYPE, hhash->Init.DataType);
 800179c:	4b0c      	ldr	r3, [pc, #48]	; (80017d0 <HAL_HASH_Init+0x90>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4909      	ldr	r1, [pc, #36]	; (80017d0 <HAL_HASH_Init+0x90>)
 80017aa:	4313      	orrs	r3, r2
 80017ac:	600b      	str	r3, [r1, #0]
  /* Reset HASH handle status */
  hhash->Status = HAL_OK;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	2200      	movs	r2, #0
 80017b2:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Set the HASH state to Ready */
  hhash->State = HAL_HASH_STATE_READY;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2201      	movs	r2, #1
 80017ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Initialise the error code */
  hhash->ErrorCode = HAL_HASH_ERROR_NONE;
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2200      	movs	r2, #0
 80017c2:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 80017c4:	2300      	movs	r3, #0
}
 80017c6:	4618      	mov	r0, r3
 80017c8:	3708      	adds	r7, #8
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	50060400 	.word	0x50060400

080017d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d101      	bne.n	80017e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e11f      	b.n	8001a26 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d106      	bne.n	8001800 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2200      	movs	r2, #0
 80017f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80017fa:	6878      	ldr	r0, [r7, #4]
 80017fc:	f7ff faf2 	bl	8000de4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2224      	movs	r2, #36	; 0x24
 8001804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f022 0201 	bic.w	r2, r2, #1
 8001816:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	681a      	ldr	r2, [r3, #0]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001826:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001836:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001838:	f002 fe16 	bl	8004468 <HAL_RCC_GetPCLK1Freq>
 800183c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	685b      	ldr	r3, [r3, #4]
 8001842:	4a7b      	ldr	r2, [pc, #492]	; (8001a30 <HAL_I2C_Init+0x25c>)
 8001844:	4293      	cmp	r3, r2
 8001846:	d807      	bhi.n	8001858 <HAL_I2C_Init+0x84>
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	4a7a      	ldr	r2, [pc, #488]	; (8001a34 <HAL_I2C_Init+0x260>)
 800184c:	4293      	cmp	r3, r2
 800184e:	bf94      	ite	ls
 8001850:	2301      	movls	r3, #1
 8001852:	2300      	movhi	r3, #0
 8001854:	b2db      	uxtb	r3, r3
 8001856:	e006      	b.n	8001866 <HAL_I2C_Init+0x92>
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	4a77      	ldr	r2, [pc, #476]	; (8001a38 <HAL_I2C_Init+0x264>)
 800185c:	4293      	cmp	r3, r2
 800185e:	bf94      	ite	ls
 8001860:	2301      	movls	r3, #1
 8001862:	2300      	movhi	r3, #0
 8001864:	b2db      	uxtb	r3, r3
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e0db      	b.n	8001a26 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	4a72      	ldr	r2, [pc, #456]	; (8001a3c <HAL_I2C_Init+0x268>)
 8001872:	fba2 2303 	umull	r2, r3, r2, r3
 8001876:	0c9b      	lsrs	r3, r3, #18
 8001878:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	68ba      	ldr	r2, [r7, #8]
 800188a:	430a      	orrs	r2, r1
 800188c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	6a1b      	ldr	r3, [r3, #32]
 8001894:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	4a64      	ldr	r2, [pc, #400]	; (8001a30 <HAL_I2C_Init+0x25c>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d802      	bhi.n	80018a8 <HAL_I2C_Init+0xd4>
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	3301      	adds	r3, #1
 80018a6:	e009      	b.n	80018bc <HAL_I2C_Init+0xe8>
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80018ae:	fb02 f303 	mul.w	r3, r2, r3
 80018b2:	4a63      	ldr	r2, [pc, #396]	; (8001a40 <HAL_I2C_Init+0x26c>)
 80018b4:	fba2 2303 	umull	r2, r3, r2, r3
 80018b8:	099b      	lsrs	r3, r3, #6
 80018ba:	3301      	adds	r3, #1
 80018bc:	687a      	ldr	r2, [r7, #4]
 80018be:	6812      	ldr	r2, [r2, #0]
 80018c0:	430b      	orrs	r3, r1
 80018c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	69db      	ldr	r3, [r3, #28]
 80018ca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80018ce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	4956      	ldr	r1, [pc, #344]	; (8001a30 <HAL_I2C_Init+0x25c>)
 80018d8:	428b      	cmp	r3, r1
 80018da:	d80d      	bhi.n	80018f8 <HAL_I2C_Init+0x124>
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	1e59      	subs	r1, r3, #1
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	005b      	lsls	r3, r3, #1
 80018e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80018ea:	3301      	adds	r3, #1
 80018ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018f0:	2b04      	cmp	r3, #4
 80018f2:	bf38      	it	cc
 80018f4:	2304      	movcc	r3, #4
 80018f6:	e04f      	b.n	8001998 <HAL_I2C_Init+0x1c4>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d111      	bne.n	8001924 <HAL_I2C_Init+0x150>
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	1e58      	subs	r0, r3, #1
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6859      	ldr	r1, [r3, #4]
 8001908:	460b      	mov	r3, r1
 800190a:	005b      	lsls	r3, r3, #1
 800190c:	440b      	add	r3, r1
 800190e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001912:	3301      	adds	r3, #1
 8001914:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001918:	2b00      	cmp	r3, #0
 800191a:	bf0c      	ite	eq
 800191c:	2301      	moveq	r3, #1
 800191e:	2300      	movne	r3, #0
 8001920:	b2db      	uxtb	r3, r3
 8001922:	e012      	b.n	800194a <HAL_I2C_Init+0x176>
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	1e58      	subs	r0, r3, #1
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6859      	ldr	r1, [r3, #4]
 800192c:	460b      	mov	r3, r1
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	440b      	add	r3, r1
 8001932:	0099      	lsls	r1, r3, #2
 8001934:	440b      	add	r3, r1
 8001936:	fbb0 f3f3 	udiv	r3, r0, r3
 800193a:	3301      	adds	r3, #1
 800193c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001940:	2b00      	cmp	r3, #0
 8001942:	bf0c      	ite	eq
 8001944:	2301      	moveq	r3, #1
 8001946:	2300      	movne	r3, #0
 8001948:	b2db      	uxtb	r3, r3
 800194a:	2b00      	cmp	r3, #0
 800194c:	d001      	beq.n	8001952 <HAL_I2C_Init+0x17e>
 800194e:	2301      	movs	r3, #1
 8001950:	e022      	b.n	8001998 <HAL_I2C_Init+0x1c4>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d10e      	bne.n	8001978 <HAL_I2C_Init+0x1a4>
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	1e58      	subs	r0, r3, #1
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6859      	ldr	r1, [r3, #4]
 8001962:	460b      	mov	r3, r1
 8001964:	005b      	lsls	r3, r3, #1
 8001966:	440b      	add	r3, r1
 8001968:	fbb0 f3f3 	udiv	r3, r0, r3
 800196c:	3301      	adds	r3, #1
 800196e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001972:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001976:	e00f      	b.n	8001998 <HAL_I2C_Init+0x1c4>
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	1e58      	subs	r0, r3, #1
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6859      	ldr	r1, [r3, #4]
 8001980:	460b      	mov	r3, r1
 8001982:	009b      	lsls	r3, r3, #2
 8001984:	440b      	add	r3, r1
 8001986:	0099      	lsls	r1, r3, #2
 8001988:	440b      	add	r3, r1
 800198a:	fbb0 f3f3 	udiv	r3, r0, r3
 800198e:	3301      	adds	r3, #1
 8001990:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001994:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001998:	6879      	ldr	r1, [r7, #4]
 800199a:	6809      	ldr	r1, [r1, #0]
 800199c:	4313      	orrs	r3, r2
 800199e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	69da      	ldr	r2, [r3, #28]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6a1b      	ldr	r3, [r3, #32]
 80019b2:	431a      	orrs	r2, r3
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	430a      	orrs	r2, r1
 80019ba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80019c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80019ca:	687a      	ldr	r2, [r7, #4]
 80019cc:	6911      	ldr	r1, [r2, #16]
 80019ce:	687a      	ldr	r2, [r7, #4]
 80019d0:	68d2      	ldr	r2, [r2, #12]
 80019d2:	4311      	orrs	r1, r2
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	6812      	ldr	r2, [r2, #0]
 80019d8:	430b      	orrs	r3, r1
 80019da:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	68db      	ldr	r3, [r3, #12]
 80019e2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	695a      	ldr	r2, [r3, #20]
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	699b      	ldr	r3, [r3, #24]
 80019ee:	431a      	orrs	r2, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	430a      	orrs	r2, r1
 80019f6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f042 0201 	orr.w	r2, r2, #1
 8001a06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2220      	movs	r2, #32
 8001a12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001a24:	2300      	movs	r3, #0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	000186a0 	.word	0x000186a0
 8001a34:	001e847f 	.word	0x001e847f
 8001a38:	003d08ff 	.word	0x003d08ff
 8001a3c:	431bde83 	.word	0x431bde83
 8001a40:	10624dd3 	.word	0x10624dd3

08001a44 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b088      	sub	sp, #32
 8001a48:	af02      	add	r7, sp, #8
 8001a4a:	60f8      	str	r0, [r7, #12]
 8001a4c:	4608      	mov	r0, r1
 8001a4e:	4611      	mov	r1, r2
 8001a50:	461a      	mov	r2, r3
 8001a52:	4603      	mov	r3, r0
 8001a54:	817b      	strh	r3, [r7, #10]
 8001a56:	460b      	mov	r3, r1
 8001a58:	813b      	strh	r3, [r7, #8]
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001a5e:	f7ff fb45 	bl	80010ec <HAL_GetTick>
 8001a62:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	2b20      	cmp	r3, #32
 8001a6e:	f040 80d9 	bne.w	8001c24 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	9300      	str	r3, [sp, #0]
 8001a76:	2319      	movs	r3, #25
 8001a78:	2201      	movs	r2, #1
 8001a7a:	496d      	ldr	r1, [pc, #436]	; (8001c30 <HAL_I2C_Mem_Write+0x1ec>)
 8001a7c:	68f8      	ldr	r0, [r7, #12]
 8001a7e:	f000 fda9 	bl	80025d4 <I2C_WaitOnFlagUntilTimeout>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001a88:	2302      	movs	r3, #2
 8001a8a:	e0cc      	b.n	8001c26 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d101      	bne.n	8001a9a <HAL_I2C_Mem_Write+0x56>
 8001a96:	2302      	movs	r3, #2
 8001a98:	e0c5      	b.n	8001c26 <HAL_I2C_Mem_Write+0x1e2>
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0301 	and.w	r3, r3, #1
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d007      	beq.n	8001ac0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f042 0201 	orr.w	r2, r2, #1
 8001abe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ace:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2221      	movs	r2, #33	; 0x21
 8001ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	2240      	movs	r2, #64	; 0x40
 8001adc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	6a3a      	ldr	r2, [r7, #32]
 8001aea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001af0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001af6:	b29a      	uxth	r2, r3
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	4a4d      	ldr	r2, [pc, #308]	; (8001c34 <HAL_I2C_Mem_Write+0x1f0>)
 8001b00:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b02:	88f8      	ldrh	r0, [r7, #6]
 8001b04:	893a      	ldrh	r2, [r7, #8]
 8001b06:	8979      	ldrh	r1, [r7, #10]
 8001b08:	697b      	ldr	r3, [r7, #20]
 8001b0a:	9301      	str	r3, [sp, #4]
 8001b0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b0e:	9300      	str	r3, [sp, #0]
 8001b10:	4603      	mov	r3, r0
 8001b12:	68f8      	ldr	r0, [r7, #12]
 8001b14:	f000 fbe4 	bl	80022e0 <I2C_RequestMemoryWrite>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d052      	beq.n	8001bc4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001b1e:	2301      	movs	r3, #1
 8001b20:	e081      	b.n	8001c26 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001b22:	697a      	ldr	r2, [r7, #20]
 8001b24:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001b26:	68f8      	ldr	r0, [r7, #12]
 8001b28:	f000 fe2a 	bl	8002780 <I2C_WaitOnTXEFlagUntilTimeout>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d00d      	beq.n	8001b4e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b36:	2b04      	cmp	r3, #4
 8001b38:	d107      	bne.n	8001b4a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b48:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e06b      	b.n	8001c26 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b52:	781a      	ldrb	r2, [r3, #0]
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b5e:	1c5a      	adds	r2, r3, #1
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b68:	3b01      	subs	r3, #1
 8001b6a:	b29a      	uxth	r2, r3
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	3b01      	subs	r3, #1
 8001b78:	b29a      	uxth	r2, r3
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	695b      	ldr	r3, [r3, #20]
 8001b84:	f003 0304 	and.w	r3, r3, #4
 8001b88:	2b04      	cmp	r3, #4
 8001b8a:	d11b      	bne.n	8001bc4 <HAL_I2C_Mem_Write+0x180>
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d017      	beq.n	8001bc4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b98:	781a      	ldrb	r2, [r3, #0]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba4:	1c5a      	adds	r2, r3, #1
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bae:	3b01      	subs	r3, #1
 8001bb0:	b29a      	uxth	r2, r3
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001bba:	b29b      	uxth	r3, r3
 8001bbc:	3b01      	subs	r3, #1
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d1aa      	bne.n	8001b22 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bcc:	697a      	ldr	r2, [r7, #20]
 8001bce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001bd0:	68f8      	ldr	r0, [r7, #12]
 8001bd2:	f000 fe16 	bl	8002802 <I2C_WaitOnBTFFlagUntilTimeout>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d00d      	beq.n	8001bf8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be0:	2b04      	cmp	r3, #4
 8001be2:	d107      	bne.n	8001bf4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001bf2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001bf4:	2301      	movs	r3, #1
 8001bf6:	e016      	b.n	8001c26 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	2220      	movs	r2, #32
 8001c0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	2200      	movs	r2, #0
 8001c14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001c20:	2300      	movs	r3, #0
 8001c22:	e000      	b.n	8001c26 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001c24:	2302      	movs	r3, #2
  }
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3718      	adds	r7, #24
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	00100002 	.word	0x00100002
 8001c34:	ffff0000 	.word	0xffff0000

08001c38 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b08c      	sub	sp, #48	; 0x30
 8001c3c:	af02      	add	r7, sp, #8
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	4608      	mov	r0, r1
 8001c42:	4611      	mov	r1, r2
 8001c44:	461a      	mov	r2, r3
 8001c46:	4603      	mov	r3, r0
 8001c48:	817b      	strh	r3, [r7, #10]
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	813b      	strh	r3, [r7, #8]
 8001c4e:	4613      	mov	r3, r2
 8001c50:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001c52:	f7ff fa4b 	bl	80010ec <HAL_GetTick>
 8001c56:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	2b20      	cmp	r3, #32
 8001c62:	f040 8208 	bne.w	8002076 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c68:	9300      	str	r3, [sp, #0]
 8001c6a:	2319      	movs	r3, #25
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	497b      	ldr	r1, [pc, #492]	; (8001e5c <HAL_I2C_Mem_Read+0x224>)
 8001c70:	68f8      	ldr	r0, [r7, #12]
 8001c72:	f000 fcaf 	bl	80025d4 <I2C_WaitOnFlagUntilTimeout>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	e1fb      	b.n	8002078 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d101      	bne.n	8001c8e <HAL_I2C_Mem_Read+0x56>
 8001c8a:	2302      	movs	r3, #2
 8001c8c:	e1f4      	b.n	8002078 <HAL_I2C_Mem_Read+0x440>
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2201      	movs	r2, #1
 8001c92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f003 0301 	and.w	r3, r3, #1
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d007      	beq.n	8001cb4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f042 0201 	orr.w	r2, r2, #1
 8001cb2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001cc2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2222      	movs	r2, #34	; 0x22
 8001cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	2240      	movs	r2, #64	; 0x40
 8001cd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001cde:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001ce4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cea:	b29a      	uxth	r2, r3
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	4a5b      	ldr	r2, [pc, #364]	; (8001e60 <HAL_I2C_Mem_Read+0x228>)
 8001cf4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001cf6:	88f8      	ldrh	r0, [r7, #6]
 8001cf8:	893a      	ldrh	r2, [r7, #8]
 8001cfa:	8979      	ldrh	r1, [r7, #10]
 8001cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfe:	9301      	str	r3, [sp, #4]
 8001d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d02:	9300      	str	r3, [sp, #0]
 8001d04:	4603      	mov	r3, r0
 8001d06:	68f8      	ldr	r0, [r7, #12]
 8001d08:	f000 fb7e 	bl	8002408 <I2C_RequestMemoryRead>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e1b0      	b.n	8002078 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d113      	bne.n	8001d46 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d1e:	2300      	movs	r3, #0
 8001d20:	623b      	str	r3, [r7, #32]
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	695b      	ldr	r3, [r3, #20]
 8001d28:	623b      	str	r3, [r7, #32]
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	699b      	ldr	r3, [r3, #24]
 8001d30:	623b      	str	r3, [r7, #32]
 8001d32:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	e184      	b.n	8002050 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d4a:	2b01      	cmp	r3, #1
 8001d4c:	d11b      	bne.n	8001d86 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d5c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d5e:	2300      	movs	r3, #0
 8001d60:	61fb      	str	r3, [r7, #28]
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	695b      	ldr	r3, [r3, #20]
 8001d68:	61fb      	str	r3, [r7, #28]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	61fb      	str	r3, [r7, #28]
 8001d72:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	e164      	b.n	8002050 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d8a:	2b02      	cmp	r3, #2
 8001d8c:	d11b      	bne.n	8001dc6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d9c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001dac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dae:	2300      	movs	r3, #0
 8001db0:	61bb      	str	r3, [r7, #24]
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	695b      	ldr	r3, [r3, #20]
 8001db8:	61bb      	str	r3, [r7, #24]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	699b      	ldr	r3, [r3, #24]
 8001dc0:	61bb      	str	r3, [r7, #24]
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	e144      	b.n	8002050 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	617b      	str	r3, [r7, #20]
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	695b      	ldr	r3, [r3, #20]
 8001dd0:	617b      	str	r3, [r7, #20]
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	699b      	ldr	r3, [r3, #24]
 8001dd8:	617b      	str	r3, [r7, #20]
 8001dda:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001ddc:	e138      	b.n	8002050 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001de2:	2b03      	cmp	r3, #3
 8001de4:	f200 80f1 	bhi.w	8001fca <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d123      	bne.n	8001e38 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001df0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001df2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001df4:	68f8      	ldr	r0, [r7, #12]
 8001df6:	f000 fd45 	bl	8002884 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d001      	beq.n	8001e04 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e139      	b.n	8002078 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	691a      	ldr	r2, [r3, #16]
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e0e:	b2d2      	uxtb	r2, r2
 8001e10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e16:	1c5a      	adds	r2, r3, #1
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e20:	3b01      	subs	r3, #1
 8001e22:	b29a      	uxth	r2, r3
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	3b01      	subs	r3, #1
 8001e30:	b29a      	uxth	r2, r3
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001e36:	e10b      	b.n	8002050 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e3c:	2b02      	cmp	r3, #2
 8001e3e:	d14e      	bne.n	8001ede <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e42:	9300      	str	r3, [sp, #0]
 8001e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e46:	2200      	movs	r2, #0
 8001e48:	4906      	ldr	r1, [pc, #24]	; (8001e64 <HAL_I2C_Mem_Read+0x22c>)
 8001e4a:	68f8      	ldr	r0, [r7, #12]
 8001e4c:	f000 fbc2 	bl	80025d4 <I2C_WaitOnFlagUntilTimeout>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d008      	beq.n	8001e68 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e10e      	b.n	8002078 <HAL_I2C_Mem_Read+0x440>
 8001e5a:	bf00      	nop
 8001e5c:	00100002 	.word	0x00100002
 8001e60:	ffff0000 	.word	0xffff0000
 8001e64:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e76:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	691a      	ldr	r2, [r3, #16]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e82:	b2d2      	uxtb	r2, r2
 8001e84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e8a:	1c5a      	adds	r2, r3, #1
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e94:	3b01      	subs	r3, #1
 8001e96:	b29a      	uxth	r2, r3
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ea0:	b29b      	uxth	r3, r3
 8001ea2:	3b01      	subs	r3, #1
 8001ea4:	b29a      	uxth	r2, r3
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	691a      	ldr	r2, [r3, #16]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb4:	b2d2      	uxtb	r2, r2
 8001eb6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ebc:	1c5a      	adds	r2, r3, #1
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ec6:	3b01      	subs	r3, #1
 8001ec8:	b29a      	uxth	r2, r3
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001ed2:	b29b      	uxth	r3, r3
 8001ed4:	3b01      	subs	r3, #1
 8001ed6:	b29a      	uxth	r2, r3
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001edc:	e0b8      	b.n	8002050 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee0:	9300      	str	r3, [sp, #0]
 8001ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	4966      	ldr	r1, [pc, #408]	; (8002080 <HAL_I2C_Mem_Read+0x448>)
 8001ee8:	68f8      	ldr	r0, [r7, #12]
 8001eea:	f000 fb73 	bl	80025d4 <I2C_WaitOnFlagUntilTimeout>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d001      	beq.n	8001ef8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e0bf      	b.n	8002078 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001f06:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	691a      	ldr	r2, [r3, #16]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f12:	b2d2      	uxtb	r2, r2
 8001f14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f1a:	1c5a      	adds	r2, r3, #1
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f24:	3b01      	subs	r3, #1
 8001f26:	b29a      	uxth	r2, r3
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	3b01      	subs	r3, #1
 8001f34:	b29a      	uxth	r2, r3
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3c:	9300      	str	r3, [sp, #0]
 8001f3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f40:	2200      	movs	r2, #0
 8001f42:	494f      	ldr	r1, [pc, #316]	; (8002080 <HAL_I2C_Mem_Read+0x448>)
 8001f44:	68f8      	ldr	r0, [r7, #12]
 8001f46:	f000 fb45 	bl	80025d4 <I2C_WaitOnFlagUntilTimeout>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e091      	b.n	8002078 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	691a      	ldr	r2, [r3, #16]
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f6e:	b2d2      	uxtb	r2, r2
 8001f70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f76:	1c5a      	adds	r2, r3, #1
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f80:	3b01      	subs	r3, #1
 8001f82:	b29a      	uxth	r2, r3
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f8c:	b29b      	uxth	r3, r3
 8001f8e:	3b01      	subs	r3, #1
 8001f90:	b29a      	uxth	r2, r3
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	691a      	ldr	r2, [r3, #16]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa0:	b2d2      	uxtb	r2, r2
 8001fa2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa8:	1c5a      	adds	r2, r3, #1
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	b29a      	uxth	r2, r3
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	3b01      	subs	r3, #1
 8001fc2:	b29a      	uxth	r2, r3
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001fc8:	e042      	b.n	8002050 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fcc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001fce:	68f8      	ldr	r0, [r7, #12]
 8001fd0:	f000 fc58 	bl	8002884 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e04c      	b.n	8002078 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	691a      	ldr	r2, [r3, #16]
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe8:	b2d2      	uxtb	r2, r2
 8001fea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff0:	1c5a      	adds	r2, r3, #1
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	b29a      	uxth	r2, r3
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002006:	b29b      	uxth	r3, r3
 8002008:	3b01      	subs	r3, #1
 800200a:	b29a      	uxth	r2, r3
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	695b      	ldr	r3, [r3, #20]
 8002016:	f003 0304 	and.w	r3, r3, #4
 800201a:	2b04      	cmp	r3, #4
 800201c:	d118      	bne.n	8002050 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	691a      	ldr	r2, [r3, #16]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002028:	b2d2      	uxtb	r2, r2
 800202a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002030:	1c5a      	adds	r2, r3, #1
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800203a:	3b01      	subs	r3, #1
 800203c:	b29a      	uxth	r2, r3
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002046:	b29b      	uxth	r3, r3
 8002048:	3b01      	subs	r3, #1
 800204a:	b29a      	uxth	r2, r3
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002054:	2b00      	cmp	r3, #0
 8002056:	f47f aec2 	bne.w	8001dde <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2220      	movs	r2, #32
 800205e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2200      	movs	r2, #0
 8002066:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2200      	movs	r2, #0
 800206e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002072:	2300      	movs	r3, #0
 8002074:	e000      	b.n	8002078 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002076:	2302      	movs	r3, #2
  }
}
 8002078:	4618      	mov	r0, r3
 800207a:	3728      	adds	r7, #40	; 0x28
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	00010004 	.word	0x00010004

08002084 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b08a      	sub	sp, #40	; 0x28
 8002088:	af02      	add	r7, sp, #8
 800208a:	60f8      	str	r0, [r7, #12]
 800208c:	607a      	str	r2, [r7, #4]
 800208e:	603b      	str	r3, [r7, #0]
 8002090:	460b      	mov	r3, r1
 8002092:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002094:	f7ff f82a 	bl	80010ec <HAL_GetTick>
 8002098:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800209a:	2301      	movs	r3, #1
 800209c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	2b20      	cmp	r3, #32
 80020a8:	f040 8110 	bne.w	80022cc <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020ac:	69fb      	ldr	r3, [r7, #28]
 80020ae:	9300      	str	r3, [sp, #0]
 80020b0:	2319      	movs	r3, #25
 80020b2:	2201      	movs	r2, #1
 80020b4:	4988      	ldr	r1, [pc, #544]	; (80022d8 <HAL_I2C_IsDeviceReady+0x254>)
 80020b6:	68f8      	ldr	r0, [r7, #12]
 80020b8:	f000 fa8c 	bl	80025d4 <I2C_WaitOnFlagUntilTimeout>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80020c2:	2302      	movs	r3, #2
 80020c4:	e103      	b.n	80022ce <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80020cc:	2b01      	cmp	r3, #1
 80020ce:	d101      	bne.n	80020d4 <HAL_I2C_IsDeviceReady+0x50>
 80020d0:	2302      	movs	r3, #2
 80020d2:	e0fc      	b.n	80022ce <HAL_I2C_IsDeviceReady+0x24a>
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2201      	movs	r2, #1
 80020d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f003 0301 	and.w	r3, r3, #1
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d007      	beq.n	80020fa <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f042 0201 	orr.w	r2, r2, #1
 80020f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002108:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2224      	movs	r2, #36	; 0x24
 800210e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	2200      	movs	r2, #0
 8002116:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	4a70      	ldr	r2, [pc, #448]	; (80022dc <HAL_I2C_IsDeviceReady+0x258>)
 800211c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	681a      	ldr	r2, [r3, #0]
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800212c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	9300      	str	r3, [sp, #0]
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	2200      	movs	r2, #0
 8002136:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800213a:	68f8      	ldr	r0, [r7, #12]
 800213c:	f000 fa4a 	bl	80025d4 <I2C_WaitOnFlagUntilTimeout>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d00c      	beq.n	8002160 <HAL_I2C_IsDeviceReady+0xdc>
      {
        if (hi2c->Instance->CR1 & I2C_CR1_START)
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002150:	2b00      	cmp	r3, #0
 8002152:	d003      	beq.n	800215c <HAL_I2C_IsDeviceReady+0xd8>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	f44f 7200 	mov.w	r2, #512	; 0x200
 800215a:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800215c:	2303      	movs	r3, #3
 800215e:	e0b6      	b.n	80022ce <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002160:	897b      	ldrh	r3, [r7, #10]
 8002162:	b2db      	uxtb	r3, r3
 8002164:	461a      	mov	r2, r3
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800216e:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002170:	f7fe ffbc 	bl	80010ec <HAL_GetTick>
 8002174:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	695b      	ldr	r3, [r3, #20]
 800217c:	f003 0302 	and.w	r3, r3, #2
 8002180:	2b02      	cmp	r3, #2
 8002182:	bf0c      	ite	eq
 8002184:	2301      	moveq	r3, #1
 8002186:	2300      	movne	r3, #0
 8002188:	b2db      	uxtb	r3, r3
 800218a:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	695b      	ldr	r3, [r3, #20]
 8002192:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002196:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800219a:	bf0c      	ite	eq
 800219c:	2301      	moveq	r3, #1
 800219e:	2300      	movne	r3, #0
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80021a4:	e025      	b.n	80021f2 <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80021a6:	f7fe ffa1 	bl	80010ec <HAL_GetTick>
 80021aa:	4602      	mov	r2, r0
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	683a      	ldr	r2, [r7, #0]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d302      	bcc.n	80021bc <HAL_I2C_IsDeviceReady+0x138>
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d103      	bne.n	80021c4 <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	22a0      	movs	r2, #160	; 0xa0
 80021c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	695b      	ldr	r3, [r3, #20]
 80021ca:	f003 0302 	and.w	r3, r3, #2
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	bf0c      	ite	eq
 80021d2:	2301      	moveq	r3, #1
 80021d4:	2300      	movne	r3, #0
 80021d6:	b2db      	uxtb	r3, r3
 80021d8:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	695b      	ldr	r3, [r3, #20]
 80021e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021e8:	bf0c      	ite	eq
 80021ea:	2301      	moveq	r3, #1
 80021ec:	2300      	movne	r3, #0
 80021ee:	b2db      	uxtb	r3, r3
 80021f0:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	2ba0      	cmp	r3, #160	; 0xa0
 80021fc:	d005      	beq.n	800220a <HAL_I2C_IsDeviceReady+0x186>
 80021fe:	7dfb      	ldrb	r3, [r7, #23]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d102      	bne.n	800220a <HAL_I2C_IsDeviceReady+0x186>
 8002204:	7dbb      	ldrb	r3, [r7, #22]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d0cd      	beq.n	80021a6 <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2220      	movs	r2, #32
 800220e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	695b      	ldr	r3, [r3, #20]
 8002218:	f003 0302 	and.w	r3, r3, #2
 800221c:	2b02      	cmp	r3, #2
 800221e:	d129      	bne.n	8002274 <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800222e:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002230:	2300      	movs	r3, #0
 8002232:	613b      	str	r3, [r7, #16]
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	695b      	ldr	r3, [r3, #20]
 800223a:	613b      	str	r3, [r7, #16]
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	699b      	ldr	r3, [r3, #24]
 8002242:	613b      	str	r3, [r7, #16]
 8002244:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002246:	69fb      	ldr	r3, [r7, #28]
 8002248:	9300      	str	r3, [sp, #0]
 800224a:	2319      	movs	r3, #25
 800224c:	2201      	movs	r2, #1
 800224e:	4922      	ldr	r1, [pc, #136]	; (80022d8 <HAL_I2C_IsDeviceReady+0x254>)
 8002250:	68f8      	ldr	r0, [r7, #12]
 8002252:	f000 f9bf 	bl	80025d4 <I2C_WaitOnFlagUntilTimeout>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e036      	b.n	80022ce <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	2220      	movs	r2, #32
 8002264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2200      	movs	r2, #0
 800226c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002270:	2300      	movs	r3, #0
 8002272:	e02c      	b.n	80022ce <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002282:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800228c:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800228e:	69fb      	ldr	r3, [r7, #28]
 8002290:	9300      	str	r3, [sp, #0]
 8002292:	2319      	movs	r3, #25
 8002294:	2201      	movs	r2, #1
 8002296:	4910      	ldr	r1, [pc, #64]	; (80022d8 <HAL_I2C_IsDeviceReady+0x254>)
 8002298:	68f8      	ldr	r0, [r7, #12]
 800229a:	f000 f99b 	bl	80025d4 <I2C_WaitOnFlagUntilTimeout>
 800229e:	4603      	mov	r3, r0
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d001      	beq.n	80022a8 <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e012      	b.n	80022ce <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80022a8:	69bb      	ldr	r3, [r7, #24]
 80022aa:	3301      	adds	r3, #1
 80022ac:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80022ae:	69ba      	ldr	r2, [r7, #24]
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	429a      	cmp	r2, r3
 80022b4:	f4ff af33 	bcc.w	800211e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	2220      	movs	r2, #32
 80022bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2200      	movs	r2, #0
 80022c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e000      	b.n	80022ce <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 80022cc:	2302      	movs	r3, #2
  }
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	3720      	adds	r7, #32
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	00100002 	.word	0x00100002
 80022dc:	ffff0000 	.word	0xffff0000

080022e0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b088      	sub	sp, #32
 80022e4:	af02      	add	r7, sp, #8
 80022e6:	60f8      	str	r0, [r7, #12]
 80022e8:	4608      	mov	r0, r1
 80022ea:	4611      	mov	r1, r2
 80022ec:	461a      	mov	r2, r3
 80022ee:	4603      	mov	r3, r0
 80022f0:	817b      	strh	r3, [r7, #10]
 80022f2:	460b      	mov	r3, r1
 80022f4:	813b      	strh	r3, [r7, #8]
 80022f6:	4613      	mov	r3, r2
 80022f8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002308:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800230a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800230c:	9300      	str	r3, [sp, #0]
 800230e:	6a3b      	ldr	r3, [r7, #32]
 8002310:	2200      	movs	r2, #0
 8002312:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002316:	68f8      	ldr	r0, [r7, #12]
 8002318:	f000 f95c 	bl	80025d4 <I2C_WaitOnFlagUntilTimeout>
 800231c:	4603      	mov	r3, r0
 800231e:	2b00      	cmp	r3, #0
 8002320:	d00c      	beq.n	800233c <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800232c:	2b00      	cmp	r3, #0
 800232e:	d003      	beq.n	8002338 <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002336:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002338:	2303      	movs	r3, #3
 800233a:	e05f      	b.n	80023fc <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800233c:	897b      	ldrh	r3, [r7, #10]
 800233e:	b2db      	uxtb	r3, r3
 8002340:	461a      	mov	r2, r3
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800234a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800234c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800234e:	6a3a      	ldr	r2, [r7, #32]
 8002350:	492c      	ldr	r1, [pc, #176]	; (8002404 <I2C_RequestMemoryWrite+0x124>)
 8002352:	68f8      	ldr	r0, [r7, #12]
 8002354:	f000 f995 	bl	8002682 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d001      	beq.n	8002362 <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e04c      	b.n	80023fc <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002362:	2300      	movs	r3, #0
 8002364:	617b      	str	r3, [r7, #20]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	695b      	ldr	r3, [r3, #20]
 800236c:	617b      	str	r3, [r7, #20]
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	699b      	ldr	r3, [r3, #24]
 8002374:	617b      	str	r3, [r7, #20]
 8002376:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002378:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800237a:	6a39      	ldr	r1, [r7, #32]
 800237c:	68f8      	ldr	r0, [r7, #12]
 800237e:	f000 f9ff 	bl	8002780 <I2C_WaitOnTXEFlagUntilTimeout>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d00d      	beq.n	80023a4 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238c:	2b04      	cmp	r3, #4
 800238e:	d107      	bne.n	80023a0 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800239e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e02b      	b.n	80023fc <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80023a4:	88fb      	ldrh	r3, [r7, #6]
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d105      	bne.n	80023b6 <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80023aa:	893b      	ldrh	r3, [r7, #8]
 80023ac:	b2da      	uxtb	r2, r3
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	611a      	str	r2, [r3, #16]
 80023b4:	e021      	b.n	80023fa <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80023b6:	893b      	ldrh	r3, [r7, #8]
 80023b8:	0a1b      	lsrs	r3, r3, #8
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	b2da      	uxtb	r2, r3
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023c6:	6a39      	ldr	r1, [r7, #32]
 80023c8:	68f8      	ldr	r0, [r7, #12]
 80023ca:	f000 f9d9 	bl	8002780 <I2C_WaitOnTXEFlagUntilTimeout>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d00d      	beq.n	80023f0 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d8:	2b04      	cmp	r3, #4
 80023da:	d107      	bne.n	80023ec <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023ea:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	e005      	b.n	80023fc <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80023f0:	893b      	ldrh	r3, [r7, #8]
 80023f2:	b2da      	uxtb	r2, r3
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80023fa:	2300      	movs	r3, #0
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3718      	adds	r7, #24
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	00010002 	.word	0x00010002

08002408 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b088      	sub	sp, #32
 800240c:	af02      	add	r7, sp, #8
 800240e:	60f8      	str	r0, [r7, #12]
 8002410:	4608      	mov	r0, r1
 8002412:	4611      	mov	r1, r2
 8002414:	461a      	mov	r2, r3
 8002416:	4603      	mov	r3, r0
 8002418:	817b      	strh	r3, [r7, #10]
 800241a:	460b      	mov	r3, r1
 800241c:	813b      	strh	r3, [r7, #8]
 800241e:	4613      	mov	r3, r2
 8002420:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	681a      	ldr	r2, [r3, #0]
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002430:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002440:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002444:	9300      	str	r3, [sp, #0]
 8002446:	6a3b      	ldr	r3, [r7, #32]
 8002448:	2200      	movs	r2, #0
 800244a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800244e:	68f8      	ldr	r0, [r7, #12]
 8002450:	f000 f8c0 	bl	80025d4 <I2C_WaitOnFlagUntilTimeout>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d00c      	beq.n	8002474 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002464:	2b00      	cmp	r3, #0
 8002466:	d003      	beq.n	8002470 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800246e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002470:	2303      	movs	r3, #3
 8002472:	e0a9      	b.n	80025c8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002474:	897b      	ldrh	r3, [r7, #10]
 8002476:	b2db      	uxtb	r3, r3
 8002478:	461a      	mov	r2, r3
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002482:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002486:	6a3a      	ldr	r2, [r7, #32]
 8002488:	4951      	ldr	r1, [pc, #324]	; (80025d0 <I2C_RequestMemoryRead+0x1c8>)
 800248a:	68f8      	ldr	r0, [r7, #12]
 800248c:	f000 f8f9 	bl	8002682 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e096      	b.n	80025c8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800249a:	2300      	movs	r3, #0
 800249c:	617b      	str	r3, [r7, #20]
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	695b      	ldr	r3, [r3, #20]
 80024a4:	617b      	str	r3, [r7, #20]
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	699b      	ldr	r3, [r3, #24]
 80024ac:	617b      	str	r3, [r7, #20]
 80024ae:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80024b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024b2:	6a39      	ldr	r1, [r7, #32]
 80024b4:	68f8      	ldr	r0, [r7, #12]
 80024b6:	f000 f963 	bl	8002780 <I2C_WaitOnTXEFlagUntilTimeout>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d00d      	beq.n	80024dc <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024c4:	2b04      	cmp	r3, #4
 80024c6:	d107      	bne.n	80024d8 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024d6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e075      	b.n	80025c8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80024dc:	88fb      	ldrh	r3, [r7, #6]
 80024de:	2b01      	cmp	r3, #1
 80024e0:	d105      	bne.n	80024ee <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80024e2:	893b      	ldrh	r3, [r7, #8]
 80024e4:	b2da      	uxtb	r2, r3
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	611a      	str	r2, [r3, #16]
 80024ec:	e021      	b.n	8002532 <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80024ee:	893b      	ldrh	r3, [r7, #8]
 80024f0:	0a1b      	lsrs	r3, r3, #8
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	b2da      	uxtb	r2, r3
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80024fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024fe:	6a39      	ldr	r1, [r7, #32]
 8002500:	68f8      	ldr	r0, [r7, #12]
 8002502:	f000 f93d 	bl	8002780 <I2C_WaitOnTXEFlagUntilTimeout>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d00d      	beq.n	8002528 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002510:	2b04      	cmp	r3, #4
 8002512:	d107      	bne.n	8002524 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002522:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002524:	2301      	movs	r3, #1
 8002526:	e04f      	b.n	80025c8 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002528:	893b      	ldrh	r3, [r7, #8]
 800252a:	b2da      	uxtb	r2, r3
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002532:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002534:	6a39      	ldr	r1, [r7, #32]
 8002536:	68f8      	ldr	r0, [r7, #12]
 8002538:	f000 f922 	bl	8002780 <I2C_WaitOnTXEFlagUntilTimeout>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d00d      	beq.n	800255e <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002546:	2b04      	cmp	r3, #4
 8002548:	d107      	bne.n	800255a <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681a      	ldr	r2, [r3, #0]
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002558:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e034      	b.n	80025c8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800256c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800256e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002570:	9300      	str	r3, [sp, #0]
 8002572:	6a3b      	ldr	r3, [r7, #32]
 8002574:	2200      	movs	r2, #0
 8002576:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800257a:	68f8      	ldr	r0, [r7, #12]
 800257c:	f000 f82a 	bl	80025d4 <I2C_WaitOnFlagUntilTimeout>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d00c      	beq.n	80025a0 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002590:	2b00      	cmp	r3, #0
 8002592:	d003      	beq.n	800259c <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	f44f 7200 	mov.w	r2, #512	; 0x200
 800259a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e013      	b.n	80025c8 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80025a0:	897b      	ldrh	r3, [r7, #10]
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	f043 0301 	orr.w	r3, r3, #1
 80025a8:	b2da      	uxtb	r2, r3
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b2:	6a3a      	ldr	r2, [r7, #32]
 80025b4:	4906      	ldr	r1, [pc, #24]	; (80025d0 <I2C_RequestMemoryRead+0x1c8>)
 80025b6:	68f8      	ldr	r0, [r7, #12]
 80025b8:	f000 f863 	bl	8002682 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d001      	beq.n	80025c6 <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e000      	b.n	80025c8 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 80025c6:	2300      	movs	r3, #0
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3718      	adds	r7, #24
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	00010002 	.word	0x00010002

080025d4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b084      	sub	sp, #16
 80025d8:	af00      	add	r7, sp, #0
 80025da:	60f8      	str	r0, [r7, #12]
 80025dc:	60b9      	str	r1, [r7, #8]
 80025de:	603b      	str	r3, [r7, #0]
 80025e0:	4613      	mov	r3, r2
 80025e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80025e4:	e025      	b.n	8002632 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ec:	d021      	beq.n	8002632 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025ee:	f7fe fd7d 	bl	80010ec <HAL_GetTick>
 80025f2:	4602      	mov	r2, r0
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	683a      	ldr	r2, [r7, #0]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d302      	bcc.n	8002604 <I2C_WaitOnFlagUntilTimeout+0x30>
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d116      	bne.n	8002632 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2200      	movs	r2, #0
 8002608:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2220      	movs	r2, #32
 800260e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261e:	f043 0220 	orr.w	r2, r3, #32
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2200      	movs	r2, #0
 800262a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e023      	b.n	800267a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	0c1b      	lsrs	r3, r3, #16
 8002636:	b2db      	uxtb	r3, r3
 8002638:	2b01      	cmp	r3, #1
 800263a:	d10d      	bne.n	8002658 <I2C_WaitOnFlagUntilTimeout+0x84>
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	695b      	ldr	r3, [r3, #20]
 8002642:	43da      	mvns	r2, r3
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	4013      	ands	r3, r2
 8002648:	b29b      	uxth	r3, r3
 800264a:	2b00      	cmp	r3, #0
 800264c:	bf0c      	ite	eq
 800264e:	2301      	moveq	r3, #1
 8002650:	2300      	movne	r3, #0
 8002652:	b2db      	uxtb	r3, r3
 8002654:	461a      	mov	r2, r3
 8002656:	e00c      	b.n	8002672 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	699b      	ldr	r3, [r3, #24]
 800265e:	43da      	mvns	r2, r3
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	4013      	ands	r3, r2
 8002664:	b29b      	uxth	r3, r3
 8002666:	2b00      	cmp	r3, #0
 8002668:	bf0c      	ite	eq
 800266a:	2301      	moveq	r3, #1
 800266c:	2300      	movne	r3, #0
 800266e:	b2db      	uxtb	r3, r3
 8002670:	461a      	mov	r2, r3
 8002672:	79fb      	ldrb	r3, [r7, #7]
 8002674:	429a      	cmp	r2, r3
 8002676:	d0b6      	beq.n	80025e6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b084      	sub	sp, #16
 8002686:	af00      	add	r7, sp, #0
 8002688:	60f8      	str	r0, [r7, #12]
 800268a:	60b9      	str	r1, [r7, #8]
 800268c:	607a      	str	r2, [r7, #4]
 800268e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002690:	e051      	b.n	8002736 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	695b      	ldr	r3, [r3, #20]
 8002698:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800269c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026a0:	d123      	bne.n	80026ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026b0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80026ba:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2200      	movs	r2, #0
 80026c0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2220      	movs	r2, #32
 80026c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2200      	movs	r2, #0
 80026ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026d6:	f043 0204 	orr.w	r2, r3, #4
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2200      	movs	r2, #0
 80026e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e046      	b.n	8002778 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026f0:	d021      	beq.n	8002736 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026f2:	f7fe fcfb 	bl	80010ec <HAL_GetTick>
 80026f6:	4602      	mov	r2, r0
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	1ad3      	subs	r3, r2, r3
 80026fc:	687a      	ldr	r2, [r7, #4]
 80026fe:	429a      	cmp	r2, r3
 8002700:	d302      	bcc.n	8002708 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d116      	bne.n	8002736 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2200      	movs	r2, #0
 800270c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2220      	movs	r2, #32
 8002712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	2200      	movs	r2, #0
 800271a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002722:	f043 0220 	orr.w	r2, r3, #32
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	2200      	movs	r2, #0
 800272e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	e020      	b.n	8002778 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	0c1b      	lsrs	r3, r3, #16
 800273a:	b2db      	uxtb	r3, r3
 800273c:	2b01      	cmp	r3, #1
 800273e:	d10c      	bne.n	800275a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	695b      	ldr	r3, [r3, #20]
 8002746:	43da      	mvns	r2, r3
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	4013      	ands	r3, r2
 800274c:	b29b      	uxth	r3, r3
 800274e:	2b00      	cmp	r3, #0
 8002750:	bf14      	ite	ne
 8002752:	2301      	movne	r3, #1
 8002754:	2300      	moveq	r3, #0
 8002756:	b2db      	uxtb	r3, r3
 8002758:	e00b      	b.n	8002772 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	699b      	ldr	r3, [r3, #24]
 8002760:	43da      	mvns	r2, r3
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	4013      	ands	r3, r2
 8002766:	b29b      	uxth	r3, r3
 8002768:	2b00      	cmp	r3, #0
 800276a:	bf14      	ite	ne
 800276c:	2301      	movne	r3, #1
 800276e:	2300      	moveq	r3, #0
 8002770:	b2db      	uxtb	r3, r3
 8002772:	2b00      	cmp	r3, #0
 8002774:	d18d      	bne.n	8002692 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002776:	2300      	movs	r3, #0
}
 8002778:	4618      	mov	r0, r3
 800277a:	3710      	adds	r7, #16
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800278c:	e02d      	b.n	80027ea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800278e:	68f8      	ldr	r0, [r7, #12]
 8002790:	f000 f8ce 	bl	8002930 <I2C_IsAcknowledgeFailed>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e02d      	b.n	80027fa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a4:	d021      	beq.n	80027ea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027a6:	f7fe fca1 	bl	80010ec <HAL_GetTick>
 80027aa:	4602      	mov	r2, r0
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	1ad3      	subs	r3, r2, r3
 80027b0:	68ba      	ldr	r2, [r7, #8]
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d302      	bcc.n	80027bc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d116      	bne.n	80027ea <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2200      	movs	r2, #0
 80027c0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2220      	movs	r2, #32
 80027c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d6:	f043 0220 	orr.w	r2, r3, #32
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	2200      	movs	r2, #0
 80027e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e007      	b.n	80027fa <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	695b      	ldr	r3, [r3, #20]
 80027f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027f4:	2b80      	cmp	r3, #128	; 0x80
 80027f6:	d1ca      	bne.n	800278e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3710      	adds	r7, #16
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002802:	b580      	push	{r7, lr}
 8002804:	b084      	sub	sp, #16
 8002806:	af00      	add	r7, sp, #0
 8002808:	60f8      	str	r0, [r7, #12]
 800280a:	60b9      	str	r1, [r7, #8]
 800280c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800280e:	e02d      	b.n	800286c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002810:	68f8      	ldr	r0, [r7, #12]
 8002812:	f000 f88d 	bl	8002930 <I2C_IsAcknowledgeFailed>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e02d      	b.n	800287c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002826:	d021      	beq.n	800286c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002828:	f7fe fc60 	bl	80010ec <HAL_GetTick>
 800282c:	4602      	mov	r2, r0
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	1ad3      	subs	r3, r2, r3
 8002832:	68ba      	ldr	r2, [r7, #8]
 8002834:	429a      	cmp	r2, r3
 8002836:	d302      	bcc.n	800283e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d116      	bne.n	800286c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2200      	movs	r2, #0
 8002842:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2220      	movs	r2, #32
 8002848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2200      	movs	r2, #0
 8002850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002858:	f043 0220 	orr.w	r2, r3, #32
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2200      	movs	r2, #0
 8002864:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e007      	b.n	800287c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	f003 0304 	and.w	r3, r3, #4
 8002876:	2b04      	cmp	r3, #4
 8002878:	d1ca      	bne.n	8002810 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800287a:	2300      	movs	r3, #0
}
 800287c:	4618      	mov	r0, r3
 800287e:	3710      	adds	r7, #16
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}

08002884 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002890:	e042      	b.n	8002918 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	695b      	ldr	r3, [r3, #20]
 8002898:	f003 0310 	and.w	r3, r3, #16
 800289c:	2b10      	cmp	r3, #16
 800289e:	d119      	bne.n	80028d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f06f 0210 	mvn.w	r2, #16
 80028a8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2200      	movs	r2, #0
 80028ae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2220      	movs	r2, #32
 80028b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2200      	movs	r2, #0
 80028bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e029      	b.n	8002928 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028d4:	f7fe fc0a 	bl	80010ec <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	68ba      	ldr	r2, [r7, #8]
 80028e0:	429a      	cmp	r2, r3
 80028e2:	d302      	bcc.n	80028ea <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d116      	bne.n	8002918 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2200      	movs	r2, #0
 80028ee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	2220      	movs	r2, #32
 80028f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2200      	movs	r2, #0
 80028fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002904:	f043 0220 	orr.w	r2, r3, #32
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2200      	movs	r2, #0
 8002910:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002914:	2301      	movs	r3, #1
 8002916:	e007      	b.n	8002928 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	695b      	ldr	r3, [r3, #20]
 800291e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002922:	2b40      	cmp	r3, #64	; 0x40
 8002924:	d1b5      	bne.n	8002892 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002926:	2300      	movs	r3, #0
}
 8002928:	4618      	mov	r0, r3
 800292a:	3710      	adds	r7, #16
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}

08002930 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	695b      	ldr	r3, [r3, #20]
 800293e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002942:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002946:	d11b      	bne.n	8002980 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002950:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2220      	movs	r2, #32
 800295c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2200      	movs	r2, #0
 8002964:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800296c:	f043 0204 	orr.w	r2, r3, #4
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2200      	movs	r2, #0
 8002978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e000      	b.n	8002982 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002980:	2300      	movs	r3, #0
}
 8002982:	4618      	mov	r0, r3
 8002984:	370c      	adds	r7, #12
 8002986:	46bd      	mov	sp, r7
 8002988:	bc80      	pop	{r7}
 800298a:	4770      	bx	lr

0800298c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800298c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800298e:	b08f      	sub	sp, #60	; 0x3c
 8002990:	af0a      	add	r7, sp, #40	; 0x28
 8002992:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d101      	bne.n	800299e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e10f      	b.n	8002bbe <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d106      	bne.n	80029be <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f004 fde1 	bl	8007580 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2203      	movs	r2, #3
 80029c2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d102      	bne.n	80029d8 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2200      	movs	r2, #0
 80029d6:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4618      	mov	r0, r3
 80029de:	f001 fe99 	bl	8004714 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	603b      	str	r3, [r7, #0]
 80029e8:	687e      	ldr	r6, [r7, #4]
 80029ea:	466d      	mov	r5, sp
 80029ec:	f106 0410 	add.w	r4, r6, #16
 80029f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029f8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80029fc:	e885 0003 	stmia.w	r5, {r0, r1}
 8002a00:	1d33      	adds	r3, r6, #4
 8002a02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a04:	6838      	ldr	r0, [r7, #0]
 8002a06:	f001 fd7b 	bl	8004500 <USB_CoreInit>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d005      	beq.n	8002a1c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2202      	movs	r2, #2
 8002a14:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e0d0      	b.n	8002bbe <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2100      	movs	r1, #0
 8002a22:	4618      	mov	r0, r3
 8002a24:	f001 fe86 	bl	8004734 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a28:	2300      	movs	r3, #0
 8002a2a:	73fb      	strb	r3, [r7, #15]
 8002a2c:	e04a      	b.n	8002ac4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002a2e:	7bfa      	ldrb	r2, [r7, #15]
 8002a30:	6879      	ldr	r1, [r7, #4]
 8002a32:	4613      	mov	r3, r2
 8002a34:	00db      	lsls	r3, r3, #3
 8002a36:	1a9b      	subs	r3, r3, r2
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	440b      	add	r3, r1
 8002a3c:	333d      	adds	r3, #61	; 0x3d
 8002a3e:	2201      	movs	r2, #1
 8002a40:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002a42:	7bfa      	ldrb	r2, [r7, #15]
 8002a44:	6879      	ldr	r1, [r7, #4]
 8002a46:	4613      	mov	r3, r2
 8002a48:	00db      	lsls	r3, r3, #3
 8002a4a:	1a9b      	subs	r3, r3, r2
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	440b      	add	r3, r1
 8002a50:	333c      	adds	r3, #60	; 0x3c
 8002a52:	7bfa      	ldrb	r2, [r7, #15]
 8002a54:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002a56:	7bfa      	ldrb	r2, [r7, #15]
 8002a58:	7bfb      	ldrb	r3, [r7, #15]
 8002a5a:	b298      	uxth	r0, r3
 8002a5c:	6879      	ldr	r1, [r7, #4]
 8002a5e:	4613      	mov	r3, r2
 8002a60:	00db      	lsls	r3, r3, #3
 8002a62:	1a9b      	subs	r3, r3, r2
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	440b      	add	r3, r1
 8002a68:	3342      	adds	r3, #66	; 0x42
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002a6e:	7bfa      	ldrb	r2, [r7, #15]
 8002a70:	6879      	ldr	r1, [r7, #4]
 8002a72:	4613      	mov	r3, r2
 8002a74:	00db      	lsls	r3, r3, #3
 8002a76:	1a9b      	subs	r3, r3, r2
 8002a78:	009b      	lsls	r3, r3, #2
 8002a7a:	440b      	add	r3, r1
 8002a7c:	333f      	adds	r3, #63	; 0x3f
 8002a7e:	2200      	movs	r2, #0
 8002a80:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002a82:	7bfa      	ldrb	r2, [r7, #15]
 8002a84:	6879      	ldr	r1, [r7, #4]
 8002a86:	4613      	mov	r3, r2
 8002a88:	00db      	lsls	r3, r3, #3
 8002a8a:	1a9b      	subs	r3, r3, r2
 8002a8c:	009b      	lsls	r3, r3, #2
 8002a8e:	440b      	add	r3, r1
 8002a90:	3344      	adds	r3, #68	; 0x44
 8002a92:	2200      	movs	r2, #0
 8002a94:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002a96:	7bfa      	ldrb	r2, [r7, #15]
 8002a98:	6879      	ldr	r1, [r7, #4]
 8002a9a:	4613      	mov	r3, r2
 8002a9c:	00db      	lsls	r3, r3, #3
 8002a9e:	1a9b      	subs	r3, r3, r2
 8002aa0:	009b      	lsls	r3, r3, #2
 8002aa2:	440b      	add	r3, r1
 8002aa4:	3348      	adds	r3, #72	; 0x48
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002aaa:	7bfa      	ldrb	r2, [r7, #15]
 8002aac:	6879      	ldr	r1, [r7, #4]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	00db      	lsls	r3, r3, #3
 8002ab2:	1a9b      	subs	r3, r3, r2
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	440b      	add	r3, r1
 8002ab8:	3350      	adds	r3, #80	; 0x50
 8002aba:	2200      	movs	r2, #0
 8002abc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002abe:	7bfb      	ldrb	r3, [r7, #15]
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	73fb      	strb	r3, [r7, #15]
 8002ac4:	7bfa      	ldrb	r2, [r7, #15]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d3af      	bcc.n	8002a2e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ace:	2300      	movs	r3, #0
 8002ad0:	73fb      	strb	r3, [r7, #15]
 8002ad2:	e044      	b.n	8002b5e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002ad4:	7bfa      	ldrb	r2, [r7, #15]
 8002ad6:	6879      	ldr	r1, [r7, #4]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	00db      	lsls	r3, r3, #3
 8002adc:	1a9b      	subs	r3, r3, r2
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	440b      	add	r3, r1
 8002ae2:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002aea:	7bfa      	ldrb	r2, [r7, #15]
 8002aec:	6879      	ldr	r1, [r7, #4]
 8002aee:	4613      	mov	r3, r2
 8002af0:	00db      	lsls	r3, r3, #3
 8002af2:	1a9b      	subs	r3, r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	440b      	add	r3, r1
 8002af8:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002afc:	7bfa      	ldrb	r2, [r7, #15]
 8002afe:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002b00:	7bfa      	ldrb	r2, [r7, #15]
 8002b02:	6879      	ldr	r1, [r7, #4]
 8002b04:	4613      	mov	r3, r2
 8002b06:	00db      	lsls	r3, r3, #3
 8002b08:	1a9b      	subs	r3, r3, r2
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	440b      	add	r3, r1
 8002b0e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002b12:	2200      	movs	r2, #0
 8002b14:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002b16:	7bfa      	ldrb	r2, [r7, #15]
 8002b18:	6879      	ldr	r1, [r7, #4]
 8002b1a:	4613      	mov	r3, r2
 8002b1c:	00db      	lsls	r3, r3, #3
 8002b1e:	1a9b      	subs	r3, r3, r2
 8002b20:	009b      	lsls	r3, r3, #2
 8002b22:	440b      	add	r3, r1
 8002b24:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002b28:	2200      	movs	r2, #0
 8002b2a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002b2c:	7bfa      	ldrb	r2, [r7, #15]
 8002b2e:	6879      	ldr	r1, [r7, #4]
 8002b30:	4613      	mov	r3, r2
 8002b32:	00db      	lsls	r3, r3, #3
 8002b34:	1a9b      	subs	r3, r3, r2
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	440b      	add	r3, r1
 8002b3a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002b3e:	2200      	movs	r2, #0
 8002b40:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002b42:	7bfa      	ldrb	r2, [r7, #15]
 8002b44:	6879      	ldr	r1, [r7, #4]
 8002b46:	4613      	mov	r3, r2
 8002b48:	00db      	lsls	r3, r3, #3
 8002b4a:	1a9b      	subs	r3, r3, r2
 8002b4c:	009b      	lsls	r3, r3, #2
 8002b4e:	440b      	add	r3, r1
 8002b50:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002b54:	2200      	movs	r2, #0
 8002b56:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b58:	7bfb      	ldrb	r3, [r7, #15]
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	73fb      	strb	r3, [r7, #15]
 8002b5e:	7bfa      	ldrb	r2, [r7, #15]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d3b5      	bcc.n	8002ad4 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	603b      	str	r3, [r7, #0]
 8002b6e:	687e      	ldr	r6, [r7, #4]
 8002b70:	466d      	mov	r5, sp
 8002b72:	f106 0410 	add.w	r4, r6, #16
 8002b76:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b78:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b7a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b7c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b7e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002b82:	e885 0003 	stmia.w	r5, {r0, r1}
 8002b86:	1d33      	adds	r3, r6, #4
 8002b88:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b8a:	6838      	ldr	r0, [r7, #0]
 8002b8c:	f001 fdfc 	bl	8004788 <USB_DevInit>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d005      	beq.n	8002ba2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2202      	movs	r2, #2
 8002b9a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e00d      	b.n	8002bbe <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2201      	movs	r2, #1
 8002bae:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f002 fde3 	bl	8005782 <USB_DevDisconnect>

  return HAL_OK;
 8002bbc:	2300      	movs	r3, #0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3714      	adds	r7, #20
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002bc6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002bc6:	b580      	push	{r7, lr}
 8002bc8:	b082      	sub	sp, #8
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	d101      	bne.n	8002bdc <HAL_PCD_Start+0x16>
 8002bd8:	2302      	movs	r3, #2
 8002bda:	e012      	b.n	8002c02 <HAL_PCD_Start+0x3c>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DevConnect(hpcd->Instance);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4618      	mov	r0, r3
 8002bea:	f002 fdb2 	bl	8005752 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f001 fd7e 	bl	80046f4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002c0a:	b590      	push	{r4, r7, lr}
 8002c0c:	b08d      	sub	sp, #52	; 0x34
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c18:	6a3b      	ldr	r3, [r7, #32]
 8002c1a:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4618      	mov	r0, r3
 8002c22:	f002 fe54 	bl	80058ce <USB_GetMode>
 8002c26:	4603      	mov	r3, r0
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	f040 8380 	bne.w	800332e <HAL_PCD_IRQHandler+0x724>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f002 fdbd 	bl	80057b2 <USB_ReadInterrupts>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	f000 8376 	beq.w	800332c <HAL_PCD_IRQHandler+0x722>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4618      	mov	r0, r3
 8002c46:	f002 fdb4 	bl	80057b2 <USB_ReadInterrupts>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	f003 0302 	and.w	r3, r3, #2
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d107      	bne.n	8002c64 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	695a      	ldr	r2, [r3, #20]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f002 0202 	and.w	r2, r2, #2
 8002c62:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f002 fda2 	bl	80057b2 <USB_ReadInterrupts>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c74:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002c78:	d17b      	bne.n	8002d72 <HAL_PCD_IRQHandler+0x168>
    {
      epnum = 0U;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4618      	mov	r0, r3
 8002c84:	f002 fda7 	bl	80057d6 <USB_ReadDevAllOutEpInterrupt>
 8002c88:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002c8a:	e06f      	b.n	8002d6c <HAL_PCD_IRQHandler+0x162>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c8e:	f003 0301 	and.w	r3, r3, #1
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d064      	beq.n	8002d60 <HAL_PCD_IRQHandler+0x156>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c9c:	b2d2      	uxtb	r2, r2
 8002c9e:	4611      	mov	r1, r2
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f002 fdca 	bl	800583a <USB_ReadDevOutEPInterrupt>
 8002ca6:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	f003 0301 	and.w	r3, r3, #1
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d00c      	beq.n	8002ccc <HAL_PCD_IRQHandler+0xc2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb4:	015a      	lsls	r2, r3, #5
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	4413      	add	r3, r2
 8002cba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002cbe:	461a      	mov	r2, r3
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002cc4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 fdfe 	bl	80038c8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	f003 0308 	and.w	r3, r3, #8
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00c      	beq.n	8002cf0 <HAL_PCD_IRQHandler+0xe6>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002cd6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f000 fefd 	bl	8003ad8 <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce0:	015a      	lsls	r2, r3, #5
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	4413      	add	r3, r2
 8002ce6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002cea:	461a      	mov	r2, r3
 8002cec:	2308      	movs	r3, #8
 8002cee:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	f003 0310 	and.w	r3, r3, #16
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d008      	beq.n	8002d0c <HAL_PCD_IRQHandler+0x102>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfc:	015a      	lsls	r2, r3, #5
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	4413      	add	r3, r2
 8002d02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002d06:	461a      	mov	r2, r3
 8002d08:	2310      	movs	r3, #16
 8002d0a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002d0c:	69bb      	ldr	r3, [r7, #24]
 8002d0e:	f003 0320 	and.w	r3, r3, #32
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d015      	beq.n	8002d42 <HAL_PCD_IRQHandler+0x138>
          {
            if (hpcd->Init.dma_enable == 1U)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	691b      	ldr	r3, [r3, #16]
 8002d1a:	2b01      	cmp	r3, #1
 8002d1c:	d108      	bne.n	8002d30 <HAL_PCD_IRQHandler+0x126>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6818      	ldr	r0, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002d28:	461a      	mov	r2, r3
 8002d2a:	2101      	movs	r1, #1
 8002d2c:	f002 fe10 	bl	8005950 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d32:	015a      	lsls	r2, r3, #5
 8002d34:	69fb      	ldr	r3, [r7, #28]
 8002d36:	4413      	add	r3, r2
 8002d38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002d3c:	461a      	mov	r2, r3
 8002d3e:	2320      	movs	r3, #32
 8002d40:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002d42:	69bb      	ldr	r3, [r7, #24]
 8002d44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d009      	beq.n	8002d60 <HAL_PCD_IRQHandler+0x156>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d4e:	015a      	lsls	r2, r3, #5
 8002d50:	69fb      	ldr	r3, [r7, #28]
 8002d52:	4413      	add	r3, r2
 8002d54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002d58:	461a      	mov	r2, r3
 8002d5a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002d5e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d62:	3301      	adds	r3, #1
 8002d64:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002d66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d68:	085b      	lsrs	r3, r3, #1
 8002d6a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d18c      	bne.n	8002c8c <HAL_PCD_IRQHandler+0x82>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4618      	mov	r0, r3
 8002d78:	f002 fd1b 	bl	80057b2 <USB_ReadInterrupts>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d82:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d86:	f040 80c4 	bne.w	8002f12 <HAL_PCD_IRQHandler+0x308>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f002 fd3a 	bl	8005808 <USB_ReadDevAllInEpInterrupt>
 8002d94:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002d96:	2300      	movs	r3, #0
 8002d98:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002d9a:	e0b6      	b.n	8002f0a <HAL_PCD_IRQHandler+0x300>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	f000 80ab 	beq.w	8002efe <HAL_PCD_IRQHandler+0x2f4>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dae:	b2d2      	uxtb	r2, r2
 8002db0:	4611      	mov	r1, r2
 8002db2:	4618      	mov	r0, r3
 8002db4:	f002 fd5e 	bl	8005874 <USB_ReadDevInEPInterrupt>
 8002db8:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	f003 0301 	and.w	r3, r3, #1
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d05b      	beq.n	8002e7c <HAL_PCD_IRQHandler+0x272>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc6:	f003 030f 	and.w	r3, r3, #15
 8002dca:	2201      	movs	r2, #1
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002dd8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	69f9      	ldr	r1, [r7, #28]
 8002de0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002de4:	4013      	ands	r3, r2
 8002de6:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dea:	015a      	lsls	r2, r3, #5
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	4413      	add	r3, r2
 8002df0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002df4:	461a      	mov	r2, r3
 8002df6:	2301      	movs	r3, #1
 8002df8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	691b      	ldr	r3, [r3, #16]
 8002dfe:	2b01      	cmp	r3, #1
 8002e00:	d11b      	bne.n	8002e3a <HAL_PCD_IRQHandler+0x230>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002e02:	6879      	ldr	r1, [r7, #4]
 8002e04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e06:	4613      	mov	r3, r2
 8002e08:	00db      	lsls	r3, r3, #3
 8002e0a:	1a9b      	subs	r3, r3, r2
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	440b      	add	r3, r1
 8002e10:	3348      	adds	r3, #72	; 0x48
 8002e12:	6819      	ldr	r1, [r3, #0]
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e18:	4613      	mov	r3, r2
 8002e1a:	00db      	lsls	r3, r3, #3
 8002e1c:	1a9b      	subs	r3, r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	4403      	add	r3, r0
 8002e22:	3344      	adds	r3, #68	; 0x44
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4419      	add	r1, r3
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e2c:	4613      	mov	r3, r2
 8002e2e:	00db      	lsls	r3, r3, #3
 8002e30:	1a9b      	subs	r3, r3, r2
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	4403      	add	r3, r0
 8002e36:	3348      	adds	r3, #72	; 0x48
 8002e38:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002e3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	4619      	mov	r1, r3
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	f004 fc1e 	bl	8007682 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	691b      	ldr	r3, [r3, #16]
 8002e4a:	2b01      	cmp	r3, #1
 8002e4c:	d116      	bne.n	8002e7c <HAL_PCD_IRQHandler+0x272>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d113      	bne.n	8002e7c <HAL_PCD_IRQHandler+0x272>
 8002e54:	6879      	ldr	r1, [r7, #4]
 8002e56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e58:	4613      	mov	r3, r2
 8002e5a:	00db      	lsls	r3, r3, #3
 8002e5c:	1a9b      	subs	r3, r3, r2
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	440b      	add	r3, r1
 8002e62:	3350      	adds	r3, #80	; 0x50
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d108      	bne.n	8002e7c <HAL_PCD_IRQHandler+0x272>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6818      	ldr	r0, [r3, #0]
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002e74:	461a      	mov	r2, r3
 8002e76:	2101      	movs	r1, #1
 8002e78:	f002 fd6a 	bl	8005950 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002e7c:	69bb      	ldr	r3, [r7, #24]
 8002e7e:	f003 0308 	and.w	r3, r3, #8
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d008      	beq.n	8002e98 <HAL_PCD_IRQHandler+0x28e>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e88:	015a      	lsls	r2, r3, #5
 8002e8a:	69fb      	ldr	r3, [r7, #28]
 8002e8c:	4413      	add	r3, r2
 8002e8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002e92:	461a      	mov	r2, r3
 8002e94:	2308      	movs	r3, #8
 8002e96:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002e98:	69bb      	ldr	r3, [r7, #24]
 8002e9a:	f003 0310 	and.w	r3, r3, #16
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d008      	beq.n	8002eb4 <HAL_PCD_IRQHandler+0x2aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea4:	015a      	lsls	r2, r3, #5
 8002ea6:	69fb      	ldr	r3, [r7, #28]
 8002ea8:	4413      	add	r3, r2
 8002eaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002eae:	461a      	mov	r2, r3
 8002eb0:	2310      	movs	r3, #16
 8002eb2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d008      	beq.n	8002ed0 <HAL_PCD_IRQHandler+0x2c6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ec0:	015a      	lsls	r2, r3, #5
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	4413      	add	r3, r2
 8002ec6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002eca:	461a      	mov	r2, r3
 8002ecc:	2340      	movs	r3, #64	; 0x40
 8002ece:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	f003 0302 	and.w	r3, r3, #2
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d008      	beq.n	8002eec <HAL_PCD_IRQHandler+0x2e2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002edc:	015a      	lsls	r2, r3, #5
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	4413      	add	r3, r2
 8002ee2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002ee6:	461a      	mov	r2, r3
 8002ee8:	2302      	movs	r3, #2
 8002eea:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d003      	beq.n	8002efe <HAL_PCD_IRQHandler+0x2f4>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002ef6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ef8:	6878      	ldr	r0, [r7, #4]
 8002efa:	f000 fc58 	bl	80037ae <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f00:	3301      	adds	r3, #1
 8002f02:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f06:	085b      	lsrs	r3, r3, #1
 8002f08:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	f47f af45 	bne.w	8002d9c <HAL_PCD_IRQHandler+0x192>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4618      	mov	r0, r3
 8002f18:	f002 fc4b 	bl	80057b2 <USB_ReadInterrupts>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002f22:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002f26:	d114      	bne.n	8002f52 <HAL_PCD_IRQHandler+0x348>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f2e:	685b      	ldr	r3, [r3, #4]
 8002f30:	69fa      	ldr	r2, [r7, #28]
 8002f32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002f36:	f023 0301 	bic.w	r3, r3, #1
 8002f3a:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8002f3c:	6878      	ldr	r0, [r7, #4]
 8002f3e:	f004 fc17 	bl	8007770 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	695a      	ldr	r2, [r3, #20]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002f50:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4618      	mov	r0, r3
 8002f58:	f002 fc2b 	bl	80057b2 <USB_ReadInterrupts>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f66:	d112      	bne.n	8002f8e <HAL_PCD_IRQHandler+0x384>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002f68:	69fb      	ldr	r3, [r7, #28]
 8002f6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	f003 0301 	and.w	r3, r3, #1
 8002f74:	2b01      	cmp	r3, #1
 8002f76:	d102      	bne.n	8002f7e <HAL_PCD_IRQHandler+0x374>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f004 fbd3 	bl	8007724 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	695a      	ldr	r2, [r3, #20]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002f8c:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4618      	mov	r0, r3
 8002f94:	f002 fc0d 	bl	80057b2 <USB_ReadInterrupts>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fa2:	f040 80a7 	bne.w	80030f4 <HAL_PCD_IRQHandler+0x4ea>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002fa6:	69fb      	ldr	r3, [r7, #28]
 8002fa8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	69fa      	ldr	r2, [r7, #28]
 8002fb0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002fb4:	f023 0301 	bic.w	r3, r3, #1
 8002fb8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	2110      	movs	r1, #16
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f001 fd53 	bl	8004a6c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fca:	e036      	b.n	800303a <HAL_PCD_IRQHandler+0x430>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002fcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fce:	015a      	lsls	r2, r3, #5
 8002fd0:	69fb      	ldr	r3, [r7, #28]
 8002fd2:	4413      	add	r3, r2
 8002fd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002fd8:	461a      	mov	r2, r3
 8002fda:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002fde:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fe2:	015a      	lsls	r2, r3, #5
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	4413      	add	r3, r2
 8002fe8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ff0:	0151      	lsls	r1, r2, #5
 8002ff2:	69fa      	ldr	r2, [r7, #28]
 8002ff4:	440a      	add	r2, r1
 8002ff6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002ffa:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002ffe:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003000:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003002:	015a      	lsls	r2, r3, #5
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	4413      	add	r3, r2
 8003008:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800300c:	461a      	mov	r2, r3
 800300e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003012:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003016:	015a      	lsls	r2, r3, #5
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	4413      	add	r3, r2
 800301c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003024:	0151      	lsls	r1, r2, #5
 8003026:	69fa      	ldr	r2, [r7, #28]
 8003028:	440a      	add	r2, r1
 800302a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800302e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003032:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003036:	3301      	adds	r3, #1
 8003038:	62fb      	str	r3, [r7, #44]	; 0x2c
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003040:	429a      	cmp	r2, r3
 8003042:	d3c3      	bcc.n	8002fcc <HAL_PCD_IRQHandler+0x3c2>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800304a:	69db      	ldr	r3, [r3, #28]
 800304c:	69fa      	ldr	r2, [r7, #28]
 800304e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003052:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003056:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800305c:	2b00      	cmp	r3, #0
 800305e:	d016      	beq.n	800308e <HAL_PCD_IRQHandler+0x484>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003060:	69fb      	ldr	r3, [r7, #28]
 8003062:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003066:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800306a:	69fa      	ldr	r2, [r7, #28]
 800306c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003070:	f043 030b 	orr.w	r3, r3, #11
 8003074:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800307e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003080:	69fa      	ldr	r2, [r7, #28]
 8003082:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003086:	f043 030b 	orr.w	r3, r3, #11
 800308a:	6453      	str	r3, [r2, #68]	; 0x44
 800308c:	e015      	b.n	80030ba <HAL_PCD_IRQHandler+0x4b0>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003094:	695b      	ldr	r3, [r3, #20]
 8003096:	69fa      	ldr	r2, [r7, #28]
 8003098:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800309c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80030a0:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80030a4:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80030a6:	69fb      	ldr	r3, [r7, #28]
 80030a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80030ac:	691b      	ldr	r3, [r3, #16]
 80030ae:	69fa      	ldr	r2, [r7, #28]
 80030b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80030b4:	f043 030b 	orr.w	r3, r3, #11
 80030b8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80030ba:	69fb      	ldr	r3, [r7, #28]
 80030bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	69fa      	ldr	r2, [r7, #28]
 80030c4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80030c8:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80030cc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	6818      	ldr	r0, [r3, #0]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	691b      	ldr	r3, [r3, #16]
 80030d6:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80030de:	461a      	mov	r2, r3
 80030e0:	f002 fc36 	bl	8005950 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	695a      	ldr	r2, [r3, #20]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80030f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4618      	mov	r0, r3
 80030fa:	f002 fb5a 	bl	80057b2 <USB_ReadInterrupts>
 80030fe:	4603      	mov	r3, r0
 8003100:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003104:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003108:	d124      	bne.n	8003154 <HAL_PCD_IRQHandler+0x54a>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4618      	mov	r0, r3
 8003110:	f002 fbea 	bl	80058e8 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4618      	mov	r0, r3
 800311a:	f001 fd03 	bl	8004b24 <USB_GetDevSpeed>
 800311e:	4603      	mov	r3, r0
 8003120:	461a      	mov	r2, r3
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681c      	ldr	r4, [r3, #0]
 800312a:	f001 f993 	bl	8004454 <HAL_RCC_GetHCLKFreq>
 800312e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003134:	b2db      	uxtb	r3, r3
 8003136:	461a      	mov	r2, r3
 8003138:	4620      	mov	r0, r4
 800313a:	f001 fa39 	bl	80045b0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800313e:	6878      	ldr	r0, [r7, #4]
 8003140:	f004 fac7 	bl	80076d2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	695a      	ldr	r2, [r3, #20]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003152:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4618      	mov	r0, r3
 800315a:	f002 fb2a 	bl	80057b2 <USB_ReadInterrupts>
 800315e:	4603      	mov	r3, r0
 8003160:	f003 0310 	and.w	r3, r3, #16
 8003164:	2b10      	cmp	r3, #16
 8003166:	d161      	bne.n	800322c <HAL_PCD_IRQHandler+0x622>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	699a      	ldr	r2, [r3, #24]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f022 0210 	bic.w	r2, r2, #16
 8003176:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8003178:	6a3b      	ldr	r3, [r7, #32]
 800317a:	6a1b      	ldr	r3, [r3, #32]
 800317c:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	f003 020f 	and.w	r2, r3, #15
 8003184:	4613      	mov	r3, r2
 8003186:	00db      	lsls	r3, r3, #3
 8003188:	1a9b      	subs	r3, r3, r2
 800318a:	009b      	lsls	r3, r3, #2
 800318c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	4413      	add	r3, r2
 8003194:	3304      	adds	r3, #4
 8003196:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003198:	693b      	ldr	r3, [r7, #16]
 800319a:	0c5b      	lsrs	r3, r3, #17
 800319c:	f003 030f 	and.w	r3, r3, #15
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d124      	bne.n	80031ee <HAL_PCD_IRQHandler+0x5e4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80031a4:	693a      	ldr	r2, [r7, #16]
 80031a6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80031aa:	4013      	ands	r3, r2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d035      	beq.n	800321c <HAL_PCD_IRQHandler+0x612>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	091b      	lsrs	r3, r3, #4
 80031b8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80031ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80031be:	b29b      	uxth	r3, r3
 80031c0:	461a      	mov	r2, r3
 80031c2:	6a38      	ldr	r0, [r7, #32]
 80031c4:	f002 f9a6 	bl	8005514 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	68da      	ldr	r2, [r3, #12]
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	091b      	lsrs	r3, r3, #4
 80031d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80031d4:	441a      	add	r2, r3
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	699a      	ldr	r2, [r3, #24]
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	091b      	lsrs	r3, r3, #4
 80031e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80031e6:	441a      	add	r2, r3
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	619a      	str	r2, [r3, #24]
 80031ec:	e016      	b.n	800321c <HAL_PCD_IRQHandler+0x612>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	0c5b      	lsrs	r3, r3, #17
 80031f2:	f003 030f 	and.w	r3, r3, #15
 80031f6:	2b06      	cmp	r3, #6
 80031f8:	d110      	bne.n	800321c <HAL_PCD_IRQHandler+0x612>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003200:	2208      	movs	r2, #8
 8003202:	4619      	mov	r1, r3
 8003204:	6a38      	ldr	r0, [r7, #32]
 8003206:	f002 f985 	bl	8005514 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	699a      	ldr	r2, [r3, #24]
 800320e:	693b      	ldr	r3, [r7, #16]
 8003210:	091b      	lsrs	r3, r3, #4
 8003212:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003216:	441a      	add	r2, r3
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	699a      	ldr	r2, [r3, #24]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f042 0210 	orr.w	r2, r2, #16
 800322a:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4618      	mov	r0, r3
 8003232:	f002 fabe 	bl	80057b2 <USB_ReadInterrupts>
 8003236:	4603      	mov	r3, r0
 8003238:	f003 0308 	and.w	r3, r3, #8
 800323c:	2b08      	cmp	r3, #8
 800323e:	d10a      	bne.n	8003256 <HAL_PCD_IRQHandler+0x64c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f004 fa38 	bl	80076b6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	695a      	ldr	r2, [r3, #20]
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f002 0208 	and.w	r2, r2, #8
 8003254:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	4618      	mov	r0, r3
 800325c:	f002 faa9 	bl	80057b2 <USB_ReadInterrupts>
 8003260:	4603      	mov	r3, r0
 8003262:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003266:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800326a:	d10f      	bne.n	800328c <HAL_PCD_IRQHandler+0x682>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800326c:	2300      	movs	r3, #0
 800326e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003272:	b2db      	uxtb	r3, r3
 8003274:	4619      	mov	r1, r3
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f004 fa9a 	bl	80077b0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	695a      	ldr	r2, [r3, #20]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800328a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4618      	mov	r0, r3
 8003292:	f002 fa8e 	bl	80057b2 <USB_ReadInterrupts>
 8003296:	4603      	mov	r3, r0
 8003298:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800329c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80032a0:	d10f      	bne.n	80032c2 <HAL_PCD_IRQHandler+0x6b8>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80032a2:	2300      	movs	r3, #0
 80032a4:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80032a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a8:	b2db      	uxtb	r3, r3
 80032aa:	4619      	mov	r1, r3
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	f004 fa6d 	bl	800778c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	695a      	ldr	r2, [r3, #20]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80032c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	4618      	mov	r0, r3
 80032c8:	f002 fa73 	bl	80057b2 <USB_ReadInterrupts>
 80032cc:	4603      	mov	r3, r0
 80032ce:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80032d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032d6:	d10a      	bne.n	80032ee <HAL_PCD_IRQHandler+0x6e4>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	f004 fa7b 	bl	80077d4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	695a      	ldr	r2, [r3, #20]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80032ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4618      	mov	r0, r3
 80032f4:	f002 fa5d 	bl	80057b2 <USB_ReadInterrupts>
 80032f8:	4603      	mov	r3, r0
 80032fa:	f003 0304 	and.w	r3, r3, #4
 80032fe:	2b04      	cmp	r3, #4
 8003300:	d115      	bne.n	800332e <HAL_PCD_IRQHandler+0x724>
    {
      temp = hpcd->Instance->GOTGINT;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	f003 0304 	and.w	r3, r3, #4
 8003310:	2b00      	cmp	r3, #0
 8003312:	d002      	beq.n	800331a <HAL_PCD_IRQHandler+0x710>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f004 fa6b 	bl	80077f0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	6859      	ldr	r1, [r3, #4]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	693a      	ldr	r2, [r7, #16]
 8003326:	430a      	orrs	r2, r1
 8003328:	605a      	str	r2, [r3, #4]
 800332a:	e000      	b.n	800332e <HAL_PCD_IRQHandler+0x724>
      return;
 800332c:	bf00      	nop
    }
  }
}
 800332e:	3734      	adds	r7, #52	; 0x34
 8003330:	46bd      	mov	sp, r7
 8003332:	bd90      	pop	{r4, r7, pc}

08003334 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	b082      	sub	sp, #8
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
 800333c:	460b      	mov	r3, r1
 800333e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003346:	2b01      	cmp	r3, #1
 8003348:	d101      	bne.n	800334e <HAL_PCD_SetAddress+0x1a>
 800334a:	2302      	movs	r3, #2
 800334c:	e013      	b.n	8003376 <HAL_PCD_SetAddress+0x42>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2201      	movs	r2, #1
 8003352:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	78fa      	ldrb	r2, [r7, #3]
 800335a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	78fa      	ldrb	r2, [r7, #3]
 8003364:	4611      	mov	r1, r2
 8003366:	4618      	mov	r0, r3
 8003368:	f002 f9ce 	bl	8005708 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8003374:	2300      	movs	r3, #0
}
 8003376:	4618      	mov	r0, r3
 8003378:	3708      	adds	r7, #8
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800337e:	b580      	push	{r7, lr}
 8003380:	b084      	sub	sp, #16
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
 8003386:	4608      	mov	r0, r1
 8003388:	4611      	mov	r1, r2
 800338a:	461a      	mov	r2, r3
 800338c:	4603      	mov	r3, r0
 800338e:	70fb      	strb	r3, [r7, #3]
 8003390:	460b      	mov	r3, r1
 8003392:	803b      	strh	r3, [r7, #0]
 8003394:	4613      	mov	r3, r2
 8003396:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003398:	2300      	movs	r3, #0
 800339a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800339c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	da0f      	bge.n	80033c4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033a4:	78fb      	ldrb	r3, [r7, #3]
 80033a6:	f003 020f 	and.w	r2, r3, #15
 80033aa:	4613      	mov	r3, r2
 80033ac:	00db      	lsls	r3, r3, #3
 80033ae:	1a9b      	subs	r3, r3, r2
 80033b0:	009b      	lsls	r3, r3, #2
 80033b2:	3338      	adds	r3, #56	; 0x38
 80033b4:	687a      	ldr	r2, [r7, #4]
 80033b6:	4413      	add	r3, r2
 80033b8:	3304      	adds	r3, #4
 80033ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2201      	movs	r2, #1
 80033c0:	705a      	strb	r2, [r3, #1]
 80033c2:	e00f      	b.n	80033e4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80033c4:	78fb      	ldrb	r3, [r7, #3]
 80033c6:	f003 020f 	and.w	r2, r3, #15
 80033ca:	4613      	mov	r3, r2
 80033cc:	00db      	lsls	r3, r3, #3
 80033ce:	1a9b      	subs	r3, r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	4413      	add	r3, r2
 80033da:	3304      	adds	r3, #4
 80033dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2200      	movs	r2, #0
 80033e2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80033e4:	78fb      	ldrb	r3, [r7, #3]
 80033e6:	f003 030f 	and.w	r3, r3, #15
 80033ea:	b2da      	uxtb	r2, r3
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80033f0:	883a      	ldrh	r2, [r7, #0]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	78ba      	ldrb	r2, [r7, #2]
 80033fa:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	785b      	ldrb	r3, [r3, #1]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d004      	beq.n	800340e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	781b      	ldrb	r3, [r3, #0]
 8003408:	b29a      	uxth	r2, r3
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800340e:	78bb      	ldrb	r3, [r7, #2]
 8003410:	2b02      	cmp	r3, #2
 8003412:	d102      	bne.n	800341a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2200      	movs	r2, #0
 8003418:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003420:	2b01      	cmp	r3, #1
 8003422:	d101      	bne.n	8003428 <HAL_PCD_EP_Open+0xaa>
 8003424:	2302      	movs	r3, #2
 8003426:	e00e      	b.n	8003446 <HAL_PCD_EP_Open+0xc8>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	68f9      	ldr	r1, [r7, #12]
 8003436:	4618      	mov	r0, r3
 8003438:	f001 fb98 	bl	8004b6c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2200      	movs	r2, #0
 8003440:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8003444:	7afb      	ldrb	r3, [r7, #11]
}
 8003446:	4618      	mov	r0, r3
 8003448:	3710      	adds	r7, #16
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}

0800344e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800344e:	b580      	push	{r7, lr}
 8003450:	b084      	sub	sp, #16
 8003452:	af00      	add	r7, sp, #0
 8003454:	6078      	str	r0, [r7, #4]
 8003456:	460b      	mov	r3, r1
 8003458:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800345a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800345e:	2b00      	cmp	r3, #0
 8003460:	da0f      	bge.n	8003482 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003462:	78fb      	ldrb	r3, [r7, #3]
 8003464:	f003 020f 	and.w	r2, r3, #15
 8003468:	4613      	mov	r3, r2
 800346a:	00db      	lsls	r3, r3, #3
 800346c:	1a9b      	subs	r3, r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	3338      	adds	r3, #56	; 0x38
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	4413      	add	r3, r2
 8003476:	3304      	adds	r3, #4
 8003478:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	2201      	movs	r2, #1
 800347e:	705a      	strb	r2, [r3, #1]
 8003480:	e00f      	b.n	80034a2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003482:	78fb      	ldrb	r3, [r7, #3]
 8003484:	f003 020f 	and.w	r2, r3, #15
 8003488:	4613      	mov	r3, r2
 800348a:	00db      	lsls	r3, r3, #3
 800348c:	1a9b      	subs	r3, r3, r2
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003494:	687a      	ldr	r2, [r7, #4]
 8003496:	4413      	add	r3, r2
 8003498:	3304      	adds	r3, #4
 800349a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	2200      	movs	r2, #0
 80034a0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80034a2:	78fb      	ldrb	r3, [r7, #3]
 80034a4:	f003 030f 	and.w	r3, r3, #15
 80034a8:	b2da      	uxtb	r2, r3
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d101      	bne.n	80034bc <HAL_PCD_EP_Close+0x6e>
 80034b8:	2302      	movs	r3, #2
 80034ba:	e00e      	b.n	80034da <HAL_PCD_EP_Close+0x8c>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2201      	movs	r2, #1
 80034c0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68f9      	ldr	r1, [r7, #12]
 80034ca:	4618      	mov	r0, r3
 80034cc:	f001 fbd4 	bl	8004c78 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80034d8:	2300      	movs	r3, #0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3710      	adds	r7, #16
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}

080034e2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80034e2:	b580      	push	{r7, lr}
 80034e4:	b086      	sub	sp, #24
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	60f8      	str	r0, [r7, #12]
 80034ea:	607a      	str	r2, [r7, #4]
 80034ec:	603b      	str	r3, [r7, #0]
 80034ee:	460b      	mov	r3, r1
 80034f0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80034f2:	7afb      	ldrb	r3, [r7, #11]
 80034f4:	f003 020f 	and.w	r2, r3, #15
 80034f8:	4613      	mov	r3, r2
 80034fa:	00db      	lsls	r3, r3, #3
 80034fc:	1a9b      	subs	r3, r3, r2
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003504:	68fa      	ldr	r2, [r7, #12]
 8003506:	4413      	add	r3, r2
 8003508:	3304      	adds	r3, #4
 800350a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003512:	697b      	ldr	r3, [r7, #20]
 8003514:	683a      	ldr	r2, [r7, #0]
 8003516:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	2200      	movs	r2, #0
 800351c:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	2200      	movs	r2, #0
 8003522:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003524:	7afb      	ldrb	r3, [r7, #11]
 8003526:	f003 030f 	and.w	r3, r3, #15
 800352a:	b2da      	uxtb	r2, r3
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	691b      	ldr	r3, [r3, #16]
 8003534:	2b01      	cmp	r3, #1
 8003536:	d102      	bne.n	800353e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800353e:	7afb      	ldrb	r3, [r7, #11]
 8003540:	f003 030f 	and.w	r3, r3, #15
 8003544:	2b00      	cmp	r3, #0
 8003546:	d109      	bne.n	800355c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6818      	ldr	r0, [r3, #0]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	691b      	ldr	r3, [r3, #16]
 8003550:	b2db      	uxtb	r3, r3
 8003552:	461a      	mov	r2, r3
 8003554:	6979      	ldr	r1, [r7, #20]
 8003556:	f001 fe57 	bl	8005208 <USB_EP0StartXfer>
 800355a:	e008      	b.n	800356e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6818      	ldr	r0, [r3, #0]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	691b      	ldr	r3, [r3, #16]
 8003564:	b2db      	uxtb	r3, r3
 8003566:	461a      	mov	r2, r3
 8003568:	6979      	ldr	r1, [r7, #20]
 800356a:	f001 fc09 	bl	8004d80 <USB_EPStartXfer>
  }

  return HAL_OK;
 800356e:	2300      	movs	r3, #0
}
 8003570:	4618      	mov	r0, r3
 8003572:	3718      	adds	r7, #24
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}

08003578 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	460b      	mov	r3, r1
 8003582:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003584:	78fb      	ldrb	r3, [r7, #3]
 8003586:	f003 020f 	and.w	r2, r3, #15
 800358a:	6879      	ldr	r1, [r7, #4]
 800358c:	4613      	mov	r3, r2
 800358e:	00db      	lsls	r3, r3, #3
 8003590:	1a9b      	subs	r3, r3, r2
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	440b      	add	r3, r1
 8003596:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800359a:	681b      	ldr	r3, [r3, #0]
}
 800359c:	4618      	mov	r0, r3
 800359e:	370c      	adds	r7, #12
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bc80      	pop	{r7}
 80035a4:	4770      	bx	lr

080035a6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80035a6:	b580      	push	{r7, lr}
 80035a8:	b086      	sub	sp, #24
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	60f8      	str	r0, [r7, #12]
 80035ae:	607a      	str	r2, [r7, #4]
 80035b0:	603b      	str	r3, [r7, #0]
 80035b2:	460b      	mov	r3, r1
 80035b4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80035b6:	7afb      	ldrb	r3, [r7, #11]
 80035b8:	f003 020f 	and.w	r2, r3, #15
 80035bc:	4613      	mov	r3, r2
 80035be:	00db      	lsls	r3, r3, #3
 80035c0:	1a9b      	subs	r3, r3, r2
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	3338      	adds	r3, #56	; 0x38
 80035c6:	68fa      	ldr	r2, [r7, #12]
 80035c8:	4413      	add	r3, r2
 80035ca:	3304      	adds	r3, #4
 80035cc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80035ce:	697b      	ldr	r3, [r7, #20]
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	683a      	ldr	r2, [r7, #0]
 80035d8:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80035da:	697b      	ldr	r3, [r7, #20]
 80035dc:	2200      	movs	r2, #0
 80035de:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	2201      	movs	r2, #1
 80035e4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80035e6:	7afb      	ldrb	r3, [r7, #11]
 80035e8:	f003 030f 	and.w	r3, r3, #15
 80035ec:	b2da      	uxtb	r2, r3
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d102      	bne.n	8003600 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80035fa:	687a      	ldr	r2, [r7, #4]
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003600:	7afb      	ldrb	r3, [r7, #11]
 8003602:	f003 030f 	and.w	r3, r3, #15
 8003606:	2b00      	cmp	r3, #0
 8003608:	d109      	bne.n	800361e <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6818      	ldr	r0, [r3, #0]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	691b      	ldr	r3, [r3, #16]
 8003612:	b2db      	uxtb	r3, r3
 8003614:	461a      	mov	r2, r3
 8003616:	6979      	ldr	r1, [r7, #20]
 8003618:	f001 fdf6 	bl	8005208 <USB_EP0StartXfer>
 800361c:	e008      	b.n	8003630 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	6818      	ldr	r0, [r3, #0]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	691b      	ldr	r3, [r3, #16]
 8003626:	b2db      	uxtb	r3, r3
 8003628:	461a      	mov	r2, r3
 800362a:	6979      	ldr	r1, [r7, #20]
 800362c:	f001 fba8 	bl	8004d80 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003630:	2300      	movs	r3, #0
}
 8003632:	4618      	mov	r0, r3
 8003634:	3718      	adds	r7, #24
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}

0800363a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800363a:	b580      	push	{r7, lr}
 800363c:	b084      	sub	sp, #16
 800363e:	af00      	add	r7, sp, #0
 8003640:	6078      	str	r0, [r7, #4]
 8003642:	460b      	mov	r3, r1
 8003644:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003646:	78fb      	ldrb	r3, [r7, #3]
 8003648:	f003 020f 	and.w	r2, r3, #15
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	685b      	ldr	r3, [r3, #4]
 8003650:	429a      	cmp	r2, r3
 8003652:	d901      	bls.n	8003658 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e050      	b.n	80036fa <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003658:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800365c:	2b00      	cmp	r3, #0
 800365e:	da0f      	bge.n	8003680 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003660:	78fb      	ldrb	r3, [r7, #3]
 8003662:	f003 020f 	and.w	r2, r3, #15
 8003666:	4613      	mov	r3, r2
 8003668:	00db      	lsls	r3, r3, #3
 800366a:	1a9b      	subs	r3, r3, r2
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	3338      	adds	r3, #56	; 0x38
 8003670:	687a      	ldr	r2, [r7, #4]
 8003672:	4413      	add	r3, r2
 8003674:	3304      	adds	r3, #4
 8003676:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2201      	movs	r2, #1
 800367c:	705a      	strb	r2, [r3, #1]
 800367e:	e00d      	b.n	800369c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003680:	78fa      	ldrb	r2, [r7, #3]
 8003682:	4613      	mov	r3, r2
 8003684:	00db      	lsls	r3, r3, #3
 8003686:	1a9b      	subs	r3, r3, r2
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	4413      	add	r3, r2
 8003692:	3304      	adds	r3, #4
 8003694:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2200      	movs	r2, #0
 800369a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2201      	movs	r2, #1
 80036a0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80036a2:	78fb      	ldrb	r3, [r7, #3]
 80036a4:	f003 030f 	and.w	r3, r3, #15
 80036a8:	b2da      	uxtb	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80036b4:	2b01      	cmp	r3, #1
 80036b6:	d101      	bne.n	80036bc <HAL_PCD_EP_SetStall+0x82>
 80036b8:	2302      	movs	r3, #2
 80036ba:	e01e      	b.n	80036fa <HAL_PCD_EP_SetStall+0xc0>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2201      	movs	r2, #1
 80036c0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	68f9      	ldr	r1, [r7, #12]
 80036ca:	4618      	mov	r0, r3
 80036cc:	f001 ff4a 	bl	8005564 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80036d0:	78fb      	ldrb	r3, [r7, #3]
 80036d2:	f003 030f 	and.w	r3, r3, #15
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d10a      	bne.n	80036f0 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6818      	ldr	r0, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	691b      	ldr	r3, [r3, #16]
 80036e2:	b2d9      	uxtb	r1, r3
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80036ea:	461a      	mov	r2, r3
 80036ec:	f002 f930 	bl	8005950 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80036f8:	2300      	movs	r3, #0
}
 80036fa:	4618      	mov	r0, r3
 80036fc:	3710      	adds	r7, #16
 80036fe:	46bd      	mov	sp, r7
 8003700:	bd80      	pop	{r7, pc}

08003702 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003702:	b580      	push	{r7, lr}
 8003704:	b084      	sub	sp, #16
 8003706:	af00      	add	r7, sp, #0
 8003708:	6078      	str	r0, [r7, #4]
 800370a:	460b      	mov	r3, r1
 800370c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800370e:	78fb      	ldrb	r3, [r7, #3]
 8003710:	f003 020f 	and.w	r2, r3, #15
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	429a      	cmp	r2, r3
 800371a:	d901      	bls.n	8003720 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e042      	b.n	80037a6 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003720:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003724:	2b00      	cmp	r3, #0
 8003726:	da0f      	bge.n	8003748 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003728:	78fb      	ldrb	r3, [r7, #3]
 800372a:	f003 020f 	and.w	r2, r3, #15
 800372e:	4613      	mov	r3, r2
 8003730:	00db      	lsls	r3, r3, #3
 8003732:	1a9b      	subs	r3, r3, r2
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	3338      	adds	r3, #56	; 0x38
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	4413      	add	r3, r2
 800373c:	3304      	adds	r3, #4
 800373e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2201      	movs	r2, #1
 8003744:	705a      	strb	r2, [r3, #1]
 8003746:	e00f      	b.n	8003768 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003748:	78fb      	ldrb	r3, [r7, #3]
 800374a:	f003 020f 	and.w	r2, r3, #15
 800374e:	4613      	mov	r3, r2
 8003750:	00db      	lsls	r3, r3, #3
 8003752:	1a9b      	subs	r3, r3, r2
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	4413      	add	r3, r2
 800375e:	3304      	adds	r3, #4
 8003760:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2200      	movs	r2, #0
 8003766:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2200      	movs	r2, #0
 800376c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800376e:	78fb      	ldrb	r3, [r7, #3]
 8003770:	f003 030f 	and.w	r3, r3, #15
 8003774:	b2da      	uxtb	r2, r3
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003780:	2b01      	cmp	r3, #1
 8003782:	d101      	bne.n	8003788 <HAL_PCD_EP_ClrStall+0x86>
 8003784:	2302      	movs	r3, #2
 8003786:	e00e      	b.n	80037a6 <HAL_PCD_EP_ClrStall+0xa4>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2201      	movs	r2, #1
 800378c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	68f9      	ldr	r1, [r7, #12]
 8003796:	4618      	mov	r0, r3
 8003798:	f001 ff51 	bl	800563e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3710      	adds	r7, #16
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}

080037ae <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80037ae:	b580      	push	{r7, lr}
 80037b0:	b08a      	sub	sp, #40	; 0x28
 80037b2:	af02      	add	r7, sp, #8
 80037b4:	6078      	str	r0, [r7, #4]
 80037b6:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80037c2:	683a      	ldr	r2, [r7, #0]
 80037c4:	4613      	mov	r3, r2
 80037c6:	00db      	lsls	r3, r3, #3
 80037c8:	1a9b      	subs	r3, r3, r2
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	3338      	adds	r3, #56	; 0x38
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	4413      	add	r3, r2
 80037d2:	3304      	adds	r3, #4
 80037d4:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	699a      	ldr	r2, [r3, #24]
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	695b      	ldr	r3, [r3, #20]
 80037de:	429a      	cmp	r2, r3
 80037e0:	d901      	bls.n	80037e6 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	e06c      	b.n	80038c0 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	695a      	ldr	r2, [r3, #20]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	699b      	ldr	r3, [r3, #24]
 80037ee:	1ad3      	subs	r3, r2, r3
 80037f0:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	69fa      	ldr	r2, [r7, #28]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d902      	bls.n	8003802 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	689b      	ldr	r3, [r3, #8]
 8003800:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	3303      	adds	r3, #3
 8003806:	089b      	lsrs	r3, r3, #2
 8003808:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800380a:	e02b      	b.n	8003864 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	695a      	ldr	r2, [r3, #20]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	699b      	ldr	r3, [r3, #24]
 8003814:	1ad3      	subs	r3, r2, r3
 8003816:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	69fa      	ldr	r2, [r7, #28]
 800381e:	429a      	cmp	r2, r3
 8003820:	d902      	bls.n	8003828 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	3303      	adds	r3, #3
 800382c:	089b      	lsrs	r3, r3, #2
 800382e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	68d9      	ldr	r1, [r3, #12]
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	b2da      	uxtb	r2, r3
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003840:	b2db      	uxtb	r3, r3
 8003842:	9300      	str	r3, [sp, #0]
 8003844:	4603      	mov	r3, r0
 8003846:	6978      	ldr	r0, [r7, #20]
 8003848:	f001 fe30 	bl	80054ac <USB_WritePacket>

    ep->xfer_buff  += len;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	68da      	ldr	r2, [r3, #12]
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	441a      	add	r2, r3
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	699a      	ldr	r2, [r3, #24]
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	441a      	add	r2, r3
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	015a      	lsls	r2, r3, #5
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	4413      	add	r3, r2
 800386c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003870:	699b      	ldr	r3, [r3, #24]
 8003872:	b29b      	uxth	r3, r3
 8003874:	69ba      	ldr	r2, [r7, #24]
 8003876:	429a      	cmp	r2, r3
 8003878:	d809      	bhi.n	800388e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	699a      	ldr	r2, [r3, #24]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003882:	429a      	cmp	r2, r3
 8003884:	d203      	bcs.n	800388e <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	695b      	ldr	r3, [r3, #20]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d1be      	bne.n	800380c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	695a      	ldr	r2, [r3, #20]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	699b      	ldr	r3, [r3, #24]
 8003896:	429a      	cmp	r2, r3
 8003898:	d811      	bhi.n	80038be <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	f003 030f 	and.w	r3, r3, #15
 80038a0:	2201      	movs	r2, #1
 80038a2:	fa02 f303 	lsl.w	r3, r2, r3
 80038a6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80038a8:	693b      	ldr	r3, [r7, #16]
 80038aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80038ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80038b0:	68bb      	ldr	r3, [r7, #8]
 80038b2:	43db      	mvns	r3, r3
 80038b4:	6939      	ldr	r1, [r7, #16]
 80038b6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80038ba:	4013      	ands	r3, r2
 80038bc:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80038be:	2300      	movs	r3, #0
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	3720      	adds	r7, #32
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bd80      	pop	{r7, pc}

080038c8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b086      	sub	sp, #24
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
 80038d0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038d8:	697b      	ldr	r3, [r7, #20]
 80038da:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	333c      	adds	r3, #60	; 0x3c
 80038e0:	3304      	adds	r3, #4
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	015a      	lsls	r2, r3, #5
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	4413      	add	r3, r2
 80038ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	691b      	ldr	r3, [r3, #16]
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	f040 80b3 	bne.w	8003a66 <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	f003 0308 	and.w	r3, r3, #8
 8003906:	2b00      	cmp	r3, #0
 8003908:	d028      	beq.n	800395c <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	4a70      	ldr	r2, [pc, #448]	; (8003ad0 <PCD_EP_OutXfrComplete_int+0x208>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d90e      	bls.n	8003930 <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003912:	68bb      	ldr	r3, [r7, #8]
 8003914:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003918:	2b00      	cmp	r3, #0
 800391a:	d009      	beq.n	8003930 <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	015a      	lsls	r2, r3, #5
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	4413      	add	r3, r2
 8003924:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003928:	461a      	mov	r2, r3
 800392a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800392e:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	f003 fe79 	bl	8007628 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6818      	ldr	r0, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003940:	461a      	mov	r2, r3
 8003942:	2101      	movs	r1, #1
 8003944:	f002 f804 	bl	8005950 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	015a      	lsls	r2, r3, #5
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	4413      	add	r3, r2
 8003950:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003954:	461a      	mov	r2, r3
 8003956:	2308      	movs	r3, #8
 8003958:	6093      	str	r3, [r2, #8]
 800395a:	e0b3      	b.n	8003ac4 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	f003 0320 	and.w	r3, r3, #32
 8003962:	2b00      	cmp	r3, #0
 8003964:	d009      	beq.n	800397a <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	015a      	lsls	r2, r3, #5
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	4413      	add	r3, r2
 800396e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003972:	461a      	mov	r2, r3
 8003974:	2320      	movs	r3, #32
 8003976:	6093      	str	r3, [r2, #8]
 8003978:	e0a4      	b.n	8003ac4 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800397a:	68bb      	ldr	r3, [r7, #8]
 800397c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003980:	2b00      	cmp	r3, #0
 8003982:	f040 809f 	bne.w	8003ac4 <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	4a51      	ldr	r2, [pc, #324]	; (8003ad0 <PCD_EP_OutXfrComplete_int+0x208>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d90f      	bls.n	80039ae <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003994:	2b00      	cmp	r3, #0
 8003996:	d00a      	beq.n	80039ae <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	015a      	lsls	r2, r3, #5
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	4413      	add	r3, r2
 80039a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039a4:	461a      	mov	r2, r3
 80039a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039aa:	6093      	str	r3, [r2, #8]
 80039ac:	e08a      	b.n	8003ac4 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80039ae:	6879      	ldr	r1, [r7, #4]
 80039b0:	683a      	ldr	r2, [r7, #0]
 80039b2:	4613      	mov	r3, r2
 80039b4:	00db      	lsls	r3, r3, #3
 80039b6:	1a9b      	subs	r3, r3, r2
 80039b8:	009b      	lsls	r3, r3, #2
 80039ba:	440b      	add	r3, r1
 80039bc:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80039c0:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	0159      	lsls	r1, r3, #5
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	440b      	add	r3, r1
 80039ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80039ce:	691b      	ldr	r3, [r3, #16]
 80039d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80039d4:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80039d6:	6878      	ldr	r0, [r7, #4]
 80039d8:	683a      	ldr	r2, [r7, #0]
 80039da:	4613      	mov	r3, r2
 80039dc:	00db      	lsls	r3, r3, #3
 80039de:	1a9b      	subs	r3, r3, r2
 80039e0:	009b      	lsls	r3, r3, #2
 80039e2:	4403      	add	r3, r0
 80039e4:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80039e8:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80039ea:	6879      	ldr	r1, [r7, #4]
 80039ec:	683a      	ldr	r2, [r7, #0]
 80039ee:	4613      	mov	r3, r2
 80039f0:	00db      	lsls	r3, r3, #3
 80039f2:	1a9b      	subs	r3, r3, r2
 80039f4:	009b      	lsls	r3, r3, #2
 80039f6:	440b      	add	r3, r1
 80039f8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80039fc:	6819      	ldr	r1, [r3, #0]
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	683a      	ldr	r2, [r7, #0]
 8003a02:	4613      	mov	r3, r2
 8003a04:	00db      	lsls	r3, r3, #3
 8003a06:	1a9b      	subs	r3, r3, r2
 8003a08:	009b      	lsls	r3, r3, #2
 8003a0a:	4403      	add	r3, r0
 8003a0c:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4419      	add	r1, r3
 8003a14:	6878      	ldr	r0, [r7, #4]
 8003a16:	683a      	ldr	r2, [r7, #0]
 8003a18:	4613      	mov	r3, r2
 8003a1a:	00db      	lsls	r3, r3, #3
 8003a1c:	1a9b      	subs	r3, r3, r2
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	4403      	add	r3, r0
 8003a22:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003a26:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	4619      	mov	r1, r3
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f003 fe0c 	bl	800764c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d144      	bne.n	8003ac4 <PCD_EP_OutXfrComplete_int+0x1fc>
 8003a3a:	6879      	ldr	r1, [r7, #4]
 8003a3c:	683a      	ldr	r2, [r7, #0]
 8003a3e:	4613      	mov	r3, r2
 8003a40:	00db      	lsls	r3, r3, #3
 8003a42:	1a9b      	subs	r3, r3, r2
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	440b      	add	r3, r1
 8003a48:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d138      	bne.n	8003ac4 <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6818      	ldr	r0, [r3, #0]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003a5c:	461a      	mov	r2, r3
 8003a5e:	2101      	movs	r1, #1
 8003a60:	f001 ff76 	bl	8005950 <USB_EP0_OutStart>
 8003a64:	e02e      	b.n	8003ac4 <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	4a1a      	ldr	r2, [pc, #104]	; (8003ad4 <PCD_EP_OutXfrComplete_int+0x20c>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d124      	bne.n	8003ab8 <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d00a      	beq.n	8003a8e <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	015a      	lsls	r2, r3, #5
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	4413      	add	r3, r2
 8003a80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a84:	461a      	mov	r2, r3
 8003a86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a8a:	6093      	str	r3, [r2, #8]
 8003a8c:	e01a      	b.n	8003ac4 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	f003 0320 	and.w	r3, r3, #32
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d008      	beq.n	8003aaa <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	015a      	lsls	r2, r3, #5
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	4413      	add	r3, r2
 8003aa0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	2320      	movs	r3, #32
 8003aa8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	4619      	mov	r1, r3
 8003ab0:	6878      	ldr	r0, [r7, #4]
 8003ab2:	f003 fdcb 	bl	800764c <HAL_PCD_DataOutStageCallback>
 8003ab6:	e005      	b.n	8003ac4 <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	4619      	mov	r1, r3
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f003 fdc4 	bl	800764c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003ac4:	2300      	movs	r3, #0
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3718      	adds	r7, #24
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	4f54300a 	.word	0x4f54300a
 8003ad4:	4f54310a 	.word	0x4f54310a

08003ad8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003aec:	697b      	ldr	r3, [r7, #20]
 8003aee:	333c      	adds	r3, #60	; 0x3c
 8003af0:	3304      	adds	r3, #4
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	015a      	lsls	r2, r3, #5
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	4413      	add	r3, r2
 8003afe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b02:	689b      	ldr	r3, [r3, #8]
 8003b04:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	691b      	ldr	r3, [r3, #16]
 8003b0a:	2b01      	cmp	r3, #1
 8003b0c:	d113      	bne.n	8003b36 <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	4a1f      	ldr	r2, [pc, #124]	; (8003b90 <PCD_EP_OutSetupPacket_int+0xb8>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d922      	bls.n	8003b5c <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d01d      	beq.n	8003b5c <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	015a      	lsls	r2, r3, #5
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	4413      	add	r3, r2
 8003b28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b2c:	461a      	mov	r2, r3
 8003b2e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b32:	6093      	str	r3, [r2, #8]
 8003b34:	e012      	b.n	8003b5c <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	4a16      	ldr	r2, [pc, #88]	; (8003b94 <PCD_EP_OutSetupPacket_int+0xbc>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d10e      	bne.n	8003b5c <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d009      	beq.n	8003b5c <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	015a      	lsls	r2, r3, #5
 8003b4c:	693b      	ldr	r3, [r7, #16]
 8003b4e:	4413      	add	r3, r2
 8003b50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b54:	461a      	mov	r2, r3
 8003b56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b5a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f003 fd63 	bl	8007628 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	4a0a      	ldr	r2, [pc, #40]	; (8003b90 <PCD_EP_OutSetupPacket_int+0xb8>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d90c      	bls.n	8003b84 <PCD_EP_OutSetupPacket_int+0xac>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d108      	bne.n	8003b84 <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6818      	ldr	r0, [r3, #0]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	2101      	movs	r1, #1
 8003b80:	f001 fee6 	bl	8005950 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003b84:	2300      	movs	r3, #0
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3718      	adds	r7, #24
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	4f54300a 	.word	0x4f54300a
 8003b94:	4f54310a 	.word	0x4f54310a

08003b98 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b085      	sub	sp, #20
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	460b      	mov	r3, r1
 8003ba2:	70fb      	strb	r3, [r7, #3]
 8003ba4:	4613      	mov	r3, r2
 8003ba6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bae:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003bb0:	78fb      	ldrb	r3, [r7, #3]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d107      	bne.n	8003bc6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003bb6:	883b      	ldrh	r3, [r7, #0]
 8003bb8:	0419      	lsls	r1, r3, #16
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	68ba      	ldr	r2, [r7, #8]
 8003bc0:	430a      	orrs	r2, r1
 8003bc2:	629a      	str	r2, [r3, #40]	; 0x28
 8003bc4:	e028      	b.n	8003c18 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bcc:	0c1b      	lsrs	r3, r3, #16
 8003bce:	68ba      	ldr	r2, [r7, #8]
 8003bd0:	4413      	add	r3, r2
 8003bd2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	73fb      	strb	r3, [r7, #15]
 8003bd8:	e00d      	b.n	8003bf6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	7bfb      	ldrb	r3, [r7, #15]
 8003be0:	3340      	adds	r3, #64	; 0x40
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	4413      	add	r3, r2
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	0c1b      	lsrs	r3, r3, #16
 8003bea:	68ba      	ldr	r2, [r7, #8]
 8003bec:	4413      	add	r3, r2
 8003bee:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003bf0:	7bfb      	ldrb	r3, [r7, #15]
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	73fb      	strb	r3, [r7, #15]
 8003bf6:	7bfa      	ldrb	r2, [r7, #15]
 8003bf8:	78fb      	ldrb	r3, [r7, #3]
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d3ec      	bcc.n	8003bda <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003c00:	883b      	ldrh	r3, [r7, #0]
 8003c02:	0418      	lsls	r0, r3, #16
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6819      	ldr	r1, [r3, #0]
 8003c08:	78fb      	ldrb	r3, [r7, #3]
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	68ba      	ldr	r2, [r7, #8]
 8003c0e:	4302      	orrs	r2, r0
 8003c10:	3340      	adds	r3, #64	; 0x40
 8003c12:	009b      	lsls	r3, r3, #2
 8003c14:	440b      	add	r3, r1
 8003c16:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003c18:	2300      	movs	r3, #0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3714      	adds	r7, #20
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bc80      	pop	{r7}
 8003c22:	4770      	bx	lr

08003c24 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003c24:	b480      	push	{r7}
 8003c26:	b083      	sub	sp, #12
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	887a      	ldrh	r2, [r7, #2]
 8003c36:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003c38:	2300      	movs	r3, #0
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	370c      	adds	r7, #12
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bc80      	pop	{r7}
 8003c42:	4770      	bx	lr

08003c44 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b090      	sub	sp, #64	; 0x40
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e253      	b.n	80040fe <HAL_RCC_OscConfig+0x4ba>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f003 0301 	and.w	r3, r3, #1
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d050      	beq.n	8003d04 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c62:	4ba3      	ldr	r3, [pc, #652]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f003 030c 	and.w	r3, r3, #12
 8003c6a:	2b04      	cmp	r3, #4
 8003c6c:	d00c      	beq.n	8003c88 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c6e:	4ba0      	ldr	r3, [pc, #640]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003c70:	689b      	ldr	r3, [r3, #8]
 8003c72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c76:	2b08      	cmp	r3, #8
 8003c78:	d112      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c7a:	4b9d      	ldr	r3, [pc, #628]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c86:	d10b      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c88:	4b99      	ldr	r3, [pc, #612]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d036      	beq.n	8003d02 <HAL_RCC_OscConfig+0xbe>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d132      	bne.n	8003d02 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e22e      	b.n	80040fe <HAL_RCC_OscConfig+0x4ba>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	685a      	ldr	r2, [r3, #4]
 8003ca4:	4b93      	ldr	r3, [pc, #588]	; (8003ef4 <HAL_RCC_OscConfig+0x2b0>)
 8003ca6:	b2d2      	uxtb	r2, r2
 8003ca8:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d013      	beq.n	8003cda <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb2:	f7fd fa1b 	bl	80010ec <HAL_GetTick>
 8003cb6:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cb8:	e008      	b.n	8003ccc <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cba:	f7fd fa17 	bl	80010ec <HAL_GetTick>
 8003cbe:	4602      	mov	r2, r0
 8003cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cc2:	1ad3      	subs	r3, r2, r3
 8003cc4:	2b64      	cmp	r3, #100	; 0x64
 8003cc6:	d901      	bls.n	8003ccc <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8003cc8:	2303      	movs	r3, #3
 8003cca:	e218      	b.n	80040fe <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ccc:	4b88      	ldr	r3, [pc, #544]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d0f0      	beq.n	8003cba <HAL_RCC_OscConfig+0x76>
 8003cd8:	e014      	b.n	8003d04 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cda:	f7fd fa07 	bl	80010ec <HAL_GetTick>
 8003cde:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ce0:	e008      	b.n	8003cf4 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ce2:	f7fd fa03 	bl	80010ec <HAL_GetTick>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cea:	1ad3      	subs	r3, r2, r3
 8003cec:	2b64      	cmp	r3, #100	; 0x64
 8003cee:	d901      	bls.n	8003cf4 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	e204      	b.n	80040fe <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cf4:	4b7e      	ldr	r3, [pc, #504]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1f0      	bne.n	8003ce2 <HAL_RCC_OscConfig+0x9e>
 8003d00:	e000      	b.n	8003d04 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d02:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 0302 	and.w	r3, r3, #2
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d077      	beq.n	8003e00 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d10:	4b77      	ldr	r3, [pc, #476]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	f003 030c 	and.w	r3, r3, #12
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00b      	beq.n	8003d34 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d1c:	4b74      	ldr	r3, [pc, #464]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d24:	2b08      	cmp	r3, #8
 8003d26:	d126      	bne.n	8003d76 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d28:	4b71      	ldr	r3, [pc, #452]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d120      	bne.n	8003d76 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d34:	4b6e      	ldr	r3, [pc, #440]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0302 	and.w	r3, r3, #2
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d005      	beq.n	8003d4c <HAL_RCC_OscConfig+0x108>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d001      	beq.n	8003d4c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e1d8      	b.n	80040fe <HAL_RCC_OscConfig+0x4ba>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d4c:	4b68      	ldr	r3, [pc, #416]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	691b      	ldr	r3, [r3, #16]
 8003d58:	21f8      	movs	r1, #248	; 0xf8
 8003d5a:	6339      	str	r1, [r7, #48]	; 0x30
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d5c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003d5e:	fa91 f1a1 	rbit	r1, r1
 8003d62:	62f9      	str	r1, [r7, #44]	; 0x2c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003d64:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003d66:	fab1 f181 	clz	r1, r1
 8003d6a:	b2c9      	uxtb	r1, r1
 8003d6c:	408b      	lsls	r3, r1
 8003d6e:	4960      	ldr	r1, [pc, #384]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d74:	e044      	b.n	8003e00 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	68db      	ldr	r3, [r3, #12]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d02a      	beq.n	8003dd4 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d7e:	4b5e      	ldr	r3, [pc, #376]	; (8003ef8 <HAL_RCC_OscConfig+0x2b4>)
 8003d80:	2201      	movs	r2, #1
 8003d82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d84:	f7fd f9b2 	bl	80010ec <HAL_GetTick>
 8003d88:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d8a:	e008      	b.n	8003d9e <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d8c:	f7fd f9ae 	bl	80010ec <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	d901      	bls.n	8003d9e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e1af      	b.n	80040fe <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d9e:	4b54      	ldr	r3, [pc, #336]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0302 	and.w	r3, r3, #2
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d0f0      	beq.n	8003d8c <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003daa:	4b51      	ldr	r3, [pc, #324]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	691b      	ldr	r3, [r3, #16]
 8003db6:	21f8      	movs	r1, #248	; 0xf8
 8003db8:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003dbc:	fa91 f1a1 	rbit	r1, r1
 8003dc0:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 8003dc2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003dc4:	fab1 f181 	clz	r1, r1
 8003dc8:	b2c9      	uxtb	r1, r1
 8003dca:	408b      	lsls	r3, r1
 8003dcc:	4948      	ldr	r1, [pc, #288]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	600b      	str	r3, [r1, #0]
 8003dd2:	e015      	b.n	8003e00 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dd4:	4b48      	ldr	r3, [pc, #288]	; (8003ef8 <HAL_RCC_OscConfig+0x2b4>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dda:	f7fd f987 	bl	80010ec <HAL_GetTick>
 8003dde:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003de0:	e008      	b.n	8003df4 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003de2:	f7fd f983 	bl	80010ec <HAL_GetTick>
 8003de6:	4602      	mov	r2, r0
 8003de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dea:	1ad3      	subs	r3, r2, r3
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d901      	bls.n	8003df4 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8003df0:	2303      	movs	r3, #3
 8003df2:	e184      	b.n	80040fe <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003df4:	4b3e      	ldr	r3, [pc, #248]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d1f0      	bne.n	8003de2 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 0308 	and.w	r3, r3, #8
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d030      	beq.n	8003e6e <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	695b      	ldr	r3, [r3, #20]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d016      	beq.n	8003e42 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e14:	4b39      	ldr	r3, [pc, #228]	; (8003efc <HAL_RCC_OscConfig+0x2b8>)
 8003e16:	2201      	movs	r2, #1
 8003e18:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e1a:	f7fd f967 	bl	80010ec <HAL_GetTick>
 8003e1e:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e20:	e008      	b.n	8003e34 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e22:	f7fd f963 	bl	80010ec <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d901      	bls.n	8003e34 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e164      	b.n	80040fe <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e34:	4b2e      	ldr	r3, [pc, #184]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003e36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e38:	f003 0302 	and.w	r3, r3, #2
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d0f0      	beq.n	8003e22 <HAL_RCC_OscConfig+0x1de>
 8003e40:	e015      	b.n	8003e6e <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e42:	4b2e      	ldr	r3, [pc, #184]	; (8003efc <HAL_RCC_OscConfig+0x2b8>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e48:	f7fd f950 	bl	80010ec <HAL_GetTick>
 8003e4c:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e4e:	e008      	b.n	8003e62 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e50:	f7fd f94c 	bl	80010ec <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e14d      	b.n	80040fe <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e62:	4b23      	ldr	r3, [pc, #140]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003e64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e66:	f003 0302 	and.w	r3, r3, #2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1f0      	bne.n	8003e50 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0304 	and.w	r3, r3, #4
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	f000 8088 	beq.w	8003f8c <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e7c:	2300      	movs	r3, #0
 8003e7e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e82:	4b1b      	ldr	r3, [pc, #108]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d110      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e8e:	2300      	movs	r3, #0
 8003e90:	60bb      	str	r3, [r7, #8]
 8003e92:	4b17      	ldr	r3, [pc, #92]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e96:	4a16      	ldr	r2, [pc, #88]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003e98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e9c:	6413      	str	r3, [r2, #64]	; 0x40
 8003e9e:	4b14      	ldr	r3, [pc, #80]	; (8003ef0 <HAL_RCC_OscConfig+0x2ac>)
 8003ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ea2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ea6:	60bb      	str	r3, [r7, #8]
 8003ea8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003eb0:	4b13      	ldr	r3, [pc, #76]	; (8003f00 <HAL_RCC_OscConfig+0x2bc>)
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a12      	ldr	r2, [pc, #72]	; (8003f00 <HAL_RCC_OscConfig+0x2bc>)
 8003eb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003eba:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ebc:	4b10      	ldr	r3, [pc, #64]	; (8003f00 <HAL_RCC_OscConfig+0x2bc>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d123      	bne.n	8003f10 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ec8:	4b0d      	ldr	r3, [pc, #52]	; (8003f00 <HAL_RCC_OscConfig+0x2bc>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a0c      	ldr	r2, [pc, #48]	; (8003f00 <HAL_RCC_OscConfig+0x2bc>)
 8003ece:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ed2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ed4:	f7fd f90a 	bl	80010ec <HAL_GetTick>
 8003ed8:	63b8      	str	r0, [r7, #56]	; 0x38

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eda:	e013      	b.n	8003f04 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003edc:	f7fd f906 	bl	80010ec <HAL_GetTick>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	2b02      	cmp	r3, #2
 8003ee8:	d90c      	bls.n	8003f04 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 8003eea:	2303      	movs	r3, #3
 8003eec:	e107      	b.n	80040fe <HAL_RCC_OscConfig+0x4ba>
 8003eee:	bf00      	nop
 8003ef0:	40023800 	.word	0x40023800
 8003ef4:	40023802 	.word	0x40023802
 8003ef8:	42470000 	.word	0x42470000
 8003efc:	42470e80 	.word	0x42470e80
 8003f00:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f04:	4b80      	ldr	r3, [pc, #512]	; (8004108 <HAL_RCC_OscConfig+0x4c4>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d0e5      	beq.n	8003edc <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	689a      	ldr	r2, [r3, #8]
 8003f14:	4b7d      	ldr	r3, [pc, #500]	; (800410c <HAL_RCC_OscConfig+0x4c8>)
 8003f16:	b2d2      	uxtb	r2, r2
 8003f18:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d015      	beq.n	8003f4e <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f22:	f7fd f8e3 	bl	80010ec <HAL_GetTick>
 8003f26:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f28:	e00a      	b.n	8003f40 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f2a:	f7fd f8df 	bl	80010ec <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f38:	4293      	cmp	r3, r2
 8003f3a:	d901      	bls.n	8003f40 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	e0de      	b.n	80040fe <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f40:	4b73      	ldr	r3, [pc, #460]	; (8004110 <HAL_RCC_OscConfig+0x4cc>)
 8003f42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f44:	f003 0302 	and.w	r3, r3, #2
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d0ee      	beq.n	8003f2a <HAL_RCC_OscConfig+0x2e6>
 8003f4c:	e014      	b.n	8003f78 <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f4e:	f7fd f8cd 	bl	80010ec <HAL_GetTick>
 8003f52:	63b8      	str	r0, [r7, #56]	; 0x38

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f54:	e00a      	b.n	8003f6c <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f56:	f7fd f8c9 	bl	80010ec <HAL_GetTick>
 8003f5a:	4602      	mov	r2, r0
 8003f5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d901      	bls.n	8003f6c <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	e0c8      	b.n	80040fe <HAL_RCC_OscConfig+0x4ba>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f6c:	4b68      	ldr	r3, [pc, #416]	; (8004110 <HAL_RCC_OscConfig+0x4cc>)
 8003f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f70:	f003 0302 	and.w	r3, r3, #2
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d1ee      	bne.n	8003f56 <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f78:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d105      	bne.n	8003f8c <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f80:	4b63      	ldr	r3, [pc, #396]	; (8004110 <HAL_RCC_OscConfig+0x4cc>)
 8003f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f84:	4a62      	ldr	r2, [pc, #392]	; (8004110 <HAL_RCC_OscConfig+0x4cc>)
 8003f86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f8a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	699b      	ldr	r3, [r3, #24]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	f000 80b3 	beq.w	80040fc <HAL_RCC_OscConfig+0x4b8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f96:	4b5e      	ldr	r3, [pc, #376]	; (8004110 <HAL_RCC_OscConfig+0x4cc>)
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f003 030c 	and.w	r3, r3, #12
 8003f9e:	2b08      	cmp	r3, #8
 8003fa0:	d07d      	beq.n	800409e <HAL_RCC_OscConfig+0x45a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	699b      	ldr	r3, [r3, #24]
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d162      	bne.n	8004070 <HAL_RCC_OscConfig+0x42c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003faa:	4b5a      	ldr	r3, [pc, #360]	; (8004114 <HAL_RCC_OscConfig+0x4d0>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fb0:	f7fd f89c 	bl	80010ec <HAL_GetTick>
 8003fb4:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fb6:	e008      	b.n	8003fca <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fb8:	f7fd f898 	bl	80010ec <HAL_GetTick>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	2b64      	cmp	r3, #100	; 0x64
 8003fc4:	d901      	bls.n	8003fca <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e099      	b.n	80040fe <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fca:	4b51      	ldr	r3, [pc, #324]	; (8004110 <HAL_RCC_OscConfig+0x4cc>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d1f0      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                              | \
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	69da      	ldr	r2, [r3, #28]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6a1b      	ldr	r3, [r3, #32]
 8003fde:	431a      	orrs	r2, r3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe4:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8003fe8:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fea:	6939      	ldr	r1, [r7, #16]
 8003fec:	fa91 f1a1 	rbit	r1, r1
 8003ff0:	60f9      	str	r1, [r7, #12]
  return result;
 8003ff2:	68f9      	ldr	r1, [r7, #12]
 8003ff4:	fab1 f181 	clz	r1, r1
 8003ff8:	b2c9      	uxtb	r1, r1
 8003ffa:	408b      	lsls	r3, r1
 8003ffc:	431a      	orrs	r2, r3
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004002:	085b      	lsrs	r3, r3, #1
 8004004:	3b01      	subs	r3, #1
 8004006:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 800400a:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800400c:	69b9      	ldr	r1, [r7, #24]
 800400e:	fa91 f1a1 	rbit	r1, r1
 8004012:	6179      	str	r1, [r7, #20]
  return result;
 8004014:	6979      	ldr	r1, [r7, #20]
 8004016:	fab1 f181 	clz	r1, r1
 800401a:	b2c9      	uxtb	r1, r1
 800401c:	408b      	lsls	r3, r1
 800401e:	431a      	orrs	r2, r3
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004024:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8004028:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800402a:	6a39      	ldr	r1, [r7, #32]
 800402c:	fa91 f1a1 	rbit	r1, r1
 8004030:	61f9      	str	r1, [r7, #28]
  return result;
 8004032:	69f9      	ldr	r1, [r7, #28]
 8004034:	fab1 f181 	clz	r1, r1
 8004038:	b2c9      	uxtb	r1, r1
 800403a:	408b      	lsls	r3, r1
 800403c:	4934      	ldr	r1, [pc, #208]	; (8004110 <HAL_RCC_OscConfig+0x4cc>)
 800403e:	4313      	orrs	r3, r2
 8004040:	604b      	str	r3, [r1, #4]
                                RCC_OscInitStruct->PLL.PLLM                                                    | \
                                (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))                | \
                                (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004042:	4b34      	ldr	r3, [pc, #208]	; (8004114 <HAL_RCC_OscConfig+0x4d0>)
 8004044:	2201      	movs	r2, #1
 8004046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004048:	f7fd f850 	bl	80010ec <HAL_GetTick>
 800404c:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800404e:	e008      	b.n	8004062 <HAL_RCC_OscConfig+0x41e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004050:	f7fd f84c 	bl	80010ec <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	2b64      	cmp	r3, #100	; 0x64
 800405c:	d901      	bls.n	8004062 <HAL_RCC_OscConfig+0x41e>
          {
            return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e04d      	b.n	80040fe <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004062:	4b2b      	ldr	r3, [pc, #172]	; (8004110 <HAL_RCC_OscConfig+0x4cc>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d0f0      	beq.n	8004050 <HAL_RCC_OscConfig+0x40c>
 800406e:	e045      	b.n	80040fc <HAL_RCC_OscConfig+0x4b8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004070:	4b28      	ldr	r3, [pc, #160]	; (8004114 <HAL_RCC_OscConfig+0x4d0>)
 8004072:	2200      	movs	r2, #0
 8004074:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004076:	f7fd f839 	bl	80010ec <HAL_GetTick>
 800407a:	63b8      	str	r0, [r7, #56]	; 0x38

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800407c:	e008      	b.n	8004090 <HAL_RCC_OscConfig+0x44c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800407e:	f7fd f835 	bl	80010ec <HAL_GetTick>
 8004082:	4602      	mov	r2, r0
 8004084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004086:	1ad3      	subs	r3, r2, r3
 8004088:	2b64      	cmp	r3, #100	; 0x64
 800408a:	d901      	bls.n	8004090 <HAL_RCC_OscConfig+0x44c>
          {
            return HAL_TIMEOUT;
 800408c:	2303      	movs	r3, #3
 800408e:	e036      	b.n	80040fe <HAL_RCC_OscConfig+0x4ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004090:	4b1f      	ldr	r3, [pc, #124]	; (8004110 <HAL_RCC_OscConfig+0x4cc>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004098:	2b00      	cmp	r3, #0
 800409a:	d1f0      	bne.n	800407e <HAL_RCC_OscConfig+0x43a>
 800409c:	e02e      	b.n	80040fc <HAL_RCC_OscConfig+0x4b8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	699b      	ldr	r3, [r3, #24]
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d101      	bne.n	80040aa <HAL_RCC_OscConfig+0x466>
      {
        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e029      	b.n	80040fe <HAL_RCC_OscConfig+0x4ba>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 80040aa:	4b19      	ldr	r3, [pc, #100]	; (8004110 <HAL_RCC_OscConfig+0x4cc>)
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	637b      	str	r3, [r7, #52]	; 0x34
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040b2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	69db      	ldr	r3, [r3, #28]
 80040ba:	429a      	cmp	r2, r3
 80040bc:	d11c      	bne.n	80040f8 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80040be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040c0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d115      	bne.n	80040f8 <HAL_RCC_OscConfig+0x4b4>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80040cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040ce:	099b      	lsrs	r3, r3, #6
 80040d0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80040d8:	429a      	cmp	r2, r3
 80040da:	d10d      	bne.n	80040f8 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80040dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040de:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d106      	bne.n	80040f8 <HAL_RCC_OscConfig+0x4b4>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80040ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040ec:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d001      	beq.n	80040fc <HAL_RCC_OscConfig+0x4b8>
        {
          return HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	e000      	b.n	80040fe <HAL_RCC_OscConfig+0x4ba>
        }
      }
    }
  }
  return HAL_OK;
 80040fc:	2300      	movs	r3, #0
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3740      	adds	r7, #64	; 0x40
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	40007000 	.word	0x40007000
 800410c:	40023870 	.word	0x40023870
 8004110:	40023800 	.word	0x40023800
 8004114:	42470060 	.word	0x42470060

08004118 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b086      	sub	sp, #24
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
 8004120:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d101      	bne.n	800412c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e0d2      	b.n	80042d2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800412c:	4b6b      	ldr	r3, [pc, #428]	; (80042dc <HAL_RCC_ClockConfig+0x1c4>)
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 030f 	and.w	r3, r3, #15
 8004134:	683a      	ldr	r2, [r7, #0]
 8004136:	429a      	cmp	r2, r3
 8004138:	d90c      	bls.n	8004154 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800413a:	4b68      	ldr	r3, [pc, #416]	; (80042dc <HAL_RCC_ClockConfig+0x1c4>)
 800413c:	683a      	ldr	r2, [r7, #0]
 800413e:	b2d2      	uxtb	r2, r2
 8004140:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004142:	4b66      	ldr	r3, [pc, #408]	; (80042dc <HAL_RCC_ClockConfig+0x1c4>)
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f003 030f 	and.w	r3, r3, #15
 800414a:	683a      	ldr	r2, [r7, #0]
 800414c:	429a      	cmp	r2, r3
 800414e:	d001      	beq.n	8004154 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e0be      	b.n	80042d2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f003 0302 	and.w	r3, r3, #2
 800415c:	2b00      	cmp	r3, #0
 800415e:	d020      	beq.n	80041a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f003 0304 	and.w	r3, r3, #4
 8004168:	2b00      	cmp	r3, #0
 800416a:	d005      	beq.n	8004178 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800416c:	4b5c      	ldr	r3, [pc, #368]	; (80042e0 <HAL_RCC_ClockConfig+0x1c8>)
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	4a5b      	ldr	r2, [pc, #364]	; (80042e0 <HAL_RCC_ClockConfig+0x1c8>)
 8004172:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004176:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f003 0308 	and.w	r3, r3, #8
 8004180:	2b00      	cmp	r3, #0
 8004182:	d005      	beq.n	8004190 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8004184:	4b56      	ldr	r3, [pc, #344]	; (80042e0 <HAL_RCC_ClockConfig+0x1c8>)
 8004186:	689b      	ldr	r3, [r3, #8]
 8004188:	4a55      	ldr	r2, [pc, #340]	; (80042e0 <HAL_RCC_ClockConfig+0x1c8>)
 800418a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800418e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004190:	4b53      	ldr	r3, [pc, #332]	; (80042e0 <HAL_RCC_ClockConfig+0x1c8>)
 8004192:	689b      	ldr	r3, [r3, #8]
 8004194:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	4950      	ldr	r1, [pc, #320]	; (80042e0 <HAL_RCC_ClockConfig+0x1c8>)
 800419e:	4313      	orrs	r3, r2
 80041a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 0301 	and.w	r3, r3, #1
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d040      	beq.n	8004230 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d107      	bne.n	80041c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041b6:	4b4a      	ldr	r3, [pc, #296]	; (80042e0 <HAL_RCC_ClockConfig+0x1c8>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d115      	bne.n	80041ee <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	e085      	b.n	80042d2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	2b02      	cmp	r3, #2
 80041cc:	d107      	bne.n	80041de <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041ce:	4b44      	ldr	r3, [pc, #272]	; (80042e0 <HAL_RCC_ClockConfig+0x1c8>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d109      	bne.n	80041ee <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e079      	b.n	80042d2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041de:	4b40      	ldr	r3, [pc, #256]	; (80042e0 <HAL_RCC_ClockConfig+0x1c8>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f003 0302 	and.w	r3, r3, #2
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d101      	bne.n	80041ee <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e071      	b.n	80042d2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041ee:	4b3c      	ldr	r3, [pc, #240]	; (80042e0 <HAL_RCC_ClockConfig+0x1c8>)
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	f023 0203 	bic.w	r2, r3, #3
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	4939      	ldr	r1, [pc, #228]	; (80042e0 <HAL_RCC_ClockConfig+0x1c8>)
 80041fc:	4313      	orrs	r3, r2
 80041fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004200:	f7fc ff74 	bl	80010ec <HAL_GetTick>
 8004204:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004206:	e00a      	b.n	800421e <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004208:	f7fc ff70 	bl	80010ec <HAL_GetTick>
 800420c:	4602      	mov	r2, r0
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	1ad3      	subs	r3, r2, r3
 8004212:	f241 3288 	movw	r2, #5000	; 0x1388
 8004216:	4293      	cmp	r3, r2
 8004218:	d901      	bls.n	800421e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800421a:	2303      	movs	r3, #3
 800421c:	e059      	b.n	80042d2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800421e:	4b30      	ldr	r3, [pc, #192]	; (80042e0 <HAL_RCC_ClockConfig+0x1c8>)
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f003 020c 	and.w	r2, r3, #12
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	429a      	cmp	r2, r3
 800422e:	d1eb      	bne.n	8004208 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004230:	4b2a      	ldr	r3, [pc, #168]	; (80042dc <HAL_RCC_ClockConfig+0x1c4>)
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 030f 	and.w	r3, r3, #15
 8004238:	683a      	ldr	r2, [r7, #0]
 800423a:	429a      	cmp	r2, r3
 800423c:	d20c      	bcs.n	8004258 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800423e:	4b27      	ldr	r3, [pc, #156]	; (80042dc <HAL_RCC_ClockConfig+0x1c4>)
 8004240:	683a      	ldr	r2, [r7, #0]
 8004242:	b2d2      	uxtb	r2, r2
 8004244:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004246:	4b25      	ldr	r3, [pc, #148]	; (80042dc <HAL_RCC_ClockConfig+0x1c4>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 030f 	and.w	r3, r3, #15
 800424e:	683a      	ldr	r2, [r7, #0]
 8004250:	429a      	cmp	r2, r3
 8004252:	d001      	beq.n	8004258 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e03c      	b.n	80042d2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0304 	and.w	r3, r3, #4
 8004260:	2b00      	cmp	r3, #0
 8004262:	d008      	beq.n	8004276 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004264:	4b1e      	ldr	r3, [pc, #120]	; (80042e0 <HAL_RCC_ClockConfig+0x1c8>)
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	491b      	ldr	r1, [pc, #108]	; (80042e0 <HAL_RCC_ClockConfig+0x1c8>)
 8004272:	4313      	orrs	r3, r2
 8004274:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f003 0308 	and.w	r3, r3, #8
 800427e:	2b00      	cmp	r3, #0
 8004280:	d009      	beq.n	8004296 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004282:	4b17      	ldr	r3, [pc, #92]	; (80042e0 <HAL_RCC_ClockConfig+0x1c8>)
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	691b      	ldr	r3, [r3, #16]
 800428e:	00db      	lsls	r3, r3, #3
 8004290:	4913      	ldr	r1, [pc, #76]	; (80042e0 <HAL_RCC_ClockConfig+0x1c8>)
 8004292:	4313      	orrs	r3, r2
 8004294:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8004296:	f000 f82b 	bl	80042f0 <HAL_RCC_GetSysClockFreq>
 800429a:	4601      	mov	r1, r0
 800429c:	4b10      	ldr	r3, [pc, #64]	; (80042e0 <HAL_RCC_ClockConfig+0x1c8>)
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042a4:	22f0      	movs	r2, #240	; 0xf0
 80042a6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042a8:	693a      	ldr	r2, [r7, #16]
 80042aa:	fa92 f2a2 	rbit	r2, r2
 80042ae:	60fa      	str	r2, [r7, #12]
  return result;
 80042b0:	68fa      	ldr	r2, [r7, #12]
 80042b2:	fab2 f282 	clz	r2, r2
 80042b6:	b2d2      	uxtb	r2, r2
 80042b8:	40d3      	lsrs	r3, r2
 80042ba:	4a0a      	ldr	r2, [pc, #40]	; (80042e4 <HAL_RCC_ClockConfig+0x1cc>)
 80042bc:	5cd3      	ldrb	r3, [r2, r3]
 80042be:	fa21 f303 	lsr.w	r3, r1, r3
 80042c2:	4a09      	ldr	r2, [pc, #36]	; (80042e8 <HAL_RCC_ClockConfig+0x1d0>)
 80042c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80042c6:	4b09      	ldr	r3, [pc, #36]	; (80042ec <HAL_RCC_ClockConfig+0x1d4>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7fc fecc 	bl	8001068 <HAL_InitTick>

  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3718      	adds	r7, #24
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	40023c00 	.word	0x40023c00
 80042e0:	40023800 	.word	0x40023800
 80042e4:	080085b4 	.word	0x080085b4
 80042e8:	20000008 	.word	0x20000008
 80042ec:	2000000c 	.word	0x2000000c

080042f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80042f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042f2:	b085      	sub	sp, #20
 80042f4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80042f6:	2300      	movs	r3, #0
 80042f8:	607b      	str	r3, [r7, #4]
 80042fa:	2300      	movs	r3, #0
 80042fc:	60fb      	str	r3, [r7, #12]
 80042fe:	2300      	movs	r3, #0
 8004300:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004302:	2300      	movs	r3, #0
 8004304:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004306:	4b50      	ldr	r3, [pc, #320]	; (8004448 <HAL_RCC_GetSysClockFreq+0x158>)
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f003 030c 	and.w	r3, r3, #12
 800430e:	2b04      	cmp	r3, #4
 8004310:	d007      	beq.n	8004322 <HAL_RCC_GetSysClockFreq+0x32>
 8004312:	2b08      	cmp	r3, #8
 8004314:	d008      	beq.n	8004328 <HAL_RCC_GetSysClockFreq+0x38>
 8004316:	2b00      	cmp	r3, #0
 8004318:	f040 808d 	bne.w	8004436 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800431c:	4b4b      	ldr	r3, [pc, #300]	; (800444c <HAL_RCC_GetSysClockFreq+0x15c>)
 800431e:	60bb      	str	r3, [r7, #8]
       break;
 8004320:	e08c      	b.n	800443c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004322:	4b4b      	ldr	r3, [pc, #300]	; (8004450 <HAL_RCC_GetSysClockFreq+0x160>)
 8004324:	60bb      	str	r3, [r7, #8]
      break;
 8004326:	e089      	b.n	800443c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004328:	4b47      	ldr	r3, [pc, #284]	; (8004448 <HAL_RCC_GetSysClockFreq+0x158>)
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004330:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004332:	4b45      	ldr	r3, [pc, #276]	; (8004448 <HAL_RCC_GetSysClockFreq+0x158>)
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d023      	beq.n	8004386 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800433e:	4b42      	ldr	r3, [pc, #264]	; (8004448 <HAL_RCC_GetSysClockFreq+0x158>)
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	099b      	lsrs	r3, r3, #6
 8004344:	f04f 0400 	mov.w	r4, #0
 8004348:	f240 11ff 	movw	r1, #511	; 0x1ff
 800434c:	f04f 0200 	mov.w	r2, #0
 8004350:	ea03 0501 	and.w	r5, r3, r1
 8004354:	ea04 0602 	and.w	r6, r4, r2
 8004358:	4a3d      	ldr	r2, [pc, #244]	; (8004450 <HAL_RCC_GetSysClockFreq+0x160>)
 800435a:	fb02 f106 	mul.w	r1, r2, r6
 800435e:	2200      	movs	r2, #0
 8004360:	fb02 f205 	mul.w	r2, r2, r5
 8004364:	440a      	add	r2, r1
 8004366:	493a      	ldr	r1, [pc, #232]	; (8004450 <HAL_RCC_GetSysClockFreq+0x160>)
 8004368:	fba5 0101 	umull	r0, r1, r5, r1
 800436c:	1853      	adds	r3, r2, r1
 800436e:	4619      	mov	r1, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f04f 0400 	mov.w	r4, #0
 8004376:	461a      	mov	r2, r3
 8004378:	4623      	mov	r3, r4
 800437a:	f7fb ff23 	bl	80001c4 <__aeabi_uldivmod>
 800437e:	4603      	mov	r3, r0
 8004380:	460c      	mov	r4, r1
 8004382:	60fb      	str	r3, [r7, #12]
 8004384:	e049      	b.n	800441a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004386:	4b30      	ldr	r3, [pc, #192]	; (8004448 <HAL_RCC_GetSysClockFreq+0x158>)
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	099b      	lsrs	r3, r3, #6
 800438c:	f04f 0400 	mov.w	r4, #0
 8004390:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004394:	f04f 0200 	mov.w	r2, #0
 8004398:	ea03 0501 	and.w	r5, r3, r1
 800439c:	ea04 0602 	and.w	r6, r4, r2
 80043a0:	4629      	mov	r1, r5
 80043a2:	4632      	mov	r2, r6
 80043a4:	f04f 0300 	mov.w	r3, #0
 80043a8:	f04f 0400 	mov.w	r4, #0
 80043ac:	0154      	lsls	r4, r2, #5
 80043ae:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80043b2:	014b      	lsls	r3, r1, #5
 80043b4:	4619      	mov	r1, r3
 80043b6:	4622      	mov	r2, r4
 80043b8:	1b49      	subs	r1, r1, r5
 80043ba:	eb62 0206 	sbc.w	r2, r2, r6
 80043be:	f04f 0300 	mov.w	r3, #0
 80043c2:	f04f 0400 	mov.w	r4, #0
 80043c6:	0194      	lsls	r4, r2, #6
 80043c8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80043cc:	018b      	lsls	r3, r1, #6
 80043ce:	1a5b      	subs	r3, r3, r1
 80043d0:	eb64 0402 	sbc.w	r4, r4, r2
 80043d4:	f04f 0100 	mov.w	r1, #0
 80043d8:	f04f 0200 	mov.w	r2, #0
 80043dc:	00e2      	lsls	r2, r4, #3
 80043de:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80043e2:	00d9      	lsls	r1, r3, #3
 80043e4:	460b      	mov	r3, r1
 80043e6:	4614      	mov	r4, r2
 80043e8:	195b      	adds	r3, r3, r5
 80043ea:	eb44 0406 	adc.w	r4, r4, r6
 80043ee:	f04f 0100 	mov.w	r1, #0
 80043f2:	f04f 0200 	mov.w	r2, #0
 80043f6:	02a2      	lsls	r2, r4, #10
 80043f8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80043fc:	0299      	lsls	r1, r3, #10
 80043fe:	460b      	mov	r3, r1
 8004400:	4614      	mov	r4, r2
 8004402:	4618      	mov	r0, r3
 8004404:	4621      	mov	r1, r4
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f04f 0400 	mov.w	r4, #0
 800440c:	461a      	mov	r2, r3
 800440e:	4623      	mov	r3, r4
 8004410:	f7fb fed8 	bl	80001c4 <__aeabi_uldivmod>
 8004414:	4603      	mov	r3, r0
 8004416:	460c      	mov	r4, r1
 8004418:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800441a:	4b0b      	ldr	r3, [pc, #44]	; (8004448 <HAL_RCC_GetSysClockFreq+0x158>)
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	0c1b      	lsrs	r3, r3, #16
 8004420:	f003 0303 	and.w	r3, r3, #3
 8004424:	3301      	adds	r3, #1
 8004426:	005b      	lsls	r3, r3, #1
 8004428:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800442a:	68fa      	ldr	r2, [r7, #12]
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004432:	60bb      	str	r3, [r7, #8]
      break;
 8004434:	e002      	b.n	800443c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004436:	4b05      	ldr	r3, [pc, #20]	; (800444c <HAL_RCC_GetSysClockFreq+0x15c>)
 8004438:	60bb      	str	r3, [r7, #8]
      break;
 800443a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800443c:	68bb      	ldr	r3, [r7, #8]
}
 800443e:	4618      	mov	r0, r3
 8004440:	3714      	adds	r7, #20
 8004442:	46bd      	mov	sp, r7
 8004444:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004446:	bf00      	nop
 8004448:	40023800 	.word	0x40023800
 800444c:	00f42400 	.word	0x00f42400
 8004450:	016e3600 	.word	0x016e3600

08004454 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004454:	b480      	push	{r7}
 8004456:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004458:	4b02      	ldr	r3, [pc, #8]	; (8004464 <HAL_RCC_GetHCLKFreq+0x10>)
 800445a:	681b      	ldr	r3, [r3, #0]
}
 800445c:	4618      	mov	r0, r3
 800445e:	46bd      	mov	sp, r7
 8004460:	bc80      	pop	{r7}
 8004462:	4770      	bx	lr
 8004464:	20000008 	.word	0x20000008

08004468 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b082      	sub	sp, #8
 800446c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800446e:	f7ff fff1 	bl	8004454 <HAL_RCC_GetHCLKFreq>
 8004472:	4601      	mov	r1, r0
 8004474:	4b0b      	ldr	r3, [pc, #44]	; (80044a4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800447c:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8004480:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	fa92 f2a2 	rbit	r2, r2
 8004488:	603a      	str	r2, [r7, #0]
  return result;
 800448a:	683a      	ldr	r2, [r7, #0]
 800448c:	fab2 f282 	clz	r2, r2
 8004490:	b2d2      	uxtb	r2, r2
 8004492:	40d3      	lsrs	r3, r2
 8004494:	4a04      	ldr	r2, [pc, #16]	; (80044a8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004496:	5cd3      	ldrb	r3, [r2, r3]
 8004498:	fa21 f303 	lsr.w	r3, r1, r3
}
 800449c:	4618      	mov	r0, r3
 800449e:	3708      	adds	r7, #8
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}
 80044a4:	40023800 	.word	0x40023800
 80044a8:	080085c4 	.word	0x080085c4

080044ac <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d101      	bne.n	80044be <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e01c      	b.n	80044f8 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	795b      	ldrb	r3, [r3, #5]
 80044c2:	b2db      	uxtb	r3, r3
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d105      	bne.n	80044d4 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f7fc fcd0 	bl	8000e74 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2202      	movs	r2, #2
 80044d8:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f042 0204 	orr.w	r2, r2, #4
 80044e8:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2201      	movs	r2, #1
 80044ee:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 80044f6:	2300      	movs	r3, #0
}
 80044f8:	4618      	mov	r0, r3
 80044fa:	3708      	adds	r7, #8
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}

08004500 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004500:	b084      	sub	sp, #16
 8004502:	b580      	push	{r7, lr}
 8004504:	b084      	sub	sp, #16
 8004506:	af00      	add	r7, sp, #0
 8004508:	6078      	str	r0, [r7, #4]
 800450a:	f107 001c 	add.w	r0, r7, #28
 800450e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004514:	2b01      	cmp	r3, #1
 8004516:	d122      	bne.n	800455e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800451c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800452c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004530:	687a      	ldr	r2, [r7, #4]
 8004532:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004540:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004542:	2b01      	cmp	r3, #1
 8004544:	d105      	bne.n	8004552 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	68db      	ldr	r3, [r3, #12]
 800454a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f001 fa58 	bl	8005a08 <USB_CoreReset>
 8004558:	4603      	mov	r3, r0
 800455a:	73fb      	strb	r3, [r7, #15]
 800455c:	e010      	b.n	8004580 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	68db      	ldr	r3, [r3, #12]
 8004562:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f001 fa4c 	bl	8005a08 <USB_CoreReset>
 8004570:	4603      	mov	r3, r0
 8004572:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004578:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 8004580:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004582:	2b01      	cmp	r3, #1
 8004584:	d10b      	bne.n	800459e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f043 0206 	orr.w	r2, r3, #6
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f043 0220 	orr.w	r2, r3, #32
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800459e:	7bfb      	ldrb	r3, [r7, #15]
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3710      	adds	r7, #16
 80045a4:	46bd      	mov	sp, r7
 80045a6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80045aa:	b004      	add	sp, #16
 80045ac:	4770      	bx	lr
	...

080045b0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b087      	sub	sp, #28
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	60f8      	str	r0, [r7, #12]
 80045b8:	60b9      	str	r1, [r7, #8]
 80045ba:	4613      	mov	r3, r2
 80045bc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80045be:	79fb      	ldrb	r3, [r7, #7]
 80045c0:	2b02      	cmp	r3, #2
 80045c2:	d165      	bne.n	8004690 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	4a41      	ldr	r2, [pc, #260]	; (80046cc <USB_SetTurnaroundTime+0x11c>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d906      	bls.n	80045da <USB_SetTurnaroundTime+0x2a>
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	4a40      	ldr	r2, [pc, #256]	; (80046d0 <USB_SetTurnaroundTime+0x120>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d802      	bhi.n	80045da <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80045d4:	230f      	movs	r3, #15
 80045d6:	617b      	str	r3, [r7, #20]
 80045d8:	e062      	b.n	80046a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	4a3c      	ldr	r2, [pc, #240]	; (80046d0 <USB_SetTurnaroundTime+0x120>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d906      	bls.n	80045f0 <USB_SetTurnaroundTime+0x40>
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	4a3b      	ldr	r2, [pc, #236]	; (80046d4 <USB_SetTurnaroundTime+0x124>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d802      	bhi.n	80045f0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80045ea:	230e      	movs	r3, #14
 80045ec:	617b      	str	r3, [r7, #20]
 80045ee:	e057      	b.n	80046a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	4a38      	ldr	r2, [pc, #224]	; (80046d4 <USB_SetTurnaroundTime+0x124>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d906      	bls.n	8004606 <USB_SetTurnaroundTime+0x56>
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	4a37      	ldr	r2, [pc, #220]	; (80046d8 <USB_SetTurnaroundTime+0x128>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d802      	bhi.n	8004606 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004600:	230d      	movs	r3, #13
 8004602:	617b      	str	r3, [r7, #20]
 8004604:	e04c      	b.n	80046a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	4a33      	ldr	r2, [pc, #204]	; (80046d8 <USB_SetTurnaroundTime+0x128>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d906      	bls.n	800461c <USB_SetTurnaroundTime+0x6c>
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	4a32      	ldr	r2, [pc, #200]	; (80046dc <USB_SetTurnaroundTime+0x12c>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d802      	bhi.n	800461c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004616:	230c      	movs	r3, #12
 8004618:	617b      	str	r3, [r7, #20]
 800461a:	e041      	b.n	80046a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	4a2f      	ldr	r2, [pc, #188]	; (80046dc <USB_SetTurnaroundTime+0x12c>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d906      	bls.n	8004632 <USB_SetTurnaroundTime+0x82>
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	4a2e      	ldr	r2, [pc, #184]	; (80046e0 <USB_SetTurnaroundTime+0x130>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d802      	bhi.n	8004632 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800462c:	230b      	movs	r3, #11
 800462e:	617b      	str	r3, [r7, #20]
 8004630:	e036      	b.n	80046a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	4a2a      	ldr	r2, [pc, #168]	; (80046e0 <USB_SetTurnaroundTime+0x130>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d906      	bls.n	8004648 <USB_SetTurnaroundTime+0x98>
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	4a29      	ldr	r2, [pc, #164]	; (80046e4 <USB_SetTurnaroundTime+0x134>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d802      	bhi.n	8004648 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004642:	230a      	movs	r3, #10
 8004644:	617b      	str	r3, [r7, #20]
 8004646:	e02b      	b.n	80046a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	4a26      	ldr	r2, [pc, #152]	; (80046e4 <USB_SetTurnaroundTime+0x134>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d906      	bls.n	800465e <USB_SetTurnaroundTime+0xae>
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	4a25      	ldr	r2, [pc, #148]	; (80046e8 <USB_SetTurnaroundTime+0x138>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d802      	bhi.n	800465e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004658:	2309      	movs	r3, #9
 800465a:	617b      	str	r3, [r7, #20]
 800465c:	e020      	b.n	80046a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	4a21      	ldr	r2, [pc, #132]	; (80046e8 <USB_SetTurnaroundTime+0x138>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d906      	bls.n	8004674 <USB_SetTurnaroundTime+0xc4>
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	4a20      	ldr	r2, [pc, #128]	; (80046ec <USB_SetTurnaroundTime+0x13c>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d802      	bhi.n	8004674 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800466e:	2308      	movs	r3, #8
 8004670:	617b      	str	r3, [r7, #20]
 8004672:	e015      	b.n	80046a0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	4a1d      	ldr	r2, [pc, #116]	; (80046ec <USB_SetTurnaroundTime+0x13c>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d906      	bls.n	800468a <USB_SetTurnaroundTime+0xda>
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	4a1c      	ldr	r2, [pc, #112]	; (80046f0 <USB_SetTurnaroundTime+0x140>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d802      	bhi.n	800468a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004684:	2307      	movs	r3, #7
 8004686:	617b      	str	r3, [r7, #20]
 8004688:	e00a      	b.n	80046a0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800468a:	2306      	movs	r3, #6
 800468c:	617b      	str	r3, [r7, #20]
 800468e:	e007      	b.n	80046a0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004690:	79fb      	ldrb	r3, [r7, #7]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d102      	bne.n	800469c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004696:	2309      	movs	r3, #9
 8004698:	617b      	str	r3, [r7, #20]
 800469a:	e001      	b.n	80046a0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800469c:	2309      	movs	r3, #9
 800469e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	68da      	ldr	r2, [r3, #12]
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	029b      	lsls	r3, r3, #10
 80046b4:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80046b8:	431a      	orrs	r2, r3
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80046be:	2300      	movs	r3, #0
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	371c      	adds	r7, #28
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bc80      	pop	{r7}
 80046c8:	4770      	bx	lr
 80046ca:	bf00      	nop
 80046cc:	00d8acbf 	.word	0x00d8acbf
 80046d0:	00e4e1bf 	.word	0x00e4e1bf
 80046d4:	00f423ff 	.word	0x00f423ff
 80046d8:	0106737f 	.word	0x0106737f
 80046dc:	011a499f 	.word	0x011a499f
 80046e0:	01312cff 	.word	0x01312cff
 80046e4:	014ca43f 	.word	0x014ca43f
 80046e8:	016e35ff 	.word	0x016e35ff
 80046ec:	01a6ab1f 	.word	0x01a6ab1f
 80046f0:	01e847ff 	.word	0x01e847ff

080046f4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80046f4:	b480      	push	{r7}
 80046f6:	b083      	sub	sp, #12
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	689b      	ldr	r3, [r3, #8]
 8004700:	f043 0201 	orr.w	r2, r3, #1
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004708:	2300      	movs	r3, #0
}
 800470a:	4618      	mov	r0, r3
 800470c:	370c      	adds	r7, #12
 800470e:	46bd      	mov	sp, r7
 8004710:	bc80      	pop	{r7}
 8004712:	4770      	bx	lr

08004714 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	f023 0201 	bic.w	r2, r3, #1
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004728:	2300      	movs	r3, #0
}
 800472a:	4618      	mov	r0, r3
 800472c:	370c      	adds	r7, #12
 800472e:	46bd      	mov	sp, r7
 8004730:	bc80      	pop	{r7}
 8004732:	4770      	bx	lr

08004734 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b082      	sub	sp, #8
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
 800473c:	460b      	mov	r3, r1
 800473e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800474c:	78fb      	ldrb	r3, [r7, #3]
 800474e:	2b01      	cmp	r3, #1
 8004750:	d106      	bne.n	8004760 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	68db      	ldr	r3, [r3, #12]
 8004756:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	60da      	str	r2, [r3, #12]
 800475e:	e00b      	b.n	8004778 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8004760:	78fb      	ldrb	r3, [r7, #3]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d106      	bne.n	8004774 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	60da      	str	r2, [r3, #12]
 8004772:	e001      	b.n	8004778 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	e003      	b.n	8004780 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8004778:	2032      	movs	r0, #50	; 0x32
 800477a:	f7fc fcc1 	bl	8001100 <HAL_Delay>

  return HAL_OK;
 800477e:	2300      	movs	r3, #0
}
 8004780:	4618      	mov	r0, r3
 8004782:	3708      	adds	r7, #8
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004788:	b084      	sub	sp, #16
 800478a:	b580      	push	{r7, lr}
 800478c:	b086      	sub	sp, #24
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
 8004792:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004796:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800479a:	2300      	movs	r3, #0
 800479c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80047a2:	2300      	movs	r3, #0
 80047a4:	613b      	str	r3, [r7, #16]
 80047a6:	e009      	b.n	80047bc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	3340      	adds	r3, #64	; 0x40
 80047ae:	009b      	lsls	r3, r3, #2
 80047b0:	4413      	add	r3, r2
 80047b2:	2200      	movs	r2, #0
 80047b4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	3301      	adds	r3, #1
 80047ba:	613b      	str	r3, [r7, #16]
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	2b0e      	cmp	r3, #14
 80047c0:	d9f2      	bls.n	80047a8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80047c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d112      	bne.n	80047ee <USB_DevInit+0x66>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047cc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	639a      	str	r2, [r3, #56]	; 0x38
 80047ec:	e00b      	b.n	8004806 <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047fe:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800480c:	461a      	mov	r2, r3
 800480e:	2300      	movs	r3, #0
 8004810:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004818:	4619      	mov	r1, r3
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004820:	461a      	mov	r2, r3
 8004822:	680b      	ldr	r3, [r1, #0]
 8004824:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004826:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004828:	2b01      	cmp	r3, #1
 800482a:	d10c      	bne.n	8004846 <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800482c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800482e:	2b00      	cmp	r3, #0
 8004830:	d104      	bne.n	800483c <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004832:	2100      	movs	r1, #0
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f000 f95d 	bl	8004af4 <USB_SetDevSpeed>
 800483a:	e008      	b.n	800484e <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800483c:	2101      	movs	r1, #1
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f000 f958 	bl	8004af4 <USB_SetDevSpeed>
 8004844:	e003      	b.n	800484e <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004846:	2103      	movs	r1, #3
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 f953 	bl	8004af4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800484e:	2110      	movs	r1, #16
 8004850:	6878      	ldr	r0, [r7, #4]
 8004852:	f000 f90b 	bl	8004a6c <USB_FlushTxFifo>
 8004856:	4603      	mov	r3, r0
 8004858:	2b00      	cmp	r3, #0
 800485a:	d001      	beq.n	8004860 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 800485c:	2301      	movs	r3, #1
 800485e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004860:	6878      	ldr	r0, [r7, #4]
 8004862:	f000 f927 	bl	8004ab4 <USB_FlushRxFifo>
 8004866:	4603      	mov	r3, r0
 8004868:	2b00      	cmp	r3, #0
 800486a:	d001      	beq.n	8004870 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 800486c:	2301      	movs	r3, #1
 800486e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004876:	461a      	mov	r2, r3
 8004878:	2300      	movs	r3, #0
 800487a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004882:	461a      	mov	r2, r3
 8004884:	2300      	movs	r3, #0
 8004886:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800488e:	461a      	mov	r2, r3
 8004890:	2300      	movs	r3, #0
 8004892:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004894:	2300      	movs	r3, #0
 8004896:	613b      	str	r3, [r7, #16]
 8004898:	e043      	b.n	8004922 <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	015a      	lsls	r2, r3, #5
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	4413      	add	r3, r2
 80048a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80048ac:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80048b0:	d118      	bne.n	80048e4 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d10a      	bne.n	80048ce <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	015a      	lsls	r2, r3, #5
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	4413      	add	r3, r2
 80048c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048c4:	461a      	mov	r2, r3
 80048c6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80048ca:	6013      	str	r3, [r2, #0]
 80048cc:	e013      	b.n	80048f6 <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	015a      	lsls	r2, r3, #5
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	4413      	add	r3, r2
 80048d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048da:	461a      	mov	r2, r3
 80048dc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80048e0:	6013      	str	r3, [r2, #0]
 80048e2:	e008      	b.n	80048f6 <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	015a      	lsls	r2, r3, #5
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	4413      	add	r3, r2
 80048ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048f0:	461a      	mov	r2, r3
 80048f2:	2300      	movs	r3, #0
 80048f4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	015a      	lsls	r2, r3, #5
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	4413      	add	r3, r2
 80048fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004902:	461a      	mov	r2, r3
 8004904:	2300      	movs	r3, #0
 8004906:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	015a      	lsls	r2, r3, #5
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	4413      	add	r3, r2
 8004910:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004914:	461a      	mov	r2, r3
 8004916:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800491a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	3301      	adds	r3, #1
 8004920:	613b      	str	r3, [r7, #16]
 8004922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004924:	693a      	ldr	r2, [r7, #16]
 8004926:	429a      	cmp	r2, r3
 8004928:	d3b7      	bcc.n	800489a <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800492a:	2300      	movs	r3, #0
 800492c:	613b      	str	r3, [r7, #16]
 800492e:	e043      	b.n	80049b8 <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	015a      	lsls	r2, r3, #5
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	4413      	add	r3, r2
 8004938:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004942:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004946:	d118      	bne.n	800497a <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d10a      	bne.n	8004964 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	015a      	lsls	r2, r3, #5
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	4413      	add	r3, r2
 8004956:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800495a:	461a      	mov	r2, r3
 800495c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004960:	6013      	str	r3, [r2, #0]
 8004962:	e013      	b.n	800498c <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	015a      	lsls	r2, r3, #5
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	4413      	add	r3, r2
 800496c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004970:	461a      	mov	r2, r3
 8004972:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004976:	6013      	str	r3, [r2, #0]
 8004978:	e008      	b.n	800498c <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	015a      	lsls	r2, r3, #5
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	4413      	add	r3, r2
 8004982:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004986:	461a      	mov	r2, r3
 8004988:	2300      	movs	r3, #0
 800498a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	015a      	lsls	r2, r3, #5
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	4413      	add	r3, r2
 8004994:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004998:	461a      	mov	r2, r3
 800499a:	2300      	movs	r3, #0
 800499c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	015a      	lsls	r2, r3, #5
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	4413      	add	r3, r2
 80049a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049aa:	461a      	mov	r2, r3
 80049ac:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80049b0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	3301      	adds	r3, #1
 80049b6:	613b      	str	r3, [r7, #16]
 80049b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ba:	693a      	ldr	r2, [r7, #16]
 80049bc:	429a      	cmp	r2, r3
 80049be:	d3b7      	bcc.n	8004930 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049c6:	691b      	ldr	r3, [r3, #16]
 80049c8:	68fa      	ldr	r2, [r7, #12]
 80049ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80049ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049d2:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 80049d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049d6:	2b01      	cmp	r3, #1
 80049d8:	d111      	bne.n	80049fe <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049e0:	461a      	mov	r2, r3
 80049e2:	4b20      	ldr	r3, [pc, #128]	; (8004a64 <USB_DevInit+0x2dc>)
 80049e4:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80049f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049f8:	f043 0303 	orr.w	r3, r3, #3
 80049fc:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2200      	movs	r2, #0
 8004a02:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004a0a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004a0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d105      	bne.n	8004a1e <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	699b      	ldr	r3, [r3, #24]
 8004a16:	f043 0210 	orr.w	r2, r3, #16
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	699a      	ldr	r2, [r3, #24]
 8004a22:	4b11      	ldr	r3, [pc, #68]	; (8004a68 <USB_DevInit+0x2e0>)
 8004a24:	4313      	orrs	r3, r2
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004a2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d005      	beq.n	8004a3c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	f043 0208 	orr.w	r2, r3, #8
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004a3c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d107      	bne.n	8004a52 <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	699b      	ldr	r3, [r3, #24]
 8004a46:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004a4a:	f043 0304 	orr.w	r3, r3, #4
 8004a4e:	687a      	ldr	r2, [r7, #4]
 8004a50:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004a52:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3718      	adds	r7, #24
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004a5e:	b004      	add	sp, #16
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	00800100 	.word	0x00800100
 8004a68:	803c3800 	.word	0x803c3800

08004a6c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b085      	sub	sp, #20
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8004a76:	2300      	movs	r3, #0
 8004a78:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	019b      	lsls	r3, r3, #6
 8004a7e:	f043 0220 	orr.w	r2, r3, #32
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	3301      	adds	r3, #1
 8004a8a:	60fb      	str	r3, [r7, #12]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	4a08      	ldr	r2, [pc, #32]	; (8004ab0 <USB_FlushTxFifo+0x44>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d901      	bls.n	8004a98 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	e006      	b.n	8004aa6 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	691b      	ldr	r3, [r3, #16]
 8004a9c:	f003 0320 	and.w	r3, r3, #32
 8004aa0:	2b20      	cmp	r3, #32
 8004aa2:	d0f0      	beq.n	8004a86 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004aa4:	2300      	movs	r3, #0
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3714      	adds	r7, #20
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bc80      	pop	{r7}
 8004aae:	4770      	bx	lr
 8004ab0:	00030d40 	.word	0x00030d40

08004ab4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b085      	sub	sp, #20
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8004abc:	2300      	movs	r3, #0
 8004abe:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2210      	movs	r2, #16
 8004ac4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	3301      	adds	r3, #1
 8004aca:	60fb      	str	r3, [r7, #12]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	4a08      	ldr	r2, [pc, #32]	; (8004af0 <USB_FlushRxFifo+0x3c>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d901      	bls.n	8004ad8 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8004ad4:	2303      	movs	r3, #3
 8004ad6:	e006      	b.n	8004ae6 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	691b      	ldr	r3, [r3, #16]
 8004adc:	f003 0310 	and.w	r3, r3, #16
 8004ae0:	2b10      	cmp	r3, #16
 8004ae2:	d0f0      	beq.n	8004ac6 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8004ae4:	2300      	movs	r3, #0
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3714      	adds	r7, #20
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bc80      	pop	{r7}
 8004aee:	4770      	bx	lr
 8004af0:	00030d40 	.word	0x00030d40

08004af4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b085      	sub	sp, #20
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	460b      	mov	r3, r1
 8004afe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b0a:	681a      	ldr	r2, [r3, #0]
 8004b0c:	78fb      	ldrb	r3, [r7, #3]
 8004b0e:	68f9      	ldr	r1, [r7, #12]
 8004b10:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004b14:	4313      	orrs	r3, r2
 8004b16:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3714      	adds	r7, #20
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bc80      	pop	{r7}
 8004b22:	4770      	bx	lr

08004b24 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b087      	sub	sp, #28
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8004b30:	693b      	ldr	r3, [r7, #16]
 8004b32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b36:	689b      	ldr	r3, [r3, #8]
 8004b38:	f003 0306 	and.w	r3, r3, #6
 8004b3c:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d102      	bne.n	8004b4a <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8004b44:	2300      	movs	r3, #0
 8004b46:	75fb      	strb	r3, [r7, #23]
 8004b48:	e00a      	b.n	8004b60 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2b02      	cmp	r3, #2
 8004b4e:	d002      	beq.n	8004b56 <USB_GetDevSpeed+0x32>
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2b06      	cmp	r3, #6
 8004b54:	d102      	bne.n	8004b5c <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8004b56:	2302      	movs	r3, #2
 8004b58:	75fb      	strb	r3, [r7, #23]
 8004b5a:	e001      	b.n	8004b60 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8004b5c:	230f      	movs	r3, #15
 8004b5e:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8004b60:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	371c      	adds	r7, #28
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bc80      	pop	{r7}
 8004b6a:	4770      	bx	lr

08004b6c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b085      	sub	sp, #20
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	781b      	ldrb	r3, [r3, #0]
 8004b7e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	785b      	ldrb	r3, [r3, #1]
 8004b84:	2b01      	cmp	r3, #1
 8004b86:	d13a      	bne.n	8004bfe <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b8e:	69da      	ldr	r2, [r3, #28]
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	781b      	ldrb	r3, [r3, #0]
 8004b94:	f003 030f 	and.w	r3, r3, #15
 8004b98:	2101      	movs	r1, #1
 8004b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	68f9      	ldr	r1, [r7, #12]
 8004ba2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	015a      	lsls	r2, r3, #5
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	4413      	add	r3, r2
 8004bb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d155      	bne.n	8004c6c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	015a      	lsls	r2, r3, #5
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	4413      	add	r3, r2
 8004bc8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	78db      	ldrb	r3, [r3, #3]
 8004bda:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004bdc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	059b      	lsls	r3, r3, #22
 8004be2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004be4:	4313      	orrs	r3, r2
 8004be6:	68ba      	ldr	r2, [r7, #8]
 8004be8:	0151      	lsls	r1, r2, #5
 8004bea:	68fa      	ldr	r2, [r7, #12]
 8004bec:	440a      	add	r2, r1
 8004bee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004bf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004bf6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004bfa:	6013      	str	r3, [r2, #0]
 8004bfc:	e036      	b.n	8004c6c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c04:	69da      	ldr	r2, [r3, #28]
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	781b      	ldrb	r3, [r3, #0]
 8004c0a:	f003 030f 	and.w	r3, r3, #15
 8004c0e:	2101      	movs	r1, #1
 8004c10:	fa01 f303 	lsl.w	r3, r1, r3
 8004c14:	041b      	lsls	r3, r3, #16
 8004c16:	68f9      	ldr	r1, [r7, #12]
 8004c18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	015a      	lsls	r2, r3, #5
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	4413      	add	r3, r2
 8004c28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d11a      	bne.n	8004c6c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	015a      	lsls	r2, r3, #5
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	4413      	add	r3, r2
 8004c3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	78db      	ldrb	r3, [r3, #3]
 8004c50:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004c52:	430b      	orrs	r3, r1
 8004c54:	4313      	orrs	r3, r2
 8004c56:	68ba      	ldr	r2, [r7, #8]
 8004c58:	0151      	lsls	r1, r2, #5
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	440a      	add	r2, r1
 8004c5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004c62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c6a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3714      	adds	r7, #20
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bc80      	pop	{r7}
 8004c76:	4770      	bx	lr

08004c78 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b085      	sub	sp, #20
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
 8004c80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	781b      	ldrb	r3, [r3, #0]
 8004c8a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	785b      	ldrb	r3, [r3, #1]
 8004c90:	2b01      	cmp	r3, #1
 8004c92:	d135      	bne.n	8004d00 <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	781b      	ldrb	r3, [r3, #0]
 8004ca0:	f003 030f 	and.w	r3, r3, #15
 8004ca4:	2101      	movs	r1, #1
 8004ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	43db      	mvns	r3, r3
 8004cae:	68f9      	ldr	r1, [r7, #12]
 8004cb0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cbe:	69da      	ldr	r2, [r3, #28]
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	781b      	ldrb	r3, [r3, #0]
 8004cc4:	f003 030f 	and.w	r3, r3, #15
 8004cc8:	2101      	movs	r1, #1
 8004cca:	fa01 f303 	lsl.w	r3, r1, r3
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	43db      	mvns	r3, r3
 8004cd2:	68f9      	ldr	r1, [r7, #12]
 8004cd4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004cd8:	4013      	ands	r3, r2
 8004cda:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	015a      	lsls	r2, r3, #5
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	4413      	add	r3, r2
 8004ce4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	0159      	lsls	r1, r3, #5
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	440b      	add	r3, r1
 8004cf2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	4b1f      	ldr	r3, [pc, #124]	; (8004d78 <USB_DeactivateEndpoint+0x100>)
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	600b      	str	r3, [r1, #0]
 8004cfe:	e034      	b.n	8004d6a <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	f003 030f 	and.w	r3, r3, #15
 8004d10:	2101      	movs	r1, #1
 8004d12:	fa01 f303 	lsl.w	r3, r1, r3
 8004d16:	041b      	lsls	r3, r3, #16
 8004d18:	43db      	mvns	r3, r3
 8004d1a:	68f9      	ldr	r1, [r7, #12]
 8004d1c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004d20:	4013      	ands	r3, r2
 8004d22:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d2a:	69da      	ldr	r2, [r3, #28]
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	781b      	ldrb	r3, [r3, #0]
 8004d30:	f003 030f 	and.w	r3, r3, #15
 8004d34:	2101      	movs	r1, #1
 8004d36:	fa01 f303 	lsl.w	r3, r1, r3
 8004d3a:	041b      	lsls	r3, r3, #16
 8004d3c:	43db      	mvns	r3, r3
 8004d3e:	68f9      	ldr	r1, [r7, #12]
 8004d40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004d44:	4013      	ands	r3, r2
 8004d46:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	015a      	lsls	r2, r3, #5
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	4413      	add	r3, r2
 8004d50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	0159      	lsls	r1, r3, #5
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	440b      	add	r3, r1
 8004d5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d62:	4619      	mov	r1, r3
 8004d64:	4b05      	ldr	r3, [pc, #20]	; (8004d7c <USB_DeactivateEndpoint+0x104>)
 8004d66:	4013      	ands	r3, r2
 8004d68:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3714      	adds	r7, #20
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bc80      	pop	{r7}
 8004d74:	4770      	bx	lr
 8004d76:	bf00      	nop
 8004d78:	ec337800 	.word	0xec337800
 8004d7c:	eff37800 	.word	0xeff37800

08004d80 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b08a      	sub	sp, #40	; 0x28
 8004d84:	af02      	add	r7, sp, #8
 8004d86:	60f8      	str	r0, [r7, #12]
 8004d88:	60b9      	str	r1, [r7, #8]
 8004d8a:	4613      	mov	r3, r2
 8004d8c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	781b      	ldrb	r3, [r3, #0]
 8004d96:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	785b      	ldrb	r3, [r3, #1]
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	f040 815c 	bne.w	800505a <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004da2:	68bb      	ldr	r3, [r7, #8]
 8004da4:	695b      	ldr	r3, [r3, #20]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d132      	bne.n	8004e10 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004daa:	69bb      	ldr	r3, [r7, #24]
 8004dac:	015a      	lsls	r2, r3, #5
 8004dae:	69fb      	ldr	r3, [r7, #28]
 8004db0:	4413      	add	r3, r2
 8004db2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004db6:	691b      	ldr	r3, [r3, #16]
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	0151      	lsls	r1, r2, #5
 8004dbc:	69fa      	ldr	r2, [r7, #28]
 8004dbe:	440a      	add	r2, r1
 8004dc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004dc4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004dc8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004dcc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	015a      	lsls	r2, r3, #5
 8004dd2:	69fb      	ldr	r3, [r7, #28]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dda:	691b      	ldr	r3, [r3, #16]
 8004ddc:	69ba      	ldr	r2, [r7, #24]
 8004dde:	0151      	lsls	r1, r2, #5
 8004de0:	69fa      	ldr	r2, [r7, #28]
 8004de2:	440a      	add	r2, r1
 8004de4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004de8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004dec:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004dee:	69bb      	ldr	r3, [r7, #24]
 8004df0:	015a      	lsls	r2, r3, #5
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	4413      	add	r3, r2
 8004df6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dfa:	691b      	ldr	r3, [r3, #16]
 8004dfc:	69ba      	ldr	r2, [r7, #24]
 8004dfe:	0151      	lsls	r1, r2, #5
 8004e00:	69fa      	ldr	r2, [r7, #28]
 8004e02:	440a      	add	r2, r1
 8004e04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e08:	0cdb      	lsrs	r3, r3, #19
 8004e0a:	04db      	lsls	r3, r3, #19
 8004e0c:	6113      	str	r3, [r2, #16]
 8004e0e:	e074      	b.n	8004efa <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004e10:	69bb      	ldr	r3, [r7, #24]
 8004e12:	015a      	lsls	r2, r3, #5
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	4413      	add	r3, r2
 8004e18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e1c:	691b      	ldr	r3, [r3, #16]
 8004e1e:	69ba      	ldr	r2, [r7, #24]
 8004e20:	0151      	lsls	r1, r2, #5
 8004e22:	69fa      	ldr	r2, [r7, #28]
 8004e24:	440a      	add	r2, r1
 8004e26:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e2a:	0cdb      	lsrs	r3, r3, #19
 8004e2c:	04db      	lsls	r3, r3, #19
 8004e2e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004e30:	69bb      	ldr	r3, [r7, #24]
 8004e32:	015a      	lsls	r2, r3, #5
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	4413      	add	r3, r2
 8004e38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e3c:	691b      	ldr	r3, [r3, #16]
 8004e3e:	69ba      	ldr	r2, [r7, #24]
 8004e40:	0151      	lsls	r1, r2, #5
 8004e42:	69fa      	ldr	r2, [r7, #28]
 8004e44:	440a      	add	r2, r1
 8004e46:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e4a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004e4e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004e52:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8004e54:	69bb      	ldr	r3, [r7, #24]
 8004e56:	015a      	lsls	r2, r3, #5
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	4413      	add	r3, r2
 8004e5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e60:	691a      	ldr	r2, [r3, #16]
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	6959      	ldr	r1, [r3, #20]
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	440b      	add	r3, r1
 8004e6c:	1e59      	subs	r1, r3, #1
 8004e6e:	68bb      	ldr	r3, [r7, #8]
 8004e70:	689b      	ldr	r3, [r3, #8]
 8004e72:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e76:	04d9      	lsls	r1, r3, #19
 8004e78:	4b9d      	ldr	r3, [pc, #628]	; (80050f0 <USB_EPStartXfer+0x370>)
 8004e7a:	400b      	ands	r3, r1
 8004e7c:	69b9      	ldr	r1, [r7, #24]
 8004e7e:	0148      	lsls	r0, r1, #5
 8004e80:	69f9      	ldr	r1, [r7, #28]
 8004e82:	4401      	add	r1, r0
 8004e84:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004e8c:	69bb      	ldr	r3, [r7, #24]
 8004e8e:	015a      	lsls	r2, r3, #5
 8004e90:	69fb      	ldr	r3, [r7, #28]
 8004e92:	4413      	add	r3, r2
 8004e94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e98:	691a      	ldr	r2, [r3, #16]
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	695b      	ldr	r3, [r3, #20]
 8004e9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ea2:	69b9      	ldr	r1, [r7, #24]
 8004ea4:	0148      	lsls	r0, r1, #5
 8004ea6:	69f9      	ldr	r1, [r7, #28]
 8004ea8:	4401      	add	r1, r0
 8004eaa:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	78db      	ldrb	r3, [r3, #3]
 8004eb6:	2b01      	cmp	r3, #1
 8004eb8:	d11f      	bne.n	8004efa <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004eba:	69bb      	ldr	r3, [r7, #24]
 8004ebc:	015a      	lsls	r2, r3, #5
 8004ebe:	69fb      	ldr	r3, [r7, #28]
 8004ec0:	4413      	add	r3, r2
 8004ec2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ec6:	691b      	ldr	r3, [r3, #16]
 8004ec8:	69ba      	ldr	r2, [r7, #24]
 8004eca:	0151      	lsls	r1, r2, #5
 8004ecc:	69fa      	ldr	r2, [r7, #28]
 8004ece:	440a      	add	r2, r1
 8004ed0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ed4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8004ed8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8004eda:	69bb      	ldr	r3, [r7, #24]
 8004edc:	015a      	lsls	r2, r3, #5
 8004ede:	69fb      	ldr	r3, [r7, #28]
 8004ee0:	4413      	add	r3, r2
 8004ee2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ee6:	691b      	ldr	r3, [r3, #16]
 8004ee8:	69ba      	ldr	r2, [r7, #24]
 8004eea:	0151      	lsls	r1, r2, #5
 8004eec:	69fa      	ldr	r2, [r7, #28]
 8004eee:	440a      	add	r2, r1
 8004ef0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ef4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004ef8:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8004efa:	79fb      	ldrb	r3, [r7, #7]
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d14b      	bne.n	8004f98 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	691b      	ldr	r3, [r3, #16]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d009      	beq.n	8004f1c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004f08:	69bb      	ldr	r3, [r7, #24]
 8004f0a:	015a      	lsls	r2, r3, #5
 8004f0c:	69fb      	ldr	r3, [r7, #28]
 8004f0e:	4413      	add	r3, r2
 8004f10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f14:	461a      	mov	r2, r3
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	691b      	ldr	r3, [r3, #16]
 8004f1a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	78db      	ldrb	r3, [r3, #3]
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	d128      	bne.n	8004f76 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004f24:	69fb      	ldr	r3, [r7, #28]
 8004f26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f2a:	689b      	ldr	r3, [r3, #8]
 8004f2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d110      	bne.n	8004f56 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004f34:	69bb      	ldr	r3, [r7, #24]
 8004f36:	015a      	lsls	r2, r3, #5
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	4413      	add	r3, r2
 8004f3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	69ba      	ldr	r2, [r7, #24]
 8004f44:	0151      	lsls	r1, r2, #5
 8004f46:	69fa      	ldr	r2, [r7, #28]
 8004f48:	440a      	add	r2, r1
 8004f4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f4e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004f52:	6013      	str	r3, [r2, #0]
 8004f54:	e00f      	b.n	8004f76 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004f56:	69bb      	ldr	r3, [r7, #24]
 8004f58:	015a      	lsls	r2, r3, #5
 8004f5a:	69fb      	ldr	r3, [r7, #28]
 8004f5c:	4413      	add	r3, r2
 8004f5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	69ba      	ldr	r2, [r7, #24]
 8004f66:	0151      	lsls	r1, r2, #5
 8004f68:	69fa      	ldr	r2, [r7, #28]
 8004f6a:	440a      	add	r2, r1
 8004f6c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f74:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	015a      	lsls	r2, r3, #5
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	4413      	add	r3, r2
 8004f7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	69ba      	ldr	r2, [r7, #24]
 8004f86:	0151      	lsls	r1, r2, #5
 8004f88:	69fa      	ldr	r2, [r7, #28]
 8004f8a:	440a      	add	r2, r1
 8004f8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004f90:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004f94:	6013      	str	r3, [r2, #0]
 8004f96:	e12f      	b.n	80051f8 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004f98:	69bb      	ldr	r3, [r7, #24]
 8004f9a:	015a      	lsls	r2, r3, #5
 8004f9c:	69fb      	ldr	r3, [r7, #28]
 8004f9e:	4413      	add	r3, r2
 8004fa0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	69ba      	ldr	r2, [r7, #24]
 8004fa8:	0151      	lsls	r1, r2, #5
 8004faa:	69fa      	ldr	r2, [r7, #28]
 8004fac:	440a      	add	r2, r1
 8004fae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004fb2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004fb6:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	78db      	ldrb	r3, [r3, #3]
 8004fbc:	2b01      	cmp	r3, #1
 8004fbe:	d015      	beq.n	8004fec <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	695b      	ldr	r3, [r3, #20]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	f000 8117 	beq.w	80051f8 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004fd0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	781b      	ldrb	r3, [r3, #0]
 8004fd6:	f003 030f 	and.w	r3, r3, #15
 8004fda:	2101      	movs	r1, #1
 8004fdc:	fa01 f303 	lsl.w	r3, r1, r3
 8004fe0:	69f9      	ldr	r1, [r7, #28]
 8004fe2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	634b      	str	r3, [r1, #52]	; 0x34
 8004fea:	e105      	b.n	80051f8 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ff2:	689b      	ldr	r3, [r3, #8]
 8004ff4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d110      	bne.n	800501e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004ffc:	69bb      	ldr	r3, [r7, #24]
 8004ffe:	015a      	lsls	r2, r3, #5
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	4413      	add	r3, r2
 8005004:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	69ba      	ldr	r2, [r7, #24]
 800500c:	0151      	lsls	r1, r2, #5
 800500e:	69fa      	ldr	r2, [r7, #28]
 8005010:	440a      	add	r2, r1
 8005012:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005016:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800501a:	6013      	str	r3, [r2, #0]
 800501c:	e00f      	b.n	800503e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800501e:	69bb      	ldr	r3, [r7, #24]
 8005020:	015a      	lsls	r2, r3, #5
 8005022:	69fb      	ldr	r3, [r7, #28]
 8005024:	4413      	add	r3, r2
 8005026:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	69ba      	ldr	r2, [r7, #24]
 800502e:	0151      	lsls	r1, r2, #5
 8005030:	69fa      	ldr	r2, [r7, #28]
 8005032:	440a      	add	r2, r1
 8005034:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005038:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800503c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	68d9      	ldr	r1, [r3, #12]
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	781a      	ldrb	r2, [r3, #0]
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	695b      	ldr	r3, [r3, #20]
 800504a:	b298      	uxth	r0, r3
 800504c:	79fb      	ldrb	r3, [r7, #7]
 800504e:	9300      	str	r3, [sp, #0]
 8005050:	4603      	mov	r3, r0
 8005052:	68f8      	ldr	r0, [r7, #12]
 8005054:	f000 fa2a 	bl	80054ac <USB_WritePacket>
 8005058:	e0ce      	b.n	80051f8 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	015a      	lsls	r2, r3, #5
 800505e:	69fb      	ldr	r3, [r7, #28]
 8005060:	4413      	add	r3, r2
 8005062:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005066:	691b      	ldr	r3, [r3, #16]
 8005068:	69ba      	ldr	r2, [r7, #24]
 800506a:	0151      	lsls	r1, r2, #5
 800506c:	69fa      	ldr	r2, [r7, #28]
 800506e:	440a      	add	r2, r1
 8005070:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005074:	0cdb      	lsrs	r3, r3, #19
 8005076:	04db      	lsls	r3, r3, #19
 8005078:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800507a:	69bb      	ldr	r3, [r7, #24]
 800507c:	015a      	lsls	r2, r3, #5
 800507e:	69fb      	ldr	r3, [r7, #28]
 8005080:	4413      	add	r3, r2
 8005082:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005086:	691b      	ldr	r3, [r3, #16]
 8005088:	69ba      	ldr	r2, [r7, #24]
 800508a:	0151      	lsls	r1, r2, #5
 800508c:	69fa      	ldr	r2, [r7, #28]
 800508e:	440a      	add	r2, r1
 8005090:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005094:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005098:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800509c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	695b      	ldr	r3, [r3, #20]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d126      	bne.n	80050f4 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80050a6:	69bb      	ldr	r3, [r7, #24]
 80050a8:	015a      	lsls	r2, r3, #5
 80050aa:	69fb      	ldr	r3, [r7, #28]
 80050ac:	4413      	add	r3, r2
 80050ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050b2:	691a      	ldr	r2, [r3, #16]
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050bc:	69b9      	ldr	r1, [r7, #24]
 80050be:	0148      	lsls	r0, r1, #5
 80050c0:	69f9      	ldr	r1, [r7, #28]
 80050c2:	4401      	add	r1, r0
 80050c4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80050c8:	4313      	orrs	r3, r2
 80050ca:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80050cc:	69bb      	ldr	r3, [r7, #24]
 80050ce:	015a      	lsls	r2, r3, #5
 80050d0:	69fb      	ldr	r3, [r7, #28]
 80050d2:	4413      	add	r3, r2
 80050d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050d8:	691b      	ldr	r3, [r3, #16]
 80050da:	69ba      	ldr	r2, [r7, #24]
 80050dc:	0151      	lsls	r1, r2, #5
 80050de:	69fa      	ldr	r2, [r7, #28]
 80050e0:	440a      	add	r2, r1
 80050e2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80050e6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80050ea:	6113      	str	r3, [r2, #16]
 80050ec:	e036      	b.n	800515c <USB_EPStartXfer+0x3dc>
 80050ee:	bf00      	nop
 80050f0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	695a      	ldr	r2, [r3, #20]
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	4413      	add	r3, r2
 80050fe:	1e5a      	subs	r2, r3, #1
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	fbb2 f3f3 	udiv	r3, r2, r3
 8005108:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800510a:	69bb      	ldr	r3, [r7, #24]
 800510c:	015a      	lsls	r2, r3, #5
 800510e:	69fb      	ldr	r3, [r7, #28]
 8005110:	4413      	add	r3, r2
 8005112:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005116:	691a      	ldr	r2, [r3, #16]
 8005118:	8afb      	ldrh	r3, [r7, #22]
 800511a:	04d9      	lsls	r1, r3, #19
 800511c:	4b39      	ldr	r3, [pc, #228]	; (8005204 <USB_EPStartXfer+0x484>)
 800511e:	400b      	ands	r3, r1
 8005120:	69b9      	ldr	r1, [r7, #24]
 8005122:	0148      	lsls	r0, r1, #5
 8005124:	69f9      	ldr	r1, [r7, #28]
 8005126:	4401      	add	r1, r0
 8005128:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800512c:	4313      	orrs	r3, r2
 800512e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8005130:	69bb      	ldr	r3, [r7, #24]
 8005132:	015a      	lsls	r2, r3, #5
 8005134:	69fb      	ldr	r3, [r7, #28]
 8005136:	4413      	add	r3, r2
 8005138:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800513c:	691a      	ldr	r2, [r3, #16]
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	8af9      	ldrh	r1, [r7, #22]
 8005144:	fb01 f303 	mul.w	r3, r1, r3
 8005148:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800514c:	69b9      	ldr	r1, [r7, #24]
 800514e:	0148      	lsls	r0, r1, #5
 8005150:	69f9      	ldr	r1, [r7, #28]
 8005152:	4401      	add	r1, r0
 8005154:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005158:	4313      	orrs	r3, r2
 800515a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800515c:	79fb      	ldrb	r3, [r7, #7]
 800515e:	2b01      	cmp	r3, #1
 8005160:	d10d      	bne.n	800517e <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d009      	beq.n	800517e <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	68d9      	ldr	r1, [r3, #12]
 800516e:	69bb      	ldr	r3, [r7, #24]
 8005170:	015a      	lsls	r2, r3, #5
 8005172:	69fb      	ldr	r3, [r7, #28]
 8005174:	4413      	add	r3, r2
 8005176:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800517a:	460a      	mov	r2, r1
 800517c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	78db      	ldrb	r3, [r3, #3]
 8005182:	2b01      	cmp	r3, #1
 8005184:	d128      	bne.n	80051d8 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005186:	69fb      	ldr	r3, [r7, #28]
 8005188:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005192:	2b00      	cmp	r3, #0
 8005194:	d110      	bne.n	80051b8 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	015a      	lsls	r2, r3, #5
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	4413      	add	r3, r2
 800519e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	69ba      	ldr	r2, [r7, #24]
 80051a6:	0151      	lsls	r1, r2, #5
 80051a8:	69fa      	ldr	r2, [r7, #28]
 80051aa:	440a      	add	r2, r1
 80051ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80051b0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80051b4:	6013      	str	r3, [r2, #0]
 80051b6:	e00f      	b.n	80051d8 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80051b8:	69bb      	ldr	r3, [r7, #24]
 80051ba:	015a      	lsls	r2, r3, #5
 80051bc:	69fb      	ldr	r3, [r7, #28]
 80051be:	4413      	add	r3, r2
 80051c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	69ba      	ldr	r2, [r7, #24]
 80051c8:	0151      	lsls	r1, r2, #5
 80051ca:	69fa      	ldr	r2, [r7, #28]
 80051cc:	440a      	add	r2, r1
 80051ce:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80051d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80051d6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80051d8:	69bb      	ldr	r3, [r7, #24]
 80051da:	015a      	lsls	r2, r3, #5
 80051dc:	69fb      	ldr	r3, [r7, #28]
 80051de:	4413      	add	r3, r2
 80051e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	69ba      	ldr	r2, [r7, #24]
 80051e8:	0151      	lsls	r1, r2, #5
 80051ea:	69fa      	ldr	r2, [r7, #28]
 80051ec:	440a      	add	r2, r1
 80051ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80051f2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80051f6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80051f8:	2300      	movs	r3, #0
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	3720      	adds	r7, #32
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}
 8005202:	bf00      	nop
 8005204:	1ff80000 	.word	0x1ff80000

08005208 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8005208:	b480      	push	{r7}
 800520a:	b087      	sub	sp, #28
 800520c:	af00      	add	r7, sp, #0
 800520e:	60f8      	str	r0, [r7, #12]
 8005210:	60b9      	str	r1, [r7, #8]
 8005212:	4613      	mov	r3, r2
 8005214:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	781b      	ldrb	r3, [r3, #0]
 800521e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005220:	68bb      	ldr	r3, [r7, #8]
 8005222:	785b      	ldrb	r3, [r3, #1]
 8005224:	2b01      	cmp	r3, #1
 8005226:	f040 80cd 	bne.w	80053c4 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	695b      	ldr	r3, [r3, #20]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d132      	bne.n	8005298 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	015a      	lsls	r2, r3, #5
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	4413      	add	r3, r2
 800523a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800523e:	691b      	ldr	r3, [r3, #16]
 8005240:	693a      	ldr	r2, [r7, #16]
 8005242:	0151      	lsls	r1, r2, #5
 8005244:	697a      	ldr	r2, [r7, #20]
 8005246:	440a      	add	r2, r1
 8005248:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800524c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005250:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005254:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	015a      	lsls	r2, r3, #5
 800525a:	697b      	ldr	r3, [r7, #20]
 800525c:	4413      	add	r3, r2
 800525e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005262:	691b      	ldr	r3, [r3, #16]
 8005264:	693a      	ldr	r2, [r7, #16]
 8005266:	0151      	lsls	r1, r2, #5
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	440a      	add	r2, r1
 800526c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005270:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005274:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	015a      	lsls	r2, r3, #5
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	4413      	add	r3, r2
 800527e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005282:	691b      	ldr	r3, [r3, #16]
 8005284:	693a      	ldr	r2, [r7, #16]
 8005286:	0151      	lsls	r1, r2, #5
 8005288:	697a      	ldr	r2, [r7, #20]
 800528a:	440a      	add	r2, r1
 800528c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005290:	0cdb      	lsrs	r3, r3, #19
 8005292:	04db      	lsls	r3, r3, #19
 8005294:	6113      	str	r3, [r2, #16]
 8005296:	e04e      	b.n	8005336 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	015a      	lsls	r2, r3, #5
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	4413      	add	r3, r2
 80052a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052a4:	691b      	ldr	r3, [r3, #16]
 80052a6:	693a      	ldr	r2, [r7, #16]
 80052a8:	0151      	lsls	r1, r2, #5
 80052aa:	697a      	ldr	r2, [r7, #20]
 80052ac:	440a      	add	r2, r1
 80052ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052b2:	0cdb      	lsrs	r3, r3, #19
 80052b4:	04db      	lsls	r3, r3, #19
 80052b6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	015a      	lsls	r2, r3, #5
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	4413      	add	r3, r2
 80052c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052c4:	691b      	ldr	r3, [r3, #16]
 80052c6:	693a      	ldr	r2, [r7, #16]
 80052c8:	0151      	lsls	r1, r2, #5
 80052ca:	697a      	ldr	r2, [r7, #20]
 80052cc:	440a      	add	r2, r1
 80052ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80052d2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80052d6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80052da:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	695a      	ldr	r2, [r3, #20]
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	429a      	cmp	r2, r3
 80052e6:	d903      	bls.n	80052f0 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	689a      	ldr	r2, [r3, #8]
 80052ec:	68bb      	ldr	r3, [r7, #8]
 80052ee:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	015a      	lsls	r2, r3, #5
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	4413      	add	r3, r2
 80052f8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	693a      	ldr	r2, [r7, #16]
 8005300:	0151      	lsls	r1, r2, #5
 8005302:	697a      	ldr	r2, [r7, #20]
 8005304:	440a      	add	r2, r1
 8005306:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800530a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800530e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	015a      	lsls	r2, r3, #5
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	4413      	add	r3, r2
 8005318:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800531c:	691a      	ldr	r2, [r3, #16]
 800531e:	68bb      	ldr	r3, [r7, #8]
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005326:	6939      	ldr	r1, [r7, #16]
 8005328:	0148      	lsls	r0, r1, #5
 800532a:	6979      	ldr	r1, [r7, #20]
 800532c:	4401      	add	r1, r0
 800532e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005332:	4313      	orrs	r3, r2
 8005334:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005336:	79fb      	ldrb	r3, [r7, #7]
 8005338:	2b01      	cmp	r3, #1
 800533a:	d11e      	bne.n	800537a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	691b      	ldr	r3, [r3, #16]
 8005340:	2b00      	cmp	r3, #0
 8005342:	d009      	beq.n	8005358 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	015a      	lsls	r2, r3, #5
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	4413      	add	r3, r2
 800534c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005350:	461a      	mov	r2, r3
 8005352:	68bb      	ldr	r3, [r7, #8]
 8005354:	691b      	ldr	r3, [r3, #16]
 8005356:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	015a      	lsls	r2, r3, #5
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	4413      	add	r3, r2
 8005360:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	693a      	ldr	r2, [r7, #16]
 8005368:	0151      	lsls	r1, r2, #5
 800536a:	697a      	ldr	r2, [r7, #20]
 800536c:	440a      	add	r2, r1
 800536e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005372:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005376:	6013      	str	r3, [r2, #0]
 8005378:	e092      	b.n	80054a0 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	015a      	lsls	r2, r3, #5
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	4413      	add	r3, r2
 8005382:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	693a      	ldr	r2, [r7, #16]
 800538a:	0151      	lsls	r1, r2, #5
 800538c:	697a      	ldr	r2, [r7, #20]
 800538e:	440a      	add	r2, r1
 8005390:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005394:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005398:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	695b      	ldr	r3, [r3, #20]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d07e      	beq.n	80054a0 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	781b      	ldrb	r3, [r3, #0]
 80053ae:	f003 030f 	and.w	r3, r3, #15
 80053b2:	2101      	movs	r1, #1
 80053b4:	fa01 f303 	lsl.w	r3, r1, r3
 80053b8:	6979      	ldr	r1, [r7, #20]
 80053ba:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80053be:	4313      	orrs	r3, r2
 80053c0:	634b      	str	r3, [r1, #52]	; 0x34
 80053c2:	e06d      	b.n	80054a0 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	015a      	lsls	r2, r3, #5
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	4413      	add	r3, r2
 80053cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053d0:	691b      	ldr	r3, [r3, #16]
 80053d2:	693a      	ldr	r2, [r7, #16]
 80053d4:	0151      	lsls	r1, r2, #5
 80053d6:	697a      	ldr	r2, [r7, #20]
 80053d8:	440a      	add	r2, r1
 80053da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80053de:	0cdb      	lsrs	r3, r3, #19
 80053e0:	04db      	lsls	r3, r3, #19
 80053e2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	015a      	lsls	r2, r3, #5
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	4413      	add	r3, r2
 80053ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	693a      	ldr	r2, [r7, #16]
 80053f4:	0151      	lsls	r1, r2, #5
 80053f6:	697a      	ldr	r2, [r7, #20]
 80053f8:	440a      	add	r2, r1
 80053fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80053fe:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005402:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005406:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	695b      	ldr	r3, [r3, #20]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d003      	beq.n	8005418 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	689a      	ldr	r2, [r3, #8]
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005418:	693b      	ldr	r3, [r7, #16]
 800541a:	015a      	lsls	r2, r3, #5
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	4413      	add	r3, r2
 8005420:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005424:	691b      	ldr	r3, [r3, #16]
 8005426:	693a      	ldr	r2, [r7, #16]
 8005428:	0151      	lsls	r1, r2, #5
 800542a:	697a      	ldr	r2, [r7, #20]
 800542c:	440a      	add	r2, r1
 800542e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005432:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005436:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	015a      	lsls	r2, r3, #5
 800543c:	697b      	ldr	r3, [r7, #20]
 800543e:	4413      	add	r3, r2
 8005440:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005444:	691a      	ldr	r2, [r3, #16]
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	689b      	ldr	r3, [r3, #8]
 800544a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800544e:	6939      	ldr	r1, [r7, #16]
 8005450:	0148      	lsls	r0, r1, #5
 8005452:	6979      	ldr	r1, [r7, #20]
 8005454:	4401      	add	r1, r0
 8005456:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800545a:	4313      	orrs	r3, r2
 800545c:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800545e:	79fb      	ldrb	r3, [r7, #7]
 8005460:	2b01      	cmp	r3, #1
 8005462:	d10d      	bne.n	8005480 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	68db      	ldr	r3, [r3, #12]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d009      	beq.n	8005480 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	68d9      	ldr	r1, [r3, #12]
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	015a      	lsls	r2, r3, #5
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	4413      	add	r3, r2
 8005478:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800547c:	460a      	mov	r2, r1
 800547e:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	015a      	lsls	r2, r3, #5
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	4413      	add	r3, r2
 8005488:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	693a      	ldr	r2, [r7, #16]
 8005490:	0151      	lsls	r1, r2, #5
 8005492:	697a      	ldr	r2, [r7, #20]
 8005494:	440a      	add	r2, r1
 8005496:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800549a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800549e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80054a0:	2300      	movs	r3, #0
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	371c      	adds	r7, #28
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bc80      	pop	{r7}
 80054aa:	4770      	bx	lr

080054ac <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80054ac:	b480      	push	{r7}
 80054ae:	b089      	sub	sp, #36	; 0x24
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	60f8      	str	r0, [r7, #12]
 80054b4:	60b9      	str	r1, [r7, #8]
 80054b6:	4611      	mov	r1, r2
 80054b8:	461a      	mov	r2, r3
 80054ba:	460b      	mov	r3, r1
 80054bc:	71fb      	strb	r3, [r7, #7]
 80054be:	4613      	mov	r3, r2
 80054c0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 80054ca:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d11a      	bne.n	8005508 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80054d2:	88bb      	ldrh	r3, [r7, #4]
 80054d4:	3303      	adds	r3, #3
 80054d6:	089b      	lsrs	r3, r3, #2
 80054d8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80054da:	2300      	movs	r3, #0
 80054dc:	61bb      	str	r3, [r7, #24]
 80054de:	e00f      	b.n	8005500 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80054e0:	79fb      	ldrb	r3, [r7, #7]
 80054e2:	031a      	lsls	r2, r3, #12
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	4413      	add	r3, r2
 80054e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80054ec:	461a      	mov	r2, r3
 80054ee:	69fb      	ldr	r3, [r7, #28]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	6013      	str	r3, [r2, #0]
      pSrc++;
 80054f4:	69fb      	ldr	r3, [r7, #28]
 80054f6:	3304      	adds	r3, #4
 80054f8:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80054fa:	69bb      	ldr	r3, [r7, #24]
 80054fc:	3301      	adds	r3, #1
 80054fe:	61bb      	str	r3, [r7, #24]
 8005500:	69ba      	ldr	r2, [r7, #24]
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	429a      	cmp	r2, r3
 8005506:	d3eb      	bcc.n	80054e0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005508:	2300      	movs	r3, #0
}
 800550a:	4618      	mov	r0, r3
 800550c:	3724      	adds	r7, #36	; 0x24
 800550e:	46bd      	mov	sp, r7
 8005510:	bc80      	pop	{r7}
 8005512:	4770      	bx	lr

08005514 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005514:	b480      	push	{r7}
 8005516:	b089      	sub	sp, #36	; 0x24
 8005518:	af00      	add	r7, sp, #0
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	4613      	mov	r3, r2
 8005520:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800552a:	88fb      	ldrh	r3, [r7, #6]
 800552c:	3303      	adds	r3, #3
 800552e:	089b      	lsrs	r3, r3, #2
 8005530:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8005532:	2300      	movs	r3, #0
 8005534:	61bb      	str	r3, [r7, #24]
 8005536:	e00b      	b.n	8005550 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	69fb      	ldr	r3, [r7, #28]
 8005542:	601a      	str	r2, [r3, #0]
    pDest++;
 8005544:	69fb      	ldr	r3, [r7, #28]
 8005546:	3304      	adds	r3, #4
 8005548:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	3301      	adds	r3, #1
 800554e:	61bb      	str	r3, [r7, #24]
 8005550:	69ba      	ldr	r2, [r7, #24]
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	429a      	cmp	r2, r3
 8005556:	d3ef      	bcc.n	8005538 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8005558:	69fb      	ldr	r3, [r7, #28]
}
 800555a:	4618      	mov	r0, r3
 800555c:	3724      	adds	r7, #36	; 0x24
 800555e:	46bd      	mov	sp, r7
 8005560:	bc80      	pop	{r7}
 8005562:	4770      	bx	lr

08005564 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005564:	b480      	push	{r7}
 8005566:	b085      	sub	sp, #20
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
 800556c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	785b      	ldrb	r3, [r3, #1]
 800557c:	2b01      	cmp	r3, #1
 800557e:	d12c      	bne.n	80055da <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	015a      	lsls	r2, r3, #5
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	4413      	add	r3, r2
 8005588:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	2b00      	cmp	r3, #0
 8005590:	db12      	blt.n	80055b8 <USB_EPSetStall+0x54>
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d00f      	beq.n	80055b8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	015a      	lsls	r2, r3, #5
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	4413      	add	r3, r2
 80055a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	68ba      	ldr	r2, [r7, #8]
 80055a8:	0151      	lsls	r1, r2, #5
 80055aa:	68fa      	ldr	r2, [r7, #12]
 80055ac:	440a      	add	r2, r1
 80055ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80055b2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80055b6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	015a      	lsls	r2, r3, #5
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	4413      	add	r3, r2
 80055c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	68ba      	ldr	r2, [r7, #8]
 80055c8:	0151      	lsls	r1, r2, #5
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	440a      	add	r2, r1
 80055ce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80055d2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80055d6:	6013      	str	r3, [r2, #0]
 80055d8:	e02b      	b.n	8005632 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	015a      	lsls	r2, r3, #5
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	4413      	add	r3, r2
 80055e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	db12      	blt.n	8005612 <USB_EPSetStall+0xae>
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d00f      	beq.n	8005612 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	015a      	lsls	r2, r3, #5
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	4413      	add	r3, r2
 80055fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	68ba      	ldr	r2, [r7, #8]
 8005602:	0151      	lsls	r1, r2, #5
 8005604:	68fa      	ldr	r2, [r7, #12]
 8005606:	440a      	add	r2, r1
 8005608:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800560c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005610:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8005612:	68bb      	ldr	r3, [r7, #8]
 8005614:	015a      	lsls	r2, r3, #5
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	4413      	add	r3, r2
 800561a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	68ba      	ldr	r2, [r7, #8]
 8005622:	0151      	lsls	r1, r2, #5
 8005624:	68fa      	ldr	r2, [r7, #12]
 8005626:	440a      	add	r2, r1
 8005628:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800562c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005630:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005632:	2300      	movs	r3, #0
}
 8005634:	4618      	mov	r0, r3
 8005636:	3714      	adds	r7, #20
 8005638:	46bd      	mov	sp, r7
 800563a:	bc80      	pop	{r7}
 800563c:	4770      	bx	lr

0800563e <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800563e:	b480      	push	{r7}
 8005640:	b085      	sub	sp, #20
 8005642:	af00      	add	r7, sp, #0
 8005644:	6078      	str	r0, [r7, #4]
 8005646:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800564c:	683b      	ldr	r3, [r7, #0]
 800564e:	781b      	ldrb	r3, [r3, #0]
 8005650:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005652:	683b      	ldr	r3, [r7, #0]
 8005654:	785b      	ldrb	r3, [r3, #1]
 8005656:	2b01      	cmp	r3, #1
 8005658:	d128      	bne.n	80056ac <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	015a      	lsls	r2, r3, #5
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	4413      	add	r3, r2
 8005662:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	68ba      	ldr	r2, [r7, #8]
 800566a:	0151      	lsls	r1, r2, #5
 800566c:	68fa      	ldr	r2, [r7, #12]
 800566e:	440a      	add	r2, r1
 8005670:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005674:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005678:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	78db      	ldrb	r3, [r3, #3]
 800567e:	2b03      	cmp	r3, #3
 8005680:	d003      	beq.n	800568a <USB_EPClearStall+0x4c>
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	78db      	ldrb	r3, [r3, #3]
 8005686:	2b02      	cmp	r3, #2
 8005688:	d138      	bne.n	80056fc <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800568a:	68bb      	ldr	r3, [r7, #8]
 800568c:	015a      	lsls	r2, r3, #5
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	4413      	add	r3, r2
 8005692:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	68ba      	ldr	r2, [r7, #8]
 800569a:	0151      	lsls	r1, r2, #5
 800569c:	68fa      	ldr	r2, [r7, #12]
 800569e:	440a      	add	r2, r1
 80056a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80056a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056a8:	6013      	str	r3, [r2, #0]
 80056aa:	e027      	b.n	80056fc <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	015a      	lsls	r2, r3, #5
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	4413      	add	r3, r2
 80056b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68ba      	ldr	r2, [r7, #8]
 80056bc:	0151      	lsls	r1, r2, #5
 80056be:	68fa      	ldr	r2, [r7, #12]
 80056c0:	440a      	add	r2, r1
 80056c2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056c6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80056ca:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	78db      	ldrb	r3, [r3, #3]
 80056d0:	2b03      	cmp	r3, #3
 80056d2:	d003      	beq.n	80056dc <USB_EPClearStall+0x9e>
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	78db      	ldrb	r3, [r3, #3]
 80056d8:	2b02      	cmp	r3, #2
 80056da:	d10f      	bne.n	80056fc <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	015a      	lsls	r2, r3, #5
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	4413      	add	r3, r2
 80056e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68ba      	ldr	r2, [r7, #8]
 80056ec:	0151      	lsls	r1, r2, #5
 80056ee:	68fa      	ldr	r2, [r7, #12]
 80056f0:	440a      	add	r2, r1
 80056f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80056f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056fa:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80056fc:	2300      	movs	r3, #0
}
 80056fe:	4618      	mov	r0, r3
 8005700:	3714      	adds	r7, #20
 8005702:	46bd      	mov	sp, r7
 8005704:	bc80      	pop	{r7}
 8005706:	4770      	bx	lr

08005708 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005708:	b480      	push	{r7}
 800570a:	b085      	sub	sp, #20
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
 8005710:	460b      	mov	r3, r1
 8005712:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	68fa      	ldr	r2, [r7, #12]
 8005722:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005726:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800572a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005732:	681a      	ldr	r2, [r3, #0]
 8005734:	78fb      	ldrb	r3, [r7, #3]
 8005736:	011b      	lsls	r3, r3, #4
 8005738:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800573c:	68f9      	ldr	r1, [r7, #12]
 800573e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005742:	4313      	orrs	r3, r2
 8005744:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005746:	2300      	movs	r3, #0
}
 8005748:	4618      	mov	r0, r3
 800574a:	3714      	adds	r7, #20
 800574c:	46bd      	mov	sp, r7
 800574e:	bc80      	pop	{r7}
 8005750:	4770      	bx	lr

08005752 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005752:	b580      	push	{r7, lr}
 8005754:	b084      	sub	sp, #16
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005764:	685b      	ldr	r3, [r3, #4]
 8005766:	68fa      	ldr	r2, [r7, #12]
 8005768:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800576c:	f023 0302 	bic.w	r3, r3, #2
 8005770:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8005772:	2003      	movs	r0, #3
 8005774:	f7fb fcc4 	bl	8001100 <HAL_Delay>

  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3710      	adds	r7, #16
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}

08005782 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005782:	b580      	push	{r7, lr}
 8005784:	b084      	sub	sp, #16
 8005786:	af00      	add	r7, sp, #0
 8005788:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	68fa      	ldr	r2, [r7, #12]
 8005798:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800579c:	f043 0302 	orr.w	r3, r3, #2
 80057a0:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 80057a2:	2003      	movs	r0, #3
 80057a4:	f7fb fcac 	bl	8001100 <HAL_Delay>

  return HAL_OK;
 80057a8:	2300      	movs	r3, #0
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	3710      	adds	r7, #16
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}

080057b2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80057b2:	b480      	push	{r7}
 80057b4:	b085      	sub	sp, #20
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	699b      	ldr	r3, [r3, #24]
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	4013      	ands	r3, r2
 80057c8:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80057ca:	68fb      	ldr	r3, [r7, #12]
}
 80057cc:	4618      	mov	r0, r3
 80057ce:	3714      	adds	r7, #20
 80057d0:	46bd      	mov	sp, r7
 80057d2:	bc80      	pop	{r7}
 80057d4:	4770      	bx	lr

080057d6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80057d6:	b480      	push	{r7}
 80057d8:	b085      	sub	sp, #20
 80057da:	af00      	add	r7, sp, #0
 80057dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057e8:	699b      	ldr	r3, [r3, #24]
 80057ea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057f2:	69db      	ldr	r3, [r3, #28]
 80057f4:	68ba      	ldr	r2, [r7, #8]
 80057f6:	4013      	ands	r3, r2
 80057f8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	0c1b      	lsrs	r3, r3, #16
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3714      	adds	r7, #20
 8005802:	46bd      	mov	sp, r7
 8005804:	bc80      	pop	{r7}
 8005806:	4770      	bx	lr

08005808 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8005808:	b480      	push	{r7}
 800580a:	b085      	sub	sp, #20
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800581a:	699b      	ldr	r3, [r3, #24]
 800581c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005824:	69db      	ldr	r3, [r3, #28]
 8005826:	68ba      	ldr	r2, [r7, #8]
 8005828:	4013      	ands	r3, r2
 800582a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	b29b      	uxth	r3, r3
}
 8005830:	4618      	mov	r0, r3
 8005832:	3714      	adds	r7, #20
 8005834:	46bd      	mov	sp, r7
 8005836:	bc80      	pop	{r7}
 8005838:	4770      	bx	lr

0800583a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800583a:	b480      	push	{r7}
 800583c:	b085      	sub	sp, #20
 800583e:	af00      	add	r7, sp, #0
 8005840:	6078      	str	r0, [r7, #4]
 8005842:	460b      	mov	r3, r1
 8005844:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800584a:	78fb      	ldrb	r3, [r7, #3]
 800584c:	015a      	lsls	r2, r3, #5
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	4413      	add	r3, r2
 8005852:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005860:	695b      	ldr	r3, [r3, #20]
 8005862:	68ba      	ldr	r2, [r7, #8]
 8005864:	4013      	ands	r3, r2
 8005866:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005868:	68bb      	ldr	r3, [r7, #8]
}
 800586a:	4618      	mov	r0, r3
 800586c:	3714      	adds	r7, #20
 800586e:	46bd      	mov	sp, r7
 8005870:	bc80      	pop	{r7}
 8005872:	4770      	bx	lr

08005874 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005874:	b480      	push	{r7}
 8005876:	b087      	sub	sp, #28
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	460b      	mov	r3, r1
 800587e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800588a:	691b      	ldr	r3, [r3, #16]
 800588c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800588e:	697b      	ldr	r3, [r7, #20]
 8005890:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005894:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005896:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8005898:	78fb      	ldrb	r3, [r7, #3]
 800589a:	f003 030f 	and.w	r3, r3, #15
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	fa22 f303 	lsr.w	r3, r2, r3
 80058a4:	01db      	lsls	r3, r3, #7
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	693a      	ldr	r2, [r7, #16]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80058ae:	78fb      	ldrb	r3, [r7, #3]
 80058b0:	015a      	lsls	r2, r3, #5
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	4413      	add	r3, r2
 80058b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	693a      	ldr	r2, [r7, #16]
 80058be:	4013      	ands	r3, r2
 80058c0:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80058c2:	68bb      	ldr	r3, [r7, #8]
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	371c      	adds	r7, #28
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bc80      	pop	{r7}
 80058cc:	4770      	bx	lr

080058ce <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80058ce:	b480      	push	{r7}
 80058d0:	b083      	sub	sp, #12
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	695b      	ldr	r3, [r3, #20]
 80058da:	f003 0301 	and.w	r3, r3, #1
}
 80058de:	4618      	mov	r0, r3
 80058e0:	370c      	adds	r7, #12
 80058e2:	46bd      	mov	sp, r7
 80058e4:	bc80      	pop	{r7}
 80058e6:	4770      	bx	lr

080058e8 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b085      	sub	sp, #20
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	68fa      	ldr	r2, [r7, #12]
 80058fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005902:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005906:	f023 0307 	bic.w	r3, r3, #7
 800590a:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	f003 0306 	and.w	r3, r3, #6
 8005918:	2b04      	cmp	r3, #4
 800591a:	d109      	bne.n	8005930 <USB_ActivateSetup+0x48>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68fa      	ldr	r2, [r7, #12]
 8005926:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800592a:	f043 0303 	orr.w	r3, r3, #3
 800592e:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	68fa      	ldr	r2, [r7, #12]
 800593a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800593e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005942:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005944:	2300      	movs	r3, #0
}
 8005946:	4618      	mov	r0, r3
 8005948:	3714      	adds	r7, #20
 800594a:	46bd      	mov	sp, r7
 800594c:	bc80      	pop	{r7}
 800594e:	4770      	bx	lr

08005950 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8005950:	b480      	push	{r7}
 8005952:	b087      	sub	sp, #28
 8005954:	af00      	add	r7, sp, #0
 8005956:	60f8      	str	r0, [r7, #12]
 8005958:	460b      	mov	r3, r1
 800595a:	607a      	str	r2, [r7, #4]
 800595c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	333c      	adds	r3, #60	; 0x3c
 8005966:	3304      	adds	r3, #4
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800596c:	693b      	ldr	r3, [r7, #16]
 800596e:	4a25      	ldr	r2, [pc, #148]	; (8005a04 <USB_EP0_OutStart+0xb4>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d90a      	bls.n	800598a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005980:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005984:	d101      	bne.n	800598a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8005986:	2300      	movs	r3, #0
 8005988:	e037      	b.n	80059fa <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005990:	461a      	mov	r2, r3
 8005992:	2300      	movs	r3, #0
 8005994:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800599c:	691b      	ldr	r3, [r3, #16]
 800599e:	697a      	ldr	r2, [r7, #20]
 80059a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80059a4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80059a8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059b0:	691b      	ldr	r3, [r3, #16]
 80059b2:	697a      	ldr	r2, [r7, #20]
 80059b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80059b8:	f043 0318 	orr.w	r3, r3, #24
 80059bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059c4:	691b      	ldr	r3, [r3, #16]
 80059c6:	697a      	ldr	r2, [r7, #20]
 80059c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80059cc:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80059d0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80059d2:	7afb      	ldrb	r3, [r7, #11]
 80059d4:	2b01      	cmp	r3, #1
 80059d6:	d10f      	bne.n	80059f8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059de:	461a      	mov	r2, r3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	697a      	ldr	r2, [r7, #20]
 80059ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80059f2:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80059f6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80059f8:	2300      	movs	r3, #0
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	371c      	adds	r7, #28
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bc80      	pop	{r7}
 8005a02:	4770      	bx	lr
 8005a04:	4f54300a 	.word	0x4f54300a

08005a08 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b085      	sub	sp, #20
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005a10:	2300      	movs	r3, #0
 8005a12:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	3301      	adds	r3, #1
 8005a18:	60fb      	str	r3, [r7, #12]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	4a12      	ldr	r2, [pc, #72]	; (8005a68 <USB_CoreReset+0x60>)
 8005a1e:	4293      	cmp	r3, r2
 8005a20:	d901      	bls.n	8005a26 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005a22:	2303      	movs	r3, #3
 8005a24:	e01b      	b.n	8005a5e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	daf2      	bge.n	8005a14 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005a2e:	2300      	movs	r3, #0
 8005a30:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	691b      	ldr	r3, [r3, #16]
 8005a36:	f043 0201 	orr.w	r2, r3, #1
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	3301      	adds	r3, #1
 8005a42:	60fb      	str	r3, [r7, #12]
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	4a08      	ldr	r2, [pc, #32]	; (8005a68 <USB_CoreReset+0x60>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d901      	bls.n	8005a50 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005a4c:	2303      	movs	r3, #3
 8005a4e:	e006      	b.n	8005a5e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	691b      	ldr	r3, [r3, #16]
 8005a54:	f003 0301 	and.w	r3, r3, #1
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	d0f0      	beq.n	8005a3e <USB_CoreReset+0x36>

  return HAL_OK;
 8005a5c:	2300      	movs	r3, #0
}
 8005a5e:	4618      	mov	r0, r3
 8005a60:	3714      	adds	r7, #20
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bc80      	pop	{r7}
 8005a66:	4770      	bx	lr
 8005a68:	00030d40 	.word	0x00030d40

08005a6c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	460b      	mov	r3, r1
 8005a76:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	7c1b      	ldrb	r3, [r3, #16]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d115      	bne.n	8005ab0 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005a84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005a88:	2202      	movs	r2, #2
 8005a8a:	2181      	movs	r1, #129	; 0x81
 8005a8c:	6878      	ldr	r0, [r7, #4]
 8005a8e:	f001 ff22 	bl	80078d6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2201      	movs	r2, #1
 8005a96:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005a98:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005a9c:	2202      	movs	r2, #2
 8005a9e:	2101      	movs	r1, #1
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f001 ff18 	bl	80078d6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2201      	movs	r2, #1
 8005aaa:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8005aae:	e012      	b.n	8005ad6 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8005ab0:	2340      	movs	r3, #64	; 0x40
 8005ab2:	2202      	movs	r2, #2
 8005ab4:	2181      	movs	r1, #129	; 0x81
 8005ab6:	6878      	ldr	r0, [r7, #4]
 8005ab8:	f001 ff0d 	bl	80078d6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005ac2:	2340      	movs	r3, #64	; 0x40
 8005ac4:	2202      	movs	r2, #2
 8005ac6:	2101      	movs	r1, #1
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f001 ff04 	bl	80078d6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2201      	movs	r2, #1
 8005ad2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005ad6:	2308      	movs	r3, #8
 8005ad8:	2203      	movs	r2, #3
 8005ada:	2182      	movs	r1, #130	; 0x82
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f001 fefa 	bl	80078d6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	2201      	movs	r2, #1
 8005ae6:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005ae8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005aec:	f002 f870 	bl	8007bd0 <malloc>
 8005af0:	4603      	mov	r3, r0
 8005af2:	461a      	mov	r2, r3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d102      	bne.n	8005b0a <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 8005b04:	2301      	movs	r3, #1
 8005b06:	73fb      	strb	r3, [r7, #15]
 8005b08:	e026      	b.n	8005b58 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005b10:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8005b1c:	68bb      	ldr	r3, [r7, #8]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	7c1b      	ldrb	r3, [r3, #16]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d109      	bne.n	8005b48 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005b3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005b3e:	2101      	movs	r1, #1
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f001 ffb8 	bl	8007ab6 <USBD_LL_PrepareReceive>
 8005b46:	e007      	b.n	8005b58 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005b4e:	2340      	movs	r3, #64	; 0x40
 8005b50:	2101      	movs	r1, #1
 8005b52:	6878      	ldr	r0, [r7, #4]
 8005b54:	f001 ffaf 	bl	8007ab6 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8005b58:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3710      	adds	r7, #16
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}

08005b62 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005b62:	b580      	push	{r7, lr}
 8005b64:	b084      	sub	sp, #16
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	6078      	str	r0, [r7, #4]
 8005b6a:	460b      	mov	r3, r1
 8005b6c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8005b72:	2181      	movs	r1, #129	; 0x81
 8005b74:	6878      	ldr	r0, [r7, #4]
 8005b76:	f001 fed4 	bl	8007922 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8005b80:	2101      	movs	r1, #1
 8005b82:	6878      	ldr	r0, [r7, #4]
 8005b84:	f001 fecd 	bl	8007922 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8005b90:	2182      	movs	r1, #130	; 0x82
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f001 fec5 	bl	8007922 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d00e      	beq.n	8005bc6 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f002 f811 	bl	8007be0 <free>
    pdev->pClassData = NULL;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8005bc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bc8:	4618      	mov	r0, r3
 8005bca:	3710      	adds	r7, #16
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bd80      	pop	{r7, pc}

08005bd0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8005bd0:	b580      	push	{r7, lr}
 8005bd2:	b086      	sub	sp, #24
 8005bd4:	af00      	add	r7, sp, #0
 8005bd6:	6078      	str	r0, [r7, #4]
 8005bd8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005be0:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8005be2:	2300      	movs	r3, #0
 8005be4:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8005be6:	2300      	movs	r3, #0
 8005be8:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8005bea:	2300      	movs	r3, #0
 8005bec:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	781b      	ldrb	r3, [r3, #0]
 8005bf2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d039      	beq.n	8005c6e <USBD_CDC_Setup+0x9e>
 8005bfa:	2b20      	cmp	r3, #32
 8005bfc:	d17c      	bne.n	8005cf8 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	88db      	ldrh	r3, [r3, #6]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d029      	beq.n	8005c5a <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	781b      	ldrb	r3, [r3, #0]
 8005c0a:	b25b      	sxtb	r3, r3
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	da11      	bge.n	8005c34 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	683a      	ldr	r2, [r7, #0]
 8005c1a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8005c1c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005c1e:	683a      	ldr	r2, [r7, #0]
 8005c20:	88d2      	ldrh	r2, [r2, #6]
 8005c22:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8005c24:	6939      	ldr	r1, [r7, #16]
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	88db      	ldrh	r3, [r3, #6]
 8005c2a:	461a      	mov	r2, r3
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f001 fa31 	bl	8007094 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8005c32:	e068      	b.n	8005d06 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	785a      	ldrb	r2, [r3, #1]
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	88db      	ldrh	r3, [r3, #6]
 8005c42:	b2da      	uxtb	r2, r3
 8005c44:	693b      	ldr	r3, [r7, #16]
 8005c46:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8005c4a:	6939      	ldr	r1, [r7, #16]
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	88db      	ldrh	r3, [r3, #6]
 8005c50:	461a      	mov	r2, r3
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f001 fa4c 	bl	80070f0 <USBD_CtlPrepareRx>
      break;
 8005c58:	e055      	b.n	8005d06 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	683a      	ldr	r2, [r7, #0]
 8005c64:	7850      	ldrb	r0, [r2, #1]
 8005c66:	2200      	movs	r2, #0
 8005c68:	6839      	ldr	r1, [r7, #0]
 8005c6a:	4798      	blx	r3
      break;
 8005c6c:	e04b      	b.n	8005d06 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	785b      	ldrb	r3, [r3, #1]
 8005c72:	2b0a      	cmp	r3, #10
 8005c74:	d017      	beq.n	8005ca6 <USBD_CDC_Setup+0xd6>
 8005c76:	2b0b      	cmp	r3, #11
 8005c78:	d029      	beq.n	8005cce <USBD_CDC_Setup+0xfe>
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d133      	bne.n	8005ce6 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005c84:	2b03      	cmp	r3, #3
 8005c86:	d107      	bne.n	8005c98 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8005c88:	f107 030c 	add.w	r3, r7, #12
 8005c8c:	2202      	movs	r2, #2
 8005c8e:	4619      	mov	r1, r3
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f001 f9ff 	bl	8007094 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005c96:	e02e      	b.n	8005cf6 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8005c98:	6839      	ldr	r1, [r7, #0]
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f001 f990 	bl	8006fc0 <USBD_CtlError>
            ret = USBD_FAIL;
 8005ca0:	2302      	movs	r3, #2
 8005ca2:	75fb      	strb	r3, [r7, #23]
          break;
 8005ca4:	e027      	b.n	8005cf6 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005cac:	2b03      	cmp	r3, #3
 8005cae:	d107      	bne.n	8005cc0 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8005cb0:	f107 030f 	add.w	r3, r7, #15
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	4619      	mov	r1, r3
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	f001 f9eb 	bl	8007094 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005cbe:	e01a      	b.n	8005cf6 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8005cc0:	6839      	ldr	r1, [r7, #0]
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f001 f97c 	bl	8006fc0 <USBD_CtlError>
            ret = USBD_FAIL;
 8005cc8:	2302      	movs	r3, #2
 8005cca:	75fb      	strb	r3, [r7, #23]
          break;
 8005ccc:	e013      	b.n	8005cf6 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005cd4:	2b03      	cmp	r3, #3
 8005cd6:	d00d      	beq.n	8005cf4 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8005cd8:	6839      	ldr	r1, [r7, #0]
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f001 f970 	bl	8006fc0 <USBD_CtlError>
            ret = USBD_FAIL;
 8005ce0:	2302      	movs	r3, #2
 8005ce2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8005ce4:	e006      	b.n	8005cf4 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8005ce6:	6839      	ldr	r1, [r7, #0]
 8005ce8:	6878      	ldr	r0, [r7, #4]
 8005cea:	f001 f969 	bl	8006fc0 <USBD_CtlError>
          ret = USBD_FAIL;
 8005cee:	2302      	movs	r3, #2
 8005cf0:	75fb      	strb	r3, [r7, #23]
          break;
 8005cf2:	e000      	b.n	8005cf6 <USBD_CDC_Setup+0x126>
          break;
 8005cf4:	bf00      	nop
      }
      break;
 8005cf6:	e006      	b.n	8005d06 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8005cf8:	6839      	ldr	r1, [r7, #0]
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f001 f960 	bl	8006fc0 <USBD_CtlError>
      ret = USBD_FAIL;
 8005d00:	2302      	movs	r3, #2
 8005d02:	75fb      	strb	r3, [r7, #23]
      break;
 8005d04:	bf00      	nop
  }

  return ret;
 8005d06:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d08:	4618      	mov	r0, r3
 8005d0a:	3718      	adds	r7, #24
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}

08005d10 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	460b      	mov	r3, r1
 8005d1a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d22:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005d2a:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d03a      	beq.n	8005dac <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8005d36:	78fa      	ldrb	r2, [r7, #3]
 8005d38:	6879      	ldr	r1, [r7, #4]
 8005d3a:	4613      	mov	r3, r2
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	4413      	add	r3, r2
 8005d40:	009b      	lsls	r3, r3, #2
 8005d42:	440b      	add	r3, r1
 8005d44:	331c      	adds	r3, #28
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d029      	beq.n	8005da0 <USBD_CDC_DataIn+0x90>
 8005d4c:	78fa      	ldrb	r2, [r7, #3]
 8005d4e:	6879      	ldr	r1, [r7, #4]
 8005d50:	4613      	mov	r3, r2
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	4413      	add	r3, r2
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	440b      	add	r3, r1
 8005d5a:	331c      	adds	r3, #28
 8005d5c:	681a      	ldr	r2, [r3, #0]
 8005d5e:	78f9      	ldrb	r1, [r7, #3]
 8005d60:	68b8      	ldr	r0, [r7, #8]
 8005d62:	460b      	mov	r3, r1
 8005d64:	00db      	lsls	r3, r3, #3
 8005d66:	1a5b      	subs	r3, r3, r1
 8005d68:	009b      	lsls	r3, r3, #2
 8005d6a:	4403      	add	r3, r0
 8005d6c:	3344      	adds	r3, #68	; 0x44
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	fbb2 f1f3 	udiv	r1, r2, r3
 8005d74:	fb03 f301 	mul.w	r3, r3, r1
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d110      	bne.n	8005da0 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8005d7e:	78fa      	ldrb	r2, [r7, #3]
 8005d80:	6879      	ldr	r1, [r7, #4]
 8005d82:	4613      	mov	r3, r2
 8005d84:	009b      	lsls	r3, r3, #2
 8005d86:	4413      	add	r3, r2
 8005d88:	009b      	lsls	r3, r3, #2
 8005d8a:	440b      	add	r3, r1
 8005d8c:	331c      	adds	r3, #28
 8005d8e:	2200      	movs	r2, #0
 8005d90:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8005d92:	78f9      	ldrb	r1, [r7, #3]
 8005d94:	2300      	movs	r3, #0
 8005d96:	2200      	movs	r2, #0
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f001 fe69 	bl	8007a70 <USBD_LL_Transmit>
 8005d9e:	e003      	b.n	8005da8 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8005da8:	2300      	movs	r3, #0
 8005daa:	e000      	b.n	8005dae <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8005dac:	2302      	movs	r3, #2
  }
}
 8005dae:	4618      	mov	r0, r3
 8005db0:	3710      	adds	r7, #16
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}

08005db6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005db6:	b580      	push	{r7, lr}
 8005db8:	b084      	sub	sp, #16
 8005dba:	af00      	add	r7, sp, #0
 8005dbc:	6078      	str	r0, [r7, #4]
 8005dbe:	460b      	mov	r3, r1
 8005dc0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005dc8:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005dca:	78fb      	ldrb	r3, [r7, #3]
 8005dcc:	4619      	mov	r1, r3
 8005dce:	6878      	ldr	r0, [r7, #4]
 8005dd0:	f001 fe94 	bl	8007afc <USBD_LL_GetRxDataSize>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d00d      	beq.n	8005e02 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005dec:	68db      	ldr	r3, [r3, #12]
 8005dee:	68fa      	ldr	r2, [r7, #12]
 8005df0:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8005df4:	68fa      	ldr	r2, [r7, #12]
 8005df6:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005dfa:	4611      	mov	r1, r2
 8005dfc:	4798      	blx	r3

    return USBD_OK;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	e000      	b.n	8005e04 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8005e02:	2302      	movs	r3, #2
  }
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	3710      	adds	r7, #16
 8005e08:	46bd      	mov	sp, r7
 8005e0a:	bd80      	pop	{r7, pc}

08005e0c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005e1a:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d015      	beq.n	8005e52 <USBD_CDC_EP0_RxReady+0x46>
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005e2c:	2bff      	cmp	r3, #255	; 0xff
 8005e2e:	d010      	beq.n	8005e52 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8005e3e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8005e40:	68fa      	ldr	r2, [r7, #12]
 8005e42:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005e46:	b292      	uxth	r2, r2
 8005e48:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	22ff      	movs	r2, #255	; 0xff
 8005e4e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8005e52:	2300      	movs	r3, #0
}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3710      	adds	r7, #16
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	bd80      	pop	{r7, pc}

08005e5c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2243      	movs	r2, #67	; 0x43
 8005e68:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8005e6a:	4b03      	ldr	r3, [pc, #12]	; (8005e78 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	370c      	adds	r7, #12
 8005e70:	46bd      	mov	sp, r7
 8005e72:	bc80      	pop	{r7}
 8005e74:	4770      	bx	lr
 8005e76:	bf00      	nop
 8005e78:	2000009c 	.word	0x2000009c

08005e7c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2243      	movs	r2, #67	; 0x43
 8005e88:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8005e8a:	4b03      	ldr	r3, [pc, #12]	; (8005e98 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	370c      	adds	r7, #12
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bc80      	pop	{r7}
 8005e94:	4770      	bx	lr
 8005e96:	bf00      	nop
 8005e98:	20000058 	.word	0x20000058

08005e9c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2243      	movs	r2, #67	; 0x43
 8005ea8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8005eaa:	4b03      	ldr	r3, [pc, #12]	; (8005eb8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	370c      	adds	r7, #12
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bc80      	pop	{r7}
 8005eb4:	4770      	bx	lr
 8005eb6:	bf00      	nop
 8005eb8:	200000e0 	.word	0x200000e0

08005ebc <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b083      	sub	sp, #12
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	220a      	movs	r2, #10
 8005ec8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8005eca:	4b03      	ldr	r3, [pc, #12]	; (8005ed8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005ecc:	4618      	mov	r0, r3
 8005ece:	370c      	adds	r7, #12
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bc80      	pop	{r7}
 8005ed4:	4770      	bx	lr
 8005ed6:	bf00      	nop
 8005ed8:	20000014 	.word	0x20000014

08005edc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8005edc:	b480      	push	{r7}
 8005ede:	b085      	sub	sp, #20
 8005ee0:	af00      	add	r7, sp, #0
 8005ee2:	6078      	str	r0, [r7, #4]
 8005ee4:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8005ee6:	2302      	movs	r3, #2
 8005ee8:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8005eea:	683b      	ldr	r3, [r7, #0]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d005      	beq.n	8005efc <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	683a      	ldr	r2, [r7, #0]
 8005ef4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3714      	adds	r7, #20
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bc80      	pop	{r7}
 8005f06:	4770      	bx	lr

08005f08 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b087      	sub	sp, #28
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	60f8      	str	r0, [r7, #12]
 8005f10:	60b9      	str	r1, [r7, #8]
 8005f12:	4613      	mov	r3, r2
 8005f14:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f1c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	68ba      	ldr	r2, [r7, #8]
 8005f22:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8005f26:	88fa      	ldrh	r2, [r7, #6]
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8005f2e:	2300      	movs	r3, #0
}
 8005f30:	4618      	mov	r0, r3
 8005f32:	371c      	adds	r7, #28
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bc80      	pop	{r7}
 8005f38:	4770      	bx	lr

08005f3a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8005f3a:	b480      	push	{r7}
 8005f3c:	b085      	sub	sp, #20
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	6078      	str	r0, [r7, #4]
 8005f42:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f4a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	683a      	ldr	r2, [r7, #0]
 8005f50:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8005f54:	2300      	movs	r3, #0
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3714      	adds	r7, #20
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bc80      	pop	{r7}
 8005f5e:	4770      	bx	lr

08005f60 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8005f60:	b580      	push	{r7, lr}
 8005f62:	b084      	sub	sp, #16
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f6e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d01c      	beq.n	8005fb4 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d115      	bne.n	8005fb0 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2201      	movs	r2, #1
 8005f88:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8005fa2:	b29b      	uxth	r3, r3
 8005fa4:	2181      	movs	r1, #129	; 0x81
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f001 fd62 	bl	8007a70 <USBD_LL_Transmit>

      return USBD_OK;
 8005fac:	2300      	movs	r3, #0
 8005fae:	e002      	b.n	8005fb6 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8005fb0:	2301      	movs	r3, #1
 8005fb2:	e000      	b.n	8005fb6 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8005fb4:	2302      	movs	r3, #2
  }
}
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3710      	adds	r7, #16
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}

08005fbe <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005fbe:	b580      	push	{r7, lr}
 8005fc0:	b084      	sub	sp, #16
 8005fc2:	af00      	add	r7, sp, #0
 8005fc4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fcc:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d017      	beq.n	8006008 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	7c1b      	ldrb	r3, [r3, #16]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d109      	bne.n	8005ff4 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005fe6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005fea:	2101      	movs	r1, #1
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	f001 fd62 	bl	8007ab6 <USBD_LL_PrepareReceive>
 8005ff2:	e007      	b.n	8006004 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005ffa:	2340      	movs	r3, #64	; 0x40
 8005ffc:	2101      	movs	r1, #1
 8005ffe:	6878      	ldr	r0, [r7, #4]
 8006000:	f001 fd59 	bl	8007ab6 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8006004:	2300      	movs	r3, #0
 8006006:	e000      	b.n	800600a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8006008:	2302      	movs	r3, #2
  }
}
 800600a:	4618      	mov	r0, r3
 800600c:	3710      	adds	r7, #16
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}

08006012 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006012:	b580      	push	{r7, lr}
 8006014:	b084      	sub	sp, #16
 8006016:	af00      	add	r7, sp, #0
 8006018:	60f8      	str	r0, [r7, #12]
 800601a:	60b9      	str	r1, [r7, #8]
 800601c:	4613      	mov	r3, r2
 800601e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d101      	bne.n	800602a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006026:	2302      	movs	r3, #2
 8006028:	e01a      	b.n	8006060 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006030:	2b00      	cmp	r3, #0
 8006032:	d003      	beq.n	800603c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2200      	movs	r2, #0
 8006038:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d003      	beq.n	800604a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	68ba      	ldr	r2, [r7, #8]
 8006046:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2201      	movs	r2, #1
 800604e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	79fa      	ldrb	r2, [r7, #7]
 8006056:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8006058:	68f8      	ldr	r0, [r7, #12]
 800605a:	f001 fbd7 	bl	800780c <USBD_LL_Init>

  return USBD_OK;
 800605e:	2300      	movs	r3, #0
}
 8006060:	4618      	mov	r0, r3
 8006062:	3710      	adds	r7, #16
 8006064:	46bd      	mov	sp, r7
 8006066:	bd80      	pop	{r7, pc}

08006068 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006068:	b480      	push	{r7}
 800606a:	b085      	sub	sp, #20
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8006072:	2300      	movs	r3, #0
 8006074:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d006      	beq.n	800608a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	683a      	ldr	r2, [r7, #0]
 8006080:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8006084:	2300      	movs	r3, #0
 8006086:	73fb      	strb	r3, [r7, #15]
 8006088:	e001      	b.n	800608e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800608a:	2302      	movs	r3, #2
 800608c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800608e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006090:	4618      	mov	r0, r3
 8006092:	3714      	adds	r7, #20
 8006094:	46bd      	mov	sp, r7
 8006096:	bc80      	pop	{r7}
 8006098:	4770      	bx	lr

0800609a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800609a:	b580      	push	{r7, lr}
 800609c:	b082      	sub	sp, #8
 800609e:	af00      	add	r7, sp, #0
 80060a0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f001 fbfc 	bl	80078a0 <USBD_LL_Start>

  return USBD_OK;
 80060a8:	2300      	movs	r3, #0
}
 80060aa:	4618      	mov	r0, r3
 80060ac:	3708      	adds	r7, #8
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}

080060b2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80060b2:	b480      	push	{r7}
 80060b4:	b083      	sub	sp, #12
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80060ba:	2300      	movs	r3, #0
}
 80060bc:	4618      	mov	r0, r3
 80060be:	370c      	adds	r7, #12
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bc80      	pop	{r7}
 80060c4:	4770      	bx	lr

080060c6 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80060c6:	b580      	push	{r7, lr}
 80060c8:	b084      	sub	sp, #16
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	6078      	str	r0, [r7, #4]
 80060ce:	460b      	mov	r3, r1
 80060d0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80060d2:	2302      	movs	r3, #2
 80060d4:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d00c      	beq.n	80060fa <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	78fa      	ldrb	r2, [r7, #3]
 80060ea:	4611      	mov	r1, r2
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	4798      	blx	r3
 80060f0:	4603      	mov	r3, r0
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d101      	bne.n	80060fa <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80060f6:	2300      	movs	r3, #0
 80060f8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80060fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3710      	adds	r7, #16
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}

08006104 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b082      	sub	sp, #8
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	460b      	mov	r3, r1
 800610e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	78fa      	ldrb	r2, [r7, #3]
 800611a:	4611      	mov	r1, r2
 800611c:	6878      	ldr	r0, [r7, #4]
 800611e:	4798      	blx	r3

  return USBD_OK;
 8006120:	2300      	movs	r3, #0
}
 8006122:	4618      	mov	r0, r3
 8006124:	3708      	adds	r7, #8
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}

0800612a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800612a:	b580      	push	{r7, lr}
 800612c:	b082      	sub	sp, #8
 800612e:	af00      	add	r7, sp, #0
 8006130:	6078      	str	r0, [r7, #4]
 8006132:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800613a:	6839      	ldr	r1, [r7, #0]
 800613c:	4618      	mov	r0, r3
 800613e:	f000 ff03 	bl	8006f48 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2201      	movs	r2, #1
 8006146:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8006150:	461a      	mov	r2, r3
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800615e:	f003 031f 	and.w	r3, r3, #31
 8006162:	2b01      	cmp	r3, #1
 8006164:	d00c      	beq.n	8006180 <USBD_LL_SetupStage+0x56>
 8006166:	2b01      	cmp	r3, #1
 8006168:	d302      	bcc.n	8006170 <USBD_LL_SetupStage+0x46>
 800616a:	2b02      	cmp	r3, #2
 800616c:	d010      	beq.n	8006190 <USBD_LL_SetupStage+0x66>
 800616e:	e017      	b.n	80061a0 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006176:	4619      	mov	r1, r3
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f000 fa03 	bl	8006584 <USBD_StdDevReq>
      break;
 800617e:	e01a      	b.n	80061b6 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006186:	4619      	mov	r1, r3
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f000 fa65 	bl	8006658 <USBD_StdItfReq>
      break;
 800618e:	e012      	b.n	80061b6 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8006196:	4619      	mov	r1, r3
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	f000 faa3 	bl	80066e4 <USBD_StdEPReq>
      break;
 800619e:	e00a      	b.n	80061b6 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80061a6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80061aa:	b2db      	uxtb	r3, r3
 80061ac:	4619      	mov	r1, r3
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f001 fbd6 	bl	8007960 <USBD_LL_StallEP>
      break;
 80061b4:	bf00      	nop
  }

  return USBD_OK;
 80061b6:	2300      	movs	r3, #0
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3708      	adds	r7, #8
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}

080061c0 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b086      	sub	sp, #24
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	60f8      	str	r0, [r7, #12]
 80061c8:	460b      	mov	r3, r1
 80061ca:	607a      	str	r2, [r7, #4]
 80061cc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80061ce:	7afb      	ldrb	r3, [r7, #11]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d14b      	bne.n	800626c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80061da:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80061e2:	2b03      	cmp	r3, #3
 80061e4:	d134      	bne.n	8006250 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	68da      	ldr	r2, [r3, #12]
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	691b      	ldr	r3, [r3, #16]
 80061ee:	429a      	cmp	r2, r3
 80061f0:	d919      	bls.n	8006226 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	68da      	ldr	r2, [r3, #12]
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	691b      	ldr	r3, [r3, #16]
 80061fa:	1ad2      	subs	r2, r2, r3
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	68da      	ldr	r2, [r3, #12]
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8006208:	429a      	cmp	r2, r3
 800620a:	d203      	bcs.n	8006214 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800620c:	697b      	ldr	r3, [r7, #20]
 800620e:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8006210:	b29b      	uxth	r3, r3
 8006212:	e002      	b.n	800621a <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8006218:	b29b      	uxth	r3, r3
 800621a:	461a      	mov	r2, r3
 800621c:	6879      	ldr	r1, [r7, #4]
 800621e:	68f8      	ldr	r0, [r7, #12]
 8006220:	f000 ff84 	bl	800712c <USBD_CtlContinueRx>
 8006224:	e038      	b.n	8006298 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d00a      	beq.n	8006248 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006238:	2b03      	cmp	r3, #3
 800623a:	d105      	bne.n	8006248 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006242:	691b      	ldr	r3, [r3, #16]
 8006244:	68f8      	ldr	r0, [r7, #12]
 8006246:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8006248:	68f8      	ldr	r0, [r7, #12]
 800624a:	f000 ff81 	bl	8007150 <USBD_CtlSendStatus>
 800624e:	e023      	b.n	8006298 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006256:	2b05      	cmp	r3, #5
 8006258:	d11e      	bne.n	8006298 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2200      	movs	r2, #0
 800625e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8006262:	2100      	movs	r1, #0
 8006264:	68f8      	ldr	r0, [r7, #12]
 8006266:	f001 fb7b 	bl	8007960 <USBD_LL_StallEP>
 800626a:	e015      	b.n	8006298 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006272:	699b      	ldr	r3, [r3, #24]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d00d      	beq.n	8006294 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800627e:	2b03      	cmp	r3, #3
 8006280:	d108      	bne.n	8006294 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006288:	699b      	ldr	r3, [r3, #24]
 800628a:	7afa      	ldrb	r2, [r7, #11]
 800628c:	4611      	mov	r1, r2
 800628e:	68f8      	ldr	r0, [r7, #12]
 8006290:	4798      	blx	r3
 8006292:	e001      	b.n	8006298 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006294:	2302      	movs	r3, #2
 8006296:	e000      	b.n	800629a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8006298:	2300      	movs	r3, #0
}
 800629a:	4618      	mov	r0, r3
 800629c:	3718      	adds	r7, #24
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}

080062a2 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80062a2:	b580      	push	{r7, lr}
 80062a4:	b086      	sub	sp, #24
 80062a6:	af00      	add	r7, sp, #0
 80062a8:	60f8      	str	r0, [r7, #12]
 80062aa:	460b      	mov	r3, r1
 80062ac:	607a      	str	r2, [r7, #4]
 80062ae:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80062b0:	7afb      	ldrb	r3, [r7, #11]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d17f      	bne.n	80063b6 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	3314      	adds	r3, #20
 80062ba:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80062c2:	2b02      	cmp	r3, #2
 80062c4:	d15c      	bne.n	8006380 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	68da      	ldr	r2, [r3, #12]
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	691b      	ldr	r3, [r3, #16]
 80062ce:	429a      	cmp	r2, r3
 80062d0:	d915      	bls.n	80062fe <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	68da      	ldr	r2, [r3, #12]
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	691b      	ldr	r3, [r3, #16]
 80062da:	1ad2      	subs	r2, r2, r3
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	b29b      	uxth	r3, r3
 80062e6:	461a      	mov	r2, r3
 80062e8:	6879      	ldr	r1, [r7, #4]
 80062ea:	68f8      	ldr	r0, [r7, #12]
 80062ec:	f000 feee 	bl	80070cc <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80062f0:	2300      	movs	r3, #0
 80062f2:	2200      	movs	r2, #0
 80062f4:	2100      	movs	r1, #0
 80062f6:	68f8      	ldr	r0, [r7, #12]
 80062f8:	f001 fbdd 	bl	8007ab6 <USBD_LL_PrepareReceive>
 80062fc:	e04e      	b.n	800639c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	697a      	ldr	r2, [r7, #20]
 8006304:	6912      	ldr	r2, [r2, #16]
 8006306:	fbb3 f1f2 	udiv	r1, r3, r2
 800630a:	fb02 f201 	mul.w	r2, r2, r1
 800630e:	1a9b      	subs	r3, r3, r2
 8006310:	2b00      	cmp	r3, #0
 8006312:	d11c      	bne.n	800634e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	689a      	ldr	r2, [r3, #8]
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800631c:	429a      	cmp	r2, r3
 800631e:	d316      	bcc.n	800634e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8006320:	697b      	ldr	r3, [r7, #20]
 8006322:	689a      	ldr	r2, [r3, #8]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800632a:	429a      	cmp	r2, r3
 800632c:	d20f      	bcs.n	800634e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800632e:	2200      	movs	r2, #0
 8006330:	2100      	movs	r1, #0
 8006332:	68f8      	ldr	r0, [r7, #12]
 8006334:	f000 feca 	bl	80070cc <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2200      	movs	r2, #0
 800633c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006340:	2300      	movs	r3, #0
 8006342:	2200      	movs	r2, #0
 8006344:	2100      	movs	r1, #0
 8006346:	68f8      	ldr	r0, [r7, #12]
 8006348:	f001 fbb5 	bl	8007ab6 <USBD_LL_PrepareReceive>
 800634c:	e026      	b.n	800639c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006354:	68db      	ldr	r3, [r3, #12]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d00a      	beq.n	8006370 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8006360:	2b03      	cmp	r3, #3
 8006362:	d105      	bne.n	8006370 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800636a:	68db      	ldr	r3, [r3, #12]
 800636c:	68f8      	ldr	r0, [r7, #12]
 800636e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8006370:	2180      	movs	r1, #128	; 0x80
 8006372:	68f8      	ldr	r0, [r7, #12]
 8006374:	f001 faf4 	bl	8007960 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8006378:	68f8      	ldr	r0, [r7, #12]
 800637a:	f000 fefc 	bl	8007176 <USBD_CtlReceiveStatus>
 800637e:	e00d      	b.n	800639c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006386:	2b04      	cmp	r3, #4
 8006388:	d004      	beq.n	8006394 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8006390:	2b00      	cmp	r3, #0
 8006392:	d103      	bne.n	800639c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8006394:	2180      	movs	r1, #128	; 0x80
 8006396:	68f8      	ldr	r0, [r7, #12]
 8006398:	f001 fae2 	bl	8007960 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d11d      	bne.n	80063e2 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80063a6:	68f8      	ldr	r0, [r7, #12]
 80063a8:	f7ff fe83 	bl	80060b2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	2200      	movs	r2, #0
 80063b0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80063b4:	e015      	b.n	80063e2 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80063bc:	695b      	ldr	r3, [r3, #20]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d00d      	beq.n	80063de <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80063c8:	2b03      	cmp	r3, #3
 80063ca:	d108      	bne.n	80063de <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80063d2:	695b      	ldr	r3, [r3, #20]
 80063d4:	7afa      	ldrb	r2, [r7, #11]
 80063d6:	4611      	mov	r1, r2
 80063d8:	68f8      	ldr	r0, [r7, #12]
 80063da:	4798      	blx	r3
 80063dc:	e001      	b.n	80063e2 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80063de:	2302      	movs	r3, #2
 80063e0:	e000      	b.n	80063e4 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80063e2:	2300      	movs	r3, #0
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	3718      	adds	r7, #24
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}

080063ec <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b082      	sub	sp, #8
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80063f4:	2340      	movs	r3, #64	; 0x40
 80063f6:	2200      	movs	r2, #0
 80063f8:	2100      	movs	r1, #0
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f001 fa6b 	bl	80078d6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	2201      	movs	r2, #1
 8006404:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2240      	movs	r2, #64	; 0x40
 800640c:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006410:	2340      	movs	r3, #64	; 0x40
 8006412:	2200      	movs	r2, #0
 8006414:	2180      	movs	r1, #128	; 0x80
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f001 fa5d 	bl	80078d6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2240      	movs	r2, #64	; 0x40
 8006426:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	2201      	movs	r2, #1
 800642c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2200      	movs	r2, #0
 8006434:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2200      	movs	r2, #0
 800643c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2200      	movs	r2, #0
 8006442:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800644c:	2b00      	cmp	r3, #0
 800644e:	d009      	beq.n	8006464 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	6852      	ldr	r2, [r2, #4]
 800645c:	b2d2      	uxtb	r2, r2
 800645e:	4611      	mov	r1, r2
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	4798      	blx	r3
  }

  return USBD_OK;
 8006464:	2300      	movs	r3, #0
}
 8006466:	4618      	mov	r0, r3
 8006468:	3708      	adds	r7, #8
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}

0800646e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800646e:	b480      	push	{r7}
 8006470:	b083      	sub	sp, #12
 8006472:	af00      	add	r7, sp, #0
 8006474:	6078      	str	r0, [r7, #4]
 8006476:	460b      	mov	r3, r1
 8006478:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	78fa      	ldrb	r2, [r7, #3]
 800647e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006480:	2300      	movs	r3, #0
}
 8006482:	4618      	mov	r0, r3
 8006484:	370c      	adds	r7, #12
 8006486:	46bd      	mov	sp, r7
 8006488:	bc80      	pop	{r7}
 800648a:	4770      	bx	lr

0800648c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800648c:	b480      	push	{r7}
 800648e:	b083      	sub	sp, #12
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2204      	movs	r2, #4
 80064a4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80064a8:	2300      	movs	r3, #0
}
 80064aa:	4618      	mov	r0, r3
 80064ac:	370c      	adds	r7, #12
 80064ae:	46bd      	mov	sp, r7
 80064b0:	bc80      	pop	{r7}
 80064b2:	4770      	bx	lr

080064b4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b083      	sub	sp, #12
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80064c2:	2b04      	cmp	r3, #4
 80064c4:	d105      	bne.n	80064d2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80064d2:	2300      	movs	r3, #0
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	370c      	adds	r7, #12
 80064d8:	46bd      	mov	sp, r7
 80064da:	bc80      	pop	{r7}
 80064dc:	4770      	bx	lr

080064de <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80064de:	b580      	push	{r7, lr}
 80064e0:	b082      	sub	sp, #8
 80064e2:	af00      	add	r7, sp, #0
 80064e4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80064ec:	2b03      	cmp	r3, #3
 80064ee:	d10b      	bne.n	8006508 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80064f6:	69db      	ldr	r3, [r3, #28]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d005      	beq.n	8006508 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006502:	69db      	ldr	r3, [r3, #28]
 8006504:	6878      	ldr	r0, [r7, #4]
 8006506:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006508:	2300      	movs	r3, #0
}
 800650a:	4618      	mov	r0, r3
 800650c:	3708      	adds	r7, #8
 800650e:	46bd      	mov	sp, r7
 8006510:	bd80      	pop	{r7, pc}

08006512 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8006512:	b480      	push	{r7}
 8006514:	b083      	sub	sp, #12
 8006516:	af00      	add	r7, sp, #0
 8006518:	6078      	str	r0, [r7, #4]
 800651a:	460b      	mov	r3, r1
 800651c:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800651e:	2300      	movs	r3, #0
}
 8006520:	4618      	mov	r0, r3
 8006522:	370c      	adds	r7, #12
 8006524:	46bd      	mov	sp, r7
 8006526:	bc80      	pop	{r7}
 8006528:	4770      	bx	lr

0800652a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800652a:	b480      	push	{r7}
 800652c:	b083      	sub	sp, #12
 800652e:	af00      	add	r7, sp, #0
 8006530:	6078      	str	r0, [r7, #4]
 8006532:	460b      	mov	r3, r1
 8006534:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8006536:	2300      	movs	r3, #0
}
 8006538:	4618      	mov	r0, r3
 800653a:	370c      	adds	r7, #12
 800653c:	46bd      	mov	sp, r7
 800653e:	bc80      	pop	{r7}
 8006540:	4770      	bx	lr

08006542 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006542:	b480      	push	{r7}
 8006544:	b083      	sub	sp, #12
 8006546:	af00      	add	r7, sp, #0
 8006548:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800654a:	2300      	movs	r3, #0
}
 800654c:	4618      	mov	r0, r3
 800654e:	370c      	adds	r7, #12
 8006550:	46bd      	mov	sp, r7
 8006552:	bc80      	pop	{r7}
 8006554:	4770      	bx	lr

08006556 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8006556:	b580      	push	{r7, lr}
 8006558:	b082      	sub	sp, #8
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2201      	movs	r2, #1
 8006562:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800656c:	685b      	ldr	r3, [r3, #4]
 800656e:	687a      	ldr	r2, [r7, #4]
 8006570:	6852      	ldr	r2, [r2, #4]
 8006572:	b2d2      	uxtb	r2, r2
 8006574:	4611      	mov	r1, r2
 8006576:	6878      	ldr	r0, [r7, #4]
 8006578:	4798      	blx	r3

  return USBD_OK;
 800657a:	2300      	movs	r3, #0
}
 800657c:	4618      	mov	r0, r3
 800657e:	3708      	adds	r7, #8
 8006580:	46bd      	mov	sp, r7
 8006582:	bd80      	pop	{r7, pc}

08006584 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b084      	sub	sp, #16
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
 800658c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800658e:	2300      	movs	r3, #0
 8006590:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	781b      	ldrb	r3, [r3, #0]
 8006596:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800659a:	2b20      	cmp	r3, #32
 800659c:	d004      	beq.n	80065a8 <USBD_StdDevReq+0x24>
 800659e:	2b40      	cmp	r3, #64	; 0x40
 80065a0:	d002      	beq.n	80065a8 <USBD_StdDevReq+0x24>
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d008      	beq.n	80065b8 <USBD_StdDevReq+0x34>
 80065a6:	e04c      	b.n	8006642 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	6839      	ldr	r1, [r7, #0]
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	4798      	blx	r3
      break;
 80065b6:	e049      	b.n	800664c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	785b      	ldrb	r3, [r3, #1]
 80065bc:	2b09      	cmp	r3, #9
 80065be:	d83a      	bhi.n	8006636 <USBD_StdDevReq+0xb2>
 80065c0:	a201      	add	r2, pc, #4	; (adr r2, 80065c8 <USBD_StdDevReq+0x44>)
 80065c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065c6:	bf00      	nop
 80065c8:	08006619 	.word	0x08006619
 80065cc:	0800662d 	.word	0x0800662d
 80065d0:	08006637 	.word	0x08006637
 80065d4:	08006623 	.word	0x08006623
 80065d8:	08006637 	.word	0x08006637
 80065dc:	080065fb 	.word	0x080065fb
 80065e0:	080065f1 	.word	0x080065f1
 80065e4:	08006637 	.word	0x08006637
 80065e8:	0800660f 	.word	0x0800660f
 80065ec:	08006605 	.word	0x08006605
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80065f0:	6839      	ldr	r1, [r7, #0]
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f000 f9d4 	bl	80069a0 <USBD_GetDescriptor>
          break;
 80065f8:	e022      	b.n	8006640 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80065fa:	6839      	ldr	r1, [r7, #0]
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	f000 fb37 	bl	8006c70 <USBD_SetAddress>
          break;
 8006602:	e01d      	b.n	8006640 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8006604:	6839      	ldr	r1, [r7, #0]
 8006606:	6878      	ldr	r0, [r7, #4]
 8006608:	f000 fb74 	bl	8006cf4 <USBD_SetConfig>
          break;
 800660c:	e018      	b.n	8006640 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800660e:	6839      	ldr	r1, [r7, #0]
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f000 fbfd 	bl	8006e10 <USBD_GetConfig>
          break;
 8006616:	e013      	b.n	8006640 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006618:	6839      	ldr	r1, [r7, #0]
 800661a:	6878      	ldr	r0, [r7, #4]
 800661c:	f000 fc2c 	bl	8006e78 <USBD_GetStatus>
          break;
 8006620:	e00e      	b.n	8006640 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006622:	6839      	ldr	r1, [r7, #0]
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f000 fc5a 	bl	8006ede <USBD_SetFeature>
          break;
 800662a:	e009      	b.n	8006640 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800662c:	6839      	ldr	r1, [r7, #0]
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 fc69 	bl	8006f06 <USBD_ClrFeature>
          break;
 8006634:	e004      	b.n	8006640 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8006636:	6839      	ldr	r1, [r7, #0]
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	f000 fcc1 	bl	8006fc0 <USBD_CtlError>
          break;
 800663e:	bf00      	nop
      }
      break;
 8006640:	e004      	b.n	800664c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8006642:	6839      	ldr	r1, [r7, #0]
 8006644:	6878      	ldr	r0, [r7, #4]
 8006646:	f000 fcbb 	bl	8006fc0 <USBD_CtlError>
      break;
 800664a:	bf00      	nop
  }

  return ret;
 800664c:	7bfb      	ldrb	r3, [r7, #15]
}
 800664e:	4618      	mov	r0, r3
 8006650:	3710      	adds	r7, #16
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}
 8006656:	bf00      	nop

08006658 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b084      	sub	sp, #16
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006662:	2300      	movs	r3, #0
 8006664:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	781b      	ldrb	r3, [r3, #0]
 800666a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800666e:	2b20      	cmp	r3, #32
 8006670:	d003      	beq.n	800667a <USBD_StdItfReq+0x22>
 8006672:	2b40      	cmp	r3, #64	; 0x40
 8006674:	d001      	beq.n	800667a <USBD_StdItfReq+0x22>
 8006676:	2b00      	cmp	r3, #0
 8006678:	d12a      	bne.n	80066d0 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006680:	3b01      	subs	r3, #1
 8006682:	2b02      	cmp	r3, #2
 8006684:	d81d      	bhi.n	80066c2 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	889b      	ldrh	r3, [r3, #4]
 800668a:	b2db      	uxtb	r3, r3
 800668c:	2b01      	cmp	r3, #1
 800668e:	d813      	bhi.n	80066b8 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	6839      	ldr	r1, [r7, #0]
 800669a:	6878      	ldr	r0, [r7, #4]
 800669c:	4798      	blx	r3
 800669e:	4603      	mov	r3, r0
 80066a0:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	88db      	ldrh	r3, [r3, #6]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d110      	bne.n	80066cc <USBD_StdItfReq+0x74>
 80066aa:	7bfb      	ldrb	r3, [r7, #15]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d10d      	bne.n	80066cc <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f000 fd4d 	bl	8007150 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80066b6:	e009      	b.n	80066cc <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 80066b8:	6839      	ldr	r1, [r7, #0]
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f000 fc80 	bl	8006fc0 <USBD_CtlError>
          break;
 80066c0:	e004      	b.n	80066cc <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 80066c2:	6839      	ldr	r1, [r7, #0]
 80066c4:	6878      	ldr	r0, [r7, #4]
 80066c6:	f000 fc7b 	bl	8006fc0 <USBD_CtlError>
          break;
 80066ca:	e000      	b.n	80066ce <USBD_StdItfReq+0x76>
          break;
 80066cc:	bf00      	nop
      }
      break;
 80066ce:	e004      	b.n	80066da <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 80066d0:	6839      	ldr	r1, [r7, #0]
 80066d2:	6878      	ldr	r0, [r7, #4]
 80066d4:	f000 fc74 	bl	8006fc0 <USBD_CtlError>
      break;
 80066d8:	bf00      	nop
  }

  return USBD_OK;
 80066da:	2300      	movs	r3, #0
}
 80066dc:	4618      	mov	r0, r3
 80066de:	3710      	adds	r7, #16
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd80      	pop	{r7, pc}

080066e4 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b084      	sub	sp, #16
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80066ee:	2300      	movs	r3, #0
 80066f0:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	889b      	ldrh	r3, [r3, #4]
 80066f6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	781b      	ldrb	r3, [r3, #0]
 80066fc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006700:	2b20      	cmp	r3, #32
 8006702:	d004      	beq.n	800670e <USBD_StdEPReq+0x2a>
 8006704:	2b40      	cmp	r3, #64	; 0x40
 8006706:	d002      	beq.n	800670e <USBD_StdEPReq+0x2a>
 8006708:	2b00      	cmp	r3, #0
 800670a:	d008      	beq.n	800671e <USBD_StdEPReq+0x3a>
 800670c:	e13d      	b.n	800698a <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006714:	689b      	ldr	r3, [r3, #8]
 8006716:	6839      	ldr	r1, [r7, #0]
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	4798      	blx	r3
      break;
 800671c:	e13a      	b.n	8006994 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006726:	2b20      	cmp	r3, #32
 8006728:	d10a      	bne.n	8006740 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006730:	689b      	ldr	r3, [r3, #8]
 8006732:	6839      	ldr	r1, [r7, #0]
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	4798      	blx	r3
 8006738:	4603      	mov	r3, r0
 800673a:	73fb      	strb	r3, [r7, #15]

        return ret;
 800673c:	7bfb      	ldrb	r3, [r7, #15]
 800673e:	e12a      	b.n	8006996 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	785b      	ldrb	r3, [r3, #1]
 8006744:	2b01      	cmp	r3, #1
 8006746:	d03e      	beq.n	80067c6 <USBD_StdEPReq+0xe2>
 8006748:	2b03      	cmp	r3, #3
 800674a:	d002      	beq.n	8006752 <USBD_StdEPReq+0x6e>
 800674c:	2b00      	cmp	r3, #0
 800674e:	d070      	beq.n	8006832 <USBD_StdEPReq+0x14e>
 8006750:	e115      	b.n	800697e <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006758:	2b02      	cmp	r3, #2
 800675a:	d002      	beq.n	8006762 <USBD_StdEPReq+0x7e>
 800675c:	2b03      	cmp	r3, #3
 800675e:	d015      	beq.n	800678c <USBD_StdEPReq+0xa8>
 8006760:	e02b      	b.n	80067ba <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006762:	7bbb      	ldrb	r3, [r7, #14]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d00c      	beq.n	8006782 <USBD_StdEPReq+0x9e>
 8006768:	7bbb      	ldrb	r3, [r7, #14]
 800676a:	2b80      	cmp	r3, #128	; 0x80
 800676c:	d009      	beq.n	8006782 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800676e:	7bbb      	ldrb	r3, [r7, #14]
 8006770:	4619      	mov	r1, r3
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f001 f8f4 	bl	8007960 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006778:	2180      	movs	r1, #128	; 0x80
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f001 f8f0 	bl	8007960 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006780:	e020      	b.n	80067c4 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8006782:	6839      	ldr	r1, [r7, #0]
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f000 fc1b 	bl	8006fc0 <USBD_CtlError>
              break;
 800678a:	e01b      	b.n	80067c4 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	885b      	ldrh	r3, [r3, #2]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d10e      	bne.n	80067b2 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8006794:	7bbb      	ldrb	r3, [r7, #14]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d00b      	beq.n	80067b2 <USBD_StdEPReq+0xce>
 800679a:	7bbb      	ldrb	r3, [r7, #14]
 800679c:	2b80      	cmp	r3, #128	; 0x80
 800679e:	d008      	beq.n	80067b2 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	88db      	ldrh	r3, [r3, #6]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d104      	bne.n	80067b2 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80067a8:	7bbb      	ldrb	r3, [r7, #14]
 80067aa:	4619      	mov	r1, r3
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f001 f8d7 	bl	8007960 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f000 fccc 	bl	8007150 <USBD_CtlSendStatus>

              break;
 80067b8:	e004      	b.n	80067c4 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 80067ba:	6839      	ldr	r1, [r7, #0]
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f000 fbff 	bl	8006fc0 <USBD_CtlError>
              break;
 80067c2:	bf00      	nop
          }
          break;
 80067c4:	e0e0      	b.n	8006988 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80067cc:	2b02      	cmp	r3, #2
 80067ce:	d002      	beq.n	80067d6 <USBD_StdEPReq+0xf2>
 80067d0:	2b03      	cmp	r3, #3
 80067d2:	d015      	beq.n	8006800 <USBD_StdEPReq+0x11c>
 80067d4:	e026      	b.n	8006824 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80067d6:	7bbb      	ldrb	r3, [r7, #14]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d00c      	beq.n	80067f6 <USBD_StdEPReq+0x112>
 80067dc:	7bbb      	ldrb	r3, [r7, #14]
 80067de:	2b80      	cmp	r3, #128	; 0x80
 80067e0:	d009      	beq.n	80067f6 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80067e2:	7bbb      	ldrb	r3, [r7, #14]
 80067e4:	4619      	mov	r1, r3
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f001 f8ba 	bl	8007960 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80067ec:	2180      	movs	r1, #128	; 0x80
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f001 f8b6 	bl	8007960 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80067f4:	e01c      	b.n	8006830 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 80067f6:	6839      	ldr	r1, [r7, #0]
 80067f8:	6878      	ldr	r0, [r7, #4]
 80067fa:	f000 fbe1 	bl	8006fc0 <USBD_CtlError>
              break;
 80067fe:	e017      	b.n	8006830 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006800:	683b      	ldr	r3, [r7, #0]
 8006802:	885b      	ldrh	r3, [r3, #2]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d112      	bne.n	800682e <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006808:	7bbb      	ldrb	r3, [r7, #14]
 800680a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800680e:	2b00      	cmp	r3, #0
 8006810:	d004      	beq.n	800681c <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8006812:	7bbb      	ldrb	r3, [r7, #14]
 8006814:	4619      	mov	r1, r3
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f001 f8c1 	bl	800799e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f000 fc97 	bl	8007150 <USBD_CtlSendStatus>
              }
              break;
 8006822:	e004      	b.n	800682e <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8006824:	6839      	ldr	r1, [r7, #0]
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f000 fbca 	bl	8006fc0 <USBD_CtlError>
              break;
 800682c:	e000      	b.n	8006830 <USBD_StdEPReq+0x14c>
              break;
 800682e:	bf00      	nop
          }
          break;
 8006830:	e0aa      	b.n	8006988 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006838:	2b02      	cmp	r3, #2
 800683a:	d002      	beq.n	8006842 <USBD_StdEPReq+0x15e>
 800683c:	2b03      	cmp	r3, #3
 800683e:	d032      	beq.n	80068a6 <USBD_StdEPReq+0x1c2>
 8006840:	e097      	b.n	8006972 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006842:	7bbb      	ldrb	r3, [r7, #14]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d007      	beq.n	8006858 <USBD_StdEPReq+0x174>
 8006848:	7bbb      	ldrb	r3, [r7, #14]
 800684a:	2b80      	cmp	r3, #128	; 0x80
 800684c:	d004      	beq.n	8006858 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800684e:	6839      	ldr	r1, [r7, #0]
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	f000 fbb5 	bl	8006fc0 <USBD_CtlError>
                break;
 8006856:	e091      	b.n	800697c <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006858:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800685c:	2b00      	cmp	r3, #0
 800685e:	da0b      	bge.n	8006878 <USBD_StdEPReq+0x194>
 8006860:	7bbb      	ldrb	r3, [r7, #14]
 8006862:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006866:	4613      	mov	r3, r2
 8006868:	009b      	lsls	r3, r3, #2
 800686a:	4413      	add	r3, r2
 800686c:	009b      	lsls	r3, r3, #2
 800686e:	3310      	adds	r3, #16
 8006870:	687a      	ldr	r2, [r7, #4]
 8006872:	4413      	add	r3, r2
 8006874:	3304      	adds	r3, #4
 8006876:	e00b      	b.n	8006890 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006878:	7bbb      	ldrb	r3, [r7, #14]
 800687a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800687e:	4613      	mov	r3, r2
 8006880:	009b      	lsls	r3, r3, #2
 8006882:	4413      	add	r3, r2
 8006884:	009b      	lsls	r3, r3, #2
 8006886:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800688a:	687a      	ldr	r2, [r7, #4]
 800688c:	4413      	add	r3, r2
 800688e:	3304      	adds	r3, #4
 8006890:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	2200      	movs	r2, #0
 8006896:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	2202      	movs	r2, #2
 800689c:	4619      	mov	r1, r3
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f000 fbf8 	bl	8007094 <USBD_CtlSendData>
              break;
 80068a4:	e06a      	b.n	800697c <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80068a6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	da11      	bge.n	80068d2 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80068ae:	7bbb      	ldrb	r3, [r7, #14]
 80068b0:	f003 020f 	and.w	r2, r3, #15
 80068b4:	6879      	ldr	r1, [r7, #4]
 80068b6:	4613      	mov	r3, r2
 80068b8:	009b      	lsls	r3, r3, #2
 80068ba:	4413      	add	r3, r2
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	440b      	add	r3, r1
 80068c0:	3318      	adds	r3, #24
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d117      	bne.n	80068f8 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80068c8:	6839      	ldr	r1, [r7, #0]
 80068ca:	6878      	ldr	r0, [r7, #4]
 80068cc:	f000 fb78 	bl	8006fc0 <USBD_CtlError>
                  break;
 80068d0:	e054      	b.n	800697c <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80068d2:	7bbb      	ldrb	r3, [r7, #14]
 80068d4:	f003 020f 	and.w	r2, r3, #15
 80068d8:	6879      	ldr	r1, [r7, #4]
 80068da:	4613      	mov	r3, r2
 80068dc:	009b      	lsls	r3, r3, #2
 80068de:	4413      	add	r3, r2
 80068e0:	009b      	lsls	r3, r3, #2
 80068e2:	440b      	add	r3, r1
 80068e4:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d104      	bne.n	80068f8 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 80068ee:	6839      	ldr	r1, [r7, #0]
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f000 fb65 	bl	8006fc0 <USBD_CtlError>
                  break;
 80068f6:	e041      	b.n	800697c <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80068f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	da0b      	bge.n	8006918 <USBD_StdEPReq+0x234>
 8006900:	7bbb      	ldrb	r3, [r7, #14]
 8006902:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006906:	4613      	mov	r3, r2
 8006908:	009b      	lsls	r3, r3, #2
 800690a:	4413      	add	r3, r2
 800690c:	009b      	lsls	r3, r3, #2
 800690e:	3310      	adds	r3, #16
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	4413      	add	r3, r2
 8006914:	3304      	adds	r3, #4
 8006916:	e00b      	b.n	8006930 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006918:	7bbb      	ldrb	r3, [r7, #14]
 800691a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800691e:	4613      	mov	r3, r2
 8006920:	009b      	lsls	r3, r3, #2
 8006922:	4413      	add	r3, r2
 8006924:	009b      	lsls	r3, r3, #2
 8006926:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800692a:	687a      	ldr	r2, [r7, #4]
 800692c:	4413      	add	r3, r2
 800692e:	3304      	adds	r3, #4
 8006930:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006932:	7bbb      	ldrb	r3, [r7, #14]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d002      	beq.n	800693e <USBD_StdEPReq+0x25a>
 8006938:	7bbb      	ldrb	r3, [r7, #14]
 800693a:	2b80      	cmp	r3, #128	; 0x80
 800693c:	d103      	bne.n	8006946 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	2200      	movs	r2, #0
 8006942:	601a      	str	r2, [r3, #0]
 8006944:	e00e      	b.n	8006964 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8006946:	7bbb      	ldrb	r3, [r7, #14]
 8006948:	4619      	mov	r1, r3
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f001 f846 	bl	80079dc <USBD_LL_IsStallEP>
 8006950:	4603      	mov	r3, r0
 8006952:	2b00      	cmp	r3, #0
 8006954:	d003      	beq.n	800695e <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8006956:	68bb      	ldr	r3, [r7, #8]
 8006958:	2201      	movs	r2, #1
 800695a:	601a      	str	r2, [r3, #0]
 800695c:	e002      	b.n	8006964 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	2200      	movs	r2, #0
 8006962:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	2202      	movs	r2, #2
 8006968:	4619      	mov	r1, r3
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f000 fb92 	bl	8007094 <USBD_CtlSendData>
              break;
 8006970:	e004      	b.n	800697c <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8006972:	6839      	ldr	r1, [r7, #0]
 8006974:	6878      	ldr	r0, [r7, #4]
 8006976:	f000 fb23 	bl	8006fc0 <USBD_CtlError>
              break;
 800697a:	bf00      	nop
          }
          break;
 800697c:	e004      	b.n	8006988 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800697e:	6839      	ldr	r1, [r7, #0]
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f000 fb1d 	bl	8006fc0 <USBD_CtlError>
          break;
 8006986:	bf00      	nop
      }
      break;
 8006988:	e004      	b.n	8006994 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800698a:	6839      	ldr	r1, [r7, #0]
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f000 fb17 	bl	8006fc0 <USBD_CtlError>
      break;
 8006992:	bf00      	nop
  }

  return ret;
 8006994:	7bfb      	ldrb	r3, [r7, #15]
}
 8006996:	4618      	mov	r0, r3
 8006998:	3710      	adds	r7, #16
 800699a:	46bd      	mov	sp, r7
 800699c:	bd80      	pop	{r7, pc}
	...

080069a0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80069aa:	2300      	movs	r3, #0
 80069ac:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80069ae:	2300      	movs	r3, #0
 80069b0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80069b2:	2300      	movs	r3, #0
 80069b4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	885b      	ldrh	r3, [r3, #2]
 80069ba:	0a1b      	lsrs	r3, r3, #8
 80069bc:	b29b      	uxth	r3, r3
 80069be:	3b01      	subs	r3, #1
 80069c0:	2b06      	cmp	r3, #6
 80069c2:	f200 8128 	bhi.w	8006c16 <USBD_GetDescriptor+0x276>
 80069c6:	a201      	add	r2, pc, #4	; (adr r2, 80069cc <USBD_GetDescriptor+0x2c>)
 80069c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069cc:	080069e9 	.word	0x080069e9
 80069d0:	08006a01 	.word	0x08006a01
 80069d4:	08006a41 	.word	0x08006a41
 80069d8:	08006c17 	.word	0x08006c17
 80069dc:	08006c17 	.word	0x08006c17
 80069e0:	08006bb7 	.word	0x08006bb7
 80069e4:	08006be3 	.word	0x08006be3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	687a      	ldr	r2, [r7, #4]
 80069f2:	7c12      	ldrb	r2, [r2, #16]
 80069f4:	f107 0108 	add.w	r1, r7, #8
 80069f8:	4610      	mov	r0, r2
 80069fa:	4798      	blx	r3
 80069fc:	60f8      	str	r0, [r7, #12]
      break;
 80069fe:	e112      	b.n	8006c26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	7c1b      	ldrb	r3, [r3, #16]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d10d      	bne.n	8006a24 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a10:	f107 0208 	add.w	r2, r7, #8
 8006a14:	4610      	mov	r0, r2
 8006a16:	4798      	blx	r3
 8006a18:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	3301      	adds	r3, #1
 8006a1e:	2202      	movs	r2, #2
 8006a20:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006a22:	e100      	b.n	8006c26 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006a2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a2c:	f107 0208 	add.w	r2, r7, #8
 8006a30:	4610      	mov	r0, r2
 8006a32:	4798      	blx	r3
 8006a34:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	3301      	adds	r3, #1
 8006a3a:	2202      	movs	r2, #2
 8006a3c:	701a      	strb	r2, [r3, #0]
      break;
 8006a3e:	e0f2      	b.n	8006c26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	885b      	ldrh	r3, [r3, #2]
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	2b05      	cmp	r3, #5
 8006a48:	f200 80ac 	bhi.w	8006ba4 <USBD_GetDescriptor+0x204>
 8006a4c:	a201      	add	r2, pc, #4	; (adr r2, 8006a54 <USBD_GetDescriptor+0xb4>)
 8006a4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a52:	bf00      	nop
 8006a54:	08006a6d 	.word	0x08006a6d
 8006a58:	08006aa1 	.word	0x08006aa1
 8006a5c:	08006ad5 	.word	0x08006ad5
 8006a60:	08006b09 	.word	0x08006b09
 8006a64:	08006b3d 	.word	0x08006b3d
 8006a68:	08006b71 	.word	0x08006b71
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d00b      	beq.n	8006a90 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	687a      	ldr	r2, [r7, #4]
 8006a82:	7c12      	ldrb	r2, [r2, #16]
 8006a84:	f107 0108 	add.w	r1, r7, #8
 8006a88:	4610      	mov	r0, r2
 8006a8a:	4798      	blx	r3
 8006a8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006a8e:	e091      	b.n	8006bb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006a90:	6839      	ldr	r1, [r7, #0]
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f000 fa94 	bl	8006fc0 <USBD_CtlError>
            err++;
 8006a98:	7afb      	ldrb	r3, [r7, #11]
 8006a9a:	3301      	adds	r3, #1
 8006a9c:	72fb      	strb	r3, [r7, #11]
          break;
 8006a9e:	e089      	b.n	8006bb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d00b      	beq.n	8006ac4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	687a      	ldr	r2, [r7, #4]
 8006ab6:	7c12      	ldrb	r2, [r2, #16]
 8006ab8:	f107 0108 	add.w	r1, r7, #8
 8006abc:	4610      	mov	r0, r2
 8006abe:	4798      	blx	r3
 8006ac0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006ac2:	e077      	b.n	8006bb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006ac4:	6839      	ldr	r1, [r7, #0]
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f000 fa7a 	bl	8006fc0 <USBD_CtlError>
            err++;
 8006acc:	7afb      	ldrb	r3, [r7, #11]
 8006ace:	3301      	adds	r3, #1
 8006ad0:	72fb      	strb	r3, [r7, #11]
          break;
 8006ad2:	e06f      	b.n	8006bb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d00b      	beq.n	8006af8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006ae6:	68db      	ldr	r3, [r3, #12]
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	7c12      	ldrb	r2, [r2, #16]
 8006aec:	f107 0108 	add.w	r1, r7, #8
 8006af0:	4610      	mov	r0, r2
 8006af2:	4798      	blx	r3
 8006af4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006af6:	e05d      	b.n	8006bb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006af8:	6839      	ldr	r1, [r7, #0]
 8006afa:	6878      	ldr	r0, [r7, #4]
 8006afc:	f000 fa60 	bl	8006fc0 <USBD_CtlError>
            err++;
 8006b00:	7afb      	ldrb	r3, [r7, #11]
 8006b02:	3301      	adds	r3, #1
 8006b04:	72fb      	strb	r3, [r7, #11]
          break;
 8006b06:	e055      	b.n	8006bb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006b0e:	691b      	ldr	r3, [r3, #16]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d00b      	beq.n	8006b2c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006b1a:	691b      	ldr	r3, [r3, #16]
 8006b1c:	687a      	ldr	r2, [r7, #4]
 8006b1e:	7c12      	ldrb	r2, [r2, #16]
 8006b20:	f107 0108 	add.w	r1, r7, #8
 8006b24:	4610      	mov	r0, r2
 8006b26:	4798      	blx	r3
 8006b28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006b2a:	e043      	b.n	8006bb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006b2c:	6839      	ldr	r1, [r7, #0]
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f000 fa46 	bl	8006fc0 <USBD_CtlError>
            err++;
 8006b34:	7afb      	ldrb	r3, [r7, #11]
 8006b36:	3301      	adds	r3, #1
 8006b38:	72fb      	strb	r3, [r7, #11]
          break;
 8006b3a:	e03b      	b.n	8006bb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006b42:	695b      	ldr	r3, [r3, #20]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d00b      	beq.n	8006b60 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006b4e:	695b      	ldr	r3, [r3, #20]
 8006b50:	687a      	ldr	r2, [r7, #4]
 8006b52:	7c12      	ldrb	r2, [r2, #16]
 8006b54:	f107 0108 	add.w	r1, r7, #8
 8006b58:	4610      	mov	r0, r2
 8006b5a:	4798      	blx	r3
 8006b5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006b5e:	e029      	b.n	8006bb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006b60:	6839      	ldr	r1, [r7, #0]
 8006b62:	6878      	ldr	r0, [r7, #4]
 8006b64:	f000 fa2c 	bl	8006fc0 <USBD_CtlError>
            err++;
 8006b68:	7afb      	ldrb	r3, [r7, #11]
 8006b6a:	3301      	adds	r3, #1
 8006b6c:	72fb      	strb	r3, [r7, #11]
          break;
 8006b6e:	e021      	b.n	8006bb4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006b76:	699b      	ldr	r3, [r3, #24]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d00b      	beq.n	8006b94 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006b82:	699b      	ldr	r3, [r3, #24]
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	7c12      	ldrb	r2, [r2, #16]
 8006b88:	f107 0108 	add.w	r1, r7, #8
 8006b8c:	4610      	mov	r0, r2
 8006b8e:	4798      	blx	r3
 8006b90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006b92:	e00f      	b.n	8006bb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006b94:	6839      	ldr	r1, [r7, #0]
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	f000 fa12 	bl	8006fc0 <USBD_CtlError>
            err++;
 8006b9c:	7afb      	ldrb	r3, [r7, #11]
 8006b9e:	3301      	adds	r3, #1
 8006ba0:	72fb      	strb	r3, [r7, #11]
          break;
 8006ba2:	e007      	b.n	8006bb4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8006ba4:	6839      	ldr	r1, [r7, #0]
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f000 fa0a 	bl	8006fc0 <USBD_CtlError>
          err++;
 8006bac:	7afb      	ldrb	r3, [r7, #11]
 8006bae:	3301      	adds	r3, #1
 8006bb0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8006bb2:	e038      	b.n	8006c26 <USBD_GetDescriptor+0x286>
 8006bb4:	e037      	b.n	8006c26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	7c1b      	ldrb	r3, [r3, #16]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d109      	bne.n	8006bd2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bc6:	f107 0208 	add.w	r2, r7, #8
 8006bca:	4610      	mov	r0, r2
 8006bcc:	4798      	blx	r3
 8006bce:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006bd0:	e029      	b.n	8006c26 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006bd2:	6839      	ldr	r1, [r7, #0]
 8006bd4:	6878      	ldr	r0, [r7, #4]
 8006bd6:	f000 f9f3 	bl	8006fc0 <USBD_CtlError>
        err++;
 8006bda:	7afb      	ldrb	r3, [r7, #11]
 8006bdc:	3301      	adds	r3, #1
 8006bde:	72fb      	strb	r3, [r7, #11]
      break;
 8006be0:	e021      	b.n	8006c26 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	7c1b      	ldrb	r3, [r3, #16]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d10d      	bne.n	8006c06 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bf2:	f107 0208 	add.w	r2, r7, #8
 8006bf6:	4610      	mov	r0, r2
 8006bf8:	4798      	blx	r3
 8006bfa:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	3301      	adds	r3, #1
 8006c00:	2207      	movs	r2, #7
 8006c02:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006c04:	e00f      	b.n	8006c26 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006c06:	6839      	ldr	r1, [r7, #0]
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f000 f9d9 	bl	8006fc0 <USBD_CtlError>
        err++;
 8006c0e:	7afb      	ldrb	r3, [r7, #11]
 8006c10:	3301      	adds	r3, #1
 8006c12:	72fb      	strb	r3, [r7, #11]
      break;
 8006c14:	e007      	b.n	8006c26 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006c16:	6839      	ldr	r1, [r7, #0]
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f000 f9d1 	bl	8006fc0 <USBD_CtlError>
      err++;
 8006c1e:	7afb      	ldrb	r3, [r7, #11]
 8006c20:	3301      	adds	r3, #1
 8006c22:	72fb      	strb	r3, [r7, #11]
      break;
 8006c24:	bf00      	nop
  }

  if (err != 0U)
 8006c26:	7afb      	ldrb	r3, [r7, #11]
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d11c      	bne.n	8006c66 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8006c2c:	893b      	ldrh	r3, [r7, #8]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d011      	beq.n	8006c56 <USBD_GetDescriptor+0x2b6>
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	88db      	ldrh	r3, [r3, #6]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d00d      	beq.n	8006c56 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	88da      	ldrh	r2, [r3, #6]
 8006c3e:	893b      	ldrh	r3, [r7, #8]
 8006c40:	4293      	cmp	r3, r2
 8006c42:	bf28      	it	cs
 8006c44:	4613      	movcs	r3, r2
 8006c46:	b29b      	uxth	r3, r3
 8006c48:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006c4a:	893b      	ldrh	r3, [r7, #8]
 8006c4c:	461a      	mov	r2, r3
 8006c4e:	68f9      	ldr	r1, [r7, #12]
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f000 fa1f 	bl	8007094 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	88db      	ldrh	r3, [r3, #6]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d104      	bne.n	8006c68 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f000 fa76 	bl	8007150 <USBD_CtlSendStatus>
 8006c64:	e000      	b.n	8006c68 <USBD_GetDescriptor+0x2c8>
    return;
 8006c66:	bf00      	nop
    }
  }
}
 8006c68:	3710      	adds	r7, #16
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}
 8006c6e:	bf00      	nop

08006c70 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b084      	sub	sp, #16
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006c7a:	683b      	ldr	r3, [r7, #0]
 8006c7c:	889b      	ldrh	r3, [r3, #4]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d130      	bne.n	8006ce4 <USBD_SetAddress+0x74>
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	88db      	ldrh	r3, [r3, #6]
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d12c      	bne.n	8006ce4 <USBD_SetAddress+0x74>
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	885b      	ldrh	r3, [r3, #2]
 8006c8e:	2b7f      	cmp	r3, #127	; 0x7f
 8006c90:	d828      	bhi.n	8006ce4 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	885b      	ldrh	r3, [r3, #2]
 8006c96:	b2db      	uxtb	r3, r3
 8006c98:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c9c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ca4:	2b03      	cmp	r3, #3
 8006ca6:	d104      	bne.n	8006cb2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8006ca8:	6839      	ldr	r1, [r7, #0]
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f000 f988 	bl	8006fc0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006cb0:	e01c      	b.n	8006cec <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	7bfa      	ldrb	r2, [r7, #15]
 8006cb6:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006cba:	7bfb      	ldrb	r3, [r7, #15]
 8006cbc:	4619      	mov	r1, r3
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f000 feb7 	bl	8007a32 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f000 fa43 	bl	8007150 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006cca:	7bfb      	ldrb	r3, [r7, #15]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d004      	beq.n	8006cda <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2202      	movs	r2, #2
 8006cd4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006cd8:	e008      	b.n	8006cec <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2201      	movs	r2, #1
 8006cde:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ce2:	e003      	b.n	8006cec <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8006ce4:	6839      	ldr	r1, [r7, #0]
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f000 f96a 	bl	8006fc0 <USBD_CtlError>
  }
}
 8006cec:	bf00      	nop
 8006cee:	3710      	adds	r7, #16
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}

08006cf4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b082      	sub	sp, #8
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
 8006cfc:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	885b      	ldrh	r3, [r3, #2]
 8006d02:	b2da      	uxtb	r2, r3
 8006d04:	4b41      	ldr	r3, [pc, #260]	; (8006e0c <USBD_SetConfig+0x118>)
 8006d06:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006d08:	4b40      	ldr	r3, [pc, #256]	; (8006e0c <USBD_SetConfig+0x118>)
 8006d0a:	781b      	ldrb	r3, [r3, #0]
 8006d0c:	2b01      	cmp	r3, #1
 8006d0e:	d904      	bls.n	8006d1a <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8006d10:	6839      	ldr	r1, [r7, #0]
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f000 f954 	bl	8006fc0 <USBD_CtlError>
 8006d18:	e075      	b.n	8006e06 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006d20:	2b02      	cmp	r3, #2
 8006d22:	d002      	beq.n	8006d2a <USBD_SetConfig+0x36>
 8006d24:	2b03      	cmp	r3, #3
 8006d26:	d023      	beq.n	8006d70 <USBD_SetConfig+0x7c>
 8006d28:	e062      	b.n	8006df0 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8006d2a:	4b38      	ldr	r3, [pc, #224]	; (8006e0c <USBD_SetConfig+0x118>)
 8006d2c:	781b      	ldrb	r3, [r3, #0]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d01a      	beq.n	8006d68 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8006d32:	4b36      	ldr	r3, [pc, #216]	; (8006e0c <USBD_SetConfig+0x118>)
 8006d34:	781b      	ldrb	r3, [r3, #0]
 8006d36:	461a      	mov	r2, r3
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2203      	movs	r2, #3
 8006d40:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006d44:	4b31      	ldr	r3, [pc, #196]	; (8006e0c <USBD_SetConfig+0x118>)
 8006d46:	781b      	ldrb	r3, [r3, #0]
 8006d48:	4619      	mov	r1, r3
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f7ff f9bb 	bl	80060c6 <USBD_SetClassConfig>
 8006d50:	4603      	mov	r3, r0
 8006d52:	2b02      	cmp	r3, #2
 8006d54:	d104      	bne.n	8006d60 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8006d56:	6839      	ldr	r1, [r7, #0]
 8006d58:	6878      	ldr	r0, [r7, #4]
 8006d5a:	f000 f931 	bl	8006fc0 <USBD_CtlError>
            return;
 8006d5e:	e052      	b.n	8006e06 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8006d60:	6878      	ldr	r0, [r7, #4]
 8006d62:	f000 f9f5 	bl	8007150 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006d66:	e04e      	b.n	8006e06 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006d68:	6878      	ldr	r0, [r7, #4]
 8006d6a:	f000 f9f1 	bl	8007150 <USBD_CtlSendStatus>
        break;
 8006d6e:	e04a      	b.n	8006e06 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8006d70:	4b26      	ldr	r3, [pc, #152]	; (8006e0c <USBD_SetConfig+0x118>)
 8006d72:	781b      	ldrb	r3, [r3, #0]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d112      	bne.n	8006d9e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2202      	movs	r2, #2
 8006d7c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8006d80:	4b22      	ldr	r3, [pc, #136]	; (8006e0c <USBD_SetConfig+0x118>)
 8006d82:	781b      	ldrb	r3, [r3, #0]
 8006d84:	461a      	mov	r2, r3
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8006d8a:	4b20      	ldr	r3, [pc, #128]	; (8006e0c <USBD_SetConfig+0x118>)
 8006d8c:	781b      	ldrb	r3, [r3, #0]
 8006d8e:	4619      	mov	r1, r3
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f7ff f9b7 	bl	8006104 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f000 f9da 	bl	8007150 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006d9c:	e033      	b.n	8006e06 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8006d9e:	4b1b      	ldr	r3, [pc, #108]	; (8006e0c <USBD_SetConfig+0x118>)
 8006da0:	781b      	ldrb	r3, [r3, #0]
 8006da2:	461a      	mov	r2, r3
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	685b      	ldr	r3, [r3, #4]
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d01d      	beq.n	8006de8 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	b2db      	uxtb	r3, r3
 8006db2:	4619      	mov	r1, r3
 8006db4:	6878      	ldr	r0, [r7, #4]
 8006db6:	f7ff f9a5 	bl	8006104 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8006dba:	4b14      	ldr	r3, [pc, #80]	; (8006e0c <USBD_SetConfig+0x118>)
 8006dbc:	781b      	ldrb	r3, [r3, #0]
 8006dbe:	461a      	mov	r2, r3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8006dc4:	4b11      	ldr	r3, [pc, #68]	; (8006e0c <USBD_SetConfig+0x118>)
 8006dc6:	781b      	ldrb	r3, [r3, #0]
 8006dc8:	4619      	mov	r1, r3
 8006dca:	6878      	ldr	r0, [r7, #4]
 8006dcc:	f7ff f97b 	bl	80060c6 <USBD_SetClassConfig>
 8006dd0:	4603      	mov	r3, r0
 8006dd2:	2b02      	cmp	r3, #2
 8006dd4:	d104      	bne.n	8006de0 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8006dd6:	6839      	ldr	r1, [r7, #0]
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f000 f8f1 	bl	8006fc0 <USBD_CtlError>
            return;
 8006dde:	e012      	b.n	8006e06 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	f000 f9b5 	bl	8007150 <USBD_CtlSendStatus>
        break;
 8006de6:	e00e      	b.n	8006e06 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 f9b1 	bl	8007150 <USBD_CtlSendStatus>
        break;
 8006dee:	e00a      	b.n	8006e06 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8006df0:	6839      	ldr	r1, [r7, #0]
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f000 f8e4 	bl	8006fc0 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8006df8:	4b04      	ldr	r3, [pc, #16]	; (8006e0c <USBD_SetConfig+0x118>)
 8006dfa:	781b      	ldrb	r3, [r3, #0]
 8006dfc:	4619      	mov	r1, r3
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f7ff f980 	bl	8006104 <USBD_ClrClassConfig>
        break;
 8006e04:	bf00      	nop
    }
  }
}
 8006e06:	3708      	adds	r7, #8
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}
 8006e0c:	20000620 	.word	0x20000620

08006e10 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b082      	sub	sp, #8
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
 8006e18:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	88db      	ldrh	r3, [r3, #6]
 8006e1e:	2b01      	cmp	r3, #1
 8006e20:	d004      	beq.n	8006e2c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006e22:	6839      	ldr	r1, [r7, #0]
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f000 f8cb 	bl	8006fc0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006e2a:	e021      	b.n	8006e70 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e32:	2b01      	cmp	r3, #1
 8006e34:	db17      	blt.n	8006e66 <USBD_GetConfig+0x56>
 8006e36:	2b02      	cmp	r3, #2
 8006e38:	dd02      	ble.n	8006e40 <USBD_GetConfig+0x30>
 8006e3a:	2b03      	cmp	r3, #3
 8006e3c:	d00b      	beq.n	8006e56 <USBD_GetConfig+0x46>
 8006e3e:	e012      	b.n	8006e66 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	2200      	movs	r2, #0
 8006e44:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	3308      	adds	r3, #8
 8006e4a:	2201      	movs	r2, #1
 8006e4c:	4619      	mov	r1, r3
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f000 f920 	bl	8007094 <USBD_CtlSendData>
        break;
 8006e54:	e00c      	b.n	8006e70 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	3304      	adds	r3, #4
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	4619      	mov	r1, r3
 8006e5e:	6878      	ldr	r0, [r7, #4]
 8006e60:	f000 f918 	bl	8007094 <USBD_CtlSendData>
        break;
 8006e64:	e004      	b.n	8006e70 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 8006e66:	6839      	ldr	r1, [r7, #0]
 8006e68:	6878      	ldr	r0, [r7, #4]
 8006e6a:	f000 f8a9 	bl	8006fc0 <USBD_CtlError>
        break;
 8006e6e:	bf00      	nop
}
 8006e70:	bf00      	nop
 8006e72:	3708      	adds	r7, #8
 8006e74:	46bd      	mov	sp, r7
 8006e76:	bd80      	pop	{r7, pc}

08006e78 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b082      	sub	sp, #8
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
 8006e80:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e88:	3b01      	subs	r3, #1
 8006e8a:	2b02      	cmp	r3, #2
 8006e8c:	d81e      	bhi.n	8006ecc <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	88db      	ldrh	r3, [r3, #6]
 8006e92:	2b02      	cmp	r3, #2
 8006e94:	d004      	beq.n	8006ea0 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8006e96:	6839      	ldr	r1, [r7, #0]
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f000 f891 	bl	8006fc0 <USBD_CtlError>
        break;
 8006e9e:	e01a      	b.n	8006ed6 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d005      	beq.n	8006ebc <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	68db      	ldr	r3, [r3, #12]
 8006eb4:	f043 0202 	orr.w	r2, r3, #2
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	330c      	adds	r3, #12
 8006ec0:	2202      	movs	r2, #2
 8006ec2:	4619      	mov	r1, r3
 8006ec4:	6878      	ldr	r0, [r7, #4]
 8006ec6:	f000 f8e5 	bl	8007094 <USBD_CtlSendData>
      break;
 8006eca:	e004      	b.n	8006ed6 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8006ecc:	6839      	ldr	r1, [r7, #0]
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f000 f876 	bl	8006fc0 <USBD_CtlError>
      break;
 8006ed4:	bf00      	nop
  }
}
 8006ed6:	bf00      	nop
 8006ed8:	3708      	adds	r7, #8
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}

08006ede <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006ede:	b580      	push	{r7, lr}
 8006ee0:	b082      	sub	sp, #8
 8006ee2:	af00      	add	r7, sp, #0
 8006ee4:	6078      	str	r0, [r7, #4]
 8006ee6:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	885b      	ldrh	r3, [r3, #2]
 8006eec:	2b01      	cmp	r3, #1
 8006eee:	d106      	bne.n	8006efe <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 8006ef8:	6878      	ldr	r0, [r7, #4]
 8006efa:	f000 f929 	bl	8007150 <USBD_CtlSendStatus>
  }
}
 8006efe:	bf00      	nop
 8006f00:	3708      	adds	r7, #8
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}

08006f06 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006f06:	b580      	push	{r7, lr}
 8006f08:	b082      	sub	sp, #8
 8006f0a:	af00      	add	r7, sp, #0
 8006f0c:	6078      	str	r0, [r7, #4]
 8006f0e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006f16:	3b01      	subs	r3, #1
 8006f18:	2b02      	cmp	r3, #2
 8006f1a:	d80b      	bhi.n	8006f34 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	885b      	ldrh	r3, [r3, #2]
 8006f20:	2b01      	cmp	r3, #1
 8006f22:	d10c      	bne.n	8006f3e <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2200      	movs	r2, #0
 8006f28:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8006f2c:	6878      	ldr	r0, [r7, #4]
 8006f2e:	f000 f90f 	bl	8007150 <USBD_CtlSendStatus>
      }
      break;
 8006f32:	e004      	b.n	8006f3e <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8006f34:	6839      	ldr	r1, [r7, #0]
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f000 f842 	bl	8006fc0 <USBD_CtlError>
      break;
 8006f3c:	e000      	b.n	8006f40 <USBD_ClrFeature+0x3a>
      break;
 8006f3e:	bf00      	nop
  }
}
 8006f40:	bf00      	nop
 8006f42:	3708      	adds	r7, #8
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}

08006f48 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006f48:	b480      	push	{r7}
 8006f4a:	b083      	sub	sp, #12
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
 8006f50:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	781a      	ldrb	r2, [r3, #0]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	785a      	ldrb	r2, [r3, #1]
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	3302      	adds	r3, #2
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	b29a      	uxth	r2, r3
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	3303      	adds	r3, #3
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	021b      	lsls	r3, r3, #8
 8006f74:	b29b      	uxth	r3, r3
 8006f76:	4413      	add	r3, r2
 8006f78:	b29a      	uxth	r2, r3
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	3304      	adds	r3, #4
 8006f82:	781b      	ldrb	r3, [r3, #0]
 8006f84:	b29a      	uxth	r2, r3
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	3305      	adds	r3, #5
 8006f8a:	781b      	ldrb	r3, [r3, #0]
 8006f8c:	b29b      	uxth	r3, r3
 8006f8e:	021b      	lsls	r3, r3, #8
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	4413      	add	r3, r2
 8006f94:	b29a      	uxth	r2, r3
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	3306      	adds	r3, #6
 8006f9e:	781b      	ldrb	r3, [r3, #0]
 8006fa0:	b29a      	uxth	r2, r3
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	3307      	adds	r3, #7
 8006fa6:	781b      	ldrb	r3, [r3, #0]
 8006fa8:	b29b      	uxth	r3, r3
 8006faa:	021b      	lsls	r3, r3, #8
 8006fac:	b29b      	uxth	r3, r3
 8006fae:	4413      	add	r3, r2
 8006fb0:	b29a      	uxth	r2, r3
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	80da      	strh	r2, [r3, #6]

}
 8006fb6:	bf00      	nop
 8006fb8:	370c      	adds	r7, #12
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bc80      	pop	{r7}
 8006fbe:	4770      	bx	lr

08006fc0 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8006fc0:	b580      	push	{r7, lr}
 8006fc2:	b082      	sub	sp, #8
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
 8006fc8:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8006fca:	2180      	movs	r1, #128	; 0x80
 8006fcc:	6878      	ldr	r0, [r7, #4]
 8006fce:	f000 fcc7 	bl	8007960 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8006fd2:	2100      	movs	r1, #0
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f000 fcc3 	bl	8007960 <USBD_LL_StallEP>
}
 8006fda:	bf00      	nop
 8006fdc:	3708      	adds	r7, #8
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}

08006fe2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006fe2:	b580      	push	{r7, lr}
 8006fe4:	b086      	sub	sp, #24
 8006fe6:	af00      	add	r7, sp, #0
 8006fe8:	60f8      	str	r0, [r7, #12]
 8006fea:	60b9      	str	r1, [r7, #8]
 8006fec:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d032      	beq.n	800705e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8006ff8:	68f8      	ldr	r0, [r7, #12]
 8006ffa:	f000 f834 	bl	8007066 <USBD_GetLen>
 8006ffe:	4603      	mov	r3, r0
 8007000:	3301      	adds	r3, #1
 8007002:	b29b      	uxth	r3, r3
 8007004:	005b      	lsls	r3, r3, #1
 8007006:	b29a      	uxth	r2, r3
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800700c:	7dfb      	ldrb	r3, [r7, #23]
 800700e:	1c5a      	adds	r2, r3, #1
 8007010:	75fa      	strb	r2, [r7, #23]
 8007012:	461a      	mov	r2, r3
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	4413      	add	r3, r2
 8007018:	687a      	ldr	r2, [r7, #4]
 800701a:	7812      	ldrb	r2, [r2, #0]
 800701c:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800701e:	7dfb      	ldrb	r3, [r7, #23]
 8007020:	1c5a      	adds	r2, r3, #1
 8007022:	75fa      	strb	r2, [r7, #23]
 8007024:	461a      	mov	r2, r3
 8007026:	68bb      	ldr	r3, [r7, #8]
 8007028:	4413      	add	r3, r2
 800702a:	2203      	movs	r2, #3
 800702c:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800702e:	e012      	b.n	8007056 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	1c5a      	adds	r2, r3, #1
 8007034:	60fa      	str	r2, [r7, #12]
 8007036:	7dfa      	ldrb	r2, [r7, #23]
 8007038:	1c51      	adds	r1, r2, #1
 800703a:	75f9      	strb	r1, [r7, #23]
 800703c:	4611      	mov	r1, r2
 800703e:	68ba      	ldr	r2, [r7, #8]
 8007040:	440a      	add	r2, r1
 8007042:	781b      	ldrb	r3, [r3, #0]
 8007044:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8007046:	7dfb      	ldrb	r3, [r7, #23]
 8007048:	1c5a      	adds	r2, r3, #1
 800704a:	75fa      	strb	r2, [r7, #23]
 800704c:	461a      	mov	r2, r3
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	4413      	add	r3, r2
 8007052:	2200      	movs	r2, #0
 8007054:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	781b      	ldrb	r3, [r3, #0]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d1e8      	bne.n	8007030 <USBD_GetString+0x4e>
    }
  }
}
 800705e:	bf00      	nop
 8007060:	3718      	adds	r7, #24
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}

08007066 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007066:	b480      	push	{r7}
 8007068:	b085      	sub	sp, #20
 800706a:	af00      	add	r7, sp, #0
 800706c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800706e:	2300      	movs	r3, #0
 8007070:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8007072:	e005      	b.n	8007080 <USBD_GetLen+0x1a>
  {
    len++;
 8007074:	7bfb      	ldrb	r3, [r7, #15]
 8007076:	3301      	adds	r3, #1
 8007078:	73fb      	strb	r3, [r7, #15]
    buf++;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	3301      	adds	r3, #1
 800707e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	781b      	ldrb	r3, [r3, #0]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d1f5      	bne.n	8007074 <USBD_GetLen+0xe>
  }

  return len;
 8007088:	7bfb      	ldrb	r3, [r7, #15]
}
 800708a:	4618      	mov	r0, r3
 800708c:	3714      	adds	r7, #20
 800708e:	46bd      	mov	sp, r7
 8007090:	bc80      	pop	{r7}
 8007092:	4770      	bx	lr

08007094 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b084      	sub	sp, #16
 8007098:	af00      	add	r7, sp, #0
 800709a:	60f8      	str	r0, [r7, #12]
 800709c:	60b9      	str	r1, [r7, #8]
 800709e:	4613      	mov	r3, r2
 80070a0:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2202      	movs	r2, #2
 80070a6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80070aa:	88fa      	ldrh	r2, [r7, #6]
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80070b0:	88fa      	ldrh	r2, [r7, #6]
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80070b6:	88fb      	ldrh	r3, [r7, #6]
 80070b8:	68ba      	ldr	r2, [r7, #8]
 80070ba:	2100      	movs	r1, #0
 80070bc:	68f8      	ldr	r0, [r7, #12]
 80070be:	f000 fcd7 	bl	8007a70 <USBD_LL_Transmit>

  return USBD_OK;
 80070c2:	2300      	movs	r3, #0
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3710      	adds	r7, #16
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}

080070cc <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b084      	sub	sp, #16
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	60f8      	str	r0, [r7, #12]
 80070d4:	60b9      	str	r1, [r7, #8]
 80070d6:	4613      	mov	r3, r2
 80070d8:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80070da:	88fb      	ldrh	r3, [r7, #6]
 80070dc:	68ba      	ldr	r2, [r7, #8]
 80070de:	2100      	movs	r1, #0
 80070e0:	68f8      	ldr	r0, [r7, #12]
 80070e2:	f000 fcc5 	bl	8007a70 <USBD_LL_Transmit>

  return USBD_OK;
 80070e6:	2300      	movs	r3, #0
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	3710      	adds	r7, #16
 80070ec:	46bd      	mov	sp, r7
 80070ee:	bd80      	pop	{r7, pc}

080070f0 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80070f0:	b580      	push	{r7, lr}
 80070f2:	b084      	sub	sp, #16
 80070f4:	af00      	add	r7, sp, #0
 80070f6:	60f8      	str	r0, [r7, #12]
 80070f8:	60b9      	str	r1, [r7, #8]
 80070fa:	4613      	mov	r3, r2
 80070fc:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2203      	movs	r2, #3
 8007102:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8007106:	88fa      	ldrh	r2, [r7, #6]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800710e:	88fa      	ldrh	r2, [r7, #6]
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007116:	88fb      	ldrh	r3, [r7, #6]
 8007118:	68ba      	ldr	r2, [r7, #8]
 800711a:	2100      	movs	r1, #0
 800711c:	68f8      	ldr	r0, [r7, #12]
 800711e:	f000 fcca 	bl	8007ab6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007122:	2300      	movs	r3, #0
}
 8007124:	4618      	mov	r0, r3
 8007126:	3710      	adds	r7, #16
 8007128:	46bd      	mov	sp, r7
 800712a:	bd80      	pop	{r7, pc}

0800712c <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b084      	sub	sp, #16
 8007130:	af00      	add	r7, sp, #0
 8007132:	60f8      	str	r0, [r7, #12]
 8007134:	60b9      	str	r1, [r7, #8]
 8007136:	4613      	mov	r3, r2
 8007138:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800713a:	88fb      	ldrh	r3, [r7, #6]
 800713c:	68ba      	ldr	r2, [r7, #8]
 800713e:	2100      	movs	r1, #0
 8007140:	68f8      	ldr	r0, [r7, #12]
 8007142:	f000 fcb8 	bl	8007ab6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007146:	2300      	movs	r3, #0
}
 8007148:	4618      	mov	r0, r3
 800714a:	3710      	adds	r7, #16
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}

08007150 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b082      	sub	sp, #8
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	2204      	movs	r2, #4
 800715c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007160:	2300      	movs	r3, #0
 8007162:	2200      	movs	r2, #0
 8007164:	2100      	movs	r1, #0
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f000 fc82 	bl	8007a70 <USBD_LL_Transmit>

  return USBD_OK;
 800716c:	2300      	movs	r3, #0
}
 800716e:	4618      	mov	r0, r3
 8007170:	3708      	adds	r7, #8
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}

08007176 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007176:	b580      	push	{r7, lr}
 8007178:	b082      	sub	sp, #8
 800717a:	af00      	add	r7, sp, #0
 800717c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	2205      	movs	r2, #5
 8007182:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007186:	2300      	movs	r3, #0
 8007188:	2200      	movs	r2, #0
 800718a:	2100      	movs	r1, #0
 800718c:	6878      	ldr	r0, [r7, #4]
 800718e:	f000 fc92 	bl	8007ab6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007192:	2300      	movs	r3, #0
}
 8007194:	4618      	mov	r0, r3
 8007196:	3708      	adds	r7, #8
 8007198:	46bd      	mov	sp, r7
 800719a:	bd80      	pop	{r7, pc}

0800719c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80071a0:	2200      	movs	r2, #0
 80071a2:	4912      	ldr	r1, [pc, #72]	; (80071ec <MX_USB_DEVICE_Init+0x50>)
 80071a4:	4812      	ldr	r0, [pc, #72]	; (80071f0 <MX_USB_DEVICE_Init+0x54>)
 80071a6:	f7fe ff34 	bl	8006012 <USBD_Init>
 80071aa:	4603      	mov	r3, r0
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	d001      	beq.n	80071b4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80071b0:	f7f9 fb90 	bl	80008d4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80071b4:	490f      	ldr	r1, [pc, #60]	; (80071f4 <MX_USB_DEVICE_Init+0x58>)
 80071b6:	480e      	ldr	r0, [pc, #56]	; (80071f0 <MX_USB_DEVICE_Init+0x54>)
 80071b8:	f7fe ff56 	bl	8006068 <USBD_RegisterClass>
 80071bc:	4603      	mov	r3, r0
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d001      	beq.n	80071c6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80071c2:	f7f9 fb87 	bl	80008d4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80071c6:	490c      	ldr	r1, [pc, #48]	; (80071f8 <MX_USB_DEVICE_Init+0x5c>)
 80071c8:	4809      	ldr	r0, [pc, #36]	; (80071f0 <MX_USB_DEVICE_Init+0x54>)
 80071ca:	f7fe fe87 	bl	8005edc <USBD_CDC_RegisterInterface>
 80071ce:	4603      	mov	r3, r0
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d001      	beq.n	80071d8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80071d4:	f7f9 fb7e 	bl	80008d4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80071d8:	4805      	ldr	r0, [pc, #20]	; (80071f0 <MX_USB_DEVICE_Init+0x54>)
 80071da:	f7fe ff5e 	bl	800609a <USBD_Start>
 80071de:	4603      	mov	r3, r0
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d001      	beq.n	80071e8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80071e4:	f7f9 fb76 	bl	80008d4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80071e8:	bf00      	nop
 80071ea:	bd80      	pop	{r7, pc}
 80071ec:	20000134 	.word	0x20000134
 80071f0:	2000071c 	.word	0x2000071c
 80071f4:	20000020 	.word	0x20000020
 80071f8:	20000124 	.word	0x20000124

080071fc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8007200:	2200      	movs	r2, #0
 8007202:	4905      	ldr	r1, [pc, #20]	; (8007218 <CDC_Init_FS+0x1c>)
 8007204:	4805      	ldr	r0, [pc, #20]	; (800721c <CDC_Init_FS+0x20>)
 8007206:	f7fe fe7f 	bl	8005f08 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800720a:	4905      	ldr	r1, [pc, #20]	; (8007220 <CDC_Init_FS+0x24>)
 800720c:	4803      	ldr	r0, [pc, #12]	; (800721c <CDC_Init_FS+0x20>)
 800720e:	f7fe fe94 	bl	8005f3a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8007212:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8007214:	4618      	mov	r0, r3
 8007216:	bd80      	pop	{r7, pc}
 8007218:	200011e0 	.word	0x200011e0
 800721c:	2000071c 	.word	0x2000071c
 8007220:	200009e0 	.word	0x200009e0

08007224 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8007224:	b480      	push	{r7}
 8007226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007228:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800722a:	4618      	mov	r0, r3
 800722c:	46bd      	mov	sp, r7
 800722e:	bc80      	pop	{r7}
 8007230:	4770      	bx	lr
	...

08007234 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8007234:	b480      	push	{r7}
 8007236:	b083      	sub	sp, #12
 8007238:	af00      	add	r7, sp, #0
 800723a:	4603      	mov	r3, r0
 800723c:	6039      	str	r1, [r7, #0]
 800723e:	71fb      	strb	r3, [r7, #7]
 8007240:	4613      	mov	r3, r2
 8007242:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8007244:	79fb      	ldrb	r3, [r7, #7]
 8007246:	2b23      	cmp	r3, #35	; 0x23
 8007248:	d84a      	bhi.n	80072e0 <CDC_Control_FS+0xac>
 800724a:	a201      	add	r2, pc, #4	; (adr r2, 8007250 <CDC_Control_FS+0x1c>)
 800724c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007250:	080072e1 	.word	0x080072e1
 8007254:	080072e1 	.word	0x080072e1
 8007258:	080072e1 	.word	0x080072e1
 800725c:	080072e1 	.word	0x080072e1
 8007260:	080072e1 	.word	0x080072e1
 8007264:	080072e1 	.word	0x080072e1
 8007268:	080072e1 	.word	0x080072e1
 800726c:	080072e1 	.word	0x080072e1
 8007270:	080072e1 	.word	0x080072e1
 8007274:	080072e1 	.word	0x080072e1
 8007278:	080072e1 	.word	0x080072e1
 800727c:	080072e1 	.word	0x080072e1
 8007280:	080072e1 	.word	0x080072e1
 8007284:	080072e1 	.word	0x080072e1
 8007288:	080072e1 	.word	0x080072e1
 800728c:	080072e1 	.word	0x080072e1
 8007290:	080072e1 	.word	0x080072e1
 8007294:	080072e1 	.word	0x080072e1
 8007298:	080072e1 	.word	0x080072e1
 800729c:	080072e1 	.word	0x080072e1
 80072a0:	080072e1 	.word	0x080072e1
 80072a4:	080072e1 	.word	0x080072e1
 80072a8:	080072e1 	.word	0x080072e1
 80072ac:	080072e1 	.word	0x080072e1
 80072b0:	080072e1 	.word	0x080072e1
 80072b4:	080072e1 	.word	0x080072e1
 80072b8:	080072e1 	.word	0x080072e1
 80072bc:	080072e1 	.word	0x080072e1
 80072c0:	080072e1 	.word	0x080072e1
 80072c4:	080072e1 	.word	0x080072e1
 80072c8:	080072e1 	.word	0x080072e1
 80072cc:	080072e1 	.word	0x080072e1
 80072d0:	080072e1 	.word	0x080072e1
 80072d4:	080072e1 	.word	0x080072e1
 80072d8:	080072e1 	.word	0x080072e1
 80072dc:	080072e1 	.word	0x080072e1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80072e0:	bf00      	nop
  }

  return (USBD_OK);
 80072e2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80072e4:	4618      	mov	r0, r3
 80072e6:	370c      	adds	r7, #12
 80072e8:	46bd      	mov	sp, r7
 80072ea:	bc80      	pop	{r7}
 80072ec:	4770      	bx	lr
 80072ee:	bf00      	nop

080072f0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b082      	sub	sp, #8
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
 80072f8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80072fa:	6879      	ldr	r1, [r7, #4]
 80072fc:	4805      	ldr	r0, [pc, #20]	; (8007314 <CDC_Receive_FS+0x24>)
 80072fe:	f7fe fe1c 	bl	8005f3a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8007302:	4804      	ldr	r0, [pc, #16]	; (8007314 <CDC_Receive_FS+0x24>)
 8007304:	f7fe fe5b 	bl	8005fbe <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8007308:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800730a:	4618      	mov	r0, r3
 800730c:	3708      	adds	r7, #8
 800730e:	46bd      	mov	sp, r7
 8007310:	bd80      	pop	{r7, pc}
 8007312:	bf00      	nop
 8007314:	2000071c 	.word	0x2000071c

08007318 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b084      	sub	sp, #16
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
 8007320:	460b      	mov	r3, r1
 8007322:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8007324:	2300      	movs	r3, #0
 8007326:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8007328:	4b0d      	ldr	r3, [pc, #52]	; (8007360 <CDC_Transmit_FS+0x48>)
 800732a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800732e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007336:	2b00      	cmp	r3, #0
 8007338:	d001      	beq.n	800733e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800733a:	2301      	movs	r3, #1
 800733c:	e00b      	b.n	8007356 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800733e:	887b      	ldrh	r3, [r7, #2]
 8007340:	461a      	mov	r2, r3
 8007342:	6879      	ldr	r1, [r7, #4]
 8007344:	4806      	ldr	r0, [pc, #24]	; (8007360 <CDC_Transmit_FS+0x48>)
 8007346:	f7fe fddf 	bl	8005f08 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800734a:	4805      	ldr	r0, [pc, #20]	; (8007360 <CDC_Transmit_FS+0x48>)
 800734c:	f7fe fe08 	bl	8005f60 <USBD_CDC_TransmitPacket>
 8007350:	4603      	mov	r3, r0
 8007352:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8007354:	7bfb      	ldrb	r3, [r7, #15]
}
 8007356:	4618      	mov	r0, r3
 8007358:	3710      	adds	r7, #16
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}
 800735e:	bf00      	nop
 8007360:	2000071c 	.word	0x2000071c

08007364 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007364:	b480      	push	{r7}
 8007366:	b083      	sub	sp, #12
 8007368:	af00      	add	r7, sp, #0
 800736a:	4603      	mov	r3, r0
 800736c:	6039      	str	r1, [r7, #0]
 800736e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007370:	683b      	ldr	r3, [r7, #0]
 8007372:	2212      	movs	r2, #18
 8007374:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007376:	4b03      	ldr	r3, [pc, #12]	; (8007384 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007378:	4618      	mov	r0, r3
 800737a:	370c      	adds	r7, #12
 800737c:	46bd      	mov	sp, r7
 800737e:	bc80      	pop	{r7}
 8007380:	4770      	bx	lr
 8007382:	bf00      	nop
 8007384:	20000150 	.word	0x20000150

08007388 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007388:	b480      	push	{r7}
 800738a:	b083      	sub	sp, #12
 800738c:	af00      	add	r7, sp, #0
 800738e:	4603      	mov	r3, r0
 8007390:	6039      	str	r1, [r7, #0]
 8007392:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	2204      	movs	r2, #4
 8007398:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800739a:	4b03      	ldr	r3, [pc, #12]	; (80073a8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800739c:	4618      	mov	r0, r3
 800739e:	370c      	adds	r7, #12
 80073a0:	46bd      	mov	sp, r7
 80073a2:	bc80      	pop	{r7}
 80073a4:	4770      	bx	lr
 80073a6:	bf00      	nop
 80073a8:	20000164 	.word	0x20000164

080073ac <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80073ac:	b580      	push	{r7, lr}
 80073ae:	b082      	sub	sp, #8
 80073b0:	af00      	add	r7, sp, #0
 80073b2:	4603      	mov	r3, r0
 80073b4:	6039      	str	r1, [r7, #0]
 80073b6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80073b8:	79fb      	ldrb	r3, [r7, #7]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d105      	bne.n	80073ca <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80073be:	683a      	ldr	r2, [r7, #0]
 80073c0:	4907      	ldr	r1, [pc, #28]	; (80073e0 <USBD_FS_ProductStrDescriptor+0x34>)
 80073c2:	4808      	ldr	r0, [pc, #32]	; (80073e4 <USBD_FS_ProductStrDescriptor+0x38>)
 80073c4:	f7ff fe0d 	bl	8006fe2 <USBD_GetString>
 80073c8:	e004      	b.n	80073d4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80073ca:	683a      	ldr	r2, [r7, #0]
 80073cc:	4904      	ldr	r1, [pc, #16]	; (80073e0 <USBD_FS_ProductStrDescriptor+0x34>)
 80073ce:	4805      	ldr	r0, [pc, #20]	; (80073e4 <USBD_FS_ProductStrDescriptor+0x38>)
 80073d0:	f7ff fe07 	bl	8006fe2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80073d4:	4b02      	ldr	r3, [pc, #8]	; (80073e0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	3708      	adds	r7, #8
 80073da:	46bd      	mov	sp, r7
 80073dc:	bd80      	pop	{r7, pc}
 80073de:	bf00      	nop
 80073e0:	200019e0 	.word	0x200019e0
 80073e4:	08007de8 	.word	0x08007de8

080073e8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b082      	sub	sp, #8
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	4603      	mov	r3, r0
 80073f0:	6039      	str	r1, [r7, #0]
 80073f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80073f4:	683a      	ldr	r2, [r7, #0]
 80073f6:	4904      	ldr	r1, [pc, #16]	; (8007408 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80073f8:	4804      	ldr	r0, [pc, #16]	; (800740c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80073fa:	f7ff fdf2 	bl	8006fe2 <USBD_GetString>
  return USBD_StrDesc;
 80073fe:	4b02      	ldr	r3, [pc, #8]	; (8007408 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007400:	4618      	mov	r0, r3
 8007402:	3708      	adds	r7, #8
 8007404:	46bd      	mov	sp, r7
 8007406:	bd80      	pop	{r7, pc}
 8007408:	200019e0 	.word	0x200019e0
 800740c:	08007e00 	.word	0x08007e00

08007410 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b082      	sub	sp, #8
 8007414:	af00      	add	r7, sp, #0
 8007416:	4603      	mov	r3, r0
 8007418:	6039      	str	r1, [r7, #0]
 800741a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	221a      	movs	r2, #26
 8007420:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007422:	f000 f843 	bl	80074ac <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007426:	4b02      	ldr	r3, [pc, #8]	; (8007430 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007428:	4618      	mov	r0, r3
 800742a:	3708      	adds	r7, #8
 800742c:	46bd      	mov	sp, r7
 800742e:	bd80      	pop	{r7, pc}
 8007430:	20000168 	.word	0x20000168

08007434 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007434:	b580      	push	{r7, lr}
 8007436:	b082      	sub	sp, #8
 8007438:	af00      	add	r7, sp, #0
 800743a:	4603      	mov	r3, r0
 800743c:	6039      	str	r1, [r7, #0]
 800743e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007440:	79fb      	ldrb	r3, [r7, #7]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d105      	bne.n	8007452 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007446:	683a      	ldr	r2, [r7, #0]
 8007448:	4907      	ldr	r1, [pc, #28]	; (8007468 <USBD_FS_ConfigStrDescriptor+0x34>)
 800744a:	4808      	ldr	r0, [pc, #32]	; (800746c <USBD_FS_ConfigStrDescriptor+0x38>)
 800744c:	f7ff fdc9 	bl	8006fe2 <USBD_GetString>
 8007450:	e004      	b.n	800745c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007452:	683a      	ldr	r2, [r7, #0]
 8007454:	4904      	ldr	r1, [pc, #16]	; (8007468 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007456:	4805      	ldr	r0, [pc, #20]	; (800746c <USBD_FS_ConfigStrDescriptor+0x38>)
 8007458:	f7ff fdc3 	bl	8006fe2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800745c:	4b02      	ldr	r3, [pc, #8]	; (8007468 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800745e:	4618      	mov	r0, r3
 8007460:	3708      	adds	r7, #8
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop
 8007468:	200019e0 	.word	0x200019e0
 800746c:	08007e14 	.word	0x08007e14

08007470 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b082      	sub	sp, #8
 8007474:	af00      	add	r7, sp, #0
 8007476:	4603      	mov	r3, r0
 8007478:	6039      	str	r1, [r7, #0]
 800747a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800747c:	79fb      	ldrb	r3, [r7, #7]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d105      	bne.n	800748e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007482:	683a      	ldr	r2, [r7, #0]
 8007484:	4907      	ldr	r1, [pc, #28]	; (80074a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007486:	4808      	ldr	r0, [pc, #32]	; (80074a8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007488:	f7ff fdab 	bl	8006fe2 <USBD_GetString>
 800748c:	e004      	b.n	8007498 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800748e:	683a      	ldr	r2, [r7, #0]
 8007490:	4904      	ldr	r1, [pc, #16]	; (80074a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007492:	4805      	ldr	r0, [pc, #20]	; (80074a8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007494:	f7ff fda5 	bl	8006fe2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007498:	4b02      	ldr	r3, [pc, #8]	; (80074a4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800749a:	4618      	mov	r0, r3
 800749c:	3708      	adds	r7, #8
 800749e:	46bd      	mov	sp, r7
 80074a0:	bd80      	pop	{r7, pc}
 80074a2:	bf00      	nop
 80074a4:	200019e0 	.word	0x200019e0
 80074a8:	08007e20 	.word	0x08007e20

080074ac <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b084      	sub	sp, #16
 80074b0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80074b2:	4b0f      	ldr	r3, [pc, #60]	; (80074f0 <Get_SerialNum+0x44>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80074b8:	4b0e      	ldr	r3, [pc, #56]	; (80074f4 <Get_SerialNum+0x48>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80074be:	4b0e      	ldr	r3, [pc, #56]	; (80074f8 <Get_SerialNum+0x4c>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80074c4:	68fa      	ldr	r2, [r7, #12]
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	4413      	add	r3, r2
 80074ca:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d009      	beq.n	80074e6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80074d2:	2208      	movs	r2, #8
 80074d4:	4909      	ldr	r1, [pc, #36]	; (80074fc <Get_SerialNum+0x50>)
 80074d6:	68f8      	ldr	r0, [r7, #12]
 80074d8:	f000 f814 	bl	8007504 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80074dc:	2204      	movs	r2, #4
 80074de:	4908      	ldr	r1, [pc, #32]	; (8007500 <Get_SerialNum+0x54>)
 80074e0:	68b8      	ldr	r0, [r7, #8]
 80074e2:	f000 f80f 	bl	8007504 <IntToUnicode>
  }
}
 80074e6:	bf00      	nop
 80074e8:	3710      	adds	r7, #16
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}
 80074ee:	bf00      	nop
 80074f0:	1fff7a10 	.word	0x1fff7a10
 80074f4:	1fff7a14 	.word	0x1fff7a14
 80074f8:	1fff7a18 	.word	0x1fff7a18
 80074fc:	2000016a 	.word	0x2000016a
 8007500:	2000017a 	.word	0x2000017a

08007504 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007504:	b480      	push	{r7}
 8007506:	b087      	sub	sp, #28
 8007508:	af00      	add	r7, sp, #0
 800750a:	60f8      	str	r0, [r7, #12]
 800750c:	60b9      	str	r1, [r7, #8]
 800750e:	4613      	mov	r3, r2
 8007510:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8007512:	2300      	movs	r3, #0
 8007514:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007516:	2300      	movs	r3, #0
 8007518:	75fb      	strb	r3, [r7, #23]
 800751a:	e027      	b.n	800756c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	0f1b      	lsrs	r3, r3, #28
 8007520:	2b09      	cmp	r3, #9
 8007522:	d80b      	bhi.n	800753c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	0f1b      	lsrs	r3, r3, #28
 8007528:	b2da      	uxtb	r2, r3
 800752a:	7dfb      	ldrb	r3, [r7, #23]
 800752c:	005b      	lsls	r3, r3, #1
 800752e:	4619      	mov	r1, r3
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	440b      	add	r3, r1
 8007534:	3230      	adds	r2, #48	; 0x30
 8007536:	b2d2      	uxtb	r2, r2
 8007538:	701a      	strb	r2, [r3, #0]
 800753a:	e00a      	b.n	8007552 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	0f1b      	lsrs	r3, r3, #28
 8007540:	b2da      	uxtb	r2, r3
 8007542:	7dfb      	ldrb	r3, [r7, #23]
 8007544:	005b      	lsls	r3, r3, #1
 8007546:	4619      	mov	r1, r3
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	440b      	add	r3, r1
 800754c:	3237      	adds	r2, #55	; 0x37
 800754e:	b2d2      	uxtb	r2, r2
 8007550:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	011b      	lsls	r3, r3, #4
 8007556:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007558:	7dfb      	ldrb	r3, [r7, #23]
 800755a:	005b      	lsls	r3, r3, #1
 800755c:	3301      	adds	r3, #1
 800755e:	68ba      	ldr	r2, [r7, #8]
 8007560:	4413      	add	r3, r2
 8007562:	2200      	movs	r2, #0
 8007564:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007566:	7dfb      	ldrb	r3, [r7, #23]
 8007568:	3301      	adds	r3, #1
 800756a:	75fb      	strb	r3, [r7, #23]
 800756c:	7dfa      	ldrb	r2, [r7, #23]
 800756e:	79fb      	ldrb	r3, [r7, #7]
 8007570:	429a      	cmp	r2, r3
 8007572:	d3d3      	bcc.n	800751c <IntToUnicode+0x18>
  }
}
 8007574:	bf00      	nop
 8007576:	371c      	adds	r7, #28
 8007578:	46bd      	mov	sp, r7
 800757a:	bc80      	pop	{r7}
 800757c:	4770      	bx	lr
	...

08007580 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b08a      	sub	sp, #40	; 0x28
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007588:	f107 0314 	add.w	r3, r7, #20
 800758c:	2200      	movs	r2, #0
 800758e:	601a      	str	r2, [r3, #0]
 8007590:	605a      	str	r2, [r3, #4]
 8007592:	609a      	str	r2, [r3, #8]
 8007594:	60da      	str	r2, [r3, #12]
 8007596:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80075a0:	d13a      	bne.n	8007618 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80075a2:	2300      	movs	r3, #0
 80075a4:	613b      	str	r3, [r7, #16]
 80075a6:	4b1e      	ldr	r3, [pc, #120]	; (8007620 <HAL_PCD_MspInit+0xa0>)
 80075a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075aa:	4a1d      	ldr	r2, [pc, #116]	; (8007620 <HAL_PCD_MspInit+0xa0>)
 80075ac:	f043 0301 	orr.w	r3, r3, #1
 80075b0:	6313      	str	r3, [r2, #48]	; 0x30
 80075b2:	4b1b      	ldr	r3, [pc, #108]	; (8007620 <HAL_PCD_MspInit+0xa0>)
 80075b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075b6:	f003 0301 	and.w	r3, r3, #1
 80075ba:	613b      	str	r3, [r7, #16]
 80075bc:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80075be:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80075c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80075c4:	2302      	movs	r3, #2
 80075c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80075c8:	2300      	movs	r3, #0
 80075ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80075cc:	2303      	movs	r3, #3
 80075ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80075d0:	230a      	movs	r3, #10
 80075d2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80075d4:	f107 0314 	add.w	r3, r7, #20
 80075d8:	4619      	mov	r1, r3
 80075da:	4812      	ldr	r0, [pc, #72]	; (8007624 <HAL_PCD_MspInit+0xa4>)
 80075dc:	f7f9 ff12 	bl	8001404 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80075e0:	4b0f      	ldr	r3, [pc, #60]	; (8007620 <HAL_PCD_MspInit+0xa0>)
 80075e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075e4:	4a0e      	ldr	r2, [pc, #56]	; (8007620 <HAL_PCD_MspInit+0xa0>)
 80075e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075ea:	6353      	str	r3, [r2, #52]	; 0x34
 80075ec:	2300      	movs	r3, #0
 80075ee:	60fb      	str	r3, [r7, #12]
 80075f0:	4b0b      	ldr	r3, [pc, #44]	; (8007620 <HAL_PCD_MspInit+0xa0>)
 80075f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075f4:	4a0a      	ldr	r2, [pc, #40]	; (8007620 <HAL_PCD_MspInit+0xa0>)
 80075f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80075fa:	6453      	str	r3, [r2, #68]	; 0x44
 80075fc:	4b08      	ldr	r3, [pc, #32]	; (8007620 <HAL_PCD_MspInit+0xa0>)
 80075fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007600:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007604:	60fb      	str	r3, [r7, #12]
 8007606:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007608:	2200      	movs	r2, #0
 800760a:	2100      	movs	r1, #0
 800760c:	2043      	movs	r0, #67	; 0x43
 800760e:	f7f9 fe70 	bl	80012f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007612:	2043      	movs	r0, #67	; 0x43
 8007614:	f7f9 fe89 	bl	800132a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007618:	bf00      	nop
 800761a:	3728      	adds	r7, #40	; 0x28
 800761c:	46bd      	mov	sp, r7
 800761e:	bd80      	pop	{r7, pc}
 8007620:	40023800 	.word	0x40023800
 8007624:	40020000 	.word	0x40020000

08007628 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b082      	sub	sp, #8
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800763c:	4619      	mov	r1, r3
 800763e:	4610      	mov	r0, r2
 8007640:	f7fe fd73 	bl	800612a <USBD_LL_SetupStage>
}
 8007644:	bf00      	nop
 8007646:	3708      	adds	r7, #8
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}

0800764c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b082      	sub	sp, #8
 8007650:	af00      	add	r7, sp, #0
 8007652:	6078      	str	r0, [r7, #4]
 8007654:	460b      	mov	r3, r1
 8007656:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 800765e:	78fa      	ldrb	r2, [r7, #3]
 8007660:	6879      	ldr	r1, [r7, #4]
 8007662:	4613      	mov	r3, r2
 8007664:	00db      	lsls	r3, r3, #3
 8007666:	1a9b      	subs	r3, r3, r2
 8007668:	009b      	lsls	r3, r3, #2
 800766a:	440b      	add	r3, r1
 800766c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007670:	681a      	ldr	r2, [r3, #0]
 8007672:	78fb      	ldrb	r3, [r7, #3]
 8007674:	4619      	mov	r1, r3
 8007676:	f7fe fda3 	bl	80061c0 <USBD_LL_DataOutStage>
}
 800767a:	bf00      	nop
 800767c:	3708      	adds	r7, #8
 800767e:	46bd      	mov	sp, r7
 8007680:	bd80      	pop	{r7, pc}

08007682 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007682:	b580      	push	{r7, lr}
 8007684:	b082      	sub	sp, #8
 8007686:	af00      	add	r7, sp, #0
 8007688:	6078      	str	r0, [r7, #4]
 800768a:	460b      	mov	r3, r1
 800768c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 8007694:	78fa      	ldrb	r2, [r7, #3]
 8007696:	6879      	ldr	r1, [r7, #4]
 8007698:	4613      	mov	r3, r2
 800769a:	00db      	lsls	r3, r3, #3
 800769c:	1a9b      	subs	r3, r3, r2
 800769e:	009b      	lsls	r3, r3, #2
 80076a0:	440b      	add	r3, r1
 80076a2:	3348      	adds	r3, #72	; 0x48
 80076a4:	681a      	ldr	r2, [r3, #0]
 80076a6:	78fb      	ldrb	r3, [r7, #3]
 80076a8:	4619      	mov	r1, r3
 80076aa:	f7fe fdfa 	bl	80062a2 <USBD_LL_DataInStage>
}
 80076ae:	bf00      	nop
 80076b0:	3708      	adds	r7, #8
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}

080076b6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80076b6:	b580      	push	{r7, lr}
 80076b8:	b082      	sub	sp, #8
 80076ba:	af00      	add	r7, sp, #0
 80076bc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80076c4:	4618      	mov	r0, r3
 80076c6:	f7fe ff0a 	bl	80064de <USBD_LL_SOF>
}
 80076ca:	bf00      	nop
 80076cc:	3708      	adds	r7, #8
 80076ce:	46bd      	mov	sp, r7
 80076d0:	bd80      	pop	{r7, pc}

080076d2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 80076d2:	b580      	push	{r7, lr}
 80076d4:	b084      	sub	sp, #16
 80076d6:	af00      	add	r7, sp, #0
 80076d8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80076da:	2301      	movs	r3, #1
 80076dc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	68db      	ldr	r3, [r3, #12]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d102      	bne.n	80076ec <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80076e6:	2300      	movs	r3, #0
 80076e8:	73fb      	strb	r3, [r7, #15]
 80076ea:	e008      	b.n	80076fe <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	68db      	ldr	r3, [r3, #12]
 80076f0:	2b02      	cmp	r3, #2
 80076f2:	d102      	bne.n	80076fa <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80076f4:	2301      	movs	r3, #1
 80076f6:	73fb      	strb	r3, [r7, #15]
 80076f8:	e001      	b.n	80076fe <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80076fa:	f7f9 f8eb 	bl	80008d4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8007704:	7bfa      	ldrb	r2, [r7, #15]
 8007706:	4611      	mov	r1, r2
 8007708:	4618      	mov	r0, r3
 800770a:	f7fe feb0 	bl	800646e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8007714:	4618      	mov	r0, r3
 8007716:	f7fe fe69 	bl	80063ec <USBD_LL_Reset>
}
 800771a:	bf00      	nop
 800771c:	3710      	adds	r7, #16
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
	...

08007724 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b082      	sub	sp, #8
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8007732:	4618      	mov	r0, r3
 8007734:	f7fe feaa 	bl	800648c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	687a      	ldr	r2, [r7, #4]
 8007744:	6812      	ldr	r2, [r2, #0]
 8007746:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800774a:	f043 0301 	orr.w	r3, r3, #1
 800774e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6a1b      	ldr	r3, [r3, #32]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d005      	beq.n	8007764 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007758:	4b04      	ldr	r3, [pc, #16]	; (800776c <HAL_PCD_SuspendCallback+0x48>)
 800775a:	691b      	ldr	r3, [r3, #16]
 800775c:	4a03      	ldr	r2, [pc, #12]	; (800776c <HAL_PCD_SuspendCallback+0x48>)
 800775e:	f043 0306 	orr.w	r3, r3, #6
 8007762:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007764:	bf00      	nop
 8007766:	3708      	adds	r7, #8
 8007768:	46bd      	mov	sp, r7
 800776a:	bd80      	pop	{r7, pc}
 800776c:	e000ed00 	.word	0xe000ed00

08007770 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007770:	b580      	push	{r7, lr}
 8007772:	b082      	sub	sp, #8
 8007774:	af00      	add	r7, sp, #0
 8007776:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800777e:	4618      	mov	r0, r3
 8007780:	f7fe fe98 	bl	80064b4 <USBD_LL_Resume>
}
 8007784:	bf00      	nop
 8007786:	3708      	adds	r7, #8
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}

0800778c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b082      	sub	sp, #8
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	460b      	mov	r3, r1
 8007796:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800779e:	78fa      	ldrb	r2, [r7, #3]
 80077a0:	4611      	mov	r1, r2
 80077a2:	4618      	mov	r0, r3
 80077a4:	f7fe fec1 	bl	800652a <USBD_LL_IsoOUTIncomplete>
}
 80077a8:	bf00      	nop
 80077aa:	3708      	adds	r7, #8
 80077ac:	46bd      	mov	sp, r7
 80077ae:	bd80      	pop	{r7, pc}

080077b0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b082      	sub	sp, #8
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
 80077b8:	460b      	mov	r3, r1
 80077ba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80077c2:	78fa      	ldrb	r2, [r7, #3]
 80077c4:	4611      	mov	r1, r2
 80077c6:	4618      	mov	r0, r3
 80077c8:	f7fe fea3 	bl	8006512 <USBD_LL_IsoINIncomplete>
}
 80077cc:	bf00      	nop
 80077ce:	3708      	adds	r7, #8
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}

080077d4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80077d4:	b580      	push	{r7, lr}
 80077d6:	b082      	sub	sp, #8
 80077d8:	af00      	add	r7, sp, #0
 80077da:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80077e2:	4618      	mov	r0, r3
 80077e4:	f7fe fead 	bl	8006542 <USBD_LL_DevConnected>
}
 80077e8:	bf00      	nop
 80077ea:	3708      	adds	r7, #8
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}

080077f0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b082      	sub	sp, #8
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80077fe:	4618      	mov	r0, r3
 8007800:	f7fe fea9 	bl	8006556 <USBD_LL_DevDisconnected>
}
 8007804:	bf00      	nop
 8007806:	3708      	adds	r7, #8
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}

0800780c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b082      	sub	sp, #8
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	781b      	ldrb	r3, [r3, #0]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d139      	bne.n	8007890 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800781c:	4a1f      	ldr	r2, [pc, #124]	; (800789c <USBD_LL_Init+0x90>)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	4a1d      	ldr	r2, [pc, #116]	; (800789c <USBD_LL_Init+0x90>)
 8007828:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800782c:	4b1b      	ldr	r3, [pc, #108]	; (800789c <USBD_LL_Init+0x90>)
 800782e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8007832:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007834:	4b19      	ldr	r3, [pc, #100]	; (800789c <USBD_LL_Init+0x90>)
 8007836:	2204      	movs	r2, #4
 8007838:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800783a:	4b18      	ldr	r3, [pc, #96]	; (800789c <USBD_LL_Init+0x90>)
 800783c:	2202      	movs	r2, #2
 800783e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007840:	4b16      	ldr	r3, [pc, #88]	; (800789c <USBD_LL_Init+0x90>)
 8007842:	2200      	movs	r2, #0
 8007844:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007846:	4b15      	ldr	r3, [pc, #84]	; (800789c <USBD_LL_Init+0x90>)
 8007848:	2202      	movs	r2, #2
 800784a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800784c:	4b13      	ldr	r3, [pc, #76]	; (800789c <USBD_LL_Init+0x90>)
 800784e:	2200      	movs	r2, #0
 8007850:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007852:	4b12      	ldr	r3, [pc, #72]	; (800789c <USBD_LL_Init+0x90>)
 8007854:	2200      	movs	r2, #0
 8007856:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007858:	4b10      	ldr	r3, [pc, #64]	; (800789c <USBD_LL_Init+0x90>)
 800785a:	2200      	movs	r2, #0
 800785c:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800785e:	4b0f      	ldr	r3, [pc, #60]	; (800789c <USBD_LL_Init+0x90>)
 8007860:	2200      	movs	r2, #0
 8007862:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007864:	480d      	ldr	r0, [pc, #52]	; (800789c <USBD_LL_Init+0x90>)
 8007866:	f7fb f891 	bl	800298c <HAL_PCD_Init>
 800786a:	4603      	mov	r3, r0
 800786c:	2b00      	cmp	r3, #0
 800786e:	d001      	beq.n	8007874 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 8007870:	f7f9 f830 	bl	80008d4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007874:	2180      	movs	r1, #128	; 0x80
 8007876:	4809      	ldr	r0, [pc, #36]	; (800789c <USBD_LL_Init+0x90>)
 8007878:	f7fc f9d4 	bl	8003c24 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800787c:	2240      	movs	r2, #64	; 0x40
 800787e:	2100      	movs	r1, #0
 8007880:	4806      	ldr	r0, [pc, #24]	; (800789c <USBD_LL_Init+0x90>)
 8007882:	f7fc f989 	bl	8003b98 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007886:	2280      	movs	r2, #128	; 0x80
 8007888:	2101      	movs	r1, #1
 800788a:	4804      	ldr	r0, [pc, #16]	; (800789c <USBD_LL_Init+0x90>)
 800788c:	f7fc f984 	bl	8003b98 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8007890:	2300      	movs	r3, #0
}
 8007892:	4618      	mov	r0, r3
 8007894:	3708      	adds	r7, #8
 8007896:	46bd      	mov	sp, r7
 8007898:	bd80      	pop	{r7, pc}
 800789a:	bf00      	nop
 800789c:	20001ae0 	.word	0x20001ae0

080078a0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b084      	sub	sp, #16
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80078a8:	2300      	movs	r3, #0
 80078aa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80078ac:	2300      	movs	r3, #0
 80078ae:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80078b6:	4618      	mov	r0, r3
 80078b8:	f7fb f985 	bl	8002bc6 <HAL_PCD_Start>
 80078bc:	4603      	mov	r3, r0
 80078be:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 80078c0:	7bfb      	ldrb	r3, [r7, #15]
 80078c2:	4618      	mov	r0, r3
 80078c4:	f000 f92e 	bl	8007b24 <USBD_Get_USB_Status>
 80078c8:	4603      	mov	r3, r0
 80078ca:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 80078cc:	7bbb      	ldrb	r3, [r7, #14]
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3710      	adds	r7, #16
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}

080078d6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80078d6:	b580      	push	{r7, lr}
 80078d8:	b084      	sub	sp, #16
 80078da:	af00      	add	r7, sp, #0
 80078dc:	6078      	str	r0, [r7, #4]
 80078de:	4608      	mov	r0, r1
 80078e0:	4611      	mov	r1, r2
 80078e2:	461a      	mov	r2, r3
 80078e4:	4603      	mov	r3, r0
 80078e6:	70fb      	strb	r3, [r7, #3]
 80078e8:	460b      	mov	r3, r1
 80078ea:	70bb      	strb	r3, [r7, #2]
 80078ec:	4613      	mov	r3, r2
 80078ee:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80078f0:	2300      	movs	r3, #0
 80078f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80078f4:	2300      	movs	r3, #0
 80078f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80078fe:	78bb      	ldrb	r3, [r7, #2]
 8007900:	883a      	ldrh	r2, [r7, #0]
 8007902:	78f9      	ldrb	r1, [r7, #3]
 8007904:	f7fb fd3b 	bl	800337e <HAL_PCD_EP_Open>
 8007908:	4603      	mov	r3, r0
 800790a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800790c:	7bfb      	ldrb	r3, [r7, #15]
 800790e:	4618      	mov	r0, r3
 8007910:	f000 f908 	bl	8007b24 <USBD_Get_USB_Status>
 8007914:	4603      	mov	r3, r0
 8007916:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8007918:	7bbb      	ldrb	r3, [r7, #14]
}
 800791a:	4618      	mov	r0, r3
 800791c:	3710      	adds	r7, #16
 800791e:	46bd      	mov	sp, r7
 8007920:	bd80      	pop	{r7, pc}

08007922 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007922:	b580      	push	{r7, lr}
 8007924:	b084      	sub	sp, #16
 8007926:	af00      	add	r7, sp, #0
 8007928:	6078      	str	r0, [r7, #4]
 800792a:	460b      	mov	r3, r1
 800792c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800792e:	2300      	movs	r3, #0
 8007930:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007932:	2300      	movs	r3, #0
 8007934:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800793c:	78fa      	ldrb	r2, [r7, #3]
 800793e:	4611      	mov	r1, r2
 8007940:	4618      	mov	r0, r3
 8007942:	f7fb fd84 	bl	800344e <HAL_PCD_EP_Close>
 8007946:	4603      	mov	r3, r0
 8007948:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 800794a:	7bfb      	ldrb	r3, [r7, #15]
 800794c:	4618      	mov	r0, r3
 800794e:	f000 f8e9 	bl	8007b24 <USBD_Get_USB_Status>
 8007952:	4603      	mov	r3, r0
 8007954:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8007956:	7bbb      	ldrb	r3, [r7, #14]
}
 8007958:	4618      	mov	r0, r3
 800795a:	3710      	adds	r7, #16
 800795c:	46bd      	mov	sp, r7
 800795e:	bd80      	pop	{r7, pc}

08007960 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b084      	sub	sp, #16
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
 8007968:	460b      	mov	r3, r1
 800796a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800796c:	2300      	movs	r3, #0
 800796e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007970:	2300      	movs	r3, #0
 8007972:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800797a:	78fa      	ldrb	r2, [r7, #3]
 800797c:	4611      	mov	r1, r2
 800797e:	4618      	mov	r0, r3
 8007980:	f7fb fe5b 	bl	800363a <HAL_PCD_EP_SetStall>
 8007984:	4603      	mov	r3, r0
 8007986:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007988:	7bfb      	ldrb	r3, [r7, #15]
 800798a:	4618      	mov	r0, r3
 800798c:	f000 f8ca 	bl	8007b24 <USBD_Get_USB_Status>
 8007990:	4603      	mov	r3, r0
 8007992:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8007994:	7bbb      	ldrb	r3, [r7, #14]
}
 8007996:	4618      	mov	r0, r3
 8007998:	3710      	adds	r7, #16
 800799a:	46bd      	mov	sp, r7
 800799c:	bd80      	pop	{r7, pc}

0800799e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800799e:	b580      	push	{r7, lr}
 80079a0:	b084      	sub	sp, #16
 80079a2:	af00      	add	r7, sp, #0
 80079a4:	6078      	str	r0, [r7, #4]
 80079a6:	460b      	mov	r3, r1
 80079a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80079aa:	2300      	movs	r3, #0
 80079ac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80079ae:	2300      	movs	r3, #0
 80079b0:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80079b8:	78fa      	ldrb	r2, [r7, #3]
 80079ba:	4611      	mov	r1, r2
 80079bc:	4618      	mov	r0, r3
 80079be:	f7fb fea0 	bl	8003702 <HAL_PCD_EP_ClrStall>
 80079c2:	4603      	mov	r3, r0
 80079c4:	73fb      	strb	r3, [r7, #15]
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 80079c6:	7bfb      	ldrb	r3, [r7, #15]
 80079c8:	4618      	mov	r0, r3
 80079ca:	f000 f8ab 	bl	8007b24 <USBD_Get_USB_Status>
 80079ce:	4603      	mov	r3, r0
 80079d0:	73bb      	strb	r3, [r7, #14]
  
  return usb_status; 
 80079d2:	7bbb      	ldrb	r3, [r7, #14]
}
 80079d4:	4618      	mov	r0, r3
 80079d6:	3710      	adds	r7, #16
 80079d8:	46bd      	mov	sp, r7
 80079da:	bd80      	pop	{r7, pc}

080079dc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80079dc:	b480      	push	{r7}
 80079de:	b085      	sub	sp, #20
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
 80079e4:	460b      	mov	r3, r1
 80079e6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80079ee:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 80079f0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	da0b      	bge.n	8007a10 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80079f8:	78fb      	ldrb	r3, [r7, #3]
 80079fa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80079fe:	68f9      	ldr	r1, [r7, #12]
 8007a00:	4613      	mov	r3, r2
 8007a02:	00db      	lsls	r3, r3, #3
 8007a04:	1a9b      	subs	r3, r3, r2
 8007a06:	009b      	lsls	r3, r3, #2
 8007a08:	440b      	add	r3, r1
 8007a0a:	333e      	adds	r3, #62	; 0x3e
 8007a0c:	781b      	ldrb	r3, [r3, #0]
 8007a0e:	e00b      	b.n	8007a28 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8007a10:	78fb      	ldrb	r3, [r7, #3]
 8007a12:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007a16:	68f9      	ldr	r1, [r7, #12]
 8007a18:	4613      	mov	r3, r2
 8007a1a:	00db      	lsls	r3, r3, #3
 8007a1c:	1a9b      	subs	r3, r3, r2
 8007a1e:	009b      	lsls	r3, r3, #2
 8007a20:	440b      	add	r3, r1
 8007a22:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007a26:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007a28:	4618      	mov	r0, r3
 8007a2a:	3714      	adds	r7, #20
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bc80      	pop	{r7}
 8007a30:	4770      	bx	lr

08007a32 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007a32:	b580      	push	{r7, lr}
 8007a34:	b084      	sub	sp, #16
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	6078      	str	r0, [r7, #4]
 8007a3a:	460b      	mov	r3, r1
 8007a3c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007a42:	2300      	movs	r3, #0
 8007a44:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007a4c:	78fa      	ldrb	r2, [r7, #3]
 8007a4e:	4611      	mov	r1, r2
 8007a50:	4618      	mov	r0, r3
 8007a52:	f7fb fc6f 	bl	8003334 <HAL_PCD_SetAddress>
 8007a56:	4603      	mov	r3, r0
 8007a58:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007a5a:	7bfb      	ldrb	r3, [r7, #15]
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	f000 f861 	bl	8007b24 <USBD_Get_USB_Status>
 8007a62:	4603      	mov	r3, r0
 8007a64:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 8007a66:	7bbb      	ldrb	r3, [r7, #14]
}
 8007a68:	4618      	mov	r0, r3
 8007a6a:	3710      	adds	r7, #16
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}

08007a70 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b086      	sub	sp, #24
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	60f8      	str	r0, [r7, #12]
 8007a78:	607a      	str	r2, [r7, #4]
 8007a7a:	461a      	mov	r2, r3
 8007a7c:	460b      	mov	r3, r1
 8007a7e:	72fb      	strb	r3, [r7, #11]
 8007a80:	4613      	mov	r3, r2
 8007a82:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007a84:	2300      	movs	r3, #0
 8007a86:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007a88:	2300      	movs	r3, #0
 8007a8a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007a92:	893b      	ldrh	r3, [r7, #8]
 8007a94:	7af9      	ldrb	r1, [r7, #11]
 8007a96:	687a      	ldr	r2, [r7, #4]
 8007a98:	f7fb fd85 	bl	80035a6 <HAL_PCD_EP_Transmit>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 8007aa0:	7dfb      	ldrb	r3, [r7, #23]
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	f000 f83e 	bl	8007b24 <USBD_Get_USB_Status>
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 8007aac:	7dbb      	ldrb	r3, [r7, #22]
}
 8007aae:	4618      	mov	r0, r3
 8007ab0:	3718      	adds	r7, #24
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bd80      	pop	{r7, pc}

08007ab6 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007ab6:	b580      	push	{r7, lr}
 8007ab8:	b086      	sub	sp, #24
 8007aba:	af00      	add	r7, sp, #0
 8007abc:	60f8      	str	r0, [r7, #12]
 8007abe:	607a      	str	r2, [r7, #4]
 8007ac0:	461a      	mov	r2, r3
 8007ac2:	460b      	mov	r3, r1
 8007ac4:	72fb      	strb	r3, [r7, #11]
 8007ac6:	4613      	mov	r3, r2
 8007ac8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007aca:	2300      	movs	r3, #0
 8007acc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007ace:	2300      	movs	r3, #0
 8007ad0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007ad8:	893b      	ldrh	r3, [r7, #8]
 8007ada:	7af9      	ldrb	r1, [r7, #11]
 8007adc:	687a      	ldr	r2, [r7, #4]
 8007ade:	f7fb fd00 	bl	80034e2 <HAL_PCD_EP_Receive>
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 8007ae6:	7dfb      	ldrb	r3, [r7, #23]
 8007ae8:	4618      	mov	r0, r3
 8007aea:	f000 f81b 	bl	8007b24 <USBD_Get_USB_Status>
 8007aee:	4603      	mov	r3, r0
 8007af0:	75bb      	strb	r3, [r7, #22]
  
  return usb_status; 
 8007af2:	7dbb      	ldrb	r3, [r7, #22]
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	3718      	adds	r7, #24
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd80      	pop	{r7, pc}

08007afc <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b082      	sub	sp, #8
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
 8007b04:	460b      	mov	r3, r1
 8007b06:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007b0e:	78fa      	ldrb	r2, [r7, #3]
 8007b10:	4611      	mov	r1, r2
 8007b12:	4618      	mov	r0, r3
 8007b14:	f7fb fd30 	bl	8003578 <HAL_PCD_EP_GetRxCount>
 8007b18:	4603      	mov	r3, r0
}
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	3708      	adds	r7, #8
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	bd80      	pop	{r7, pc}
	...

08007b24 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007b24:	b480      	push	{r7}
 8007b26:	b085      	sub	sp, #20
 8007b28:	af00      	add	r7, sp, #0
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007b32:	79fb      	ldrb	r3, [r7, #7]
 8007b34:	2b03      	cmp	r3, #3
 8007b36:	d817      	bhi.n	8007b68 <USBD_Get_USB_Status+0x44>
 8007b38:	a201      	add	r2, pc, #4	; (adr r2, 8007b40 <USBD_Get_USB_Status+0x1c>)
 8007b3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b3e:	bf00      	nop
 8007b40:	08007b51 	.word	0x08007b51
 8007b44:	08007b57 	.word	0x08007b57
 8007b48:	08007b5d 	.word	0x08007b5d
 8007b4c:	08007b63 	.word	0x08007b63
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007b50:	2300      	movs	r3, #0
 8007b52:	73fb      	strb	r3, [r7, #15]
    break;
 8007b54:	e00b      	b.n	8007b6e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007b56:	2302      	movs	r3, #2
 8007b58:	73fb      	strb	r3, [r7, #15]
    break;
 8007b5a:	e008      	b.n	8007b6e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	73fb      	strb	r3, [r7, #15]
    break;
 8007b60:	e005      	b.n	8007b6e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007b62:	2302      	movs	r3, #2
 8007b64:	73fb      	strb	r3, [r7, #15]
    break;
 8007b66:	e002      	b.n	8007b6e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8007b68:	2302      	movs	r3, #2
 8007b6a:	73fb      	strb	r3, [r7, #15]
    break;
 8007b6c:	bf00      	nop
  }
  return usb_status;
 8007b6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b70:	4618      	mov	r0, r3
 8007b72:	3714      	adds	r7, #20
 8007b74:	46bd      	mov	sp, r7
 8007b76:	bc80      	pop	{r7}
 8007b78:	4770      	bx	lr
 8007b7a:	bf00      	nop

08007b7c <__errno>:
 8007b7c:	4b01      	ldr	r3, [pc, #4]	; (8007b84 <__errno+0x8>)
 8007b7e:	6818      	ldr	r0, [r3, #0]
 8007b80:	4770      	bx	lr
 8007b82:	bf00      	nop
 8007b84:	20000184 	.word	0x20000184

08007b88 <__libc_init_array>:
 8007b88:	b570      	push	{r4, r5, r6, lr}
 8007b8a:	2500      	movs	r5, #0
 8007b8c:	4e0c      	ldr	r6, [pc, #48]	; (8007bc0 <__libc_init_array+0x38>)
 8007b8e:	4c0d      	ldr	r4, [pc, #52]	; (8007bc4 <__libc_init_array+0x3c>)
 8007b90:	1ba4      	subs	r4, r4, r6
 8007b92:	10a4      	asrs	r4, r4, #2
 8007b94:	42a5      	cmp	r5, r4
 8007b96:	d109      	bne.n	8007bac <__libc_init_array+0x24>
 8007b98:	f000 f8fa 	bl	8007d90 <_init>
 8007b9c:	2500      	movs	r5, #0
 8007b9e:	4e0a      	ldr	r6, [pc, #40]	; (8007bc8 <__libc_init_array+0x40>)
 8007ba0:	4c0a      	ldr	r4, [pc, #40]	; (8007bcc <__libc_init_array+0x44>)
 8007ba2:	1ba4      	subs	r4, r4, r6
 8007ba4:	10a4      	asrs	r4, r4, #2
 8007ba6:	42a5      	cmp	r5, r4
 8007ba8:	d105      	bne.n	8007bb6 <__libc_init_array+0x2e>
 8007baa:	bd70      	pop	{r4, r5, r6, pc}
 8007bac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007bb0:	4798      	blx	r3
 8007bb2:	3501      	adds	r5, #1
 8007bb4:	e7ee      	b.n	8007b94 <__libc_init_array+0xc>
 8007bb6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007bba:	4798      	blx	r3
 8007bbc:	3501      	adds	r5, #1
 8007bbe:	e7f2      	b.n	8007ba6 <__libc_init_array+0x1e>
 8007bc0:	080085d4 	.word	0x080085d4
 8007bc4:	080085d4 	.word	0x080085d4
 8007bc8:	080085d4 	.word	0x080085d4
 8007bcc:	080085d8 	.word	0x080085d8

08007bd0 <malloc>:
 8007bd0:	4b02      	ldr	r3, [pc, #8]	; (8007bdc <malloc+0xc>)
 8007bd2:	4601      	mov	r1, r0
 8007bd4:	6818      	ldr	r0, [r3, #0]
 8007bd6:	f000 b86f 	b.w	8007cb8 <_malloc_r>
 8007bda:	bf00      	nop
 8007bdc:	20000184 	.word	0x20000184

08007be0 <free>:
 8007be0:	4b02      	ldr	r3, [pc, #8]	; (8007bec <free+0xc>)
 8007be2:	4601      	mov	r1, r0
 8007be4:	6818      	ldr	r0, [r3, #0]
 8007be6:	f000 b81b 	b.w	8007c20 <_free_r>
 8007bea:	bf00      	nop
 8007bec:	20000184 	.word	0x20000184

08007bf0 <memcmp>:
 8007bf0:	b530      	push	{r4, r5, lr}
 8007bf2:	2400      	movs	r4, #0
 8007bf4:	42a2      	cmp	r2, r4
 8007bf6:	d101      	bne.n	8007bfc <memcmp+0xc>
 8007bf8:	2000      	movs	r0, #0
 8007bfa:	e007      	b.n	8007c0c <memcmp+0x1c>
 8007bfc:	5d03      	ldrb	r3, [r0, r4]
 8007bfe:	3401      	adds	r4, #1
 8007c00:	190d      	adds	r5, r1, r4
 8007c02:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8007c06:	42ab      	cmp	r3, r5
 8007c08:	d0f4      	beq.n	8007bf4 <memcmp+0x4>
 8007c0a:	1b58      	subs	r0, r3, r5
 8007c0c:	bd30      	pop	{r4, r5, pc}

08007c0e <memset>:
 8007c0e:	4603      	mov	r3, r0
 8007c10:	4402      	add	r2, r0
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d100      	bne.n	8007c18 <memset+0xa>
 8007c16:	4770      	bx	lr
 8007c18:	f803 1b01 	strb.w	r1, [r3], #1
 8007c1c:	e7f9      	b.n	8007c12 <memset+0x4>
	...

08007c20 <_free_r>:
 8007c20:	b538      	push	{r3, r4, r5, lr}
 8007c22:	4605      	mov	r5, r0
 8007c24:	2900      	cmp	r1, #0
 8007c26:	d043      	beq.n	8007cb0 <_free_r+0x90>
 8007c28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007c2c:	1f0c      	subs	r4, r1, #4
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	bfb8      	it	lt
 8007c32:	18e4      	addlt	r4, r4, r3
 8007c34:	f000 f8aa 	bl	8007d8c <__malloc_lock>
 8007c38:	4a1e      	ldr	r2, [pc, #120]	; (8007cb4 <_free_r+0x94>)
 8007c3a:	6813      	ldr	r3, [r2, #0]
 8007c3c:	4610      	mov	r0, r2
 8007c3e:	b933      	cbnz	r3, 8007c4e <_free_r+0x2e>
 8007c40:	6063      	str	r3, [r4, #4]
 8007c42:	6014      	str	r4, [r2, #0]
 8007c44:	4628      	mov	r0, r5
 8007c46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007c4a:	f000 b8a0 	b.w	8007d8e <__malloc_unlock>
 8007c4e:	42a3      	cmp	r3, r4
 8007c50:	d90b      	bls.n	8007c6a <_free_r+0x4a>
 8007c52:	6821      	ldr	r1, [r4, #0]
 8007c54:	1862      	adds	r2, r4, r1
 8007c56:	4293      	cmp	r3, r2
 8007c58:	bf01      	itttt	eq
 8007c5a:	681a      	ldreq	r2, [r3, #0]
 8007c5c:	685b      	ldreq	r3, [r3, #4]
 8007c5e:	1852      	addeq	r2, r2, r1
 8007c60:	6022      	streq	r2, [r4, #0]
 8007c62:	6063      	str	r3, [r4, #4]
 8007c64:	6004      	str	r4, [r0, #0]
 8007c66:	e7ed      	b.n	8007c44 <_free_r+0x24>
 8007c68:	4613      	mov	r3, r2
 8007c6a:	685a      	ldr	r2, [r3, #4]
 8007c6c:	b10a      	cbz	r2, 8007c72 <_free_r+0x52>
 8007c6e:	42a2      	cmp	r2, r4
 8007c70:	d9fa      	bls.n	8007c68 <_free_r+0x48>
 8007c72:	6819      	ldr	r1, [r3, #0]
 8007c74:	1858      	adds	r0, r3, r1
 8007c76:	42a0      	cmp	r0, r4
 8007c78:	d10b      	bne.n	8007c92 <_free_r+0x72>
 8007c7a:	6820      	ldr	r0, [r4, #0]
 8007c7c:	4401      	add	r1, r0
 8007c7e:	1858      	adds	r0, r3, r1
 8007c80:	4282      	cmp	r2, r0
 8007c82:	6019      	str	r1, [r3, #0]
 8007c84:	d1de      	bne.n	8007c44 <_free_r+0x24>
 8007c86:	6810      	ldr	r0, [r2, #0]
 8007c88:	6852      	ldr	r2, [r2, #4]
 8007c8a:	4401      	add	r1, r0
 8007c8c:	6019      	str	r1, [r3, #0]
 8007c8e:	605a      	str	r2, [r3, #4]
 8007c90:	e7d8      	b.n	8007c44 <_free_r+0x24>
 8007c92:	d902      	bls.n	8007c9a <_free_r+0x7a>
 8007c94:	230c      	movs	r3, #12
 8007c96:	602b      	str	r3, [r5, #0]
 8007c98:	e7d4      	b.n	8007c44 <_free_r+0x24>
 8007c9a:	6820      	ldr	r0, [r4, #0]
 8007c9c:	1821      	adds	r1, r4, r0
 8007c9e:	428a      	cmp	r2, r1
 8007ca0:	bf01      	itttt	eq
 8007ca2:	6811      	ldreq	r1, [r2, #0]
 8007ca4:	6852      	ldreq	r2, [r2, #4]
 8007ca6:	1809      	addeq	r1, r1, r0
 8007ca8:	6021      	streq	r1, [r4, #0]
 8007caa:	6062      	str	r2, [r4, #4]
 8007cac:	605c      	str	r4, [r3, #4]
 8007cae:	e7c9      	b.n	8007c44 <_free_r+0x24>
 8007cb0:	bd38      	pop	{r3, r4, r5, pc}
 8007cb2:	bf00      	nop
 8007cb4:	20000624 	.word	0x20000624

08007cb8 <_malloc_r>:
 8007cb8:	b570      	push	{r4, r5, r6, lr}
 8007cba:	1ccd      	adds	r5, r1, #3
 8007cbc:	f025 0503 	bic.w	r5, r5, #3
 8007cc0:	3508      	adds	r5, #8
 8007cc2:	2d0c      	cmp	r5, #12
 8007cc4:	bf38      	it	cc
 8007cc6:	250c      	movcc	r5, #12
 8007cc8:	2d00      	cmp	r5, #0
 8007cca:	4606      	mov	r6, r0
 8007ccc:	db01      	blt.n	8007cd2 <_malloc_r+0x1a>
 8007cce:	42a9      	cmp	r1, r5
 8007cd0:	d903      	bls.n	8007cda <_malloc_r+0x22>
 8007cd2:	230c      	movs	r3, #12
 8007cd4:	6033      	str	r3, [r6, #0]
 8007cd6:	2000      	movs	r0, #0
 8007cd8:	bd70      	pop	{r4, r5, r6, pc}
 8007cda:	f000 f857 	bl	8007d8c <__malloc_lock>
 8007cde:	4a21      	ldr	r2, [pc, #132]	; (8007d64 <_malloc_r+0xac>)
 8007ce0:	6814      	ldr	r4, [r2, #0]
 8007ce2:	4621      	mov	r1, r4
 8007ce4:	b991      	cbnz	r1, 8007d0c <_malloc_r+0x54>
 8007ce6:	4c20      	ldr	r4, [pc, #128]	; (8007d68 <_malloc_r+0xb0>)
 8007ce8:	6823      	ldr	r3, [r4, #0]
 8007cea:	b91b      	cbnz	r3, 8007cf4 <_malloc_r+0x3c>
 8007cec:	4630      	mov	r0, r6
 8007cee:	f000 f83d 	bl	8007d6c <_sbrk_r>
 8007cf2:	6020      	str	r0, [r4, #0]
 8007cf4:	4629      	mov	r1, r5
 8007cf6:	4630      	mov	r0, r6
 8007cf8:	f000 f838 	bl	8007d6c <_sbrk_r>
 8007cfc:	1c43      	adds	r3, r0, #1
 8007cfe:	d124      	bne.n	8007d4a <_malloc_r+0x92>
 8007d00:	230c      	movs	r3, #12
 8007d02:	4630      	mov	r0, r6
 8007d04:	6033      	str	r3, [r6, #0]
 8007d06:	f000 f842 	bl	8007d8e <__malloc_unlock>
 8007d0a:	e7e4      	b.n	8007cd6 <_malloc_r+0x1e>
 8007d0c:	680b      	ldr	r3, [r1, #0]
 8007d0e:	1b5b      	subs	r3, r3, r5
 8007d10:	d418      	bmi.n	8007d44 <_malloc_r+0x8c>
 8007d12:	2b0b      	cmp	r3, #11
 8007d14:	d90f      	bls.n	8007d36 <_malloc_r+0x7e>
 8007d16:	600b      	str	r3, [r1, #0]
 8007d18:	18cc      	adds	r4, r1, r3
 8007d1a:	50cd      	str	r5, [r1, r3]
 8007d1c:	4630      	mov	r0, r6
 8007d1e:	f000 f836 	bl	8007d8e <__malloc_unlock>
 8007d22:	f104 000b 	add.w	r0, r4, #11
 8007d26:	1d23      	adds	r3, r4, #4
 8007d28:	f020 0007 	bic.w	r0, r0, #7
 8007d2c:	1ac3      	subs	r3, r0, r3
 8007d2e:	d0d3      	beq.n	8007cd8 <_malloc_r+0x20>
 8007d30:	425a      	negs	r2, r3
 8007d32:	50e2      	str	r2, [r4, r3]
 8007d34:	e7d0      	b.n	8007cd8 <_malloc_r+0x20>
 8007d36:	684b      	ldr	r3, [r1, #4]
 8007d38:	428c      	cmp	r4, r1
 8007d3a:	bf16      	itet	ne
 8007d3c:	6063      	strne	r3, [r4, #4]
 8007d3e:	6013      	streq	r3, [r2, #0]
 8007d40:	460c      	movne	r4, r1
 8007d42:	e7eb      	b.n	8007d1c <_malloc_r+0x64>
 8007d44:	460c      	mov	r4, r1
 8007d46:	6849      	ldr	r1, [r1, #4]
 8007d48:	e7cc      	b.n	8007ce4 <_malloc_r+0x2c>
 8007d4a:	1cc4      	adds	r4, r0, #3
 8007d4c:	f024 0403 	bic.w	r4, r4, #3
 8007d50:	42a0      	cmp	r0, r4
 8007d52:	d005      	beq.n	8007d60 <_malloc_r+0xa8>
 8007d54:	1a21      	subs	r1, r4, r0
 8007d56:	4630      	mov	r0, r6
 8007d58:	f000 f808 	bl	8007d6c <_sbrk_r>
 8007d5c:	3001      	adds	r0, #1
 8007d5e:	d0cf      	beq.n	8007d00 <_malloc_r+0x48>
 8007d60:	6025      	str	r5, [r4, #0]
 8007d62:	e7db      	b.n	8007d1c <_malloc_r+0x64>
 8007d64:	20000624 	.word	0x20000624
 8007d68:	20000628 	.word	0x20000628

08007d6c <_sbrk_r>:
 8007d6c:	b538      	push	{r3, r4, r5, lr}
 8007d6e:	2300      	movs	r3, #0
 8007d70:	4c05      	ldr	r4, [pc, #20]	; (8007d88 <_sbrk_r+0x1c>)
 8007d72:	4605      	mov	r5, r0
 8007d74:	4608      	mov	r0, r1
 8007d76:	6023      	str	r3, [r4, #0]
 8007d78:	f7f9 f8d0 	bl	8000f1c <_sbrk>
 8007d7c:	1c43      	adds	r3, r0, #1
 8007d7e:	d102      	bne.n	8007d86 <_sbrk_r+0x1a>
 8007d80:	6823      	ldr	r3, [r4, #0]
 8007d82:	b103      	cbz	r3, 8007d86 <_sbrk_r+0x1a>
 8007d84:	602b      	str	r3, [r5, #0]
 8007d86:	bd38      	pop	{r3, r4, r5, pc}
 8007d88:	20001ee0 	.word	0x20001ee0

08007d8c <__malloc_lock>:
 8007d8c:	4770      	bx	lr

08007d8e <__malloc_unlock>:
 8007d8e:	4770      	bx	lr

08007d90 <_init>:
 8007d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d92:	bf00      	nop
 8007d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d96:	bc08      	pop	{r3}
 8007d98:	469e      	mov	lr, r3
 8007d9a:	4770      	bx	lr

08007d9c <_fini>:
 8007d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d9e:	bf00      	nop
 8007da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007da2:	bc08      	pop	{r3}
 8007da4:	469e      	mov	lr, r3
 8007da6:	4770      	bx	lr
