<profile>
    <ReportVersion>
        <Version>2023.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>test</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>211</Best-caseLatency>
            <Average-caseLatency>211</Average-caseLatency>
            <Worst-caseLatency>211</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.110 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.110 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.110 us</Worst-caseRealTimeLatency>
            <Interval-min>212</Interval-min>
            <Interval-max>212</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>8</BRAM_18K>
            <DSP>176</DSP>
            <FF>15066</FF>
            <LUT>19360</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>test</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>test</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>test</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_AWUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WSTRB</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_WUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARADDR</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLEN</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARSIZE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARBURST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARLOCK</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARCACHE</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARPROT</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARQOS</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARREGION</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_ARUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RDATA</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RLAST</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_RRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BVALID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BREADY</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BRESP</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BID</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_mem_BUSER</name>
            <Object>mem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>test</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_test_Pipeline_ARRAY_1_READ_fu_260</InstName>
                    <ModuleName>test_Pipeline_ARRAY_1_READ</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>260</ID>
                    <BindInstances>add_ln22_fu_218_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_Pipeline_ARRAY_2_READ_fu_276</InstName>
                    <ModuleName>test_Pipeline_ARRAY_2_READ</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>276</ID>
                    <BindInstances>add_ln29_fu_218_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_Pipeline_VITIS_LOOP_36_1_fu_292</InstName>
                    <ModuleName>test_Pipeline_VITIS_LOOP_36_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>292</ID>
                    <BindInstances>add_ln36_1_fu_785_p2 empty_30_fu_877_p2 empty_31_fu_823_p2 tmp2_fu_833_p2 empty_32_fu_843_p2 k_5_fu_1030_p2 k_s_fu_1035_p2 add_ln50_fu_953_p2 k_1_fu_1094_p2 add_ln52_fu_1063_p2 k_1_36_fu_1146_p2 add_ln50_1_fu_1122_p2 k_2_fu_1197_p2 add_ln52_1_fu_1173_p2 k_2_37_fu_1248_p2 add_ln50_2_fu_1224_p2 k_3_fu_1317_p2 add_ln52_2_fu_1280_p2 k_3_38_fu_1367_p2 add_ln50_3_fu_1344_p2 k_4_fu_1444_p2 add_ln52_3_fu_1394_p2 k_4_39_fu_1503_p2 add_ln50_4_fu_1471_p2 k_5_40_fu_1572_p2 add_ln52_4_fu_1530_p2 add_ln50_5_fu_1603_p2 k_6_fu_1660_p2 add_ln50_6_fu_1677_p2 add_ln50_18_fu_1858_p2 add_ln50_7_fu_1748_p2 k_8_fu_1880_p2 add_ln52_5_fu_1826_p2 k_6_41_fu_1995_p2 add_ln50_8_fu_1908_p2 k_9_fu_2063_p2 add_ln52_6_fu_2022_p2 k_7_42_fu_2137_p2 add_ln50_9_fu_2090_p2 k_10_fu_2209_p2 add_ln52_7_fu_2164_p2 k_8_43_fu_2283_p2 add_ln50_10_fu_2236_p2 k_11_fu_2338_p2 add_ln52_8_fu_2310_p2 k_9_44_fu_2394_p2 add_ln50_11_fu_2365_p2 k_12_fu_2488_p2 add_ln52_9_fu_2421_p2 add_ln50_12_fu_2515_p2 add_ln50_19_fu_2632_p2 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 add_ln52_10_fu_1435_p2 add_ln52_11_fu_1550_p2 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U24 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U24 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 add_ln52_18_fu_1789_p2 add_ln50_13_fu_2604_p2 k_14_fu_2674_p2 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U24 mul_64ns_64ns_128_1_1_U23 k_10_45_fu_2815_p2 add_ln50_14_fu_2715_p2 k_15_fu_2870_p2 add_ln52_29_fu_2842_p2 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 k_11_46_fu_2967_p2 add_ln50_15_fu_2920_p2 k_16_fu_3028_p2 add_ln52_36_fu_2994_p2 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 k_12_47_fu_3128_p2 add_ln50_16_fu_3083_p2 k_17_fu_3183_p2 add_ln52_43_fu_3155_p2 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 add_ln52_44_fu_3211_p2 k_13_48_fu_3264_p2 add_ln50_17_fu_3229_p2 add_ln52_49_fu_3291_p2 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 mul_64ns_64ns_128_1_1_U23 add_ln52_50_fu_3326_p2 add_ln52_51_fu_3633_p2 add_ln36_fu_1016_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_Pipeline_ARRAY_WRITE_fu_310</InstName>
                    <ModuleName>test_Pipeline_ARRAY_WRITE</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>310</ID>
                    <BindInstances>add_ln82_fu_204_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>empty_50_fu_412_p2 mul_64ns_64ns_128_1_1_U52 mul_64ns_64ns_128_1_1_U53 mul_64ns_64ns_128_1_1_U54 mul_64ns_64ns_128_1_1_U55 mul_64ns_64ns_128_1_1_U56 mul_64ns_64ns_128_1_1_U57 mul_64ns_64ns_128_1_1_U58 mul_64ns_64ns_128_1_1_U59 mul_64ns_64ns_128_1_1_U60 add_ln70_fu_470_p2 add_ln70_1_fu_490_p2 add_ln70_2_fu_715_p2 add_ln70_3_fu_735_p2 add_ln70_4_fu_755_p2 add_ln70_5_fu_775_p2 add_ln70_6_fu_932_p2 add_ln71_fu_520_p2 add_ln72_fu_540_p2 out1_w_3_fu_795_p2 out1_w_4_fu_814_p2 out1_w_5_fu_834_p2 out1_w_6_fu_854_p2 out1_w_7_fu_965_p2 add_ln66_fu_870_p2 add_ln66_1_fu_876_p2 add_ln66_2_fu_971_p2 add_ln66_3_fu_890_p2 add_ln66_6_fu_975_p2 add_ln66_7_fu_979_p2 add_ln66_8_fu_983_p2 out1_w_fu_1009_p2 add_ln71_1_fu_1029_p2 out1_w_1_fu_1053_p2 add_ln72_1_fu_1059_p2 out1_w_2_fu_1083_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>test_Pipeline_ARRAY_1_READ</Name>
            <Loops>
                <ARRAY_1_READ/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ARRAY_1_READ>
                        <Name>ARRAY_1_READ</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ARRAY_1_READ>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>587</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ARRAY_1_READ" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_218_p2" SOURCE="d2.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_Pipeline_ARRAY_2_READ</Name>
            <Loops>
                <ARRAY_2_READ/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ARRAY_2_READ>
                        <Name>ARRAY_2_READ</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ARRAY_2_READ>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>587</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>73</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ARRAY_2_READ" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_218_p2" SOURCE="d2.cpp:29" URAM="0" VARIABLE="add_ln29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_Pipeline_VITIS_LOOP_36_1</Name>
            <Loops>
                <VITIS_LOOP_36_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>138</Best-caseLatency>
                    <Average-caseLatency>138</Average-caseLatency>
                    <Worst-caseLatency>138</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.380 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>138</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_36_1>
                        <Name>VITIS_LOOP_36_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>136</Latency>
                        <AbsoluteTimeLatency>1.360 us</AbsoluteTimeLatency>
                        <PipelineII>39</PipelineII>
                        <PipelineDepth>50</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_36_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>32</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>10460</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>13722</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_1_fu_785_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="add_ln36_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_30_fu_877_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="empty_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="empty_31_fu_823_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="empty_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_833_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_32_fu_843_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="empty_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_5_fu_1030_p2" SOURCE="d2.cpp:53" URAM="0" VARIABLE="k_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_s_fu_1035_p2" SOURCE="d2.cpp:53" URAM="0" VARIABLE="k_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_953_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_1_fu_1094_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_1063_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_1_36_fu_1146_p2" SOURCE="d2.cpp:53" URAM="0" VARIABLE="k_1_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_1122_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_2_fu_1197_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_1173_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_2_37_fu_1248_p2" SOURCE="d2.cpp:53" URAM="0" VARIABLE="k_2_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_2_fu_1224_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_3_fu_1317_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_2_fu_1280_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_3_38_fu_1367_p2" SOURCE="d2.cpp:53" URAM="0" VARIABLE="k_3_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_3_fu_1344_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_4_fu_1444_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_3_fu_1394_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_4_39_fu_1503_p2" SOURCE="d2.cpp:53" URAM="0" VARIABLE="k_4_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_4_fu_1471_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_5_40_fu_1572_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k_5_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_4_fu_1530_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_5_fu_1603_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="k_6_fu_1660_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_6_fu_1677_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_18_fu_1858_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_7_fu_1748_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_8_fu_1880_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_5_fu_1826_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_6_41_fu_1995_p2" SOURCE="d2.cpp:53" URAM="0" VARIABLE="k_6_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_8_fu_1908_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_9_fu_2063_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_6_fu_2022_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_7_42_fu_2137_p2" SOURCE="d2.cpp:53" URAM="0" VARIABLE="k_7_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_9_fu_2090_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_10_fu_2209_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_7_fu_2164_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_8_43_fu_2283_p2" SOURCE="d2.cpp:53" URAM="0" VARIABLE="k_8_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_10_fu_2236_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_11_fu_2338_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_8_fu_2310_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_9_44_fu_2394_p2" SOURCE="d2.cpp:53" URAM="0" VARIABLE="k_9_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_11_fu_2365_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_12_fu_2488_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_9_fu_2421_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_12_fu_2515_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_19_fu_2632_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_10_fu_1435_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_11_fu_1550_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U24" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U24" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_18_fu_1789_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_13_fu_2604_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_14_fu_2674_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U24" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_10_45_fu_2815_p2" SOURCE="d2.cpp:53" URAM="0" VARIABLE="k_10_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_14_fu_2715_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_15_fu_2870_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_29_fu_2842_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_11_46_fu_2967_p2" SOURCE="d2.cpp:53" URAM="0" VARIABLE="k_11_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_15_fu_2920_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_16_fu_3028_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_36_fu_2994_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_12_47_fu_3128_p2" SOURCE="d2.cpp:53" URAM="0" VARIABLE="k_12_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_16_fu_3083_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_17_fu_3183_p2" SOURCE="d2.cpp:51" URAM="0" VARIABLE="k_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_43_fu_3155_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_44_fu_3211_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="sub" PRAGMA="" RTLNAME="k_13_48_fu_3264_p2" SOURCE="d2.cpp:53" URAM="0" VARIABLE="k_13_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_17_fu_3229_p2" SOURCE="d2.cpp:50" URAM="0" VARIABLE="add_ln50_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_49_fu_3291_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U23" SOURCE="d2.cpp:52" URAM="0" VARIABLE="mul_ln52_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_50_fu_3326_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_51_fu_3633_p2" SOURCE="d2.cpp:52" URAM="0" VARIABLE="add_ln52_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_36_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_1016_p2" SOURCE="d2.cpp:36" URAM="0" VARIABLE="add_ln36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_Pipeline_ARRAY_WRITE</Name>
            <Loops>
                <ARRAY_WRITE/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>11</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ARRAY_WRITE>
                        <Name>ARRAY_WRITE</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9</TripCount>
                        <Latency>9</Latency>
                        <AbsoluteTimeLatency>90.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ARRAY_WRITE>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>122</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ARRAY_WRITE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_204_p2" SOURCE="d2.cpp:82" URAM="0" VARIABLE="add_ln82"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>211</Best-caseLatency>
                    <Average-caseLatency>211</Average-caseLatency>
                    <Worst-caseLatency>211</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>212</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>176</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>15066</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>19360</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_50_fu_412_p2" SOURCE="" URAM="0" VARIABLE="empty_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U52" SOURCE="d2.cpp:66" URAM="0" VARIABLE="mul_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U53" SOURCE="d2.cpp:66" URAM="0" VARIABLE="mul_ln66_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U54" SOURCE="d2.cpp:66" URAM="0" VARIABLE="mul_ln66_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U55" SOURCE="d2.cpp:66" URAM="0" VARIABLE="mul_ln66_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U56" SOURCE="d2.cpp:66" URAM="0" VARIABLE="mul_ln66_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U57" SOURCE="d2.cpp:66" URAM="0" VARIABLE="mul_ln66_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U58" SOURCE="d2.cpp:66" URAM="0" VARIABLE="mul_ln66_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U59" SOURCE="d2.cpp:66" URAM="0" VARIABLE="mul_ln66_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="16" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_64ns_128_1_1_U60" SOURCE="d2.cpp:66" URAM="0" VARIABLE="mul_ln66_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_470_p2" SOURCE="d2.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_490_p2" SOURCE="d2.cpp:70" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_2_fu_715_p2" SOURCE="d2.cpp:70" URAM="0" VARIABLE="add_ln70_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_3_fu_735_p2" SOURCE="d2.cpp:70" URAM="0" VARIABLE="add_ln70_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_4_fu_755_p2" SOURCE="d2.cpp:70" URAM="0" VARIABLE="add_ln70_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_5_fu_775_p2" SOURCE="d2.cpp:70" URAM="0" VARIABLE="add_ln70_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_6_fu_932_p2" SOURCE="d2.cpp:70" URAM="0" VARIABLE="add_ln70_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_520_p2" SOURCE="d2.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_540_p2" SOURCE="d2.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_3_fu_795_p2" SOURCE="d2.cpp:73" URAM="0" VARIABLE="out1_w_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_4_fu_814_p2" SOURCE="d2.cpp:74" URAM="0" VARIABLE="out1_w_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_5_fu_834_p2" SOURCE="d2.cpp:75" URAM="0" VARIABLE="out1_w_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_6_fu_854_p2" SOURCE="d2.cpp:76" URAM="0" VARIABLE="out1_w_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_7_fu_965_p2" SOURCE="d2.cpp:77" URAM="0" VARIABLE="out1_w_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_870_p2" SOURCE="d2.cpp:66" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1_fu_876_p2" SOURCE="d2.cpp:66" URAM="0" VARIABLE="add_ln66_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_2_fu_971_p2" SOURCE="d2.cpp:66" URAM="0" VARIABLE="add_ln66_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_3_fu_890_p2" SOURCE="d2.cpp:66" URAM="0" VARIABLE="add_ln66_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_6_fu_975_p2" SOURCE="d2.cpp:66" URAM="0" VARIABLE="add_ln66_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_7_fu_979_p2" SOURCE="d2.cpp:66" URAM="0" VARIABLE="add_ln66_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_8_fu_983_p2" SOURCE="d2.cpp:66" URAM="0" VARIABLE="add_ln66_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_fu_1009_p2" SOURCE="d2.cpp:70" URAM="0" VARIABLE="out1_w"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_1029_p2" SOURCE="d2.cpp:71" URAM="0" VARIABLE="add_ln71_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_1_fu_1053_p2" SOURCE="d2.cpp:71" URAM="0" VARIABLE="out1_w_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_1_fu_1059_p2" SOURCE="d2.cpp:72" URAM="0" VARIABLE="add_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="out1_w_2_fu_1083_p2" SOURCE="d2.cpp:72" URAM="0" VARIABLE="out1_w_2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="out1" index="0" direction="inout" srcType="long unsigned int*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="out1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg1" index="1" direction="inout" srcType="long unsigned int*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="arg1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="arg1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="arg2" index="2" direction="inout" srcType="long unsigned int*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_mem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="arg2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="arg2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="out1_1" access="W" description="Data signal of out1" range="32">
                    <fields>
                        <field offset="0" width="32" name="out1" access="W" description="Bit 31 to 0 of out1"/>
                    </fields>
                </register>
                <register offset="0x14" name="out1_2" access="W" description="Data signal of out1" range="32">
                    <fields>
                        <field offset="0" width="32" name="out1" access="W" description="Bit 63 to 32 of out1"/>
                    </fields>
                </register>
                <register offset="0x1c" name="arg1_1" access="W" description="Data signal of arg1" range="32">
                    <fields>
                        <field offset="0" width="32" name="arg1" access="W" description="Bit 31 to 0 of arg1"/>
                    </fields>
                </register>
                <register offset="0x20" name="arg1_2" access="W" description="Data signal of arg1" range="32">
                    <fields>
                        <field offset="0" width="32" name="arg1" access="W" description="Bit 63 to 32 of arg1"/>
                    </fields>
                </register>
                <register offset="0x28" name="arg2_1" access="W" description="Data signal of arg2" range="32">
                    <fields>
                        <field offset="0" width="32" name="arg2" access="W" description="Bit 31 to 0 of arg2"/>
                    </fields>
                </register>
                <register offset="0x2c" name="arg2_2" access="W" description="Data signal of arg2" range="32">
                    <fields>
                        <field offset="0" width="32" name="arg2" access="W" description="Bit 63 to 32 of arg2"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="out1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="arg1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="arg2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_mem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_mem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_mem_" paramPrefix="C_M_AXI_MEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_mem_ARADDR</port>
                <port>m_axi_mem_ARBURST</port>
                <port>m_axi_mem_ARCACHE</port>
                <port>m_axi_mem_ARID</port>
                <port>m_axi_mem_ARLEN</port>
                <port>m_axi_mem_ARLOCK</port>
                <port>m_axi_mem_ARPROT</port>
                <port>m_axi_mem_ARQOS</port>
                <port>m_axi_mem_ARREADY</port>
                <port>m_axi_mem_ARREGION</port>
                <port>m_axi_mem_ARSIZE</port>
                <port>m_axi_mem_ARUSER</port>
                <port>m_axi_mem_ARVALID</port>
                <port>m_axi_mem_AWADDR</port>
                <port>m_axi_mem_AWBURST</port>
                <port>m_axi_mem_AWCACHE</port>
                <port>m_axi_mem_AWID</port>
                <port>m_axi_mem_AWLEN</port>
                <port>m_axi_mem_AWLOCK</port>
                <port>m_axi_mem_AWPROT</port>
                <port>m_axi_mem_AWQOS</port>
                <port>m_axi_mem_AWREADY</port>
                <port>m_axi_mem_AWREGION</port>
                <port>m_axi_mem_AWSIZE</port>
                <port>m_axi_mem_AWUSER</port>
                <port>m_axi_mem_AWVALID</port>
                <port>m_axi_mem_BID</port>
                <port>m_axi_mem_BREADY</port>
                <port>m_axi_mem_BRESP</port>
                <port>m_axi_mem_BUSER</port>
                <port>m_axi_mem_BVALID</port>
                <port>m_axi_mem_RDATA</port>
                <port>m_axi_mem_RID</port>
                <port>m_axi_mem_RLAST</port>
                <port>m_axi_mem_RREADY</port>
                <port>m_axi_mem_RRESP</port>
                <port>m_axi_mem_RUSER</port>
                <port>m_axi_mem_RVALID</port>
                <port>m_axi_mem_WDATA</port>
                <port>m_axi_mem_WID</port>
                <port>m_axi_mem_WLAST</port>
                <port>m_axi_mem_WREADY</port>
                <port>m_axi_mem_WSTRB</port>
                <port>m_axi_mem_WUSER</port>
                <port>m_axi_mem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="out1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="arg1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="arg1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="arg2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="arg2"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_mem">64 -&gt; 64, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=8</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">out1_1, 0x10, 32, W, Data signal of out1, </column>
                    <column name="s_axi_control">out1_2, 0x14, 32, W, Data signal of out1, </column>
                    <column name="s_axi_control">arg1_1, 0x1c, 32, W, Data signal of arg1, </column>
                    <column name="s_axi_control">arg1_2, 0x20, 32, W, Data signal of arg1, </column>
                    <column name="s_axi_control">arg2_1, 0x28, 32, W, Data signal of arg2, </column>
                    <column name="s_axi_control">arg2_2, 0x2c, 32, W, Data signal of arg2, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="out1">inout, long unsigned int*</column>
                    <column name="arg1">inout, long unsigned int*</column>
                    <column name="arg2">inout, long unsigned int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="out1">m_axi_mem, interface, , </column>
                    <column name="out1">s_axi_control, register, offset, name=out1_1 offset=0x10 range=32</column>
                    <column name="out1">s_axi_control, register, offset, name=out1_2 offset=0x14 range=32</column>
                    <column name="arg1">m_axi_mem, interface, , </column>
                    <column name="arg1">s_axi_control, register, offset, name=arg1_1 offset=0x1c range=32</column>
                    <column name="arg1">s_axi_control, register, offset, name=arg1_2 offset=0x20 range=32</column>
                    <column name="arg2">m_axi_mem, interface, , </column>
                    <column name="arg2">s_axi_control, register, offset, name=arg2_1 offset=0x28 range=32</column>
                    <column name="arg2">s_axi_control, register, offset, name=arg2_2 offset=0x2c range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_mem">read, 9, 64, ARRAY_1_READ, d2.cpp:22:2</column>
                    <column name="m_axi_mem">read, 9, 64, ARRAY_2_READ, d2.cpp:29:2</column>
                    <column name="m_axi_mem">read, 3, 64, , </column>
                    <column name="m_axi_mem">write, 9, 64, ARRAY_WRITE, d2.cpp:82:2</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_mem">arg1, d2.cpp:24:15, read, Widen Fail, , ARRAY_1_READ, d2.cpp:22:2, 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem">arg1, d2.cpp:24:15, read, Inferred, 9, ARRAY_1_READ, d2.cpp:22:2, , </column>
                    <column name="m_axi_mem">arg2, d2.cpp:31:15, read, Widen Fail, , ARRAY_2_READ, d2.cpp:29:2, 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem">arg2, d2.cpp:31:15, read, Inferred, 9, ARRAY_2_READ, d2.cpp:29:2, , </column>
                    <column name="m_axi_mem">arg1, d2.cpp:50:36, read, Widen Fail, , , , 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem">arg1, d2.cpp:50:36, read, Fail, , VITIS_LOOP_36_1, d2.cpp:36:20, 214-230, Stride is incompatible</column>
                    <column name="m_axi_mem">arg2, d2.cpp:50:52, read, Fail, , VITIS_LOOP_36_1, d2.cpp:36:20, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_mem">arg1, d2.cpp:50:36, read, Inferred, 3, VITIS_LOOP_36_1, d2.cpp:36:20, , </column>
                    <column name="m_axi_mem">arg2, d2.cpp:52:54, read, Widen Fail, , , , 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem">arg2, d2.cpp:52:54, read, Fail, , VITIS_LOOP_36_1, d2.cpp:36:20, 214-229, Could not analyze pattern</column>
                    <column name="m_axi_mem">arg2, d2.cpp:52:54, read, Fail, , , , 214-231, Access is clobbered by load</column>
                    <column name="m_axi_mem">arg2, d2.cpp:52:54, read, Inferred, 3, VITIS_LOOP_36_1, d2.cpp:36:20, , </column>
                    <column name="m_axi_mem">out1, d2.cpp:84:11, write, Widen Fail, , ARRAY_WRITE, d2.cpp:82:2, 214-353, Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_mem">out1, d2.cpp:84:11, write, Inferred, 9, ARRAY_WRITE, d2.cpp:82:2, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="d2.cpp:5" status="valid" parentFunction="test" variable="out1" isDirective="0" options="m_axi depth=9 port=out1 offset=slave bundle=mem"/>
        <Pragma type="interface" location="d2.cpp:6" status="valid" parentFunction="test" variable="arg1" isDirective="0" options="m_axi depth=9 port=arg1 offset=slave bundle=mem"/>
        <Pragma type="interface" location="d2.cpp:7" status="valid" parentFunction="test" variable="arg2" isDirective="0" options="m_axi depth=9 port=arg2 offset=slave bundle=mem"/>
        <Pragma type="interface" location="d2.cpp:9" status="valid" parentFunction="test" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="array_partition" location="d2.cpp:15" status="valid" parentFunction="test" variable="out1_w" isDirective="0" options="variable=out1_w type=complete"/>
        <Pragma type="array_partition" location="d2.cpp:16" status="valid" parentFunction="test" variable="arg1_r" isDirective="0" options="variable=arg1_r type=complete"/>
        <Pragma type="array_partition" location="d2.cpp:17" status="valid" parentFunction="test" variable="arg2_r" isDirective="0" options="variable=arg2_r type=complete"/>
        <Pragma type="array_partition" location="d2.cpp:18" status="valid" parentFunction="test" variable="arr" isDirective="0" options="variable=arr type=complete"/>
        <Pragma type="pipeline" location="d2.cpp:38" status="valid" parentFunction="test" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="d2.cpp:41" status="valid" parentFunction="test" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d2.cpp:46" status="valid" parentFunction="test" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="d2.cpp:49" status="valid" parentFunction="test" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="d2.cpp:62" status="valid" parentFunction="test" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="unroll" location="d2.cpp:65" status="valid" parentFunction="test" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

