<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2022.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>50.000</TargetClockPeriod>
  <AchievedClockPeriod>1.689</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>1.689</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>1.689</CP_SYNTH>
  <CP_TARGET>50.000</CP_TARGET>
  <SLACK_FINAL>48.311</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>48.311</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>48.311</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>48.311</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>309</FF>
    <LATCH>0</LATCH>
    <LUT>539</LUT>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="add_fixed_top" TOP_CELL="bd_0_i/hls_inst/inst">
    <Resources FF="309" LUT="539" LogicLUT="539"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="1.682" DATAPATH_LOGIC_DELAY="0.813" DATAPATH_NET_DELAY="0.869" ENDPOINT_PIN="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/D" LOGIC_LEVELS="1" MAX_FANOUT="310" SLACK="48.311" STARTPOINT_PIN="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="158"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/ap_CS_fsm[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="158"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="1.501" DATAPATH_LOGIC_DELAY="0.835" DATAPATH_NET_DELAY="0.666" ENDPOINT_PIN="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/D" LOGIC_LEVELS="1" MAX_FANOUT="1" SLACK="48.492" STARTPOINT_PIN="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="158"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/ap_CS_fsm[1]_i_1" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="158"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="0.981" DATAPATH_LOGIC_DELAY="0.518" DATAPATH_NET_DELAY="0.463" ENDPOINT_PIN="bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[0]/CE" LOGIC_LEVELS="0" MAX_FANOUT="310" SLACK="48.595" STARTPOINT_PIN="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="158"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="166"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="0.981" DATAPATH_LOGIC_DELAY="0.518" DATAPATH_NET_DELAY="0.463" ENDPOINT_PIN="bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[10]/CE" LOGIC_LEVELS="0" MAX_FANOUT="310" SLACK="48.595" STARTPOINT_PIN="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="158"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[10]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="166"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="0.981" DATAPATH_LOGIC_DELAY="0.518" DATAPATH_NET_DELAY="0.463" ENDPOINT_PIN="bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[11]/CE" LOGIC_LEVELS="0" MAX_FANOUT="310" SLACK="48.595" STARTPOINT_PIN="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="158"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/add_ln1334_12_reg_668_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="166"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/add_fixed_top_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/add_fixed_top_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/add_fixed_top_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/add_fixed_top_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/add_fixed_top_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/add_fixed_top_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
