{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698395255537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698395255545 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 16:27:35 2023 " "Processing started: Fri Oct 27 16:27:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698395255545 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698395255545 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off key_debounce -c key_debounce " "Command: quartus_map --read_settings_files=on --write_settings_files=off key_debounce -c key_debounce" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698395255545 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698395255930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698395255930 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg_scan.v(97) " "Verilog HDL information at seg_scan.v(97): always construct contains both blocking and non-blocking assignments" {  } { { "src/seg_scan.v" "" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/seg_scan.v" 97 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1698395265840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_scan " "Found entity 1: seg_scan" {  } { { "src/seg_scan.v" "" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/seg_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698395265841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698395265841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "src/seg_decoder.v" "" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/seg_decoder.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698395265843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698395265843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "src/key_debounce.v" "" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/key_debounce.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698395265845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698395265845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/count_m10.v 1 1 " "Found 1 design units, including 1 entities, in source file src/count_m10.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_m10 " "Found entity 1: count_m10" {  } { { "src/count_m10.v" "" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/count_m10.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698395265847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698395265847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ax_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ax_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_debounce " "Found entity 1: ax_debounce" {  } { { "src/ax_debounce.v" "" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/ax_debounce.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698395265848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698395265848 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button_negedge_3 key_debounce.v(54) " "Verilog HDL Implicit Net warning at key_debounce.v(54): created implicit net for \"button_negedge_3\"" {  } { { "src/key_debounce.v" "" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/key_debounce.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698395265849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "key_debounce " "Elaborating entity \"key_debounce\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698395265877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_debounce ax_debounce:ax_debounce_m0 " "Elaborating entity \"ax_debounce\" for hierarchy \"ax_debounce:ax_debounce_m0\"" {  } { { "src/key_debounce.v" "ax_debounce_m0" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/key_debounce.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698395265879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_m10 count_m10:count10_m0 " "Elaborating entity \"count_m10\" for hierarchy \"count_m10:count10_m0\"" {  } { { "src/key_debounce.v" "count10_m0" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/key_debounce.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698395265881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder seg_decoder:seg_decoder_m0 " "Elaborating entity \"seg_decoder\" for hierarchy \"seg_decoder:seg_decoder_m0\"" {  } { { "src/key_debounce.v" "seg_decoder_m0" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/key_debounce.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698395265883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_scan seg_scan:seg_scan_m0 " "Elaborating entity \"seg_scan\" for hierarchy \"seg_scan:seg_scan_m0\"" {  } { { "src/key_debounce.v" "seg_scan_m0" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/key_debounce.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698395265885 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "seg_scan.v(98) " "Verilog HDL warning at seg_scan.v(98): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "src/seg_scan.v" "" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/seg_scan.v" 98 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1698395265887 "|key_debounce|seg_scan:seg_scan_m0"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "seg_scan.v(99) " "Verilog HDL warning at seg_scan.v(99): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "src/seg_scan.v" "" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/seg_scan.v" 99 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1698395265887 "|key_debounce|seg_scan:seg_scan_m0"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "seg_scan.v(100) " "Verilog HDL warning at seg_scan.v(100): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "src/seg_scan.v" "" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/seg_scan.v" 100 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1698395265887 "|key_debounce|seg_scan:seg_scan_m0"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "seg_scan.v(101) " "Verilog HDL warning at seg_scan.v(101): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "src/seg_scan.v" "" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/seg_scan.v" 101 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1698395265887 "|key_debounce|seg_scan:seg_scan_m0"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "seg_scan.v(102) " "Verilog HDL warning at seg_scan.v(102): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "src/seg_scan.v" "" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/seg_scan.v" 102 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1698395265887 "|key_debounce|seg_scan:seg_scan_m0"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "seg_scan.v(103) " "Verilog HDL warning at seg_scan.v(103): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "src/seg_scan.v" "" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/seg_scan.v" 103 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1698395265887 "|key_debounce|seg_scan:seg_scan_m0"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "seg_scan.v(106) " "Verilog HDL Conditional Statement error at seg_scan.v(106): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "src/seg_scan.v" "" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/seg_scan.v" 106 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1698395265888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_scan.v(105) " "Verilog HDL assignment warning at seg_scan.v(105): truncated value with size 32 to match size of target (4)" {  } { { "src/seg_scan.v" "" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/seg_scan.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698395265888 "|key_debounce|seg_scan:seg_scan_m0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag seg_scan.v(108) " "Inferred latch for \"flag\" at seg_scan.v(108)" {  } { { "src/seg_scan.v" "" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/seg_scan.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698395265889 "|key_debounce|seg_scan:seg_scan_m0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "seg_scan:seg_scan_m0 " "Can't elaborate user hierarchy \"seg_scan:seg_scan_m0\"" {  } { { "src/key_debounce.v" "seg_scan_m0" { Text "D:/scnu/fpga_project/lab_2/06_key_debounce/src/key_debounce.v" 120 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698395265892 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/scnu/fpga_project/lab_2/06_key_debounce/output_files/key_debounce.map.smsg " "Generated suppressed messages file D:/scnu/fpga_project/lab_2/06_key_debounce/output_files/key_debounce.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698395265910 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698395265966 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 27 16:27:45 2023 " "Processing ended: Fri Oct 27 16:27:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698395265966 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698395265966 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698395265966 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698395265966 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 9 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698395266572 ""}
