EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# Device_C
#
DEF Device_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "Device_C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 C_*
$ENDFPLIST
DRAW
P 2 0 1 20 -80 -30 80 -30 N
P 2 0 1 20 -80 30 80 30 N
X ~ 1 0 150 110 D 50 50 1 1 P
X ~ 2 0 -150 110 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Device_R
#
DEF Device_R R 0 0 N Y 1 F N
F0 "R" 80 0 50 V V C CNN
F1 "Device_R" 0 0 50 V V C CNN
F2 "" -70 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN
$FPLIST
 R_*
$ENDFPLIST
DRAW
S -40 -100 40 100 0 1 10 N
X ~ 1 0 150 50 D 50 50 1 1 P
X ~ 2 0 -150 50 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# IRF9520_IRF9520
#
DEF IRF9520_IRF9520 Q 0 40 N N 1 L N
F0 "Q" -550 250 50 H V L BNN
F1 "IRF9520_IRF9520" -550 -250 50 H V L BNN
F2 "TO254P1052X465X1989-3" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "IPC 7351B" 0 0 50 H I L BNN "STANDARD"
F5 "B" 0 0 50 H I L BNN "PARTREV"
F6 "VISHAY" 0 0 50 H I L BNN "MANUFACTURER"
DRAW
C 0 -100 14 0 0 0 N
C 0 100 14 0 0 0 N
P 2 0 0 10 -100 -100 -100 100 N
P 2 0 0 10 -70 -125 -70 -100 N
P 2 0 0 10 -70 -100 -70 -75 N
P 2 0 0 6 -70 -100 50 -100 N
P 2 0 0 10 -70 -30 -70 0 N
P 2 0 0 10 -70 0 -70 30 N
P 2 0 0 6 -70 0 0 0 N
P 2 0 0 10 -70 75 -70 100 N
P 2 0 0 10 -70 100 -70 125 N
P 2 0 0 6 0 0 0 100 N
P 2 0 0 6 0 100 -70 100 N
P 2 0 0 6 0 100 50 100 N
P 2 0 0 6 30 20 50 20 N
P 2 0 0 6 50 -100 50 20 N
P 2 0 0 6 50 20 50 100 N
P 2 0 0 6 50 20 70 20 N
P 4 0 0 6 0 0 -40 30 -40 -30 0 0 f
P 4 0 0 6 50 20 70 -10 30 -10 50 20 f
X ~ 1 -200 100 100 R 40 40 0 0 P
X ~ 2 0 -200 100 U 40 40 0 0 P
X ~ 3 0 200 100 D 40 40 0 0 P
ENDDRAW
ENDDEF
#
# Transistor_BJT_BC547
#
DEF Transistor_BJT_BC547 Q 0 0 Y N 1 F N
F0 "Q" 200 75 50 H V L CNN
F1 "Transistor_BJT_BC547" 200 0 50 H V L CNN
F2 "Package_TO_SOT_THT:TO-92_Inline" 200 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
ALIAS BC546 BC548 BC549 BC550 BC337 BC338
$FPLIST
 TO?92*
$ENDFPLIST
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0 0 0 25 0 N
P 2 0 1 0 25 25 100 100 N
P 3 0 1 0 25 -25 100 -100 100 -100 N
P 3 0 1 20 25 75 25 -75 25 -75 N
P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F
X C 1 100 200 100 D 50 50 1 1 P
X B 2 -200 0 200 R 50 50 1 1 I
X E 3 100 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Transistor_BJT_BC557
#
DEF Transistor_BJT_BC557 Q 0 0 Y N 1 F N
F0 "Q" 200 75 50 H V L CNN
F1 "Transistor_BJT_BC557" 200 0 50 H V L CNN
F2 "Package_TO_SOT_THT:TO-92_Inline" 200 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
ALIAS BC556 BC558 BC559 BC560 BC327 BC328
$FPLIST
 TO?92*
$ENDFPLIST
DRAW
C 50 0 111 0 1 10 N
P 2 0 1 0 25 25 100 100 N
P 3 0 1 0 25 -25 100 -100 100 -100 N
P 3 0 1 20 25 75 25 -75 25 -75 N
P 5 0 1 0 90 -70 70 -90 50 -50 90 -70 90 -70 F
X C 1 100 200 100 D 50 50 1 1 P
X B 2 -200 0 225 R 50 50 1 1 I
X E 3 100 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# Transistor_FET_2N7000
#
DEF Transistor_FET_2N7000 Q 0 20 Y N 1 F N
F0 "Q" 200 75 50 H V L CNN
F1 "Transistor_FET_2N7000" 200 0 50 H V L CNN
F2 "Package_TO_SOT_THT:TO-92_Inline" 200 -75 50 H I L CIN
F3 "" 0 0 50 H I L CNN
$FPLIST
 TO?92*
$ENDFPLIST
DRAW
C 65 0 110 0 1 10 N
C 100 -70 10 0 1 0 F
C 100 70 10 0 1 0 F
P 2 0 1 0 10 0 -100 0 N
P 2 0 1 10 10 75 10 -75 N
P 2 0 1 10 30 -50 30 -90 N
P 2 0 1 10 30 20 30 -20 N
P 2 0 1 10 30 90 30 50 N
P 2 0 1 0 100 100 100 70 N
P 3 0 1 0 100 -100 100 0 30 0 N
P 4 0 1 0 30 -70 130 -70 130 70 30 70 N
P 4 0 1 0 40 0 80 15 80 -15 40 0 F
P 4 0 1 0 110 20 115 15 145 15 150 10 N
P 4 0 1 0 130 15 115 -10 145 -10 130 15 N
X S 1 100 -200 100 U 50 50 1 1 P
X G 2 -200 0 100 R 50 50 1 1 I
X D 3 100 200 100 D 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library
