Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 13:47:05 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.951        0.000                      0                 1447        0.122        0.000                      0                 1447       54.305        0.000                       0                   530  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.951        0.000                      0                 1443        0.122        0.000                      0                 1443       54.305        0.000                       0                   530  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  107.041        0.000                      0                    4        0.831        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.951ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.294ns  (logic 60.751ns (58.814%)  route 42.543ns (41.186%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=27 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.564     5.148    sm/clk
    SLICE_X34Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=133, routed)         2.596     8.263    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.150     8.413 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           0.903     9.316    sm/ram_reg_i_124_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.642 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          0.915    10.557    L_reg/M_sm_ra1[1]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.681 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.928    11.609    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I2_O)        0.150    11.759 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.840    12.599    sm/M_alum_a[31]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.332    12.931 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.931    alum/S[0]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.463 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.463    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.577 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.577    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.691 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.691    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.805 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.805    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.919 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.919    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.033 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.033    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.147 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.147    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.261 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.261    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.532 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.060    15.592    alum/temp_out0[31]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.965 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.965    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.515 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.515    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.629 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.629    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.743 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.971    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.085    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.199    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.313    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.470 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.168    18.638    alum/temp_out0[30]
    SLICE_X34Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.438 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.555 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.555    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.672 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.672    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.789 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.789    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.906 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.906    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.023    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.414 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.905    21.319    alum/temp_out0[29]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.332    21.651 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.651    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.184 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.184    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.301 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.418 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.418    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.535 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.535    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.652 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.769 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.769    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.886 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.886    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.003 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.003    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.160 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.937    24.097    alum/temp_out0[28]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.332    24.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.979 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.435 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.435    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.549 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.549    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.663 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.663    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.777 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.777    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.934 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.922    26.856    alum/temp_out0[27]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.185 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.185    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.735 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.735    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.849 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.849    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.963 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.963    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.077 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.077    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.191 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.191    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.305 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.305    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.419 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.419    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.533 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.533    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.690 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.637    alum/temp_out0[26]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    29.966 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.966    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.516 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.300    32.771    alum/temp_out0[25]
    SLICE_X36Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.556 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.670 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.670    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.784 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.784    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.898 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.898    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.012 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.126 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.126    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.240 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.240    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.354 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.354    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.511 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    35.582    alum/temp_out0[24]
    SLICE_X39Y2          LUT3 (Prop_lut3_I0_O)        0.329    35.911 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.911    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.461 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.461    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.575 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.575    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.803    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.917    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.031    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.145    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.259    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.416 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.826    38.243    alum/temp_out0[23]
    SLICE_X38Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.043 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.043    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.160 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.160    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.277    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.394    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.511    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.628    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.745    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.862    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.019 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.058    41.077    alum/temp_out0[22]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.409 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.409    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.959 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.959    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.073 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.073    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.187 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.187    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.301 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.301    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.415 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.415    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.529 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.529    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.643 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.643    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.757 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.766    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.923 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.108    44.030    alum/temp_out0[21]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.815 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.815    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.770 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.929    46.699    alum/temp_out0[20]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.028 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.028    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.561 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.561    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.678 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.678    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.795 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.795    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.912 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.029 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.029    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.146 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.263 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.263    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.380 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.537 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.019    49.556    alum/temp_out0[19]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.344 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.344    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.458 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.458    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.572 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.572    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.686 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.686    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.800 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.800    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.914 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.914    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.028 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.142 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.142    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.299 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.439    alum/temp_out0[18]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.768 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.768    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.318 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.318    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.432    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.546 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.546    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.660 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.774 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.774    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.888 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.888    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.002 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.002    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.116 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.116    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.273 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.943    55.216    alum/temp_out0[17]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.545 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.545    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.095 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.095    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.209 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.209    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.323 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.323    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.437 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.437    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.551 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.551    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.665 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.779 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.893 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.893    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.050 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.978    58.028    alum/temp_out0[16]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    58.357 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.357    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.890 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.890    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.007 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.124    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.475    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.709 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.866 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.891    60.758    alum/temp_out0[15]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.090 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.090    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.640 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.438 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.438    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.595 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.061    63.656    alum/temp_out0[14]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.985 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.985    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.518 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.518    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.635 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.635    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.752 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.752    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.869 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.869    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.986 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.103 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.103    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.220 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.220    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.337 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.337    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.494 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.302    66.795    alum/temp_out0[13]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.127 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.677 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.677    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.791 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.905    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.019    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.133    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.247    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.361    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.475    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.632 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.959    69.591    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.329    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    72.661 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.661    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.211 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.211    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.325 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.325    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.439 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.439    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.553 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.553    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.667 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.667    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.781 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.781    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.895 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.895    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.009 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.166 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.945    75.111    alum/temp_out0[10]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.440 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.440    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.990 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.218 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.218    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.332 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.446 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.446    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.560 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.560    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.674 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.674    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.788 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.788    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.945 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.860    alum/temp_out0[9]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.189 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.189    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.739 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.967 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.967    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.081 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.081    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.195 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.195    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.309 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.309    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.423 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.423    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.537 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.537    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.694 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    80.687    alum/temp_out0[8]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.472 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.472    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.586 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.586    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.700 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.700    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.814 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.814    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.928 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.928    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.042 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.042    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.156 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.270 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.427 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.027    83.454    alum/temp_out0[7]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.783 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.783    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.333 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.333    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.447 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.447    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.561 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.561    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.675 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.675    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.789 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.789    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.903 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.903    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.017 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.131 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.131    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.288 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.110    86.398    alum/temp_out0[6]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.727 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    86.727    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.128 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.083    89.166    alum/temp_out0[5]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.495 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.045 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.729 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.729    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.843 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.843    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.000 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.014    92.014    alum/temp_out0[4]
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.329    92.343 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.343    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.876 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.876    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.993 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.993    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.227 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.227    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.344 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.344    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.461 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.461    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.578 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.578    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.695 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.695    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.852 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.057    94.910    alum/temp_out0[3]
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.332    95.242 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.242    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.792 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.906 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.906    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.020 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.020    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.134 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.134    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.248 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.248    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.362 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.362    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.476 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.476    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.590 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.747 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.929    97.676    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    98.005 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.005    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.555 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.555    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.669 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.669    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.783 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.783    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.897 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.897    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.011 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.011    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.125 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.125    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.239 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.239    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.353 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.353    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.510 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.929   100.439    alum/temp_out0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.768 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.768    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.301 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.301    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.418 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.418    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.535 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.535    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.652 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.769 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.769    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.886 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.003 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.003    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.120 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.277 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.845   103.122    sm/temp_out0[0]
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.332   103.454 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.454    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X51Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   103.666 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.476   104.142    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.299   104.441 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.566   105.007    sm/M_alum_out[0]
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.124   105.131 r  sm/ram_reg_i_78/O
                         net (fo=1, routed)           1.002   106.133    display/M_sm_bra[0]
    SLICE_X46Y24         LUT6 (Prop_lut6_I5_O)        0.124   106.257 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           1.436   107.693    sm/override_address
    SLICE_X48Y3          LUT4 (Prop_lut4_I0_O)        0.150   107.843 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.598   108.442    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   115.393    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.393    
                         arrival time                        -108.442    
  -------------------------------------------------------------------
                         slack                                  6.951    

Slack (MET) :             7.334ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.114ns  (logic 60.725ns (58.891%)  route 42.389ns (41.109%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=27 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.564     5.148    sm/clk
    SLICE_X34Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=133, routed)         2.596     8.263    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.150     8.413 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           0.903     9.316    sm/ram_reg_i_124_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.642 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          0.915    10.557    L_reg/M_sm_ra1[1]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.681 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.928    11.609    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I2_O)        0.150    11.759 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.840    12.599    sm/M_alum_a[31]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.332    12.931 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.931    alum/S[0]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.463 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.463    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.577 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.577    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.691 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.691    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.805 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.805    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.919 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.919    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.033 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.033    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.147 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.147    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.261 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.261    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.532 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.060    15.592    alum/temp_out0[31]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.965 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.965    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.515 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.515    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.629 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.629    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.743 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.971    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.085    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.199    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.313    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.470 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.168    18.638    alum/temp_out0[30]
    SLICE_X34Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.438 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.555 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.555    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.672 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.672    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.789 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.789    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.906 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.906    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.023    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.414 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.905    21.319    alum/temp_out0[29]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.332    21.651 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.651    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.184 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.184    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.301 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.418 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.418    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.535 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.535    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.652 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.769 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.769    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.886 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.886    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.003 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.003    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.160 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.937    24.097    alum/temp_out0[28]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.332    24.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.979 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.435 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.435    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.549 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.549    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.663 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.663    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.777 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.777    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.934 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.922    26.856    alum/temp_out0[27]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.185 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.185    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.735 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.735    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.849 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.849    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.963 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.963    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.077 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.077    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.191 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.191    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.305 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.305    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.419 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.419    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.533 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.533    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.690 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.637    alum/temp_out0[26]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    29.966 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.966    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.516 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.300    32.771    alum/temp_out0[25]
    SLICE_X36Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.556 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.670 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.670    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.784 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.784    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.898 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.898    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.012 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.126 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.126    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.240 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.240    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.354 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.354    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.511 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    35.582    alum/temp_out0[24]
    SLICE_X39Y2          LUT3 (Prop_lut3_I0_O)        0.329    35.911 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.911    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.461 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.461    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.575 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.575    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.803    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.917    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.031    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.145    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.259    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.416 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.826    38.243    alum/temp_out0[23]
    SLICE_X38Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.043 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.043    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.160 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.160    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.277    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.394    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.511    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.628    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.745    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.862    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.019 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.058    41.077    alum/temp_out0[22]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.409 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.409    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.959 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.959    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.073 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.073    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.187 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.187    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.301 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.301    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.415 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.415    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.529 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.529    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.643 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.643    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.757 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.766    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.923 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.108    44.030    alum/temp_out0[21]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.815 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.815    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.770 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.929    46.699    alum/temp_out0[20]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.028 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.028    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.561 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.561    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.678 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.678    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.795 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.795    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.912 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.029 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.029    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.146 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.263 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.263    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.380 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.537 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.019    49.556    alum/temp_out0[19]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.344 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.344    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.458 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.458    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.572 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.572    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.686 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.686    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.800 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.800    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.914 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.914    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.028 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.142 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.142    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.299 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.439    alum/temp_out0[18]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.768 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.768    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.318 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.318    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.432    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.546 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.546    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.660 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.774 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.774    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.888 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.888    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.002 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.002    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.116 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.116    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.273 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.943    55.216    alum/temp_out0[17]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.545 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.545    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.095 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.095    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.209 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.209    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.323 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.323    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.437 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.437    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.551 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.551    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.665 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.779 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.893 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.893    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.050 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.978    58.028    alum/temp_out0[16]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    58.357 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.357    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.890 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.890    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.007 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.124    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.475    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.709 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.866 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.891    60.758    alum/temp_out0[15]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.090 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.090    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.640 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.438 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.438    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.595 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.061    63.656    alum/temp_out0[14]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.985 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.985    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.518 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.518    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.635 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.635    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.752 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.752    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.869 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.869    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.986 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.103 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.103    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.220 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.220    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.337 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.337    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.494 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.302    66.795    alum/temp_out0[13]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.127 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.677 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.677    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.791 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.905    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.019    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.133    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.247    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.361    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.475    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.632 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.959    69.591    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.329    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    72.661 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.661    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.211 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.211    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.325 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.325    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.439 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.439    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.553 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.553    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.667 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.667    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.781 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.781    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.895 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.895    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.009 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.166 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.945    75.111    alum/temp_out0[10]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.440 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.440    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.990 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.218 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.218    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.332 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.446 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.446    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.560 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.560    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.674 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.674    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.788 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.788    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.945 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.860    alum/temp_out0[9]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.189 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.189    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.739 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.967 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.967    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.081 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.081    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.195 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.195    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.309 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.309    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.423 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.423    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.537 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.537    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.694 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    80.687    alum/temp_out0[8]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.472 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.472    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.586 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.586    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.700 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.700    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.814 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.814    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.928 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.928    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.042 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.042    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.156 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.270 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.427 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.027    83.454    alum/temp_out0[7]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.783 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.783    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.333 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.333    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.447 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.447    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.561 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.561    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.675 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.675    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.789 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.789    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.903 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.903    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.017 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.131 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.131    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.288 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.110    86.398    alum/temp_out0[6]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.727 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    86.727    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.128 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.083    89.166    alum/temp_out0[5]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.495 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.045 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.729 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.729    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.843 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.843    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.000 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.014    92.014    alum/temp_out0[4]
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.329    92.343 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.343    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.876 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.876    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.993 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.993    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.227 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.227    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.344 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.344    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.461 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.461    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.578 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.578    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.695 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.695    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.852 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.057    94.910    alum/temp_out0[3]
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.332    95.242 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.242    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.792 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.906 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.906    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.020 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.020    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.134 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.134    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.248 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.248    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.362 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.362    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.476 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.476    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.590 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.747 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.929    97.676    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    98.005 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.005    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.555 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.555    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.669 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.669    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.783 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.783    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.897 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.897    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.011 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.011    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.125 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.125    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.239 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.239    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.353 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.353    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.510 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.929   100.439    alum/temp_out0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.768 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.768    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.301 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.301    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.418 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.418    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.535 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.535    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.652 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.769 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.769    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.886 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.003 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.003    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.120 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.277 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.845   103.122    sm/temp_out0[0]
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.332   103.454 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.454    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X51Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   103.666 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.476   104.142    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.299   104.441 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.566   105.007    sm/M_alum_out[0]
    SLICE_X46Y6          LUT6 (Prop_lut6_I5_O)        0.124   105.131 r  sm/ram_reg_i_78/O
                         net (fo=1, routed)           1.002   106.133    display/M_sm_bra[0]
    SLICE_X46Y24         LUT6 (Prop_lut6_I5_O)        0.124   106.257 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           1.154   107.411    sm/override_address
    SLICE_X48Y3          LUT4 (Prop_lut4_I2_O)        0.124   107.535 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.727   108.262    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -108.262    
  -------------------------------------------------------------------
                         slack                                  7.334    

Slack (MET) :             8.092ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.841ns  (logic 60.921ns (59.238%)  route 41.920ns (40.762%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=27 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.564     5.148    sm/clk
    SLICE_X34Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=133, routed)         2.596     8.263    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.150     8.413 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           0.903     9.316    sm/ram_reg_i_124_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.642 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          0.915    10.557    L_reg/M_sm_ra1[1]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.681 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.928    11.609    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I2_O)        0.150    11.759 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.840    12.599    sm/M_alum_a[31]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.332    12.931 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.931    alum/S[0]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.463 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.463    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.577 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.577    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.691 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.691    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.805 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.805    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.919 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.919    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.033 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.033    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.147 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.147    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.261 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.261    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.532 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.060    15.592    alum/temp_out0[31]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.965 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.965    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.515 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.515    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.629 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.629    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.743 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.971    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.085    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.199    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.313    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.470 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.168    18.638    alum/temp_out0[30]
    SLICE_X34Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.438 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.555 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.555    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.672 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.672    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.789 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.789    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.906 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.906    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.023    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.414 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.905    21.319    alum/temp_out0[29]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.332    21.651 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.651    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.184 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.184    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.301 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.418 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.418    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.535 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.535    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.652 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.769 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.769    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.886 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.886    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.003 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.003    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.160 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.937    24.097    alum/temp_out0[28]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.332    24.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.979 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.435 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.435    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.549 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.549    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.663 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.663    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.777 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.777    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.934 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.922    26.856    alum/temp_out0[27]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.185 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.185    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.735 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.735    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.849 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.849    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.963 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.963    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.077 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.077    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.191 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.191    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.305 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.305    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.419 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.419    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.533 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.533    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.690 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.637    alum/temp_out0[26]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    29.966 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.966    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.516 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.300    32.771    alum/temp_out0[25]
    SLICE_X36Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.556 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.670 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.670    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.784 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.784    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.898 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.898    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.012 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.126 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.126    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.240 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.240    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.354 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.354    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.511 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    35.582    alum/temp_out0[24]
    SLICE_X39Y2          LUT3 (Prop_lut3_I0_O)        0.329    35.911 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.911    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.461 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.461    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.575 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.575    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.803    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.917    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.031    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.145    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.259    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.416 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.826    38.243    alum/temp_out0[23]
    SLICE_X38Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.043 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.043    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.160 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.160    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.277    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.394    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.511    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.628    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.745    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.862    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.019 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.058    41.077    alum/temp_out0[22]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.409 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.409    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.959 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.959    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.073 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.073    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.187 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.187    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.301 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.301    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.415 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.415    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.529 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.529    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.643 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.643    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.757 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.766    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.923 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.108    44.030    alum/temp_out0[21]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.815 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.815    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.770 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.929    46.699    alum/temp_out0[20]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.028 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.028    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.561 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.561    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.678 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.678    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.795 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.795    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.912 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.029 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.029    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.146 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.263 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.263    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.380 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.537 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.019    49.556    alum/temp_out0[19]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.344 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.344    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.458 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.458    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.572 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.572    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.686 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.686    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.800 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.800    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.914 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.914    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.028 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.142 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.142    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.299 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.439    alum/temp_out0[18]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.768 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.768    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.318 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.318    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.432    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.546 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.546    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.660 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.774 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.774    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.888 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.888    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.002 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.002    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.116 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.116    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.273 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.943    55.216    alum/temp_out0[17]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.545 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.545    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.095 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.095    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.209 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.209    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.323 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.323    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.437 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.437    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.551 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.551    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.665 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.779 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.893 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.893    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.050 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.978    58.028    alum/temp_out0[16]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    58.357 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.357    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.890 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.890    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.007 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.124    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.475    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.709 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.866 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.891    60.758    alum/temp_out0[15]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.090 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.090    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.640 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.438 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.438    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.595 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.061    63.656    alum/temp_out0[14]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.985 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.985    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.518 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.518    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.635 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.635    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.752 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.752    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.869 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.869    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.986 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.103 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.103    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.220 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.220    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.337 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.337    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.494 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.302    66.795    alum/temp_out0[13]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.127 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.677 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.677    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.791 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.905    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.019    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.133    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.247    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.361    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.475    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.632 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.959    69.591    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.329    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    72.661 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.661    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.211 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.211    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.325 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.325    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.439 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.439    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.553 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.553    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.667 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.667    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.781 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.781    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.895 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.895    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.009 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.166 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.945    75.111    alum/temp_out0[10]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.440 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.440    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.990 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.218 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.218    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.332 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.446 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.446    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.560 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.560    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.674 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.674    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.788 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.788    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.945 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.860    alum/temp_out0[9]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.189 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.189    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.739 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.967 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.967    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.081 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.081    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.195 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.195    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.309 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.309    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.423 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.423    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.537 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.537    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.694 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    80.687    alum/temp_out0[8]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.472 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.472    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.586 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.586    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.700 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.700    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.814 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.814    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.928 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.928    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.042 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.042    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.156 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.270 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.427 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.027    83.454    alum/temp_out0[7]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.783 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.783    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.333 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.333    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.447 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.447    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.561 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.561    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.675 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.675    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.789 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.789    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.903 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.903    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.017 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.131 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.131    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.288 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.110    86.398    alum/temp_out0[6]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.727 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    86.727    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.128 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.083    89.166    alum/temp_out0[5]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.495 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.045 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.729 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.729    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.843 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.843    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.000 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.014    92.014    alum/temp_out0[4]
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.329    92.343 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.343    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.876 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.876    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.993 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.993    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.227 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.227    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.344 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.344    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.461 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.461    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.578 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.578    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.695 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.695    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.852 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.057    94.910    alum/temp_out0[3]
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.332    95.242 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.242    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.792 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.906 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.906    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.020 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.020    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.134 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.134    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.248 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.248    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.362 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.362    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.476 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.476    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.590 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.747 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.929    97.676    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    98.005 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.005    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.555 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.555    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.669 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.669    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.783 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.783    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.897 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.897    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.011 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.011    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.125 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.125    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.239 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.239    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.353 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.353    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.510 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.929   100.439    alum/temp_out0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.768 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.768    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.301 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.301    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.418 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.418    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.535 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.535    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.652 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.769 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.769    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.886 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.003 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.003    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.120 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.277 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.845   103.122    sm/temp_out0[0]
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.332   103.454 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.454    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X51Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   103.666 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.476   104.142    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.299   104.441 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.019   105.461    sm/M_alum_out[0]
    SLICE_X33Y6          LUT5 (Prop_lut5_I4_O)        0.118   105.579 f  sm/D_states_q[4]_i_15/O
                         net (fo=1, routed)           0.588   106.166    sm/D_states_q[4]_i_15_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I4_O)        0.326   106.492 r  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.718   107.211    sm/D_states_q[4]_i_6_n_0
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.124   107.335 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.654   107.989    sm/D_states_d__0[4]
    SLICE_X32Y5          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.445   115.961    sm/clk
    SLICE_X32Y5          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X32Y5          FDSE (Setup_fdse_C_D)       -0.103   116.082    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.082    
                         arrival time                        -107.990    
  -------------------------------------------------------------------
                         slack                                  8.092    

Slack (MET) :             8.139ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.881ns  (logic 60.725ns (59.025%)  route 42.156ns (40.975%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=27 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.564     5.148    sm/clk
    SLICE_X34Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=133, routed)         2.596     8.263    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.150     8.413 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           0.903     9.316    sm/ram_reg_i_124_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.642 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          0.915    10.557    L_reg/M_sm_ra1[1]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.681 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.928    11.609    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I2_O)        0.150    11.759 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.840    12.599    sm/M_alum_a[31]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.332    12.931 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.931    alum/S[0]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.463 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.463    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.577 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.577    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.691 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.691    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.805 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.805    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.919 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.919    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.033 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.033    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.147 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.147    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.261 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.261    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.532 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.060    15.592    alum/temp_out0[31]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.965 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.965    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.515 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.515    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.629 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.629    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.743 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.971    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.085    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.199    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.313    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.470 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.168    18.638    alum/temp_out0[30]
    SLICE_X34Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.438 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.555 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.555    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.672 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.672    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.789 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.789    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.906 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.906    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.023    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.414 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.905    21.319    alum/temp_out0[29]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.332    21.651 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.651    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.184 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.184    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.301 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.418 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.418    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.535 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.535    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.652 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.769 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.769    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.886 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.886    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.003 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.003    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.160 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.937    24.097    alum/temp_out0[28]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.332    24.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.979 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.435 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.435    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.549 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.549    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.663 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.663    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.777 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.777    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.934 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.922    26.856    alum/temp_out0[27]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.185 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.185    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.735 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.735    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.849 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.849    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.963 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.963    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.077 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.077    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.191 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.191    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.305 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.305    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.419 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.419    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.533 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.533    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.690 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.637    alum/temp_out0[26]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    29.966 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.966    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.516 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.300    32.771    alum/temp_out0[25]
    SLICE_X36Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.556 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.670 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.670    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.784 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.784    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.898 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.898    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.012 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.126 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.126    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.240 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.240    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.354 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.354    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.511 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    35.582    alum/temp_out0[24]
    SLICE_X39Y2          LUT3 (Prop_lut3_I0_O)        0.329    35.911 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.911    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.461 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.461    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.575 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.575    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.803    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.917    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.031    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.145    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.259    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.416 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.826    38.243    alum/temp_out0[23]
    SLICE_X38Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.043 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.043    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.160 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.160    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.277    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.394    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.511    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.628    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.745    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.862    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.019 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.058    41.077    alum/temp_out0[22]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.409 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.409    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.959 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.959    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.073 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.073    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.187 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.187    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.301 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.301    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.415 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.415    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.529 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.529    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.643 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.643    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.757 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.766    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.923 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.108    44.030    alum/temp_out0[21]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.815 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.815    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.770 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.929    46.699    alum/temp_out0[20]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.028 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.028    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.561 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.561    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.678 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.678    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.795 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.795    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.912 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.029 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.029    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.146 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.263 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.263    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.380 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.537 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.019    49.556    alum/temp_out0[19]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.344 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.344    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.458 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.458    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.572 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.572    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.686 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.686    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.800 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.800    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.914 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.914    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.028 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.142 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.142    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.299 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.439    alum/temp_out0[18]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.768 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.768    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.318 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.318    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.432    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.546 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.546    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.660 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.774 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.774    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.888 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.888    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.002 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.002    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.116 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.116    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.273 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.943    55.216    alum/temp_out0[17]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.545 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.545    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.095 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.095    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.209 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.209    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.323 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.323    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.437 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.437    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.551 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.551    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.665 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.779 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.893 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.893    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.050 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.978    58.028    alum/temp_out0[16]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    58.357 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.357    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.890 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.890    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.007 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.124    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.475    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.709 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.866 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.891    60.758    alum/temp_out0[15]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.090 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.090    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.640 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.438 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.438    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.595 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.061    63.656    alum/temp_out0[14]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.985 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.985    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.518 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.518    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.635 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.635    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.752 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.752    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.869 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.869    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.986 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.103 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.103    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.220 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.220    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.337 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.337    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.494 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.302    66.795    alum/temp_out0[13]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.127 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.677 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.677    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.791 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.905    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.019    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.133    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.247    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.361    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.475    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.632 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.959    69.591    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.329    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    72.661 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.661    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.211 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.211    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.325 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.325    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.439 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.439    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.553 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.553    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.667 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.667    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.781 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.781    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.895 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.895    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.009 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.166 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.945    75.111    alum/temp_out0[10]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.440 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.440    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.990 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.218 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.218    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.332 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.446 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.446    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.560 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.560    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.674 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.674    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.788 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.788    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.945 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.860    alum/temp_out0[9]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.189 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.189    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.739 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.967 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.967    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.081 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.081    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.195 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.195    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.309 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.309    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.423 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.423    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.537 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.537    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.694 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    80.687    alum/temp_out0[8]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.472 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.472    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.586 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.586    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.700 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.700    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.814 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.814    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.928 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.928    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.042 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.042    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.156 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.270 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.427 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.027    83.454    alum/temp_out0[7]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.783 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.783    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.333 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.333    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.447 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.447    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.561 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.561    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.675 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.675    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.789 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.789    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.903 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.903    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.017 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.131 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.131    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.288 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.110    86.398    alum/temp_out0[6]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.727 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    86.727    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.128 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.083    89.166    alum/temp_out0[5]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.495 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.045 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.729 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.729    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.843 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.843    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.000 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.014    92.014    alum/temp_out0[4]
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.329    92.343 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.343    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.876 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.876    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.993 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.993    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.227 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.227    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.344 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.344    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.461 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.461    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.578 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.578    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.695 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.695    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.852 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.057    94.910    alum/temp_out0[3]
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.332    95.242 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.242    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.792 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.906 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.906    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.020 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.020    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.134 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.134    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.248 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.248    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.362 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.362    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.476 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.476    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.590 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.747 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.929    97.676    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    98.005 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.005    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.555 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.555    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.669 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.669    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.783 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.783    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.897 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.897    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.011 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.011    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.125 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.125    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.239 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.239    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.353 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.353    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.510 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.929   100.439    alum/temp_out0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.768 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.768    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.301 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.301    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.418 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.418    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.535 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.535    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.652 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.769 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.769    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.886 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.003 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.003    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.120 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.277 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.845   103.122    sm/temp_out0[0]
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.332   103.454 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.454    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X51Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   103.666 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.476   104.142    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.299   104.441 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.274   105.715    sm/M_alum_out[0]
    SLICE_X14Y6          LUT6 (Prop_lut6_I4_O)        0.124   105.839 f  sm/D_states_q[1]_i_12/O
                         net (fo=1, routed)           0.404   106.244    sm/D_states_q[1]_i_12_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I1_O)        0.124   106.368 r  sm/D_states_q[1]_i_3/O
                         net (fo=1, routed)           1.061   107.428    sm/D_states_q[1]_i_3_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I1_O)        0.124   107.552 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.477   108.029    sm/D_states_d__0[1]
    SLICE_X34Y5          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.444   115.960    sm/clk
    SLICE_X34Y5          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X34Y5          FDRE (Setup_fdre_C_D)       -0.031   116.168    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.168    
                         arrival time                        -108.029    
  -------------------------------------------------------------------
                         slack                                  8.139    

Slack (MET) :             8.691ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.172ns  (logic 60.725ns (59.434%)  route 41.447ns (40.566%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=27 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.564     5.148    sm/clk
    SLICE_X34Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=133, routed)         2.596     8.263    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.150     8.413 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           0.903     9.316    sm/ram_reg_i_124_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.642 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          0.915    10.557    L_reg/M_sm_ra1[1]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.681 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.928    11.609    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I2_O)        0.150    11.759 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.840    12.599    sm/M_alum_a[31]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.332    12.931 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.931    alum/S[0]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.463 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.463    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.577 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.577    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.691 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.691    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.805 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.805    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.919 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.919    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.033 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.033    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.147 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.147    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.261 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.261    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.532 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.060    15.592    alum/temp_out0[31]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.965 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.965    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.515 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.515    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.629 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.629    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.743 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.971    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.085    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.199    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.313    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.470 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.168    18.638    alum/temp_out0[30]
    SLICE_X34Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.438 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.555 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.555    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.672 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.672    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.789 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.789    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.906 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.906    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.023    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.414 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.905    21.319    alum/temp_out0[29]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.332    21.651 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.651    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.184 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.184    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.301 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.418 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.418    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.535 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.535    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.652 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.769 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.769    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.886 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.886    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.003 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.003    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.160 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.937    24.097    alum/temp_out0[28]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.332    24.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.979 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.435 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.435    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.549 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.549    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.663 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.663    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.777 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.777    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.934 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.922    26.856    alum/temp_out0[27]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.185 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.185    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.735 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.735    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.849 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.849    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.963 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.963    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.077 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.077    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.191 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.191    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.305 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.305    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.419 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.419    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.533 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.533    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.690 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.637    alum/temp_out0[26]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    29.966 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.966    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.516 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.300    32.771    alum/temp_out0[25]
    SLICE_X36Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.556 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.670 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.670    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.784 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.784    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.898 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.898    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.012 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.126 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.126    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.240 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.240    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.354 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.354    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.511 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    35.582    alum/temp_out0[24]
    SLICE_X39Y2          LUT3 (Prop_lut3_I0_O)        0.329    35.911 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.911    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.461 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.461    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.575 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.575    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.803    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.917    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.031    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.145    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.259    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.416 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.826    38.243    alum/temp_out0[23]
    SLICE_X38Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.043 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.043    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.160 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.160    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.277    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.394    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.511    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.628    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.745    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.862    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.019 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.058    41.077    alum/temp_out0[22]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.409 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.409    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.959 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.959    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.073 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.073    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.187 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.187    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.301 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.301    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.415 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.415    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.529 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.529    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.643 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.643    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.757 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.766    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.923 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.108    44.030    alum/temp_out0[21]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.815 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.815    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.770 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.929    46.699    alum/temp_out0[20]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.028 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.028    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.561 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.561    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.678 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.678    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.795 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.795    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.912 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.029 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.029    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.146 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.263 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.263    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.380 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.537 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.019    49.556    alum/temp_out0[19]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.344 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.344    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.458 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.458    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.572 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.572    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.686 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.686    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.800 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.800    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.914 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.914    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.028 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.142 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.142    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.299 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.439    alum/temp_out0[18]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.768 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.768    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.318 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.318    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.432    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.546 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.546    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.660 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.774 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.774    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.888 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.888    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.002 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.002    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.116 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.116    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.273 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.943    55.216    alum/temp_out0[17]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.545 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.545    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.095 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.095    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.209 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.209    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.323 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.323    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.437 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.437    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.551 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.551    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.665 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.779 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.893 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.893    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.050 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.978    58.028    alum/temp_out0[16]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    58.357 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.357    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.890 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.890    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.007 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.124    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.475    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.709 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.866 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.891    60.758    alum/temp_out0[15]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.090 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.090    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.640 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.438 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.438    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.595 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.061    63.656    alum/temp_out0[14]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.985 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.985    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.518 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.518    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.635 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.635    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.752 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.752    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.869 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.869    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.986 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.103 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.103    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.220 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.220    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.337 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.337    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.494 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.302    66.795    alum/temp_out0[13]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.127 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.677 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.677    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.791 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.905    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.019    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.133    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.247    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.361    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.475    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.632 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.959    69.591    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.329    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    72.661 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.661    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.211 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.211    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.325 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.325    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.439 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.439    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.553 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.553    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.667 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.667    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.781 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.781    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.895 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.895    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.009 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.166 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.945    75.111    alum/temp_out0[10]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.440 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.440    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.990 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.218 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.218    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.332 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.446 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.446    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.560 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.560    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.674 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.674    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.788 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.788    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.945 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.860    alum/temp_out0[9]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.189 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.189    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.739 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.967 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.967    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.081 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.081    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.195 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.195    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.309 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.309    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.423 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.423    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.537 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.537    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.694 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    80.687    alum/temp_out0[8]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.472 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.472    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.586 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.586    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.700 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.700    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.814 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.814    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.928 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.928    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.042 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.042    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.156 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.270 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.427 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.027    83.454    alum/temp_out0[7]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.783 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.783    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.333 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.333    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.447 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.447    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.561 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.561    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.675 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.675    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.789 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.789    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.903 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.903    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.017 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.131 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.131    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.288 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.110    86.398    alum/temp_out0[6]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.727 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    86.727    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.128 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.083    89.166    alum/temp_out0[5]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.495 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.045 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.729 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.729    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.843 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.843    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.000 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.014    92.014    alum/temp_out0[4]
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.329    92.343 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.343    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.876 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.876    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.993 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.993    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.227 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.227    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.344 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.344    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.461 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.461    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.578 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.578    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.695 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.695    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.852 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.057    94.910    alum/temp_out0[3]
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.332    95.242 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.242    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.792 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.906 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.906    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.020 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.020    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.134 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.134    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.248 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.248    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.362 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.362    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.476 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.476    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.590 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.747 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.929    97.676    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    98.005 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.005    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.555 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.555    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.669 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.669    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.783 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.783    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.897 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.897    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.011 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.011    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.125 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.125    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.239 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.239    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.353 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.353    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.510 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.929   100.439    alum/temp_out0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.768 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.768    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.301 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.301    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.418 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.418    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.535 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.535    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.652 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.769 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.769    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.886 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.003 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.003    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.120 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.277 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.845   103.122    sm/temp_out0[0]
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.332   103.454 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.454    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X51Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   103.666 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.476   104.142    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.299   104.441 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.760   105.201    sm/M_alum_out[0]
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.124   105.325 r  sm/D_states_q[0]_i_14/O
                         net (fo=1, routed)           0.626   105.951    sm/D_states_q[0]_i_14_n_0
    SLICE_X40Y5          LUT6 (Prop_lut6_I2_O)        0.124   106.075 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.498   106.573    sm/D_states_q[0]_i_6_n_0
    SLICE_X36Y2          LUT6 (Prop_lut6_I4_O)        0.124   106.697 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.623   107.320    sm/D_states_d__0[0]
    SLICE_X37Y2          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.446   115.962    sm/clk
    SLICE_X37Y2          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X37Y2          FDSE (Setup_fdse_C_D)       -0.103   116.011    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.011    
                         arrival time                        -107.320    
  -------------------------------------------------------------------
                         slack                                  8.691    

Slack (MET) :             8.767ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.220ns  (logic 60.462ns (59.149%)  route 41.758ns (40.851%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=27 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.564     5.148    sm/clk
    SLICE_X34Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=133, routed)         2.596     8.263    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.150     8.413 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           0.903     9.316    sm/ram_reg_i_124_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.642 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          0.915    10.557    L_reg/M_sm_ra1[1]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.681 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.928    11.609    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I2_O)        0.150    11.759 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.840    12.599    sm/M_alum_a[31]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.332    12.931 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.931    alum/S[0]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.463 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.463    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.577 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.577    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.691 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.691    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.805 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.805    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.919 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.919    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.033 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.033    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.147 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.147    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.261 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.261    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.532 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.060    15.592    alum/temp_out0[31]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.965 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.965    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.515 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.515    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.629 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.629    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.743 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.971    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.085    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.199    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.313    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.470 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.168    18.638    alum/temp_out0[30]
    SLICE_X34Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.438 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.555 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.555    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.672 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.672    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.789 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.789    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.906 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.906    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.023    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.414 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.905    21.319    alum/temp_out0[29]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.332    21.651 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.651    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.184 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.184    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.301 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.418 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.418    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.535 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.535    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.652 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.769 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.769    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.886 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.886    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.003 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.003    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.160 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.937    24.097    alum/temp_out0[28]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.332    24.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.979 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.435 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.435    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.549 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.549    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.663 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.663    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.777 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.777    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.934 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.922    26.856    alum/temp_out0[27]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.185 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.185    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.735 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.735    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.849 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.849    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.963 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.963    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.077 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.077    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.191 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.191    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.305 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.305    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.419 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.419    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.533 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.533    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.690 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.637    alum/temp_out0[26]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    29.966 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.966    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.516 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.300    32.771    alum/temp_out0[25]
    SLICE_X36Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.556 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.670 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.670    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.784 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.784    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.898 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.898    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.012 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.126 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.126    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.240 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.240    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.354 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.354    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.511 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    35.582    alum/temp_out0[24]
    SLICE_X39Y2          LUT3 (Prop_lut3_I0_O)        0.329    35.911 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.911    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.461 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.461    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.575 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.575    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.803    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.917    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.031    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.145    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.259    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.416 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.826    38.243    alum/temp_out0[23]
    SLICE_X38Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.043 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.043    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.160 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.160    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.277    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.394    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.511    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.628    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.745    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.862    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.019 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.058    41.077    alum/temp_out0[22]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.409 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.409    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.959 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.959    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.073 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.073    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.187 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.187    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.301 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.301    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.415 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.415    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.529 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.529    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.643 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.643    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.757 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.766    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.923 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.108    44.030    alum/temp_out0[21]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.815 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.815    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.770 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.929    46.699    alum/temp_out0[20]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.028 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.028    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.561 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.561    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.678 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.678    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.795 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.795    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.912 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.029 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.029    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.146 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.263 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.263    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.380 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.537 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.019    49.556    alum/temp_out0[19]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.344 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.344    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.458 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.458    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.572 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.572    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.686 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.686    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.800 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.800    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.914 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.914    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.028 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.142 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.142    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.299 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.439    alum/temp_out0[18]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.768 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.768    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.318 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.318    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.432    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.546 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.546    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.660 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.774 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.774    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.888 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.888    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.002 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.002    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.116 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.116    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.273 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.943    55.216    alum/temp_out0[17]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.545 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.545    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.095 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.095    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.209 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.209    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.323 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.323    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.437 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.437    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.551 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.551    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.665 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.779 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.893 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.893    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.050 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.978    58.028    alum/temp_out0[16]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    58.357 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.357    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.890 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.890    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.007 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.124    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.475    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.709 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.866 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.891    60.758    alum/temp_out0[15]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.090 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.090    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.640 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.438 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.438    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.595 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.061    63.656    alum/temp_out0[14]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.985 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.985    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.518 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.518    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.635 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.635    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.752 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.752    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.869 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.869    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.986 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.103 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.103    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.220 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.220    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.337 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.337    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.494 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.302    66.795    alum/temp_out0[13]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.127 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.677 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.677    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.791 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.905    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.019    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.133    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.247    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.361    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.475    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.632 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.959    69.591    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.329    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    72.661 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.661    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.211 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.211    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.325 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.325    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.439 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.439    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.553 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.553    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.667 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.667    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.781 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.781    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.895 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.895    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.009 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.166 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.945    75.111    alum/temp_out0[10]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.440 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.440    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.990 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.218 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.218    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.332 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.446 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.446    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.560 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.560    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.674 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.674    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.788 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.788    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.945 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.860    alum/temp_out0[9]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.189 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.189    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.739 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.967 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.967    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.081 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.081    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.195 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.195    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.309 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.309    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.423 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.423    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.537 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.537    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.694 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    80.687    alum/temp_out0[8]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.472 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.472    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.586 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.586    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.700 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.700    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.814 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.814    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.928 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.928    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.042 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.042    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.156 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.270 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.427 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.027    83.454    alum/temp_out0[7]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.783 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.783    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.333 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.333    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.447 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.447    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.561 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.561    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.675 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.675    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.789 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.789    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.903 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.903    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.017 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.131 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.131    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.288 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.110    86.398    alum/temp_out0[6]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.727 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    86.727    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.128 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.083    89.166    alum/temp_out0[5]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.495 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.045 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.729 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.729    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.843 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.843    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.000 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.014    92.014    alum/temp_out0[4]
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.329    92.343 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.343    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.876 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.876    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.993 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.993    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.227 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.227    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.344 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.344    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.461 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.461    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.578 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.578    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.695 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.695    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.852 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.057    94.910    alum/temp_out0[3]
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.332    95.242 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.242    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.792 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.906 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.906    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.020 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.020    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.134 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.134    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.248 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.248    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.362 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.362    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.476 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.476    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.590 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.747 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.929    97.676    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    98.005 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.005    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.555 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.555    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.669 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.669    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.783 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.783    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.897 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.897    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.011 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.011    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.125 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.125    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.239 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.239    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.353 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.353    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.510 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.929   100.439    alum/temp_out0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.768 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.768    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.301 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.301    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.418 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.418    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.535 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.535    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.652 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.769 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.769    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.886 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.003 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.003    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.120 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.277 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.845   103.122    sm/temp_out0[0]
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.332   103.454 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.464   103.918    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X50Y6          LUT4 (Prop_lut4_I1_O)        0.124   104.042 r  sm/D_states_q[3]_i_32/O
                         net (fo=2, routed)           0.311   104.353    sm/D_states_q[3]_i_32_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I2_O)        0.124   104.477 f  sm/D_states_q[3]_i_26/O
                         net (fo=1, routed)           0.696   105.173    sm/D_states_q[3]_i_26_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I1_O)        0.124   105.297 f  sm/D_states_q[3]_i_7/O
                         net (fo=1, routed)           0.978   106.276    sm/D_states_q[3]_i_7_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.124   106.400 r  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.446   106.846    sm/D_states_q[3]_i_2_n_0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124   106.970 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.398   107.368    sm/D_states_d__0[3]
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.444   115.960    sm/clk
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.277   116.237    
                         clock uncertainty           -0.035   116.202    
    SLICE_X35Y4          FDSE (Setup_fdse_C_D)       -0.067   116.135    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.135    
                         arrival time                        -107.368    
  -------------------------------------------------------------------
                         slack                                  8.767    

Slack (MET) :             8.856ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.189ns  (logic 60.725ns (59.424%)  route 41.464ns (40.576%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=27 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.564     5.148    sm/clk
    SLICE_X34Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=133, routed)         2.596     8.263    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.150     8.413 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           0.903     9.316    sm/ram_reg_i_124_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.642 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          0.915    10.557    L_reg/M_sm_ra1[1]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.681 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.928    11.609    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I2_O)        0.150    11.759 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.840    12.599    sm/M_alum_a[31]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.332    12.931 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.931    alum/S[0]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.463 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.463    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.577 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.577    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.691 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.691    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.805 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.805    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.919 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.919    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.033 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.033    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.147 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.147    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.261 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.261    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.532 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.060    15.592    alum/temp_out0[31]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.965 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.965    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.515 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.515    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.629 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.629    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.743 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.971    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.085    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.199    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.313    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.470 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.168    18.638    alum/temp_out0[30]
    SLICE_X34Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.438 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.555 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.555    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.672 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.672    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.789 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.789    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.906 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.906    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.023    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.414 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.905    21.319    alum/temp_out0[29]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.332    21.651 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.651    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.184 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.184    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.301 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.418 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.418    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.535 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.535    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.652 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.769 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.769    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.886 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.886    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.003 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.003    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.160 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.937    24.097    alum/temp_out0[28]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.332    24.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.979 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.435 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.435    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.549 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.549    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.663 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.663    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.777 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.777    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.934 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.922    26.856    alum/temp_out0[27]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.185 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.185    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.735 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.735    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.849 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.849    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.963 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.963    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.077 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.077    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.191 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.191    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.305 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.305    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.419 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.419    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.533 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.533    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.690 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.637    alum/temp_out0[26]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    29.966 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.966    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.516 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.300    32.771    alum/temp_out0[25]
    SLICE_X36Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.556 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.670 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.670    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.784 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.784    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.898 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.898    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.012 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.126 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.126    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.240 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.240    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.354 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.354    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.511 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    35.582    alum/temp_out0[24]
    SLICE_X39Y2          LUT3 (Prop_lut3_I0_O)        0.329    35.911 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.911    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.461 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.461    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.575 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.575    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.803    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.917    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.031    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.145    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.259    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.416 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.826    38.243    alum/temp_out0[23]
    SLICE_X38Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.043 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.043    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.160 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.160    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.277    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.394    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.511    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.628    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.745    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.862    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.019 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.058    41.077    alum/temp_out0[22]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.409 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.409    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.959 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.959    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.073 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.073    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.187 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.187    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.301 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.301    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.415 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.415    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.529 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.529    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.643 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.643    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.757 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.766    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.923 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.108    44.030    alum/temp_out0[21]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.815 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.815    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.770 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.929    46.699    alum/temp_out0[20]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.028 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.028    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.561 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.561    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.678 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.678    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.795 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.795    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.912 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.029 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.029    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.146 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.263 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.263    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.380 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.537 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.019    49.556    alum/temp_out0[19]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.344 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.344    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.458 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.458    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.572 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.572    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.686 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.686    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.800 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.800    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.914 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.914    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.028 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.142 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.142    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.299 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.439    alum/temp_out0[18]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.768 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.768    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.318 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.318    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.432    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.546 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.546    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.660 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.774 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.774    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.888 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.888    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.002 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.002    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.116 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.116    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.273 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.943    55.216    alum/temp_out0[17]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.545 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.545    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.095 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.095    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.209 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.209    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.323 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.323    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.437 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.437    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.551 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.551    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.665 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.779 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.893 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.893    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.050 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.978    58.028    alum/temp_out0[16]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    58.357 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.357    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.890 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.890    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.007 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.124    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.475    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.709 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.866 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.891    60.758    alum/temp_out0[15]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.090 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.090    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.640 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.438 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.438    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.595 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.061    63.656    alum/temp_out0[14]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.985 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.985    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.518 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.518    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.635 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.635    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.752 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.752    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.869 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.869    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.986 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.103 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.103    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.220 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.220    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.337 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.337    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.494 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.302    66.795    alum/temp_out0[13]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.127 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.677 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.677    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.791 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.905    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.019    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.133    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.247    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.361    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.475    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.632 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.959    69.591    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.329    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    72.661 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.661    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.211 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.211    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.325 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.325    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.439 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.439    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.553 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.553    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.667 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.667    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.781 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.781    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.895 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.895    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.009 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.166 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.945    75.111    alum/temp_out0[10]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.440 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.440    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.990 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.218 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.218    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.332 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.446 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.446    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.560 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.560    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.674 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.674    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.788 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.788    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.945 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.860    alum/temp_out0[9]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.189 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.189    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.739 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.967 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.967    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.081 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.081    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.195 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.195    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.309 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.309    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.423 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.423    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.537 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.537    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.694 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    80.687    alum/temp_out0[8]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.472 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.472    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.586 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.586    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.700 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.700    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.814 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.814    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.928 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.928    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.042 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.042    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.156 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.270 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.427 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.027    83.454    alum/temp_out0[7]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.783 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.783    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.333 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.333    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.447 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.447    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.561 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.561    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.675 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.675    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.789 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.789    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.903 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.903    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.017 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.131 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.131    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.288 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.110    86.398    alum/temp_out0[6]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.727 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    86.727    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.128 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.083    89.166    alum/temp_out0[5]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.495 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.045 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.729 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.729    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.843 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.843    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.000 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.014    92.014    alum/temp_out0[4]
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.329    92.343 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.343    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.876 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.876    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.993 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.993    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.227 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.227    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.344 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.344    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.461 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.461    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.578 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.578    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.695 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.695    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.852 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.057    94.910    alum/temp_out0[3]
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.332    95.242 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.242    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.792 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.906 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.906    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.020 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.020    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.134 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.134    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.248 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.248    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.362 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.362    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.476 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.476    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.590 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.747 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.929    97.676    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    98.005 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.005    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.555 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.555    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.669 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.669    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.783 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.783    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.897 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.897    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.011 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.011    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.125 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.125    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.239 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.239    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.353 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.353    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.510 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.929   100.439    alum/temp_out0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.768 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.768    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.301 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.301    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.418 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.418    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.535 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.535    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.652 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.769 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.769    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.886 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.003 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.003    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.120 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.277 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.845   103.122    sm/temp_out0[0]
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.332   103.454 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.454    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X51Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   103.666 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.476   104.142    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.299   104.441 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.962   105.404    sm/M_alum_out[0]
    SLICE_X33Y5          LUT6 (Prop_lut6_I0_O)        0.124   105.528 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.455   105.982    sm/D_states_q[2]_i_12_n_0
    SLICE_X33Y5          LUT5 (Prop_lut5_I3_O)        0.124   106.106 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.634   106.740    sm/D_states_q[2]_i_4_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.124   106.864 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.473   107.337    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X34Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.444   115.960    sm/clk
    SLICE_X34Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.299   116.259    
                         clock uncertainty           -0.035   116.224    
    SLICE_X34Y4          FDRE (Setup_fdre_C_D)       -0.031   116.193    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.193    
                         arrival time                        -107.337    
  -------------------------------------------------------------------
                         slack                                  8.856    

Slack (MET) :             9.267ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.702ns  (logic 60.601ns (59.587%)  route 41.101ns (40.413%))
  Logic Levels:           323  (CARRY4=288 LUT2=1 LUT3=27 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.564     5.148    sm/clk
    SLICE_X34Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=133, routed)         2.596     8.263    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.150     8.413 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           0.903     9.316    sm/ram_reg_i_124_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.642 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          0.915    10.557    L_reg/M_sm_ra1[1]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.681 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.928    11.609    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I2_O)        0.150    11.759 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.840    12.599    sm/M_alum_a[31]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.332    12.931 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.931    alum/S[0]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.463 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.463    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.577 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.577    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.691 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.691    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.805 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.805    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.919 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.919    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.033 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.033    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.147 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.147    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.261 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.261    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.532 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.060    15.592    alum/temp_out0[31]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.965 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.965    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.515 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.515    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.629 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.629    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.743 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.971    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.085    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.199    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.313    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.470 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.168    18.638    alum/temp_out0[30]
    SLICE_X34Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.438 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.555 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.555    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.672 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.672    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.789 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.789    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.906 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.906    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.023    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.414 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.905    21.319    alum/temp_out0[29]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.332    21.651 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.651    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.184 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.184    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.301 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.418 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.418    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.535 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.535    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.652 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.769 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.769    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.886 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.886    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.003 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.003    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.160 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.937    24.097    alum/temp_out0[28]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.332    24.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.979 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.435 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.435    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.549 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.549    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.663 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.663    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.777 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.777    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.934 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.922    26.856    alum/temp_out0[27]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.185 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.185    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.735 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.735    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.849 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.849    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.963 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.963    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.077 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.077    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.191 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.191    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.305 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.305    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.419 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.419    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.533 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.533    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.690 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.637    alum/temp_out0[26]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    29.966 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.966    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.516 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.300    32.771    alum/temp_out0[25]
    SLICE_X36Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.556 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.670 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.670    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.784 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.784    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.898 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.898    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.012 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.126 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.126    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.240 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.240    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.354 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.354    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.511 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    35.582    alum/temp_out0[24]
    SLICE_X39Y2          LUT3 (Prop_lut3_I0_O)        0.329    35.911 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.911    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.461 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.461    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.575 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.575    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.803    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.917    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.031    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.145    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.259    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.416 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.826    38.243    alum/temp_out0[23]
    SLICE_X38Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.043 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.043    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.160 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.160    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.277    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.394    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.511    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.628    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.745    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.862    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.019 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.058    41.077    alum/temp_out0[22]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.409 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.409    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.959 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.959    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.073 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.073    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.187 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.187    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.301 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.301    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.415 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.415    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.529 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.529    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.643 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.643    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.757 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.766    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.923 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.108    44.030    alum/temp_out0[21]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.815 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.815    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.770 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.929    46.699    alum/temp_out0[20]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.028 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.028    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.561 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.561    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.678 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.678    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.795 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.795    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.912 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.029 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.029    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.146 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.263 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.263    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.380 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.537 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.019    49.556    alum/temp_out0[19]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.344 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.344    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.458 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.458    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.572 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.572    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.686 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.686    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.800 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.800    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.914 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.914    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.028 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.142 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.142    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.299 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.439    alum/temp_out0[18]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.768 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.768    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.318 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.318    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.432    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.546 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.546    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.660 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.774 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.774    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.888 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.888    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.002 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.002    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.116 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.116    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.273 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.943    55.216    alum/temp_out0[17]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.545 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.545    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.095 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.095    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.209 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.209    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.323 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.323    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.437 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.437    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.551 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.551    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.665 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.779 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.893 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.893    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.050 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.978    58.028    alum/temp_out0[16]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    58.357 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.357    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.890 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.890    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.007 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.124    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.475    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.709 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.866 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.891    60.758    alum/temp_out0[15]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.090 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.090    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.640 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.438 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.438    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.595 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.061    63.656    alum/temp_out0[14]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.985 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.985    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.518 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.518    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.635 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.635    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.752 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.752    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.869 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.869    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.986 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.103 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.103    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.220 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.220    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.337 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.337    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.494 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.302    66.795    alum/temp_out0[13]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.127 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.677 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.677    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.791 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.905    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.019    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.133    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.247    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.361    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.475    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.632 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.959    69.591    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.329    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    72.661 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.661    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.211 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.211    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.325 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.325    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.439 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.439    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.553 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.553    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.667 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.667    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.781 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.781    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.895 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.895    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.009 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.166 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.945    75.111    alum/temp_out0[10]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.440 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.440    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.990 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.218 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.218    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.332 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.446 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.446    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.560 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.560    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.674 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.674    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.788 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.788    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.945 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.860    alum/temp_out0[9]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.189 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.189    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.739 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.967 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.967    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.081 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.081    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.195 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.195    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.309 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.309    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.423 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.423    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.537 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.537    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.694 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    80.687    alum/temp_out0[8]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.472 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.472    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.586 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.586    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.700 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.700    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.814 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.814    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.928 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.928    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.042 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.042    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.156 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.270 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.427 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.027    83.454    alum/temp_out0[7]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.783 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.783    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.333 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.333    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.447 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.447    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.561 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.561    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.675 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.675    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.789 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.789    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.903 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.903    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.017 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.131 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.131    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.288 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.110    86.398    alum/temp_out0[6]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.727 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    86.727    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.128 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.083    89.166    alum/temp_out0[5]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.495 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.045 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.729 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.729    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.843 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.843    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.000 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.014    92.014    alum/temp_out0[4]
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.329    92.343 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.343    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.876 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.876    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.993 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.993    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.227 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.227    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.344 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.344    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.461 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.461    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.578 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.578    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.695 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.695    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.852 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.057    94.910    alum/temp_out0[3]
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.332    95.242 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.242    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.792 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.906 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.906    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.020 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.020    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.134 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.134    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.248 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.248    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.362 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.362    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.476 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.476    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.590 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.747 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.929    97.676    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    98.005 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.005    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.555 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.555    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.669 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.669    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.783 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.783    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.897 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.897    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.011 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.011    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.125 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.125    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.239 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.239    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.353 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.353    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.510 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.929   100.439    alum/temp_out0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.768 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.768    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.301 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.301    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.418 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.418    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.535 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.535    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.652 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.769 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.769    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.886 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.003 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.003    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.120 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.277 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.845   103.122    sm/temp_out0[0]
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.332   103.454 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.454    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X51Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   103.666 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.476   104.142    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.299   104.441 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.939   105.380    sm/M_alum_out[0]
    SLICE_X35Y4          LUT5 (Prop_lut5_I4_O)        0.124   105.504 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.480   105.984    sm/D_states_q[7]_i_10_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124   106.108 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.743   106.851    sm/D_states_d__0[6]
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.445   115.961    sm/clk
    SLICE_X33Y4          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X33Y4          FDRE (Setup_fdre_C_D)       -0.067   116.118    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.118    
                         arrival time                        -106.851    
  -------------------------------------------------------------------
                         slack                                  9.267    

Slack (MET) :             9.373ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.759ns  (logic 60.725ns (59.675%)  route 41.034ns (40.325%))
  Logic Levels:           324  (CARRY4=288 LUT2=1 LUT3=27 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.564     5.148    sm/clk
    SLICE_X34Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=133, routed)         2.596     8.263    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.150     8.413 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           0.903     9.316    sm/ram_reg_i_124_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.642 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          0.915    10.557    L_reg/M_sm_ra1[1]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.681 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.928    11.609    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I2_O)        0.150    11.759 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.840    12.599    sm/M_alum_a[31]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.332    12.931 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.931    alum/S[0]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.463 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.463    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.577 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.577    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.691 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.691    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.805 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.805    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.919 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.919    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.033 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.033    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.147 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.147    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.261 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.261    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.532 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.060    15.592    alum/temp_out0[31]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.965 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.965    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.515 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.515    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.629 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.629    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.743 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.971    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.085    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.199    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.313    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.470 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.168    18.638    alum/temp_out0[30]
    SLICE_X34Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.438 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.555 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.555    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.672 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.672    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.789 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.789    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.906 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.906    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.023    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.414 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.905    21.319    alum/temp_out0[29]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.332    21.651 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.651    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.184 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.184    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.301 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.418 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.418    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.535 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.535    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.652 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.769 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.769    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.886 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.886    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.003 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.003    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.160 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.937    24.097    alum/temp_out0[28]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.332    24.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.979 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.435 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.435    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.549 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.549    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.663 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.663    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.777 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.777    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.934 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.922    26.856    alum/temp_out0[27]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.185 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.185    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.735 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.735    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.849 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.849    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.963 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.963    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.077 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.077    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.191 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.191    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.305 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.305    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.419 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.419    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.533 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.533    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.690 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.637    alum/temp_out0[26]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    29.966 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.966    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.516 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.300    32.771    alum/temp_out0[25]
    SLICE_X36Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.556 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.670 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.670    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.784 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.784    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.898 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.898    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.012 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.126 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.126    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.240 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.240    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.354 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.354    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.511 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    35.582    alum/temp_out0[24]
    SLICE_X39Y2          LUT3 (Prop_lut3_I0_O)        0.329    35.911 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.911    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.461 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.461    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.575 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.575    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.803    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.917    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.031    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.145    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.259    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.416 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.826    38.243    alum/temp_out0[23]
    SLICE_X38Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.043 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.043    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.160 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.160    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.277    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.394    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.511    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.628    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.745    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.862    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.019 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.058    41.077    alum/temp_out0[22]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.409 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.409    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.959 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.959    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.073 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.073    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.187 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.187    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.301 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.301    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.415 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.415    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.529 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.529    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.643 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.643    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.757 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.766    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.923 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.108    44.030    alum/temp_out0[21]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.815 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.815    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.770 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.929    46.699    alum/temp_out0[20]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.028 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.028    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.561 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.561    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.678 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.678    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.795 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.795    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.912 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.029 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.029    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.146 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.263 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.263    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.380 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.537 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.019    49.556    alum/temp_out0[19]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.344 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.344    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.458 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.458    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.572 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.572    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.686 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.686    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.800 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.800    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.914 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.914    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.028 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.142 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.142    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.299 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.439    alum/temp_out0[18]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.768 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.768    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.318 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.318    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.432    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.546 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.546    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.660 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.774 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.774    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.888 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.888    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.002 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.002    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.116 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.116    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.273 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.943    55.216    alum/temp_out0[17]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.545 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.545    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.095 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.095    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.209 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.209    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.323 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.323    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.437 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.437    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.551 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.551    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.665 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.779 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.893 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.893    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.050 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.978    58.028    alum/temp_out0[16]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    58.357 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.357    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.890 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.890    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.007 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.124    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.475    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.709 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.866 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.891    60.758    alum/temp_out0[15]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.090 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.090    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.640 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.438 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.438    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.595 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.061    63.656    alum/temp_out0[14]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.985 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.985    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.518 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.518    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.635 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.635    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.752 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.752    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.869 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.869    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.986 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.103 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.103    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.220 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.220    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.337 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.337    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.494 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.302    66.795    alum/temp_out0[13]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.127 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.677 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.677    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.791 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.905    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.019    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.133    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.247    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.361    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.475    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.632 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.959    69.591    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.329    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    72.661 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.661    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.211 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.211    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.325 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.325    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.439 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.439    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.553 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.553    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.667 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.667    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.781 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.781    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.895 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.895    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.009 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.166 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.945    75.111    alum/temp_out0[10]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.440 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.440    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.990 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.218 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.218    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.332 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.446 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.446    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.560 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.560    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.674 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.674    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.788 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.788    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.945 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.860    alum/temp_out0[9]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.189 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.189    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.739 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.967 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.967    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.081 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.081    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.195 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.195    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.309 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.309    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.423 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.423    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.537 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.537    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.694 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    80.687    alum/temp_out0[8]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.472 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.472    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.586 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.586    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.700 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.700    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.814 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.814    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.928 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.928    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.042 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.042    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.156 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.270 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.427 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.027    83.454    alum/temp_out0[7]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.783 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.783    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.333 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.333    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.447 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.447    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.561 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.561    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.675 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.675    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.789 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.789    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.903 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.903    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.017 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.131 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.131    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.288 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.110    86.398    alum/temp_out0[6]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.727 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    86.727    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.128 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.083    89.166    alum/temp_out0[5]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.495 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.045 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.729 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.729    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.843 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.843    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.000 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.014    92.014    alum/temp_out0[4]
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.329    92.343 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.343    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.876 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.876    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.993 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.993    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.227 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.227    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.344 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.344    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.461 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.461    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.578 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.578    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.695 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.695    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.852 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.057    94.910    alum/temp_out0[3]
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.332    95.242 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.242    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.792 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.906 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.906    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.020 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.020    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.134 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.134    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.248 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.248    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.362 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.362    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.476 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.476    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.590 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.747 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.929    97.676    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    98.005 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.005    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.555 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.555    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.669 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.669    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.783 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.783    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.897 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.897    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.011 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.011    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.125 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.125    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.239 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.239    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.353 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.353    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.510 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.929   100.439    alum/temp_out0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.768 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.768    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.301 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.301    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.418 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.418    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.535 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.535    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.652 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.769 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.769    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.886 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.003 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.003    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.120 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.277 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.845   103.122    sm/temp_out0[0]
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.332   103.454 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.454    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X51Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   103.666 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.476   104.142    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.299   104.441 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.962   105.404    sm/M_alum_out[0]
    SLICE_X33Y5          LUT6 (Prop_lut6_I0_O)        0.124   105.528 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.455   105.982    sm/D_states_q[2]_i_12_n_0
    SLICE_X33Y5          LUT5 (Prop_lut5_I3_O)        0.124   106.106 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.677   106.783    sm/D_states_q[2]_i_4_n_0
    SLICE_X34Y5          LUT6 (Prop_lut6_I2_O)        0.124   106.907 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   106.907    sm/D_states_d__0[2]
    SLICE_X34Y5          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.444   115.960    sm/clk
    SLICE_X34Y5          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.274   116.234    
                         clock uncertainty           -0.035   116.199    
    SLICE_X34Y5          FDRE (Setup_fdre_C_D)        0.081   116.280    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.280    
                         arrival time                        -106.907    
  -------------------------------------------------------------------
                         slack                                  9.373    

Slack (MET) :             9.786ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.169ns  (logic 60.601ns (59.901%)  route 40.568ns (40.099%))
  Logic Levels:           323  (CARRY4=288 LUT2=1 LUT3=27 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.564     5.148    sm/clk
    SLICE_X34Y4          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.518     5.666 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=133, routed)         2.596     8.263    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X49Y2          LUT3 (Prop_lut3_I0_O)        0.150     8.413 r  sm/ram_reg_i_124/O
                         net (fo=1, routed)           0.903     9.316    sm/ram_reg_i_124_n_0
    SLICE_X47Y2          LUT6 (Prop_lut6_I3_O)        0.326     9.642 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          0.915    10.557    L_reg/M_sm_ra1[1]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.124    10.681 r  L_reg/D_registers_q[7][31]_i_121/O
                         net (fo=2, routed)           0.928    11.609    L_reg/D_registers_q[7][31]_i_121_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I2_O)        0.150    11.759 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.840    12.599    sm/M_alum_a[31]
    SLICE_X40Y11         LUT2 (Prop_lut2_I1_O)        0.332    12.931 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    12.931    alum/S[0]
    SLICE_X40Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.463 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.463    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.577 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.577    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.691 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.691    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.805 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.805    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.919 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    13.919    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.033 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.033    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.147 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.147    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.261 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.000    14.261    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.532 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.060    15.592    alum/temp_out0[31]
    SLICE_X39Y11         LUT3 (Prop_lut3_I0_O)        0.373    15.965 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    15.965    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.515 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.515    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.629 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.629    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.743 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.743    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.857 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.857    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.971 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.971    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.085 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.085    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.199 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.199    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.313 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.313    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.470 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.168    18.638    alum/temp_out0[30]
    SLICE_X34Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.438 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.438    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X34Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.555 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.555    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X34Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.672 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.672    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X34Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.789 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.789    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X34Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.906 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    19.906    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.023 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.023    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.140 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.140    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.257 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.257    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.414 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          0.905    21.319    alum/temp_out0[29]
    SLICE_X30Y13         LUT3 (Prop_lut3_I0_O)        0.332    21.651 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    21.651    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.184 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.184    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X30Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.301 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.301    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X30Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.418 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    22.418    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X30Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.535 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    22.535    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.652 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.652    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.769 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    22.769    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.886 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    22.886    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.003 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.003    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.160 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          0.937    24.097    alum/temp_out0[28]
    SLICE_X31Y13         LUT3 (Prop_lut3_I0_O)        0.332    24.429 r  alum/D_registers_q[7][27]_i_56/O
                         net (fo=1, routed)           0.000    24.429    alum/D_registers_q[7][27]_i_56_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.979 r  alum/D_registers_q_reg[7][27]_i_49/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_49_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.321 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.321    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.435 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    25.435    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.549 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    25.549    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.663 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.663    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.777 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    25.777    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.934 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          0.922    26.856    alum/temp_out0[27]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.329    27.185 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.185    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X32Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.735 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.735    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X32Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.849 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.849    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X32Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.963 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.963    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X32Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.077 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.077    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.191 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.191    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.305 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.305    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.419 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.419    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.533 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.533    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.690 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.947    29.637    alum/temp_out0[26]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.329    29.966 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    29.966    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.516 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.516    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.630 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    30.630    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.744 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.744    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.858 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.858    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.972 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.972    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.086 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.086    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.200 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.200    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.314 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.314    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.471 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.300    32.771    alum/temp_out0[25]
    SLICE_X36Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    33.556 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    33.556    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.670 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.670    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.784 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.784    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.898 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.898    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.012 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.012    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.126 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.126    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.240 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.240    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.354 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.354    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.511 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.072    35.582    alum/temp_out0[24]
    SLICE_X39Y2          LUT3 (Prop_lut3_I0_O)        0.329    35.911 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    35.911    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.461 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.461    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.575 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    36.575    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.689 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.689    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.803 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    36.803    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.917 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    36.917    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.031 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.031    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.145 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.000    37.145    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.259 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.259    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.416 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.826    38.243    alum/temp_out0[23]
    SLICE_X38Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.043 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.043    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.160 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.160    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.277 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.277    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.394 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.394    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.511 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.511    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.628 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.628    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.745 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.745    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.862 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.862    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.019 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.058    41.077    alum/temp_out0[22]
    SLICE_X35Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.409 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.409    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.959 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.959    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.073 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.073    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.187 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.187    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.301 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.301    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.415 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.415    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.529 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.529    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.643 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.643    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.757 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    42.766    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.923 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.108    44.030    alum/temp_out0[21]
    SLICE_X37Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    44.815 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.815    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X37Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.929 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.929    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X37Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.043 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.043    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X37Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.157 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.157    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X37Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.271 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.271    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.385 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.385    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.499 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.499    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.613 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.613    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.770 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.929    46.699    alum/temp_out0[20]
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.329    47.028 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.028    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.561 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    47.561    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.678 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    47.678    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.795 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    47.795    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.912 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    47.912    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.029 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.029    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.146 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    48.146    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.263 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.263    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.380 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.380    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.537 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.019    49.556    alum/temp_out0[19]
    SLICE_X45Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    50.344 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.344    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.458 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.458    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.572 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.572    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.686 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.686    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.800 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.800    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.914 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.914    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.028 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.028    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.142 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.142    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.299 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.140    52.439    alum/temp_out0[18]
    SLICE_X48Y13         LUT3 (Prop_lut3_I0_O)        0.329    52.768 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.768    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.318 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.318    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.432 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.432    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.546 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.546    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.660 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.660    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.774 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    53.774    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.888 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.888    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.002 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.002    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.116 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.116    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.273 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.943    55.216    alum/temp_out0[17]
    SLICE_X49Y12         LUT3 (Prop_lut3_I0_O)        0.329    55.545 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.545    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.095 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.095    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.209 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.209    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.323 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.323    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.437 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.437    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.551 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.551    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.665 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    56.665    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.779 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.779    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.893 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.893    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.050 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.978    58.028    alum/temp_out0[16]
    SLICE_X50Y12         LUT3 (Prop_lut3_I0_O)        0.329    58.357 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.357    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.890 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.890    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.007 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.007    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.124 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.124    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.241 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.241    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.358 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.358    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.475 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.475    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.592 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.592    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.709 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.709    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.866 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.891    60.758    alum/temp_out0[15]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    61.090 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.090    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.640 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.640    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.754 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.754    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.868 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    61.868    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.982 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    61.982    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.096 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.096    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.210 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.210    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.324 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.324    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.438 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.438    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.595 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.061    63.656    alum/temp_out0[14]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.985 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    63.985    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.518 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    64.518    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.635 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    64.635    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.752 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    64.752    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.869 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    64.869    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.986 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    64.986    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.103 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    65.103    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.220 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    65.220    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.337 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    65.337    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.494 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.302    66.795    alum/temp_out0[13]
    SLICE_X48Y4          LUT3 (Prop_lut3_I0_O)        0.332    67.127 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.127    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.677 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.677    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.791 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.791    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.905 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.905    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.019 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.019    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.133 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.133    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.247 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.247    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.361 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.361    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.475 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.475    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.632 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.959    69.591    alum/temp_out0[12]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.920 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.920    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.453 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.453    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.570 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.570    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.687 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.687    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.804 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.804    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.921 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.921    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.038 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.038    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.155 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.155    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.272 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.272    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.429 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          0.900    72.329    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.332    72.661 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.661    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.211 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.211    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.325 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.325    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.439 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.439    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.553 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.553    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.667 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.667    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.781 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.781    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.895 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.895    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.009 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.009    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.166 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.945    75.111    alum/temp_out0[10]
    SLICE_X44Y8          LUT3 (Prop_lut3_I0_O)        0.329    75.440 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.440    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.990 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.990    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.104 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.104    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.218 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.218    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.332 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.332    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.446 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.446    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.560 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.560    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.674 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.674    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.788 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.788    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.945 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.915    77.860    alum/temp_out0[9]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    78.189 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    78.189    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.739 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.739    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.853 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.853    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.967 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.967    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.081 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.081    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.195 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.195    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.309 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.309    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.423 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.423    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.537 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.537    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.694 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.993    80.687    alum/temp_out0[8]
    SLICE_X41Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    81.472 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    81.472    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.586 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.586    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.700 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.700    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.814 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.814    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.928 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.928    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.042 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    82.042    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.156 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    82.156    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.270 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.270    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.427 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.027    83.454    alum/temp_out0[7]
    SLICE_X33Y7          LUT3 (Prop_lut3_I0_O)        0.329    83.783 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.783    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.333 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.333    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.447 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.447    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.561 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    84.561    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.675 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.675    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.789 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.789    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.903 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.903    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.017 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    85.017    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.131 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    85.131    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X33Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.288 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.110    86.398    alum/temp_out0[6]
    SLICE_X35Y5          LUT3 (Prop_lut3_I0_O)        0.329    86.727 r  alum/D_registers_q[7][3]_i_173/O
                         net (fo=1, routed)           0.000    86.727    alum/D_registers_q[7][3]_i_173_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    87.128 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.128    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.242 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.242    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.356 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.356    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.470 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.470    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X35Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.584 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.584    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X35Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.698 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.698    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.812 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.812    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.926 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.926    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.083 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.083    89.166    alum/temp_out0[5]
    SLICE_X31Y1          LUT3 (Prop_lut3_I0_O)        0.329    89.495 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.495    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.045 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.045    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.159 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.159    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X31Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.273 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.273    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X31Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.387 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.387    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X31Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.501 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.501    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X31Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.615 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.615    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X31Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.729 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.729    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.843 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.843    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.000 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          1.014    92.014    alum/temp_out0[4]
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.329    92.343 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.343    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X30Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.876 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.876    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X30Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.993 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.993    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X30Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.110 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.110    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X30Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.227 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.227    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.344 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.344    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.461 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.461    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X30Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.578 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.578    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X30Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.695 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.695    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.852 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.057    94.910    alum/temp_out0[3]
    SLICE_X32Y1          LUT3 (Prop_lut3_I0_O)        0.332    95.242 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    95.242    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X32Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.792 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.792    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X32Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.906 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.906    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.020 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    96.020    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.134 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    96.134    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.248 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    96.248    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.362 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    96.362    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.476 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.476    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.590 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.590    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X32Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.747 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.929    97.676    alum/temp_out0[2]
    SLICE_X37Y0          LUT3 (Prop_lut3_I0_O)        0.329    98.005 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    98.005    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X37Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    98.555 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000    98.555    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.669 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000    98.669    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.783 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    98.783    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.897 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000    98.897    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.011 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    99.011    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.125 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    99.125    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.239 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    99.239    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X37Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.353 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000    99.353    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.510 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.929   100.439    alum/temp_out0[1]
    SLICE_X38Y0          LUT3 (Prop_lut3_I0_O)        0.329   100.768 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   100.768    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X38Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   101.301 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   101.301    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.418 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   101.418    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.535 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.535    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.652 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.652    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.769 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.769    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.886 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.886    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.003 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   102.003    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   102.120 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   102.120    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.277 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.845   103.122    sm/temp_out0[0]
    SLICE_X51Y6          LUT5 (Prop_lut5_I4_O)        0.332   103.454 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.454    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X51Y6          MUXF7 (Prop_muxf7_I0_O)      0.212   103.666 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.476   104.142    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I0_O)        0.299   104.441 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.939   105.380    sm/M_alum_out[0]
    SLICE_X35Y4          LUT5 (Prop_lut5_I4_O)        0.124   105.504 r  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.310   105.814    sm/D_states_q[7]_i_10_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I2_O)        0.124   105.938 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.379   106.317    sm/D_states_d__0[7]
    SLICE_X33Y4          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.445   115.961    sm/clk
    SLICE_X33Y4          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X33Y4          FDSE (Setup_fdse_C_D)       -0.081   116.104    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.104    
                         arrival time                        -106.318    
  -------------------------------------------------------------------
                         slack                                  9.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.553     1.497    forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/clk
    SLICE_X29Y21         FDRE                                         r  forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.694    forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X29Y21         FDRE                                         r  forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.821     2.011    forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/clk
    SLICE_X29Y21         FDRE                                         r  forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.075     1.572    forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.553     1.497    forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/clk
    SLICE_X29Y21         FDRE                                         r  forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.694    forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X29Y21         FDRE                                         r  forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.821     2.011    forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/clk
    SLICE_X29Y21         FDRE                                         r  forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.497    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.071     1.568    forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.782%)  route 0.332ns (70.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y2          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.332     1.981    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y3          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y3          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y3          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.850    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.782%)  route 0.332ns (70.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y2          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.332     1.981    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X34Y3          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y3          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y3          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.850    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.782%)  route 0.332ns (70.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y2          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.332     1.981    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y3          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y3          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y3          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.850    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.782%)  route 0.332ns (70.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y2          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.332     1.981    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X34Y3          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y3          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y3          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.850    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.233%)  route 0.341ns (70.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y2          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.341     1.990    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y3          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y3          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y3          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.233%)  route 0.341ns (70.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y2          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.341     1.990    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y3          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y3          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y3          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.233%)  route 0.341ns (70.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y2          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.341     1.990    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y3          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y3          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y3          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.233%)  route 0.341ns (70.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sr3/clk
    SLICE_X33Y2          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.341     1.990    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y3          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y3          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y3          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y6    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y14   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y14   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y15   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y18   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X53Y15   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y17   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X34Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X34Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      107.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.831ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             107.041ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.704ns (19.351%)  route 2.934ns (80.649%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.564     5.148    sm/clk
    SLICE_X35Y4          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         0.846     6.450    sm/D_states_q[5]
    SLICE_X36Y2          LUT2 (Prop_lut2_I1_O)        0.124     6.574 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.151     7.725    sm/D_stage_q[3]_i_2_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.849 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.937     8.786    fifo_reset_cond/AS[0]
    SLICE_X31Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X31Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X31Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                107.041    

Slack (MET) :             107.041ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.704ns (19.351%)  route 2.934ns (80.649%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.564     5.148    sm/clk
    SLICE_X35Y4          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         0.846     6.450    sm/D_states_q[5]
    SLICE_X36Y2          LUT2 (Prop_lut2_I1_O)        0.124     6.574 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.151     7.725    sm/D_stage_q[3]_i_2_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.849 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.937     8.786    fifo_reset_cond/AS[0]
    SLICE_X31Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X31Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X31Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                107.041    

Slack (MET) :             107.041ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.638ns  (logic 0.704ns (19.351%)  route 2.934ns (80.649%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.564     5.148    sm/clk
    SLICE_X35Y4          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         0.846     6.450    sm/D_states_q[5]
    SLICE_X36Y2          LUT2 (Prop_lut2_I1_O)        0.124     6.574 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.151     7.725    sm/D_stage_q[3]_i_2_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.849 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.937     8.786    fifo_reset_cond/AS[0]
    SLICE_X31Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X31Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X31Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                107.041    

Slack (MET) :             107.333ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.345ns  (logic 0.704ns (21.044%)  route 2.641ns (78.956%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.564     5.148    sm/clk
    SLICE_X35Y4          FDRE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  sm/D_states_q_reg[5]/Q
                         net (fo=171, routed)         0.846     6.450    sm/D_states_q[5]
    SLICE_X36Y2          LUT2 (Prop_lut2_I1_O)        0.124     6.574 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           1.151     7.725    sm/D_stage_q[3]_i_2_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.124     7.849 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.644     8.494    fifo_reset_cond/AS[0]
    SLICE_X32Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.446   115.962    fifo_reset_cond/clk
    SLICE_X32Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.221    
                         clock uncertainty           -0.035   116.186    
    SLICE_X32Y1          FDPE (Recov_fdpe_C_PRE)     -0.359   115.827    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.827    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                107.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.186ns (18.608%)  route 0.814ns (81.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sm/clk
    SLICE_X37Y2          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDSE (Prop_fdse_C_Q)         0.141     1.649 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         0.574     2.223    sm/D_states_q[0]
    SLICE_X33Y1          LUT6 (Prop_lut6_I3_O)        0.045     2.268 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.239     2.507    fifo_reset_cond/AS[0]
    SLICE_X32Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X32Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X32Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.186ns (16.678%)  route 0.929ns (83.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sm/clk
    SLICE_X37Y2          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDSE (Prop_fdse_C_Q)         0.141     1.649 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         0.574     2.223    sm/D_states_q[0]
    SLICE_X33Y1          LUT6 (Prop_lut6_I3_O)        0.045     2.268 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.355     2.623    fifo_reset_cond/AS[0]
    SLICE_X31Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X31Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X31Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.186ns (16.678%)  route 0.929ns (83.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sm/clk
    SLICE_X37Y2          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDSE (Prop_fdse_C_Q)         0.141     1.649 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         0.574     2.223    sm/D_states_q[0]
    SLICE_X33Y1          LUT6 (Prop_lut6_I3_O)        0.045     2.268 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.355     2.623    fifo_reset_cond/AS[0]
    SLICE_X31Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X31Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X31Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.186ns (16.678%)  route 0.929ns (83.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sm/clk
    SLICE_X37Y2          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDSE (Prop_fdse_C_Q)         0.141     1.649 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         0.574     2.223    sm/D_states_q[0]
    SLICE_X33Y1          LUT6 (Prop_lut6_I3_O)        0.045     2.268 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.355     2.623    fifo_reset_cond/AS[0]
    SLICE_X31Y1          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.833     2.023    fifo_reset_cond/clk
    SLICE_X31Y1          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.772    
    SLICE_X31Y1          FDPE (Remov_fdpe_C_PRE)     -0.095     1.677    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           2.623    
  -------------------------------------------------------------------
                         slack                                  0.946    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.814ns  (logic 12.175ns (33.071%)  route 24.639ns (66.929%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.592     7.199    L_reg/M_sm_timer[12]
    SLICE_X60Y8          LUT2 (Prop_lut2_I0_O)        0.146     7.345 f  L_reg/L_12d6fda0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.732     8.077    L_reg/L_12d6fda0_remainder0_carry_i_23__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I2_O)        0.328     8.405 f  L_reg/L_12d6fda0_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.294     9.699    L_reg/L_12d6fda0_remainder0_carry_i_12__1_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.150     9.849 f  L_reg/L_12d6fda0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.806    10.655    L_reg/L_12d6fda0_remainder0_carry_i_20__1_n_0
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.356    11.011 r  L_reg/L_12d6fda0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.021    12.032    L_reg/L_12d6fda0_remainder0_carry_i_10__1_n_0
    SLICE_X61Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.358 r  L_reg/L_12d6fda0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.358    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.908 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.908    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.242 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.822    14.064    L_reg/L_12d6fda0_remainder0_3[5]
    SLICE_X62Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.367 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.988    15.355    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124    15.479 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.566    16.045    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I3_O)        0.150    16.195 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.880    17.076    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.428 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.279    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y3          LUT3 (Prop_lut3_I0_O)        0.354    18.633 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.965    19.597    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.332    19.929 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.474    20.403    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.910 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.910    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.024 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.024    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.811    22.148    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.454 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    22.719    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.843 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.120    23.962    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.150    24.112 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.962    25.074    L_reg/i__carry_i_13__3_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.406 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.667    26.073    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I4_O)        0.124    26.197 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.757    26.954    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y0          LUT3 (Prop_lut3_I1_O)        0.150    27.104 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.586    27.691    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.017 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.017    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.567 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.567    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.681 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.681    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.903 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.763    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.062 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    30.634    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.758 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    31.569    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.693 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.592    32.284    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.124    32.408 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.742    33.151    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I0_O)        0.150    33.301 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.903    38.204    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.964 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.964    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.374ns  (logic 11.944ns (32.835%)  route 24.431ns (67.165%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.592     7.199    L_reg/M_sm_timer[12]
    SLICE_X60Y8          LUT2 (Prop_lut2_I0_O)        0.146     7.345 f  L_reg/L_12d6fda0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.732     8.077    L_reg/L_12d6fda0_remainder0_carry_i_23__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I2_O)        0.328     8.405 f  L_reg/L_12d6fda0_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.294     9.699    L_reg/L_12d6fda0_remainder0_carry_i_12__1_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.150     9.849 f  L_reg/L_12d6fda0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.806    10.655    L_reg/L_12d6fda0_remainder0_carry_i_20__1_n_0
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.356    11.011 r  L_reg/L_12d6fda0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.021    12.032    L_reg/L_12d6fda0_remainder0_carry_i_10__1_n_0
    SLICE_X61Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.358 r  L_reg/L_12d6fda0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.358    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.908 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.908    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.242 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.822    14.064    L_reg/L_12d6fda0_remainder0_3[5]
    SLICE_X62Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.367 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.988    15.355    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124    15.479 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.566    16.045    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I3_O)        0.150    16.195 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.880    17.076    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.428 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.279    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y3          LUT3 (Prop_lut3_I0_O)        0.354    18.633 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.965    19.597    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.332    19.929 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.474    20.403    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.910 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.910    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.024 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.024    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.811    22.148    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.454 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    22.719    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.843 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.120    23.962    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.150    24.112 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.962    25.074    L_reg/i__carry_i_13__3_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.406 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.667    26.073    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I4_O)        0.124    26.197 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.757    26.954    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y0          LUT3 (Prop_lut3_I1_O)        0.150    27.104 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.586    27.691    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.017 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.017    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.567 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.567    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.681 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.681    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.903 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.763    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.062 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    30.634    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.758 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    31.569    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.693 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.592    32.284    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.124    32.408 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.652    33.061    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I1_O)        0.124    33.185 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.784    37.969    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.525 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.525    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.146ns  (logic 11.932ns (33.011%)  route 24.213ns (66.989%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.592     7.199    L_reg/M_sm_timer[12]
    SLICE_X60Y8          LUT2 (Prop_lut2_I0_O)        0.146     7.345 f  L_reg/L_12d6fda0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.732     8.077    L_reg/L_12d6fda0_remainder0_carry_i_23__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I2_O)        0.328     8.405 f  L_reg/L_12d6fda0_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.294     9.699    L_reg/L_12d6fda0_remainder0_carry_i_12__1_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.150     9.849 f  L_reg/L_12d6fda0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.806    10.655    L_reg/L_12d6fda0_remainder0_carry_i_20__1_n_0
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.356    11.011 r  L_reg/L_12d6fda0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.021    12.032    L_reg/L_12d6fda0_remainder0_carry_i_10__1_n_0
    SLICE_X61Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.358 r  L_reg/L_12d6fda0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.358    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.908 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.908    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.242 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.822    14.064    L_reg/L_12d6fda0_remainder0_3[5]
    SLICE_X62Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.367 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.988    15.355    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124    15.479 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.566    16.045    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I3_O)        0.150    16.195 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.880    17.076    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.428 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.279    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y3          LUT3 (Prop_lut3_I0_O)        0.354    18.633 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.965    19.597    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.332    19.929 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.474    20.403    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.910 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.910    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.024 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.024    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.811    22.148    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.454 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    22.719    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.843 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.120    23.962    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.150    24.112 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.962    25.074    L_reg/i__carry_i_13__3_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.406 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.667    26.073    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I4_O)        0.124    26.197 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.757    26.954    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y0          LUT3 (Prop_lut3_I1_O)        0.150    27.104 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.586    27.691    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.017 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.017    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.567 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.567    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.681 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.681    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.903 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.763    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.062 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    30.634    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.758 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    31.569    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.693 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.592    32.284    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.124    32.408 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.747    33.156    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I2_O)        0.124    33.280 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.472    37.752    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.296 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.296    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.117ns  (logic 11.941ns (33.063%)  route 24.176ns (66.937%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=6 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.592     7.199    L_reg/M_sm_timer[12]
    SLICE_X60Y8          LUT2 (Prop_lut2_I0_O)        0.146     7.345 f  L_reg/L_12d6fda0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.732     8.077    L_reg/L_12d6fda0_remainder0_carry_i_23__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I2_O)        0.328     8.405 f  L_reg/L_12d6fda0_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.294     9.699    L_reg/L_12d6fda0_remainder0_carry_i_12__1_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.150     9.849 f  L_reg/L_12d6fda0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.806    10.655    L_reg/L_12d6fda0_remainder0_carry_i_20__1_n_0
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.356    11.011 r  L_reg/L_12d6fda0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.021    12.032    L_reg/L_12d6fda0_remainder0_carry_i_10__1_n_0
    SLICE_X61Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.358 r  L_reg/L_12d6fda0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.358    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.908 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.908    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.242 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.822    14.064    L_reg/L_12d6fda0_remainder0_3[5]
    SLICE_X62Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.367 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.988    15.355    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124    15.479 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.566    16.045    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I3_O)        0.150    16.195 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.880    17.076    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.428 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.279    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y3          LUT3 (Prop_lut3_I0_O)        0.354    18.633 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.965    19.597    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.332    19.929 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.474    20.403    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.910 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.910    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.024 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.024    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.811    22.148    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.454 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    22.719    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.843 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.120    23.962    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.150    24.112 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.962    25.074    L_reg/i__carry_i_13__3_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.406 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.667    26.073    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I4_O)        0.124    26.197 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.757    26.954    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y0          LUT3 (Prop_lut3_I1_O)        0.150    27.104 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.586    27.691    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.017 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.017    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.567 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.567    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.681 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.681    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.903 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.763    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.062 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    30.634    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.758 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    31.569    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.693 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.592    32.284    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.124    32.408 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.658    33.067    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X63Y1          LUT3 (Prop_lut3_I1_O)        0.124    33.191 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.524    37.714    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.268 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.268    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.876ns  (logic 12.037ns (33.553%)  route 23.839ns (66.447%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.419     5.636 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.932     7.569    L_reg/M_sm_pbc[7]
    SLICE_X56Y16         LUT5 (Prop_lut5_I0_O)        0.296     7.865 r  L_reg/L_12d6fda0_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.991     8.856    L_reg/L_12d6fda0_remainder0_carry__1_i_8__0_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.980 f  L_reg/L_12d6fda0_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.897     9.877    L_reg/L_12d6fda0_remainder0_carry__1_i_7__0_n_0
    SLICE_X58Y19         LUT3 (Prop_lut3_I2_O)        0.152    10.029 f  L_reg/L_12d6fda0_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.682    10.712    L_reg/L_12d6fda0_remainder0_carry_i_20__0_n_0
    SLICE_X58Y19         LUT5 (Prop_lut5_I4_O)        0.360    11.072 r  L_reg/L_12d6fda0_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.040    12.112    L_reg/L_12d6fda0_remainder0_carry_i_10__0_n_0
    SLICE_X57Y18         LUT4 (Prop_lut4_I1_O)        0.326    12.438 r  L_reg/L_12d6fda0_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.438    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.988 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.988    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.102    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.436 f  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.816    14.252    L_reg/L_12d6fda0_remainder0_1[9]
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.303    14.555 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.618    15.173    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X55Y22         LUT4 (Prop_lut4_I0_O)        0.124    15.297 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.845    16.142    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    16.266 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.169    17.435    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X54Y23         LUT3 (Prop_lut3_I2_O)        0.150    17.585 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.017    18.602    L_reg/i__carry_i_20__2_n_0
    SLICE_X55Y22         LUT3 (Prop_lut3_I1_O)        0.356    18.958 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.106    20.065    L_reg/i__carry_i_11__1_n_0
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.326    20.391 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.563    20.954    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X56Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.474 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.474    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.591 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.591    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.914 f  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.811    22.725    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.306    23.031 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    23.295    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X57Y23         LUT5 (Prop_lut5_I0_O)        0.124    23.419 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.252    24.671    L_reg/i__carry_i_14__0_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I0_O)        0.150    24.821 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.697    25.518    L_reg/i__carry_i_25__1_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.328    25.846 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           0.818    26.663    L_reg/i__carry_i_14__0_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I3_O)        0.124    26.787 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.830    27.618    L_reg/i__carry_i_13__1_n_0
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.150    27.768 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.800    28.568    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X59Y21         LUT5 (Prop_lut5_I0_O)        0.328    28.896 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.896    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.446 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.446    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.560 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.560    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.873 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.735    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y23         LUT6 (Prop_lut6_I0_O)        0.306    31.041 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.859    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.983 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.600    32.583    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y21         LUT3 (Prop_lut3_I1_O)        0.124    32.707 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.743    33.450    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124    33.574 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.018    34.592    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.153    34.745 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.647    37.392    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    41.093 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.093    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.642ns  (logic 11.936ns (33.488%)  route 23.706ns (66.512%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=5 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.634     5.218    L_reg/clk_IBUF_BUFG
    SLICE_X61Y11         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.456     5.674 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.837     7.511    L_reg/M_sm_pac[3]
    SLICE_X59Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.635 r  L_reg/L_12d6fda0_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.797     8.432    L_reg/L_12d6fda0_remainder0_carry__1_i_8_n_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.556 f  L_reg/L_12d6fda0_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.660     9.216    L_reg/L_12d6fda0_remainder0_carry__1_i_7_n_0
    SLICE_X58Y16         LUT3 (Prop_lut3_I2_O)        0.118     9.334 f  L_reg/L_12d6fda0_remainder0_carry_i_20/O
                         net (fo=2, routed)           1.049    10.382    L_reg/L_12d6fda0_remainder0_carry_i_20_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I4_O)        0.326    10.708 r  L_reg/L_12d6fda0_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.581    11.289    L_reg/L_12d6fda0_remainder0_carry_i_10_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I1_O)        0.124    11.413 r  L_reg/L_12d6fda0_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.413    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.963 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.963    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.185 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.011    13.197    L_reg/L_12d6fda0_remainder0[4]
    SLICE_X62Y15         LUT3 (Prop_lut3_I0_O)        0.327    13.524 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.626    14.149    L_reg/i__carry__1_i_14_n_0
    SLICE_X65Y15         LUT6 (Prop_lut6_I4_O)        0.326    14.475 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.708    15.184    L_reg/i__carry__1_i_15_n_0
    SLICE_X63Y16         LUT5 (Prop_lut5_I3_O)        0.150    15.334 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.975    16.309    L_reg/i__carry__1_i_9_n_0
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.348    16.657 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.956    17.613    L_reg/i__carry_i_19_n_0
    SLICE_X64Y14         LUT3 (Prop_lut3_I0_O)        0.350    17.963 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.737    18.701    L_reg/i__carry_i_11_n_0
    SLICE_X62Y13         LUT2 (Prop_lut2_I1_O)        0.328    19.029 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.682    19.711    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.218 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.218    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.332 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.332    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.666 f  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.026    21.692    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2[1]
    SLICE_X61Y13         LUT5 (Prop_lut5_I4_O)        0.303    21.995 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    22.144    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y13         LUT5 (Prop_lut5_I0_O)        0.124    22.268 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.966    23.233    L_reg/i__carry_i_14_0
    SLICE_X63Y12         LUT3 (Prop_lut3_I0_O)        0.152    23.385 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.448    23.833    L_reg/i__carry_i_25_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I0_O)        0.326    24.159 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.848    25.008    L_reg/i__carry_i_14_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I3_O)        0.124    25.132 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.821    25.953    L_reg/i__carry_i_13_n_0
    SLICE_X63Y9          LUT3 (Prop_lut3_I1_O)        0.152    26.105 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.641    26.746    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X62Y9          LUT5 (Prop_lut5_I0_O)        0.326    27.072 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.072    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X62Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.622 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.622    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X62Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.736 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.736    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X62Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.850 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.850    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.072 r  aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.967    29.039    aseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X63Y11         LUT6 (Prop_lut6_I5_O)        0.299    29.338 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    30.146    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I1_O)        0.124    30.270 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.818    31.088    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y12         LUT6 (Prop_lut6_I1_O)        0.124    31.212 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.656    31.868    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I5_O)        0.124    31.992 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.025    33.017    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X61Y13         LUT4 (Prop_lut4_I3_O)        0.152    33.169 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.914    37.083    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.860 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.860    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.634ns  (logic 12.134ns (34.053%)  route 23.499ns (65.946%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.592     7.199    L_reg/M_sm_timer[12]
    SLICE_X60Y8          LUT2 (Prop_lut2_I0_O)        0.146     7.345 f  L_reg/L_12d6fda0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.732     8.077    L_reg/L_12d6fda0_remainder0_carry_i_23__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I2_O)        0.328     8.405 f  L_reg/L_12d6fda0_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.294     9.699    L_reg/L_12d6fda0_remainder0_carry_i_12__1_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.150     9.849 f  L_reg/L_12d6fda0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.806    10.655    L_reg/L_12d6fda0_remainder0_carry_i_20__1_n_0
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.356    11.011 r  L_reg/L_12d6fda0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.021    12.032    L_reg/L_12d6fda0_remainder0_carry_i_10__1_n_0
    SLICE_X61Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.358 r  L_reg/L_12d6fda0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.358    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.908 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.908    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.242 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.822    14.064    L_reg/L_12d6fda0_remainder0_3[5]
    SLICE_X62Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.367 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.988    15.355    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124    15.479 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.566    16.045    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I3_O)        0.150    16.195 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.880    17.076    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.428 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.279    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y3          LUT3 (Prop_lut3_I0_O)        0.354    18.633 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.965    19.597    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.332    19.929 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.474    20.403    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.910 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.910    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.024 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.024    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.811    22.148    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.454 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    22.719    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.843 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.120    23.962    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.150    24.112 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.962    25.074    L_reg/i__carry_i_13__3_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.406 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.667    26.073    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I4_O)        0.124    26.197 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.757    26.954    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y0          LUT3 (Prop_lut3_I1_O)        0.150    27.104 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.586    27.691    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.017 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.017    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.567 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.567    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.681 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.681    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.903 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.763    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.062 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    30.634    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.758 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    31.569    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.693 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.592    32.284    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.124    32.408 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.652    33.061    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I1_O)        0.120    33.181 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.853    37.033    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    40.784 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.784    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.617ns  (logic 12.173ns (34.177%)  route 23.444ns (65.823%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.606 f  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.592     7.199    L_reg/M_sm_timer[12]
    SLICE_X60Y8          LUT2 (Prop_lut2_I0_O)        0.146     7.345 f  L_reg/L_12d6fda0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.732     8.077    L_reg/L_12d6fda0_remainder0_carry_i_23__1_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I2_O)        0.328     8.405 f  L_reg/L_12d6fda0_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.294     9.699    L_reg/L_12d6fda0_remainder0_carry_i_12__1_n_0
    SLICE_X60Y6          LUT3 (Prop_lut3_I0_O)        0.150     9.849 f  L_reg/L_12d6fda0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.806    10.655    L_reg/L_12d6fda0_remainder0_carry_i_20__1_n_0
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.356    11.011 r  L_reg/L_12d6fda0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.021    12.032    L_reg/L_12d6fda0_remainder0_carry_i_10__1_n_0
    SLICE_X61Y5          LUT4 (Prop_lut4_I1_O)        0.326    12.358 r  L_reg/L_12d6fda0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.358    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X61Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.908 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.908    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.242 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0/O[1]
                         net (fo=6, routed)           0.822    14.064    L_reg/L_12d6fda0_remainder0_3[5]
    SLICE_X62Y3          LUT3 (Prop_lut3_I2_O)        0.303    14.367 r  L_reg/i__carry__0_i_18__1/O
                         net (fo=8, routed)           0.988    15.355    L_reg/i__carry__0_i_18__1_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I5_O)        0.124    15.479 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.566    16.045    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X63Y4          LUT5 (Prop_lut5_I3_O)        0.150    16.195 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.880    17.076    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X62Y3          LUT5 (Prop_lut5_I4_O)        0.352    17.428 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.851    18.279    L_reg/i__carry_i_19__3_n_0
    SLICE_X62Y3          LUT3 (Prop_lut3_I0_O)        0.354    18.633 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.965    19.597    L_reg/i__carry_i_11__3_n_0
    SLICE_X60Y0          LUT2 (Prop_lut2_I1_O)        0.332    19.929 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.474    20.403    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X61Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.910 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.910    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.024 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.024    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.337 f  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.811    22.148    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.454 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.264    22.719    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.843 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.120    23.962    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.150    24.112 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.962    25.074    L_reg/i__carry_i_13__3_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I0_O)        0.332    25.406 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.667    26.073    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y0          LUT6 (Prop_lut6_I4_O)        0.124    26.197 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.757    26.954    L_reg/i__carry_i_13__3_n_0
    SLICE_X59Y0          LUT3 (Prop_lut3_I1_O)        0.150    27.104 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.586    27.691    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X58Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.017 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.017    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.567 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.567    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.681 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.681    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X58Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.903 r  timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.763    timerseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.062 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.572    30.634    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124    30.758 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.811    31.569    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.693 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.592    32.284    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I4_O)        0.124    32.408 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.747    33.156    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X63Y1          LUT4 (Prop_lut4_I1_O)        0.152    33.308 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.703    37.010    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.767 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.767    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.471ns  (logic 12.105ns (34.125%)  route 23.366ns (65.875%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.419     5.636 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.932     7.569    L_reg/M_sm_pbc[7]
    SLICE_X56Y16         LUT5 (Prop_lut5_I0_O)        0.296     7.865 r  L_reg/L_12d6fda0_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.991     8.856    L_reg/L_12d6fda0_remainder0_carry__1_i_8__0_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.980 f  L_reg/L_12d6fda0_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.897     9.877    L_reg/L_12d6fda0_remainder0_carry__1_i_7__0_n_0
    SLICE_X58Y19         LUT3 (Prop_lut3_I2_O)        0.152    10.029 f  L_reg/L_12d6fda0_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.682    10.712    L_reg/L_12d6fda0_remainder0_carry_i_20__0_n_0
    SLICE_X58Y19         LUT5 (Prop_lut5_I4_O)        0.360    11.072 r  L_reg/L_12d6fda0_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.040    12.112    L_reg/L_12d6fda0_remainder0_carry_i_10__0_n_0
    SLICE_X57Y18         LUT4 (Prop_lut4_I1_O)        0.326    12.438 r  L_reg/L_12d6fda0_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.438    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.988 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.988    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.102    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.436 f  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.816    14.252    L_reg/L_12d6fda0_remainder0_1[9]
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.303    14.555 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.618    15.173    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X55Y22         LUT4 (Prop_lut4_I0_O)        0.124    15.297 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.845    16.142    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    16.266 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.169    17.435    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X54Y23         LUT3 (Prop_lut3_I2_O)        0.150    17.585 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.017    18.602    L_reg/i__carry_i_20__2_n_0
    SLICE_X55Y22         LUT3 (Prop_lut3_I1_O)        0.356    18.958 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.106    20.065    L_reg/i__carry_i_11__1_n_0
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.326    20.391 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.563    20.954    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X56Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.474 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.474    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.591 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.591    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.914 f  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.811    22.725    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.306    23.031 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    23.295    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X57Y23         LUT5 (Prop_lut5_I0_O)        0.124    23.419 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.252    24.671    L_reg/i__carry_i_14__0_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I0_O)        0.150    24.821 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.697    25.518    L_reg/i__carry_i_25__1_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.328    25.846 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           0.818    26.663    L_reg/i__carry_i_14__0_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I3_O)        0.124    26.787 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.830    27.618    L_reg/i__carry_i_13__1_n_0
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.150    27.768 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.800    28.568    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X59Y21         LUT5 (Prop_lut5_I0_O)        0.328    28.896 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.896    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.446 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.446    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.560 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.560    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.873 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.735    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y23         LUT6 (Prop_lut6_I0_O)        0.306    31.041 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.859    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.983 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.600    32.583    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y21         LUT3 (Prop_lut3_I1_O)        0.124    32.707 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.743    33.450    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124    33.574 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.953    34.527    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I1_O)        0.152    34.679 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.239    36.919    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    40.688 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.688    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.436ns  (logic 11.821ns (33.359%)  route 23.615ns (66.641%))
  Logic Levels:           33  (CARRY4=9 LUT2=1 LUT3=6 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.419     5.636 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          1.932     7.569    L_reg/M_sm_pbc[7]
    SLICE_X56Y16         LUT5 (Prop_lut5_I0_O)        0.296     7.865 r  L_reg/L_12d6fda0_remainder0_carry__1_i_8__0/O
                         net (fo=1, routed)           0.991     8.856    L_reg/L_12d6fda0_remainder0_carry__1_i_8__0_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I5_O)        0.124     8.980 f  L_reg/L_12d6fda0_remainder0_carry__1_i_7__0/O
                         net (fo=5, routed)           0.897     9.877    L_reg/L_12d6fda0_remainder0_carry__1_i_7__0_n_0
    SLICE_X58Y19         LUT3 (Prop_lut3_I2_O)        0.152    10.029 f  L_reg/L_12d6fda0_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.682    10.712    L_reg/L_12d6fda0_remainder0_carry_i_20__0_n_0
    SLICE_X58Y19         LUT5 (Prop_lut5_I4_O)        0.360    11.072 r  L_reg/L_12d6fda0_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           1.040    12.112    L_reg/L_12d6fda0_remainder0_carry_i_10__0_n_0
    SLICE_X57Y18         LUT4 (Prop_lut4_I1_O)        0.326    12.438 r  L_reg/L_12d6fda0_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.438    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X57Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.988 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.988    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.102 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.102    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__0_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.436 f  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_carry__1/O[1]
                         net (fo=4, routed)           0.816    14.252    L_reg/L_12d6fda0_remainder0_1[9]
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.303    14.555 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.618    15.173    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X55Y22         LUT4 (Prop_lut4_I0_O)        0.124    15.297 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.845    16.142    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X55Y20         LUT6 (Prop_lut6_I0_O)        0.124    16.266 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.169    17.435    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X54Y23         LUT3 (Prop_lut3_I2_O)        0.150    17.585 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           1.017    18.602    L_reg/i__carry_i_20__2_n_0
    SLICE_X55Y22         LUT3 (Prop_lut3_I1_O)        0.356    18.958 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.106    20.065    L_reg/i__carry_i_11__1_n_0
    SLICE_X58Y21         LUT2 (Prop_lut2_I1_O)        0.326    20.391 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.563    20.954    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X56Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.474 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.474    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.591 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.591    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.914 f  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.811    22.725    L_reg/L_12d6fda0_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.306    23.031 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.264    23.295    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X57Y23         LUT5 (Prop_lut5_I0_O)        0.124    23.419 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.252    24.671    L_reg/i__carry_i_14__0_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I0_O)        0.150    24.821 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.697    25.518    L_reg/i__carry_i_25__1_n_0
    SLICE_X61Y23         LUT6 (Prop_lut6_I0_O)        0.328    25.846 f  L_reg/i__carry_i_14__0/O
                         net (fo=8, routed)           0.818    26.663    L_reg/i__carry_i_14__0_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I3_O)        0.124    26.787 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.830    27.618    L_reg/i__carry_i_13__1_n_0
    SLICE_X60Y21         LUT3 (Prop_lut3_I1_O)        0.150    27.768 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.800    28.568    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X59Y21         LUT5 (Prop_lut5_I0_O)        0.328    28.896 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.896    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.446 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.446    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.560 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.560    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.873 r  bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    30.735    bseg_driver/decimal_renderer/L_12d6fda0_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X58Y23         LUT6 (Prop_lut6_I0_O)        0.306    31.041 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    31.859    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I1_O)        0.124    31.983 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.600    32.583    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y21         LUT3 (Prop_lut3_I1_O)        0.124    32.707 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.743    33.450    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.124    33.574 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.953    34.527    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.124    34.651 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.488    37.139    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    40.653 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.653    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.431ns (66.124%)  route 0.733ns (33.876%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.585     1.529    bseg_driver/ctr/clk
    SLICE_X63Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.340     2.010    bseg_driver/ctr/S[1]
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.045     2.055 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.448    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.693 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.693    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.475ns (67.493%)  route 0.710ns (32.507%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.585     1.529    bseg_driver/ctr/clk
    SLICE_X63Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.376     2.045    bseg_driver/ctr/S[0]
    SLICE_X64Y29         LUT2 (Prop_lut2_I1_O)        0.043     2.088 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.423    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.291     3.714 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.714    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.433ns (64.763%)  route 0.780ns (35.237%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.585     1.529    bseg_driver/ctr/clk
    SLICE_X63Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.376     2.045    bseg_driver/ctr/S[0]
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.045     2.090 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.404     2.495    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.742 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.742    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.460ns (65.141%)  route 0.781ns (34.859%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.585     1.529    bseg_driver/ctr/clk
    SLICE_X63Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.340     2.010    bseg_driver/ctr/S[1]
    SLICE_X64Y29         LUT2 (Prop_lut2_I0_O)        0.046     2.056 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.441     2.497    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.273     3.769 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.769    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.343ns (58.205%)  route 0.964ns (41.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.553     1.497    display/clk
    SLICE_X48Y24         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y24         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.964     2.602    mattop_OBUF[2]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.804 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.804    mattop[2]
    K5                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.409ns (61.007%)  route 0.901ns (38.993%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.551     1.495    display/clk
    SLICE_X43Y23         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.901     2.536    matclk_OBUF
    T5                   OBUF (Prop_obuf_I_O)         1.268     3.805 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.805    matclk
    T5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.364ns (55.905%)  route 1.076ns (44.095%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.553     1.497    display/clk
    SLICE_X48Y25         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           1.076     2.714    matbot_OBUF[2]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.937 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.937    matbot[2]
    H1                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.373ns (56.124%)  route 1.074ns (43.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.551     1.495    display/clk
    SLICE_X44Y25         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=5, routed)           1.074     2.709    mataddr_OBUF[0]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.941 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.941    mataddr[0]
    L2                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.401ns (56.938%)  route 1.060ns (43.062%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.551     1.495    display/clk
    SLICE_X44Y25         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.128     1.623 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           1.060     2.683    mataddr_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         1.273     3.956 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.956    mataddr[1]
    K2                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.469ns  (logic 1.475ns (59.751%)  route 0.994ns (40.249%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.585     1.529    bseg_driver/ctr/clk
    SLICE_X63Y22         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.211     1.880    L_reg/M_ctr_value_0[0]
    SLICE_X60Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.925 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.280     2.205    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.045     2.250 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.754    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         1.244     3.998 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.998    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.900ns  (logic 1.643ns (33.527%)  route 3.257ns (66.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.633    reset_cond/butt_reset_IBUF
    SLICE_X36Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.757 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.143     4.900    reset_cond/M_reset_cond_in
    SLICE_X46Y15         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.442     4.847    reset_cond/clk
    SLICE_X46Y15         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.760ns  (logic 1.643ns (34.513%)  route 3.117ns (65.487%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.633    reset_cond/butt_reset_IBUF
    SLICE_X36Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.757 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.003     4.760    reset_cond/M_reset_cond_in
    SLICE_X44Y21         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.436     4.841    reset_cond/clk
    SLICE_X44Y21         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 1.643ns (36.204%)  route 2.895ns (63.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.633    reset_cond/butt_reset_IBUF
    SLICE_X36Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.757 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.781     4.538    reset_cond/M_reset_cond_in
    SLICE_X42Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.435     4.840    reset_cond/clk
    SLICE_X42Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 1.643ns (36.204%)  route 2.895ns (63.796%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.633    reset_cond/butt_reset_IBUF
    SLICE_X36Y23         LUT1 (Prop_lut1_I0_O)        0.124     3.757 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.781     4.538    reset_cond/M_reset_cond_in
    SLICE_X42Y21         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.435     4.840    reset_cond/clk
    SLICE_X42Y21         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.900ns  (logic 1.658ns (42.519%)  route 2.242ns (57.481%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.242     3.776    forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.900 r  forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.900    forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X29Y21         FDRE                                         r  forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.435     4.840    forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/clk
    SLICE_X29Y21         FDRE                                         r  forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.806ns  (logic 1.641ns (43.132%)  route 2.164ns (56.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.164     3.682    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X12Y3          LUT1 (Prop_lut1_I0_O)        0.124     3.806 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.806    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X12Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.450     4.855    cond_butt_next_play/sync/clk
    SLICE_X12Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.752ns  (logic 1.653ns (44.057%)  route 2.099ns (55.943%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.099     3.628    forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.752 r  forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.752    forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X29Y21         FDRE                                         r  forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.435     4.840    forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/clk
    SLICE_X29Y21         FDRE                                         r  forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_96408254[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.747ns  (logic 1.640ns (43.771%)  route 2.107ns (56.229%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.107     3.623    forLoop_idx_0_96408254[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X34Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.747 r  forLoop_idx_0_96408254[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.747    forLoop_idx_0_96408254[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X34Y22         FDRE                                         r  forLoop_idx_0_96408254[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.430     4.835    forLoop_idx_0_96408254[0].cond_butt_sel_desel/sync/clk
    SLICE_X34Y22         FDRE                                         r  forLoop_idx_0_96408254[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_96408254[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.497ns  (logic 1.639ns (46.859%)  route 1.858ns (53.141%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.858     3.373    forLoop_idx_0_96408254[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X14Y17         LUT1 (Prop_lut1_I0_O)        0.124     3.497 r  forLoop_idx_0_96408254[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.497    forLoop_idx_0_96408254[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X14Y17         FDRE                                         r  forLoop_idx_0_96408254[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.442     4.847    forLoop_idx_0_96408254[1].cond_butt_sel_desel/sync/clk
    SLICE_X14Y17         FDRE                                         r  forLoop_idx_0_96408254[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1540971975[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.451ns  (logic 1.630ns (47.243%)  route 1.821ns (52.757%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.821     3.327    forLoop_idx_0_1540971975[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y17         LUT1 (Prop_lut1_I0_O)        0.124     3.451 r  forLoop_idx_0_1540971975[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.451    forLoop_idx_0_1540971975[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X14Y17         FDRE                                         r  forLoop_idx_0_1540971975[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.442     4.847    forLoop_idx_0_1540971975[0].cond_butt_dirs/sync/clk
    SLICE_X14Y17         FDRE                                         r  forLoop_idx_0_1540971975[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1540971975[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.313ns (35.763%)  route 0.562ns (64.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.562     0.830    forLoop_idx_0_1540971975[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y17         LUT1 (Prop_lut1_I0_O)        0.045     0.875 r  forLoop_idx_0_1540971975[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.875    forLoop_idx_0_1540971975[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X14Y17         FDRE                                         r  forLoop_idx_0_1540971975[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.828     2.018    forLoop_idx_0_1540971975[1].cond_butt_dirs/sync/clk
    SLICE_X14Y17         FDRE                                         r  forLoop_idx_0_1540971975[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1540971975[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.319ns (30.127%)  route 0.740ns (69.873%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.740     1.013    forLoop_idx_0_1540971975[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.058 r  forLoop_idx_0_1540971975[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.058    forLoop_idx_0_1540971975[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X14Y17         FDRE                                         r  forLoop_idx_0_1540971975[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.828     2.018    forLoop_idx_0_1540971975[0].cond_butt_dirs/sync/clk
    SLICE_X14Y17         FDRE                                         r  forLoop_idx_0_1540971975[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_96408254[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.327ns (29.888%)  route 0.767ns (70.112%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.767     1.049    forLoop_idx_0_96408254[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X14Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.094 r  forLoop_idx_0_96408254[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.094    forLoop_idx_0_96408254[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X14Y17         FDRE                                         r  forLoop_idx_0_96408254[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.828     2.018    forLoop_idx_0_96408254[1].cond_butt_sel_desel/sync/clk
    SLICE_X14Y17         FDRE                                         r  forLoop_idx_0_96408254[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.236ns  (logic 0.330ns (26.690%)  route 0.906ns (73.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.906     1.191    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X12Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.236 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.236    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X12Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.836     2.026    cond_butt_next_play/sync/clk
    SLICE_X12Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_96408254[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.329ns (26.151%)  route 0.928ns (73.849%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.928     1.212    forLoop_idx_0_96408254[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X34Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.257 r  forLoop_idx_0_96408254[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.257    forLoop_idx_0_96408254[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X34Y22         FDRE                                         r  forLoop_idx_0_96408254[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.818     2.008    forLoop_idx_0_96408254[0].cond_butt_sel_desel/sync/clk
    SLICE_X34Y22         FDRE                                         r  forLoop_idx_0_96408254[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.265ns  (logic 0.341ns (26.980%)  route 0.924ns (73.020%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.924     1.220    forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.265 r  forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.265    forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X29Y21         FDRE                                         r  forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.821     2.011    forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/clk
    SLICE_X29Y21         FDRE                                         r  forLoop_idx_0_1540971975[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.327ns  (logic 0.347ns (26.133%)  route 0.980ns (73.867%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.980     1.282    forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X29Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.327 r  forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.327    forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X29Y21         FDRE                                         r  forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.821     2.011    forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/clk
    SLICE_X29Y21         FDRE                                         r  forLoop_idx_0_1540971975[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.331ns (21.526%)  route 1.208ns (78.474%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.932     1.219    reset_cond/butt_reset_IBUF
    SLICE_X36Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.264 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.276     1.539    reset_cond/M_reset_cond_in
    SLICE_X42Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.821     2.011    reset_cond/clk
    SLICE_X42Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.539ns  (logic 0.331ns (21.526%)  route 1.208ns (78.474%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.932     1.219    reset_cond/butt_reset_IBUF
    SLICE_X36Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.264 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.276     1.539    reset_cond/M_reset_cond_in
    SLICE_X42Y21         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.821     2.011    reset_cond/clk
    SLICE_X42Y21         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.630ns  (logic 0.331ns (20.332%)  route 1.298ns (79.668%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.932     1.219    reset_cond/butt_reset_IBUF
    SLICE_X36Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.264 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.366     1.630    reset_cond/M_reset_cond_in
    SLICE_X44Y21         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.822     2.012    reset_cond/clk
    SLICE_X44Y21         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





