// Seed: 1361128706
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output wand id_2,
    output supply1 id_3
);
  always @(posedge id_1 or posedge 1) begin
    #1 id_2#(.id_1(1)) = id_1;
  end
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    input  uwire id_2,
    output wor   id_3
);
  wire id_5;
  assign id_1 = 1;
  tri id_6;
  assign id_6 = 1 || 1;
  time  id_7;
  uwire id_8 = 1'b0;
  wire  id_9;
  wire  id_10;
  module_0(
      id_0, id_0, id_1, id_1
  );
  assign id_7 = 1'b0 ? 1 : id_8;
  wire id_11, id_12;
  assign id_8 = 1;
endmodule
