Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 18 14:31:39 2020
| Host         : LAPTOP-N3N9V3PL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopSystem_timing_summary_routed.rpt -pb TopSystem_timing_summary_routed.pb -rpx TopSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : TopSystem
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: image_handler/vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: image_handler/vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: keyboard_handler/CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_handler/uut/db_clk/O_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[0].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[10].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[11].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[12].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[13].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[14].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[15].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[16].fdiv/clkDiv_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: segDisp/genblk1[17].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[1].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[2].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[3].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[4].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[5].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[6].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[7].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[8].fdiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: segDisp/genblk1[9].fdiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 153 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.461        0.000                      0                   62        0.188        0.000                      0                   62        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.461        0.000                      0                   62        0.188        0.000                      0                   62        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.676ns (16.230%)  route 3.489ns (83.770%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.566     5.087    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  image_handler/vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           1.017     6.560    image_handler/vga_sync_unit/pixel_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.684 r  image_handler/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.734     7.419    image_handler_n_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.515 r  h_count_reg_reg[9]_i_1/O
                         net (fo=38, routed)          1.738     9.252    image_handler/vga_sync_unit/p_tick
    SLICE_X31Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.433    14.774    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[1]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X31Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.713    image_handler/vga_sync_unit/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.676ns (16.230%)  route 3.489ns (83.770%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.566     5.087    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  image_handler/vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           1.017     6.560    image_handler/vga_sync_unit/pixel_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.684 r  image_handler/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.734     7.419    image_handler_n_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.515 r  h_count_reg_reg[9]_i_1/O
                         net (fo=38, routed)          1.738     9.252    image_handler/vga_sync_unit/p_tick
    SLICE_X31Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.433    14.774    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[2]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X31Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.713    image_handler/vga_sync_unit/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.676ns (16.226%)  route 3.490ns (83.774%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.566     5.087    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  image_handler/vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           1.017     6.560    image_handler/vga_sync_unit/pixel_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.684 r  image_handler/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.734     7.419    image_handler_n_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.515 r  h_count_reg_reg[9]_i_1/O
                         net (fo=38, routed)          1.739     9.253    image_handler/vga_sync_unit/p_tick
    SLICE_X29Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.435    14.776    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X29Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.715    image_handler/vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.462ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.676ns (16.226%)  route 3.490ns (83.774%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.566     5.087    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  image_handler/vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           1.017     6.560    image_handler/vga_sync_unit/pixel_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.684 r  image_handler/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.734     7.419    image_handler_n_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.515 r  h_count_reg_reg[9]_i_1/O
                         net (fo=38, routed)          1.739     9.253    image_handler/vga_sync_unit/p_tick
    SLICE_X29Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.435    14.776    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[6]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X29Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.715    image_handler/vga_sync_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.715    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                  5.462    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.676ns (16.230%)  route 3.489ns (83.770%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.566     5.087    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  image_handler/vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           1.017     6.560    image_handler/vga_sync_unit/pixel_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.684 r  image_handler/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.734     7.419    image_handler_n_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.515 r  h_count_reg_reg[9]_i_1/O
                         net (fo=38, routed)          1.738     9.252    image_handler/vga_sync_unit/p_tick
    SLICE_X30Y59         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.433    14.774    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X30Y59         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[0]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X30Y59         FDRE (Setup_fdre_C_CE)      -0.169    14.749    image_handler/vga_sync_unit/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.676ns (16.230%)  route 3.489ns (83.770%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.566     5.087    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  image_handler/vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           1.017     6.560    image_handler/vga_sync_unit/pixel_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.684 r  image_handler/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.734     7.419    image_handler_n_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.515 r  h_count_reg_reg[9]_i_1/O
                         net (fo=38, routed)          1.738     9.252    image_handler/vga_sync_unit/p_tick
    SLICE_X30Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.433    14.774    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X30Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X30Y60         FDRE (Setup_fdre_C_CE)      -0.169    14.749    image_handler/vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.676ns (16.230%)  route 3.489ns (83.770%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.566     5.087    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  image_handler/vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           1.017     6.560    image_handler/vga_sync_unit/pixel_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.684 r  image_handler/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.734     7.419    image_handler_n_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.515 r  h_count_reg_reg[9]_i_1/O
                         net (fo=38, routed)          1.738     9.252    image_handler/vga_sync_unit/p_tick
    SLICE_X30Y59         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.433    14.774    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X30Y59         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X30Y59         FDRE (Setup_fdre_C_CE)      -0.169    14.749    image_handler/vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.676ns (16.230%)  route 3.489ns (83.770%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.566     5.087    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  image_handler/vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           1.017     6.560    image_handler/vga_sync_unit/pixel_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.684 r  image_handler/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.734     7.419    image_handler_n_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.515 r  h_count_reg_reg[9]_i_1/O
                         net (fo=38, routed)          1.738     9.252    image_handler/vga_sync_unit/p_tick
    SLICE_X30Y59         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.433    14.774    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X30Y59         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[7]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X30Y59         FDRE (Setup_fdre_C_CE)      -0.169    14.749    image_handler/vga_sync_unit/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.749    
                         arrival time                          -9.252    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.676ns (16.234%)  route 3.488ns (83.766%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.566     5.087    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  image_handler/vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           1.017     6.560    image_handler/vga_sync_unit/pixel_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.684 r  image_handler/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.734     7.419    image_handler_n_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.515 r  h_count_reg_reg[9]_i_1/O
                         net (fo=38, routed)          1.737     9.251    image_handler/vga_sync_unit/p_tick
    SLICE_X30Y61         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.432    14.773    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X30Y61         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X30Y61         FDRE (Setup_fdre_C_CE)      -0.169    14.748    image_handler/vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.497    

Slack (MET) :             5.497ns  (required time - arrival time)
  Source:                 image_handler/vga_sync_unit/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.164ns  (logic 0.676ns (16.234%)  route 3.488ns (83.766%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.566     5.087    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  image_handler/vga_sync_unit/pixel_reg_reg[1]/Q
                         net (fo=2, routed)           1.017     6.560    image_handler/vga_sync_unit/pixel_reg[1]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.124     6.684 r  image_handler/vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.734     7.419    image_handler_n_7
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.515 r  h_count_reg_reg[9]_i_1/O
                         net (fo=38, routed)          1.737     9.251    image_handler/vga_sync_unit/p_tick
    SLICE_X30Y61         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.432    14.773    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X30Y61         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X30Y61         FDRE (Setup_fdre_C_CE)      -0.169    14.748    image_handler/vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.559     1.442    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  image_handler/vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=14, routed)          0.135     1.718    image_handler/vga_sync_unit/h_count_reg_reg[7]_0[1]
    SLICE_X30Y60         LUT4 (Prop_lut4_I2_O)        0.045     1.763 r  image_handler/vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.763    image_handler/vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X30Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.827     1.955    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X30Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.120     1.575    image_handler/vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.580%)  route 0.170ns (47.420%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  image_handler/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=3, routed)           0.170     1.759    image_handler/vga_sync_unit/pixel_reg[0]
    SLICE_X36Y48         LUT2 (Prop_lut2_I0_O)        0.048     1.807 r  image_handler/vga_sync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    image_handler/vga_sync_unit/pixel_next[1]
    SLICE_X36Y48         FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    image_handler/vga_sync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 segDisp/genblk1[0].fdiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segDisp/genblk1[0].fdiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.582     1.465    segDisp/genblk1[0].fdiv/CLK
    SLICE_X60Y23         FDRE                                         r  segDisp/genblk1[0].fdiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  segDisp/genblk1[0].fdiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.175     1.804    segDisp/genblk1[0].fdiv/clkDiv_reg_0
    SLICE_X60Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.849 r  segDisp/genblk1[0].fdiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.849    segDisp/genblk1[0].fdiv/clkDiv_i_1_n_0
    SLICE_X60Y23         FDRE                                         r  segDisp/genblk1[0].fdiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.849     1.976    segDisp/genblk1[0].fdiv/CLK
    SLICE_X60Y23         FDRE                                         r  segDisp/genblk1[0].fdiv/clkDiv_reg/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.120     1.585    segDisp/genblk1[0].fdiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/pixel_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.035%)  route 0.171ns (47.965%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  image_handler/vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=3, routed)           0.171     1.760    image_handler/vga_sync_unit/pixel_reg[0]
    SLICE_X36Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.805 r  image_handler/vga_sync_unit/pixel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.805    image_handler/vga_sync_unit/pixel_next[0]
    SLICE_X36Y48         FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.833     1.960    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  image_handler/vga_sync_unit/pixel_reg_reg[0]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.092     1.539    image_handler/vga_sync_unit/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.227ns (63.535%)  route 0.130ns (36.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.559     1.442    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  image_handler/vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=15, routed)          0.130     1.701    image_handler/vga_sync_unit/h_count_reg_reg[7]_0[6]
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.099     1.800 r  image_handler/vga_sync_unit/h_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.800    image_handler/vga_sync_unit/h_count_reg[5]_i_1_n_0
    SLICE_X29Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.829     1.956    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X29Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[5]/C
                         clock pessimism             -0.514     1.442    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.091     1.533    image_handler/vga_sync_unit/h_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.212ns (53.719%)  route 0.183ns (46.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.560     1.443    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X30Y59         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  image_handler/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=14, routed)          0.183     1.790    image_handler/vga_sync_unit/h_count_reg_reg[7]_0[0]
    SLICE_X31Y60         LUT3 (Prop_lut3_I2_O)        0.048     1.838 r  image_handler/vga_sync_unit/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    image_handler/vga_sync_unit/h_count_reg[2]_i_1_n_0
    SLICE_X31Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.827     1.955    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[2]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X31Y60         FDRE (Hold_fdre_C_D)         0.107     1.565    image_handler/vga_sync_unit/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 keyboard_handler/CLK50MHZ_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_handler/CLK50MHZ_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.446    keyboard_handler/CLK
    SLICE_X36Y46         FDRE                                         r  keyboard_handler/CLK50MHZ_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  keyboard_handler/CLK50MHZ_reg/Q
                         net (fo=2, routed)           0.185     1.772    keyboard_handler/CLK50MHZ
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  keyboard_handler/CLK50MHZ_i_1/O
                         net (fo=1, routed)           0.000     1.817    keyboard_handler/CLK50MHZ_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  keyboard_handler/CLK50MHZ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.832     1.959    keyboard_handler/CLK
    SLICE_X36Y46         FDRE                                         r  keyboard_handler/CLK50MHZ_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    keyboard_handler/CLK50MHZ_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.292%)  route 0.254ns (57.708%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.559     1.442    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X33Y61         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  image_handler/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=13, routed)          0.254     1.837    image_handler/vga_sync_unit/v_count_reg_reg[5]_0[3]
    SLICE_X34Y61         LUT3 (Prop_lut3_I1_O)        0.045     1.882 r  image_handler/vga_sync_unit/v_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.882    image_handler/vga_sync_unit/v_count_reg[6]_i_1_n_0
    SLICE_X34Y61         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.826     1.954    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X34Y61         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X34Y61         FDRE (Hold_fdre_C_D)         0.121     1.597    image_handler/vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.209ns (53.364%)  route 0.183ns (46.636%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.560     1.443    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X30Y59         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  image_handler/vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=14, routed)          0.183     1.790    image_handler/vga_sync_unit/h_count_reg_reg[7]_0[0]
    SLICE_X31Y60         LUT2 (Prop_lut2_I0_O)        0.045     1.835 r  image_handler/vga_sync_unit/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.835    image_handler/vga_sync_unit/h_count_reg[1]_i_1_n_0
    SLICE_X31Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.827     1.955    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  image_handler/vga_sync_unit/h_count_reg_reg[1]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X31Y60         FDRE (Hold_fdre_C_D)         0.091     1.549    image_handler/vga_sync_unit/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 image_handler/vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_handler/vga_sync_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.293%)  route 0.191ns (50.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.559     1.442    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X33Y61         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  image_handler/vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=13, routed)          0.191     1.775    image_handler/vga_sync_unit/v_count_reg_reg[5]_0[3]
    SLICE_X33Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.820 r  image_handler/vga_sync_unit/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.820    image_handler/vga_sync_unit/v_count_reg[5]_i_1_n_0
    SLICE_X33Y61         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.827     1.955    image_handler/vga_sync_unit/clk_IBUF_BUFG
    SLICE_X33Y61         FDRE                                         r  image_handler/vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X33Y61         FDRE (Hold_fdre_C_D)         0.091     1.533    image_handler/vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y59   image_handler/vga_sync_unit/hsync_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   image_handler/vga_sync_unit/pixel_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   image_handler/vga_sync_unit/pixel_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y60   image_handler/vga_sync_unit/v_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y61   image_handler/vga_sync_unit/v_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y61   image_handler/vga_sync_unit/v_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y61   image_handler/vga_sync_unit/v_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y59   image_handler/vga_sync_unit/v_count_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y59   image_handler/vga_sync_unit/v_count_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   image_handler/vga_sync_unit/pixel_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   image_handler/vga_sync_unit/pixel_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   keyboard_handler/CLK50MHZ_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   image_handler/vga_sync_unit/pixel_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   image_handler/vga_sync_unit/pixel_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y60   image_handler/vga_sync_unit/v_count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y61   image_handler/vga_sync_unit/v_count_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y61   image_handler/vga_sync_unit/v_count_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y61   image_handler/vga_sync_unit/v_count_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y59   image_handler/vga_sync_unit/v_count_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   keyboard_handler/keycodev_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   keyboard_handler/keycodev_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   keyboard_handler/keycodev_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   keyboard_handler/keycodev_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   keyboard_handler/keycodev_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   segDisp/genblk1[0].fdiv/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y17   keyboard_handler/keycodev_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   keyboard_handler/keycodev_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y17   keyboard_handler/keycodev_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   keyboard_handler/keycodev_reg[12]/C



