// Seed: 2054555532
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri id_3,
    output supply0 id_4,
    input tri0 id_5,
    output wor id_6,
    output wor id_7,
    input tri0 id_8
);
  wire id_10;
endmodule
module module_1 (
    output wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    input wire id_4,
    input supply0 id_5,
    output tri id_6,
    input wor id_7,
    input tri id_8,
    input tri1 id_9
);
  wire id_11;
  module_0(
      id_2, id_7, id_1, id_9, id_0, id_1, id_6, id_6, id_3
  );
endmodule
