Info: Starting: Create simulation model
Info: ip-generate --project-directory=H:/SeniorYear/ENGR325/Lab/Lab5/Documents/ --output-directory=H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system.sopcinfo --report-file=html:H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system.html --report-file=sip:H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system/simulation/nios_system.sip --report-file=csv:H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system.csv --report-file=spd:H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system.spd --report-file=cmp:H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system.cmp --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system.qsys
Progress: Loading Documents/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module RAM
Progress: Adding BRIDGE [altera_up_avalon_to_external_bus_bridge 13.0]
Progress: Parameterizing module BRIDGE
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system: Generating nios_system "nios_system" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 16 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 9 modules, 36 connections
Info: merlin_domain_transform: After transform: 18 modules, 93 connections
Info: merlin_router_transform: After transform: 23 modules, 113 connections
Info: merlin_traffic_limiter_transform: After transform: 24 modules, 118 connections
Info: merlin_burst_transform: After transform: 25 modules, 122 connections
Info: reset_adaptation_transform: After transform: 26 modules, 97 connections
Info: merlin_network_to_switch_transform: After transform: 35 modules, 119 connections
Info: merlin_width_transform: After transform: 37 modules, 125 connections
Info: limiter_update_transform: After transform: 37 modules, 126 connections
Info: merlin_mm_transform: After transform: 37 modules, 126 connections
Info: merlin_interrupt_mapper_transform: After transform: 38 modules, 129 connections
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: CPU: Starting RTL generation for module 'nios_system_CPU'
Info: CPU:   Generation command is [exec C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13sp1/quartus/sopc_builder/bin/europa -I C:/altera/13sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13sp1/quartus/sopc_builder/bin -I C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_CPU --dir=C:/Users/dma2/AppData/Local/Temp/alt8176_8044352503886373548.dir/0066_CPU_gen/ --quartus_dir=C:/altera/13sp1/quartus --vhdl --config=C:/Users/dma2/AppData/Local/Temp/alt8176_8044352503886373548.dir/0066_CPU_gen//nios_system_CPU_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/dma2/AppData/Local/Temp/alt8176_8044352503886373548.dir/0066_CPU_gen/    --bogus  ]
Info: CPU: # 2019.10.07 19:51:00 (*) Starting Nios II generation
Info: CPU: # 2019.10.07 19:51:00 (*)   Checking for plaintext license.
Info: CPU: # 2019.10.07 19:51:01 (*)   Couldn't query license setup in Quartus directory C:/altera/13sp1/quartus
Info: CPU: # 2019.10.07 19:51:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2019.10.07 19:51:01 (*)   Plaintext license not found.
Info: CPU: # 2019.10.07 19:51:01 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2019.10.07 19:51:01 (*)   Couldn't query license setup in Quartus directory C:/altera/13sp1/quartus
Info: CPU: # 2019.10.07 19:51:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2019.10.07 19:51:01 (*)   Encrypted license found.  SOF will not be time-limited.
Info: CPU: # 2019.10.07 19:51:01 (*)   Elaborating CPU configuration settings
Info: CPU: # 2019.10.07 19:51:01 (*)   Creating all objects for CPU
Info: CPU: # 2019.10.07 19:51:02 (*)     Pipeline frontend
Info: CPU: # 2019.10.07 19:51:03 (*)   Creating 'C:/Users/dma2/AppData/Local/Temp/alt8176_8044352503886373548.dir/0066_CPU_gen//nios_system_CPU_nios2_waves.do'
Info: CPU: # 2019.10.07 19:51:03 (*)   Generating RTL from CPU objects
Info: CPU: # 2019.10.07 19:51:07 (*)   Creating encrypted RTL
Info: CPU: # 2019.10.07 19:51:08 (*)   Creating IP functional simulation model
Info: CPU: # 2019.10.07 19:51:15 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'nios_system_CPU'
Info: CPU: "nios_system" instantiated altera_nios2_qsys "CPU"
Info: RAM: Starting RTL generation for module 'nios_system_RAM'
Info: RAM:   Generation command is [exec C:/altera/13sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13sp1/quartus/sopc_builder/bin/europa -I C:/altera/13sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13sp1/quartus/sopc_builder/bin -I C:/altera/13sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_RAM --dir=C:/Users/dma2/AppData/Local/Temp/alt8176_8044352503886373548.dir/0067_RAM_gen/ --quartus_dir=C:/altera/13sp1/quartus --vhdl --config=C:/Users/dma2/AppData/Local/Temp/alt8176_8044352503886373548.dir/0067_RAM_gen//nios_system_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/dma2/AppData/Local/Temp/alt8176_8044352503886373548.dir/0067_RAM_gen/  ]
Info: RAM: Done RTL generation for module 'nios_system_RAM'
Info: RAM: "nios_system" instantiated altera_avalon_onchip_memory2 "RAM"
Info: BRIDGE: Starting Generation of Avalon to External Bus Bridge
Info: BRIDGE: "nios_system" instantiated altera_up_avalon_to_external_bus_bridge "BRIDGE"
Info: CPU_instruction_master_translator: "nios_system" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: CPU_jtag_debug_module_translator: "nios_system" instantiated altera_merlin_slave_translator "CPU_jtag_debug_module_translator"
Info: CPU_instruction_master_translator_avalon_universal_master_0_agent: "nios_system" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_system" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model nios_system_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_system" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: BRIDGE_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: BRIDGE_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model nios_system_BRIDGE_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: BRIDGE_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_system" instantiated altera_avalon_sc_fifo "BRIDGE_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios_system" instantiated altera_merlin_router "addr_router"
Info: id_router: "nios_system" instantiated altera_merlin_router "id_router"
Info: id_router_002: "nios_system" instantiated altera_merlin_router "id_router_002"
Info: limiter: "nios_system" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "nios_system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Info: cmd_xbar_demux: Generated simulation model nios_system_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: Generating VHDL simulation model
Info: cmd_xbar_demux_001: Generated simulation model nios_system_cmd_xbar_demux_001.vho
Info: cmd_xbar_demux_001: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: Generating VHDL simulation model
Info: cmd_xbar_mux: Generated simulation model nios_system_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: Generating VHDL simulation model
Info: rsp_xbar_demux: Generated simulation model nios_system_rsp_xbar_demux.vho
Info: rsp_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: Generating VHDL simulation model
Info: rsp_xbar_mux: Generated simulation model nios_system_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: width_adapter: "nios_system" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system/simulation/submodules/mentor/altera_merlin_address_alignment.sv
Info: Reusing file H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv
Info: Reusing file H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system/simulation/submodules/aldec/altera_merlin_address_alignment.sv
Info: Reusing file H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: Generating VHDL simulation model
Info: irq_mapper: Generated simulation model nios_system_irq_mapper.vho
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: nios_system: Done nios_system" with 23 modules, 131 files, 5367724 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system.spd --output-directory=H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system/simulation/
Info: Doing: ip-make-simscript --spd=H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system.spd --output-directory=H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system/simulation/
Info: Generating the following file(s) for MODELSIM simulator in H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	14 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=H:/SeniorYear/ENGR325/Lab/Lab5/Documents/ --output-directory=H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system/ --report-file=bsf:H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system.qsys
Progress: Loading Documents/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module RAM
Progress: Adding BRIDGE [altera_up_avalon_to_external_bus_bridge 13.0]
Progress: Parameterizing module BRIDGE
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=H:/SeniorYear/ENGR325/Lab/Lab5/Documents/ --output-directory=H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system.sopcinfo --report-file=html:H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system.html --report-file=qip:H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system/synthesis/nios_system.qip --report-file=cmp:H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system.qsys --language=VHDL
Progress: Loading Documents/nios_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding CPU [altera_nios2_qsys 13.0]
Progress: Parameterizing module CPU
Progress: Adding RAM [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module RAM
Progress: Adding BRIDGE [altera_up_avalon_to_external_bus_bridge 13.0]
Progress: Parameterizing module BRIDGE
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 16 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 9 modules, 36 connections
Info: merlin_domain_transform: After transform: 18 modules, 93 connections
Info: merlin_router_transform: After transform: 23 modules, 113 connections
Info: merlin_traffic_limiter_transform: After transform: 24 modules, 118 connections
Info: merlin_burst_transform: After transform: 25 modules, 122 connections
Info: reset_adaptation_transform: After transform: 26 modules, 97 connections
Info: merlin_network_to_switch_transform: After transform: 35 modules, 119 connections
Info: merlin_width_transform: After transform: 37 modules, 125 connections
Info: limiter_update_transform: After transform: 37 modules, 126 connections
Info: merlin_mm_transform: After transform: 37 modules, 126 connections
Info: merlin_interrupt_mapper_transform: After transform: 38 modules, 129 connections
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: nios_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: CPU: Starting RTL generation for module 'nios_system_CPU'
Info: CPU:   Generation command is [exec C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13sp1/quartus/sopc_builder/bin/europa -I C:/altera/13sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13sp1/quartus/sopc_builder/bin -I C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_CPU --dir=C:/Users/dma2/AppData/Local/Temp/alt8176_8044352503886373548.dir/0111_CPU_gen/ --quartus_dir=C:/altera/13sp1/quartus --verilog --config=C:/Users/dma2/AppData/Local/Temp/alt8176_8044352503886373548.dir/0111_CPU_gen//nios_system_CPU_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: CPU: # 2019.10.07 19:51:32 (*) Starting Nios II generation
Info: CPU: # 2019.10.07 19:51:32 (*)   Checking for plaintext license.
Info: CPU: # 2019.10.07 19:51:33 (*)   Couldn't query license setup in Quartus directory C:/altera/13sp1/quartus
Info: CPU: # 2019.10.07 19:51:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2019.10.07 19:51:33 (*)   Plaintext license not found.
Info: CPU: # 2019.10.07 19:51:33 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2019.10.07 19:51:33 (*)   Couldn't query license setup in Quartus directory C:/altera/13sp1/quartus
Info: CPU: # 2019.10.07 19:51:33 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2019.10.07 19:51:33 (*)   Encrypted license found.  SOF will not be time-limited.
Info: CPU: # 2019.10.07 19:51:33 (*)   Elaborating CPU configuration settings
Info: CPU: # 2019.10.07 19:51:33 (*)   Creating all objects for CPU
Info: CPU: # 2019.10.07 19:51:34 (*)     Pipeline frontend
Info: CPU: # 2019.10.07 19:51:35 (*)   Generating RTL from CPU objects
Info: CPU: # 2019.10.07 19:51:37 (*)   Creating encrypted RTL
Info: CPU: # 2019.10.07 19:51:38 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'nios_system_CPU'
Info: CPU: "nios_system" instantiated altera_nios2_qsys "CPU"
Info: RAM: Starting RTL generation for module 'nios_system_RAM'
Info: RAM:   Generation command is [exec C:/altera/13sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13sp1/quartus/sopc_builder/bin/europa -I C:/altera/13sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13sp1/quartus/sopc_builder/bin -I C:/altera/13sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_system_RAM --dir=C:/Users/dma2/AppData/Local/Temp/alt8176_8044352503886373548.dir/0112_RAM_gen/ --quartus_dir=C:/altera/13sp1/quartus --verilog --config=C:/Users/dma2/AppData/Local/Temp/alt8176_8044352503886373548.dir/0112_RAM_gen//nios_system_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'nios_system_RAM'
Info: RAM: "nios_system" instantiated altera_avalon_onchip_memory2 "RAM"
Info: BRIDGE: Starting Generation of Avalon to External Bus Bridge
Info: BRIDGE: "nios_system" instantiated altera_up_avalon_to_external_bus_bridge "BRIDGE"
Info: CPU_instruction_master_translator: "nios_system" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: CPU_jtag_debug_module_translator: "nios_system" instantiated altera_merlin_slave_translator "CPU_jtag_debug_module_translator"
Info: CPU_instruction_master_translator_avalon_universal_master_0_agent: "nios_system" instantiated altera_merlin_master_agent "CPU_instruction_master_translator_avalon_universal_master_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios_system" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios_system" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios_system" instantiated altera_merlin_router "addr_router"
Info: id_router: "nios_system" instantiated altera_merlin_router "id_router"
Info: id_router_002: "nios_system" instantiated altera_merlin_router "id_router_002"
Info: limiter: "nios_system" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "nios_system" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "nios_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "nios_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "nios_system" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file H:/SeniorYear/ENGR325/Lab/Lab5/Documents/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: nios_system: Done nios_system" with 22 modules, 92 files, 1988462 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
