-- Project:   \\Mac\Data\VScode\GIT\MacPro_KickStart\PSoC4200L.cydsn\PSoC4200L.cyprj
-- Generated: 05/07/2023 21:45:17
-- PSoC Creator  4.4

ENTITY PSoC4200L IS
    PORT(
        EE_MISO(0)_PAD : IN std_ulogic;
        HOST_MOSI(0)_PAD : IN std_ulogic;
        EE_SS(0)_PAD : OUT std_ulogic;
        HOST_SS(0)_PAD : IN std_ulogic;
        EE_MOSI(0)_PAD : OUT std_ulogic;
        EE_CLK(0)_PAD : OUT std_ulogic;
        HOST_MISO(0)_PAD : OUT std_ulogic;
        HOST_CLK(0)_PAD : IN std_ulogic;
        EE_WP(0)_PAD : OUT std_ulogic;
        HOST_WP(0)_PAD : IN std_ulogic;
        EE_HOLD(0)_PAD : OUT std_ulogic;
        HOST_HOLD(0)_PAD : IN std_ulogic;
        \USBUART:Dp(0)_PAD\ : INOUT std_ulogic;
        \USBUART:Dm(0)_PAD\ : OUT std_ulogic);
    ATTRIBUTE voltage_VDDIO_A_0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA_0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDA_CTB OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_0 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_1 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_2 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_3 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_4 OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VDDIO_A OF __DEFAULT__ : ENTITY IS 3.3e0;
    ATTRIBUTE voltage_VBUS OF __DEFAULT__ : ENTITY IS 5e0;
END PSoC4200L;

ARCHITECTURE __DEFAULT__ OF PSoC4200L IS
    SIGNAL ClockBlock_ECO : bit;
    SIGNAL ClockBlock_ExtClk : bit;
    SIGNAL ClockBlock_HFClk : bit;
    ATTRIBUTE global_signal OF ClockBlock_HFClk : SIGNAL IS true;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_LFClk : bit;
    SIGNAL ClockBlock_PLL0 : bit;
    SIGNAL ClockBlock_PLL1 : bit;
    SIGNAL ClockBlock_Routed1 : bit;
    SIGNAL ClockBlock_SysClk : bit;
    SIGNAL ClockBlock_WCO : bit;
    SIGNAL EE_CLK(0)__PA : bit;
    SIGNAL EE_HOLD(0)__PA : bit;
    SIGNAL EE_MISO(0)__PA : bit;
    SIGNAL EE_MOSI(0)__PA : bit;
    SIGNAL EE_SS(0)__PA : bit;
    SIGNAL EE_WP(0)__PA : bit;
    SIGNAL HOST_CLK(0)__PA : bit;
    SIGNAL HOST_HOLD(0)__PA : bit;
    SIGNAL HOST_MISO(0)__PA : bit;
    SIGNAL HOST_MOSI(0)__PA : bit;
    SIGNAL HOST_SS(0)__PA : bit;
    SIGNAL HOST_WP(0)__PA : bit;
    SIGNAL Net_10 : bit;
    SIGNAL Net_11 : bit;
    ATTRIBUTE udbclken_assigned OF Net_11 : SIGNAL IS "False";
    SIGNAL Net_12 : bit;
    SIGNAL Net_24 : bit;
    ATTRIBUTE placement_force OF Net_24 : SIGNAL IS "U(1,1,B)0";
    SIGNAL Net_27 : bit;
    ATTRIBUTE placement_force OF Net_27 : SIGNAL IS "U(0,0,A)2";
    SIGNAL Net_3 : bit;
    ATTRIBUTE placement_force OF Net_3 : SIGNAL IS "U(0,2,B)1";
    SIGNAL Net_30 : bit;
    SIGNAL Net_31 : bit;
    ATTRIBUTE placement_force OF Net_31 : SIGNAL IS "U(1,2,A)2";
    SIGNAL Net_52 : bit;
    ATTRIBUTE placement_force OF Net_52 : SIGNAL IS "U(1,0,B)1";
    SIGNAL Net_54 : bit;
    ATTRIBUTE placement_force OF Net_54 : SIGNAL IS "U(1,3,A)3";
    SIGNAL Net_56 : bit;
    SIGNAL Net_61 : bit;
    ATTRIBUTE placement_force OF Net_61 : SIGNAL IS "U(0,0,B)1";
    SIGNAL Net_68 : bit;
    SIGNAL Net_75 : bit;
    ATTRIBUTE placement_force OF Net_75 : SIGNAL IS "U(0,0,B)0";
    SIGNAL Net_77 : bit;
    SIGNAL Net_79 : bit;
    ATTRIBUTE placement_force OF Net_79 : SIGNAL IS "U(0,3,B)0";
    SIGNAL Net_81 : bit;
    SIGNAL Net_83 : bit;
    SIGNAL \Control_SELECT_SPI:control_2\ : bit;
    SIGNAL \Control_SELECT_SPI:control_3\ : bit;
    SIGNAL \Control_SELECT_SPI:control_4\ : bit;
    SIGNAL \Control_SELECT_SPI:control_5\ : bit;
    SIGNAL \Control_SELECT_SPI:control_6\ : bit;
    SIGNAL \Control_SELECT_SPI:control_7\ : bit;
    SIGNAL \SPIM_EE:BSPIM:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EE:BSPIM:cnt_enable\ : SIGNAL IS "U(0,0,B)2";
    SIGNAL \SPIM_EE:BSPIM:cnt_tc\ : bit;
    SIGNAL \SPIM_EE:BSPIM:count_0\ : bit;
    SIGNAL \SPIM_EE:BSPIM:count_1\ : bit;
    SIGNAL \SPIM_EE:BSPIM:count_2\ : bit;
    SIGNAL \SPIM_EE:BSPIM:count_3\ : bit;
    SIGNAL \SPIM_EE:BSPIM:count_4\ : bit;
    SIGNAL \SPIM_EE:BSPIM:count_5\ : bit;
    SIGNAL \SPIM_EE:BSPIM:count_6\ : bit;
    SIGNAL \SPIM_EE:BSPIM:ld_ident\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EE:BSPIM:ld_ident\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \SPIM_EE:BSPIM:load_cond\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EE:BSPIM:load_cond\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \SPIM_EE:BSPIM:load_rx_data\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EE:BSPIM:load_rx_data\ : SIGNAL IS "U(1,3,B)3";
    SIGNAL \SPIM_EE:BSPIM:mosi_from_dp\ : bit;
    SIGNAL \SPIM_EE:BSPIM:rx_status_4\ : bit;
    SIGNAL \SPIM_EE:BSPIM:rx_status_5\ : bit;
    SIGNAL \SPIM_EE:BSPIM:rx_status_6\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EE:BSPIM:rx_status_6\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \SPIM_EE:BSPIM:state_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EE:BSPIM:state_0\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \SPIM_EE:BSPIM:state_1\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EE:BSPIM:state_1\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \SPIM_EE:BSPIM:state_2\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EE:BSPIM:state_2\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \SPIM_EE:BSPIM:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EE:BSPIM:tx_status_0\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \SPIM_EE:BSPIM:tx_status_1\ : bit;
    SIGNAL \SPIM_EE:BSPIM:tx_status_2\ : bit;
    SIGNAL \SPIM_EE:BSPIM:tx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPIM_EE:BSPIM:tx_status_4\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \SPIM_EE:Net_276_digital\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPIM_EE:Net_276_digital\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPIM_EE:Net_276_digital\ : SIGNAL IS true;
    SIGNAL \SPIS_HOST:BSPIS:byte_complete\ : bit;
    ATTRIBUTE placement_force OF \SPIS_HOST:BSPIS:byte_complete\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \SPIS_HOST:BSPIS:count_0\ : bit;
    SIGNAL \SPIS_HOST:BSPIS:count_1\ : bit;
    SIGNAL \SPIS_HOST:BSPIS:count_2\ : bit;
    SIGNAL \SPIS_HOST:BSPIS:count_3\ : bit;
    SIGNAL \SPIS_HOST:BSPIS:count_4\ : bit;
    SIGNAL \SPIS_HOST:BSPIS:count_5\ : bit;
    SIGNAL \SPIS_HOST:BSPIS:count_6\ : bit;
    SIGNAL \SPIS_HOST:BSPIS:dpMISO_fifo_empty\ : bit;
    SIGNAL \SPIS_HOST:BSPIS:dpMOSI_fifo_full\ : bit;
    SIGNAL \SPIS_HOST:BSPIS:dpMOSI_fifo_full_reg\ : bit;
    SIGNAL \SPIS_HOST:BSPIS:dpMOSI_fifo_not_empty\ : bit;
    SIGNAL \SPIS_HOST:BSPIS:dpcounter_one_fin\ : bit;
    SIGNAL \SPIS_HOST:BSPIS:dpcounter_one_reg\ : bit;
    ATTRIBUTE placement_force OF \SPIS_HOST:BSPIS:dpcounter_one_reg\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \SPIS_HOST:BSPIS:inv_ss\ : bit;
    ATTRIBUTE placement_force OF \SPIS_HOST:BSPIS:inv_ss\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \SPIS_HOST:BSPIS:miso_from_dp\ : bit;
    SIGNAL \SPIS_HOST:BSPIS:miso_tx_empty_reg_fin\ : bit;
    SIGNAL \SPIS_HOST:BSPIS:mosi_buf_overrun\ : bit;
    ATTRIBUTE placement_force OF \SPIS_HOST:BSPIS:mosi_buf_overrun\ : SIGNAL IS "U(0,0,A)0";
    SIGNAL \SPIS_HOST:BSPIS:mosi_buf_overrun_fin\ : bit;
    ATTRIBUTE placement_force OF \SPIS_HOST:BSPIS:mosi_buf_overrun_fin\ : SIGNAL IS "U(1,2,B)3";
    SIGNAL \SPIS_HOST:BSPIS:mosi_buf_overrun_reg\ : bit;
    SIGNAL \SPIS_HOST:BSPIS:mosi_tmp\ : bit;
    ATTRIBUTE placement_force OF \SPIS_HOST:BSPIS:mosi_tmp\ : SIGNAL IS "U(0,3,A)3";
    SIGNAL \SPIS_HOST:BSPIS:mosi_to_dp\ : bit;
    ATTRIBUTE placement_force OF \SPIS_HOST:BSPIS:mosi_to_dp\ : SIGNAL IS "U(0,2,A)2";
    SIGNAL \SPIS_HOST:BSPIS:rx_buf_overrun\ : bit;
    ATTRIBUTE placement_force OF \SPIS_HOST:BSPIS:rx_buf_overrun\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \SPIS_HOST:BSPIS:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \SPIS_HOST:BSPIS:rx_status_4\ : SIGNAL IS "U(0,3,A)2";
    SIGNAL \SPIS_HOST:BSPIS:tx_load\ : bit;
    ATTRIBUTE placement_force OF \SPIS_HOST:BSPIS:tx_load\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \SPIS_HOST:BSPIS:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \SPIS_HOST:BSPIS:tx_status_0\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \SPIS_HOST:BSPIS:tx_status_1\ : bit;
    SIGNAL \SPIS_HOST:Net_81_digital\ : bit;
    ATTRIBUTE udbclken_assigned OF \SPIS_HOST:Net_81_digital\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \SPIS_HOST:Net_81_digital\ : SIGNAL IS true;
    SIGNAL \\\USBUART:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART:Net_100\ : bit;
    SIGNAL \USBUART:Net_235\ : bit;
    SIGNAL \USBUART:Net_237\ : bit;
    SIGNAL \USBUART:Net_254\ : bit;
    SIGNAL \USBUART:Net_258\ : bit;
    SIGNAL \USBUART:Net_259\ : bit;
    SIGNAL \USBUART:dma_req_0\ : bit;
    SIGNAL \USBUART:dma_req_1\ : bit;
    SIGNAL \USBUART:dma_req_2\ : bit;
    SIGNAL \USBUART:dma_req_3\ : bit;
    SIGNAL \USBUART:dma_req_4\ : bit;
    SIGNAL \USBUART:dma_req_5\ : bit;
    SIGNAL \USBUART:dma_req_6\ : bit;
    SIGNAL \USBUART:dma_req_7\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL dclk_to_genclk : bit;
    SIGNAL dclk_to_genclk_1 : bit;
    SIGNAL one : bit;
    ATTRIBUTE POWER OF one : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    ATTRIBUTE Location OF ClockGenBlock : LABEL IS "F(CLK_GEN,0)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF EE_MISO(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF EE_MISO(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF HOST_MOSI(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF HOST_MOSI(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF EE_SS(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF EE_SS(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF HOST_SS(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF HOST_SS(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF EE_MOSI(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF EE_MOSI(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF EE_CLK(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF EE_CLK(0) : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF HOST_MISO(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF HOST_MISO(0) : LABEL IS "P1[3]";
    ATTRIBUTE lib_model OF HOST_CLK(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF HOST_CLK(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF EE_WP(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF EE_WP(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF HOST_WP(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF HOST_WP(0) : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF EE_HOLD(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF EE_HOLD(0) : LABEL IS "P3[6]";
    ATTRIBUTE lib_model OF HOST_HOLD(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF HOST_HOLD(0) : LABEL IS "P0[0]";
    ATTRIBUTE Location OF \USBUART:Dp\ : LABEL IS "F(PICU,13)";
    ATTRIBUTE lib_model OF \USBUART:Dp(0)\ : LABEL IS "iocell13";
    ATTRIBUTE Location OF \USBUART:Dp(0)\ : LABEL IS "P13[0]";
    ATTRIBUTE lib_model OF \USBUART:Dm(0)\ : LABEL IS "iocell14";
    ATTRIBUTE Location OF \USBUART:Dm(0)\ : LABEL IS "P13[1]";
    ATTRIBUTE lib_model OF \SPIM_EE:BSPIM:load_rx_data\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \SPIM_EE:BSPIM:load_rx_data\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \SPIM_EE:BSPIM:tx_status_0\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \SPIM_EE:BSPIM:tx_status_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \SPIM_EE:BSPIM:tx_status_4\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \SPIM_EE:BSPIM:tx_status_4\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \SPIM_EE:BSPIM:rx_status_6\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \SPIM_EE:BSPIM:rx_status_6\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \SPIS_HOST:BSPIS:inv_ss\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:inv_ss\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \SPIS_HOST:BSPIS:tx_load\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:tx_load\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \SPIS_HOST:BSPIS:byte_complete\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:byte_complete\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \SPIS_HOST:BSPIS:rx_buf_overrun\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:rx_buf_overrun\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \SPIS_HOST:BSPIS:mosi_buf_overrun\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:mosi_buf_overrun\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \SPIS_HOST:BSPIS:tx_status_0\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:tx_status_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \SPIS_HOST:BSPIS:rx_status_4\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:rx_status_4\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \SPIS_HOST:BSPIS:mosi_to_dp\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:mosi_to_dp\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_61 : LABEL IS "macrocell13";
    ATTRIBUTE Location OF Net_61 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_27 : LABEL IS "macrocell14";
    ATTRIBUTE Location OF Net_27 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_31 : LABEL IS "macrocell15";
    ATTRIBUTE Location OF Net_31 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF Net_52 : LABEL IS "macrocell16";
    ATTRIBUTE Location OF Net_52 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF Net_75 : LABEL IS "macrocell17";
    ATTRIBUTE Location OF Net_75 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_79 : LABEL IS "macrocell18";
    ATTRIBUTE Location OF Net_79 : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF \SPIM_EE:BSPIM:BitCounter\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \SPIM_EE:BSPIM:TxStsReg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \SPIM_EE:BSPIM:TxStsReg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \SPIM_EE:BSPIM:RxStsReg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \SPIM_EE:BSPIM:RxStsReg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \SPIM_EE:BSPIM:sR8:Dp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \SPIM_EE:BSPIM:sR8:Dp:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:sync_1\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:sync_2\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:sync_3\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:sync_4\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:BitCounter\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \SPIS_HOST:BSPIS:TxStsReg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:TxStsReg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \SPIS_HOST:BSPIS:RxStsReg\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:RxStsReg\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \SPIS_HOST:BSPIS:sR8:Dp:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:sR8:Dp:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \Control_SELECT_SPI:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \Control_SELECT_SPI:Sync:ctrl_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF \USBUART:high_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(30)]";
    ATTRIBUTE Location OF \USBUART:med_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \USBUART:lo_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(31)]";
    ATTRIBUTE Location OF \USBUART:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF \USBUART:cy_m0s8_usb\ : LABEL IS "F(USB,0)";
    ATTRIBUTE lib_model OF Net_24 : LABEL IS "macrocell19";
    ATTRIBUTE Location OF Net_24 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \SPIM_EE:BSPIM:state_2\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \SPIM_EE:BSPIM:state_2\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \SPIM_EE:BSPIM:state_1\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \SPIM_EE:BSPIM:state_1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \SPIM_EE:BSPIM:state_0\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \SPIM_EE:BSPIM:state_0\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_3 : LABEL IS "macrocell23";
    ATTRIBUTE Location OF Net_3 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \SPIM_EE:BSPIM:load_cond\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \SPIM_EE:BSPIM:load_cond\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \SPIM_EE:BSPIM:ld_ident\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \SPIM_EE:BSPIM:ld_ident\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \SPIM_EE:BSPIM:cnt_enable\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \SPIM_EE:BSPIM:cnt_enable\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF Net_54 : LABEL IS "macrocell27";
    ATTRIBUTE Location OF Net_54 : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \SPIS_HOST:BSPIS:dpcounter_one_reg\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:dpcounter_one_reg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \SPIS_HOST:BSPIS:mosi_buf_overrun_fin\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:mosi_buf_overrun_fin\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \SPIS_HOST:BSPIS:mosi_tmp\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \SPIS_HOST:BSPIS:mosi_tmp\ : LABEL IS "U(0,3)";
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : IN std_ulogic;
            dsi_out_1 : IN std_ulogic;
            dsi_out_2 : IN std_ulogic;
            dsi_out_3 : IN std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            udb_div_8 : OUT std_ulogic;
            udb_div_9 : OUT std_ulogic;
            udb_div_10 : OUT std_ulogic;
            udb_div_11 : OUT std_ulogic;
            udb_div_12 : OUT std_ulogic;
            udb_div_13 : OUT std_ulogic;
            udb_div_14 : OUT std_ulogic;
            udb_div_15 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            ff_div_16 : OUT std_ulogic;
            ff_div_17 : OUT std_ulogic;
            ff_div_18 : OUT std_ulogic;
            ff_div_19 : OUT std_ulogic;
            ff_div_20 : OUT std_ulogic;
            ff_div_21 : OUT std_ulogic;
            ff_div_22 : OUT std_ulogic;
            ff_div_23 : OUT std_ulogic;
            ff_div_24 : OUT std_ulogic;
            ff_div_25 : OUT std_ulogic;
            ff_div_26 : OUT std_ulogic;
            ff_div_27 : OUT std_ulogic;
            ff_div_28 : OUT std_ulogic;
            ff_div_29 : OUT std_ulogic;
            ff_div_30 : OUT std_ulogic;
            ff_div_31 : OUT std_ulogic;
            ff_div_32 : OUT std_ulogic;
            ff_div_33 : OUT std_ulogic;
            ff_div_34 : OUT std_ulogic;
            ff_div_35 : OUT std_ulogic;
            ff_div_36 : OUT std_ulogic;
            ff_div_37 : OUT std_ulogic;
            ff_div_38 : OUT std_ulogic;
            ff_div_39 : OUT std_ulogic;
            ff_div_40 : OUT std_ulogic;
            ff_div_41 : OUT std_ulogic;
            ff_div_42 : OUT std_ulogic;
            ff_div_43 : OUT std_ulogic;
            ff_div_44 : OUT std_ulogic;
            ff_div_45 : OUT std_ulogic;
            ff_div_46 : OUT std_ulogic;
            ff_div_47 : OUT std_ulogic;
            ff_div_48 : OUT std_ulogic;
            ff_div_49 : OUT std_ulogic;
            ff_div_50 : OUT std_ulogic;
            ff_div_51 : OUT std_ulogic;
            ff_div_52 : OUT std_ulogic;
            ff_div_53 : OUT std_ulogic;
            ff_div_54 : OUT std_ulogic;
            ff_div_55 : OUT std_ulogic;
            ff_div_56 : OUT std_ulogic;
            ff_div_57 : OUT std_ulogic;
            ff_div_58 : OUT std_ulogic;
            ff_div_59 : OUT std_ulogic;
            ff_div_60 : OUT std_ulogic;
            ff_div_61 : OUT std_ulogic;
            ff_div_62 : OUT std_ulogic;
            ff_div_63 : OUT std_ulogic;
            dsi_in_0 : OUT std_ulogic;
            dsi_in_1 : OUT std_ulogic;
            dsi_in_2 : OUT std_ulogic;
            dsi_in_3 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockgenblockcell
        PORT (
            gen_clk_in_0 : IN std_ulogic;
            gen_clk_in_1 : IN std_ulogic;
            gen_clk_in_2 : IN std_ulogic;
            gen_clk_in_3 : IN std_ulogic;
            gen_clk_in_4 : IN std_ulogic;
            gen_clk_in_5 : IN std_ulogic;
            gen_clk_in_6 : IN std_ulogic;
            gen_clk_in_7 : IN std_ulogic;
            gen_clk_out_0 : OUT std_ulogic;
            gen_clk_out_1 : OUT std_ulogic;
            gen_clk_out_2 : OUT std_ulogic;
            gen_clk_out_3 : OUT std_ulogic;
            gen_clk_out_4 : OUT std_ulogic;
            gen_clk_out_5 : OUT std_ulogic;
            gen_clk_out_6 : OUT std_ulogic;
            gen_clk_out_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4usbcell
        PORT (
            dp : OUT std_ulogic;
            dm : OUT std_ulogic;
            vbus_valid : IN std_ulogic;
            interrupt_lo : OUT std_ulogic;
            interrupt_med : OUT std_ulogic;
            interrupt_hi : OUT std_ulogic;
            dsi_usb_sof : OUT std_ulogic;
            dma_burstend_0 : IN std_ulogic;
            dma_burstend_1 : IN std_ulogic;
            dma_burstend_2 : IN std_ulogic;
            dma_burstend_3 : IN std_ulogic;
            dma_burstend_4 : IN std_ulogic;
            dma_burstend_5 : IN std_ulogic;
            dma_burstend_6 : IN std_ulogic;
            dma_burstend_7 : IN std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            sof : OUT std_ulogic;
            ep0 : OUT std_ulogic;
            ep8_1 : OUT std_ulogic;
            reset : OUT std_ulogic;
            arb : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockGenBlock:m0s8clockgenblockcell
        PORT MAP(
            gen_clk_out_0 => open,
            gen_clk_in_0 => open,
            gen_clk_out_1 => \SPIS_HOST:Net_81_digital\,
            gen_clk_in_1 => dclk_to_genclk,
            gen_clk_in_2 => open,
            gen_clk_out_2 => open,
            gen_clk_in_3 => dclk_to_genclk_1,
            gen_clk_out_3 => \SPIM_EE:Net_276_digital\,
            gen_clk_in_4 => open,
            gen_clk_out_4 => open,
            gen_clk_in_5 => open,
            gen_clk_out_5 => open,
            gen_clk_in_6 => open,
            gen_clk_out_6 => open,
            gen_clk_in_7 => open,
            gen_clk_out_7 => open);

    ClockBlock:m0s8clockblockcell
        PORT MAP(
            hfclk => ClockBlock_HFClk,
            imo => ClockBlock_IMO,
            ext => ClockBlock_ExtClk,
            sysclk => ClockBlock_SysClk,
            eco => ClockBlock_ECO,
            pll => ClockBlock_PLL0,
            dbl => ClockBlock_PLL1,
            ilo => ClockBlock_ILO,
            lfclk => ClockBlock_LFClk,
            wco => ClockBlock_WCO,
            dsi_in_0 => ClockBlock_Routed1,
            udb_div_0 => open,
            udb_div_1 => dclk_to_genclk,
            udb_div_3 => dclk_to_genclk_1);

    EE_MISO:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EE_MISO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EE_MISO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => EE_MISO(0)__PA,
            oe => open,
            fb => Net_56,
            pad_in => EE_MISO(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HOST_MOSI:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1f77d761-da2e-4cdb-a629-83a9fde1330b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HOST_MOSI(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HOST_MOSI",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HOST_MOSI(0)__PA,
            oe => open,
            fb => Net_10,
            pad_in => HOST_MOSI(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EE_SS:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "3c852b79-0d73-436c-a525-902a5231424b",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EE_SS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EE_SS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => EE_SS(0)__PA,
            oe => open,
            pin_input => Net_61,
            pad_out => EE_SS(0)_PAD,
            pad_in => EE_SS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HOST_SS:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "0ca698cf-ac5c-45cd-b1a6-2375a26665a0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HOST_SS(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HOST_SS",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HOST_SS(0)__PA,
            oe => open,
            fb => Net_12,
            pad_in => HOST_SS(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EE_MOSI:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EE_MOSI(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EE_MOSI",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => EE_MOSI(0)__PA,
            oe => open,
            pin_input => Net_27,
            pad_out => EE_MOSI(0)_PAD,
            pad_in => EE_MOSI(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EE_CLK:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4426a7f2-722e-4c6f-937a-d81f31f027c7",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EE_CLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EE_CLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => EE_CLK(0)__PA,
            oe => open,
            pin_input => Net_52,
            pad_out => EE_CLK(0)_PAD,
            pad_in => EE_CLK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HOST_MISO:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c80a54e0-f7e8-433b-bb8b-c56164223ca1",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HOST_MISO(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HOST_MISO",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HOST_MISO(0)__PA,
            oe => open,
            pin_input => Net_31,
            pad_out => HOST_MISO(0)_PAD,
            pad_in => HOST_MISO(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HOST_CLK:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "8ab27e84-322a-48a8-8a28-9a28df518356",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HOST_CLK(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HOST_CLK",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HOST_CLK(0)__PA,
            oe => open,
            fb => Net_11,
            pad_in => HOST_CLK(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EE_WP:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5df50825-84d2-485f-9f09-2a03086a8d3a",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EE_WP(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EE_WP",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => EE_WP(0)__PA,
            oe => open,
            pin_input => Net_75,
            pad_out => EE_WP(0)_PAD,
            pad_in => EE_WP(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HOST_WP:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "85ba8fb9-9f95-424a-ac7d-3dda17d885fb",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HOST_WP(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HOST_WP",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HOST_WP(0)__PA,
            oe => open,
            fb => Net_77,
            pad_in => HOST_WP(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    EE_HOLD:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c8ee9689-503e-43f3-a871-8f14fb01aa58",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    EE_HOLD(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "EE_HOLD",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => EE_HOLD(0)__PA,
            oe => open,
            pin_input => Net_79,
            pad_out => EE_HOLD(0)_PAD,
            pad_in => EE_HOLD(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HOST_HOLD:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "6a3b38a8-deef-4ecf-9ba7-b0c2bd1a3b66",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HOST_HOLD(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HOST_HOLD",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HOST_HOLD(0)__PA,
            oe => open,
            fb => Net_81,
            pad_in => HOST_HOLD(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART:Net_100\);

    \USBUART:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dp(0)\\__PA\,
            oe => open,
            pin_input => \USBUART:Net_254\,
            pad_out => \USBUART:Dp(0)_PAD\,
            pad_in => \USBUART:Dp(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dm(0)\\__PA\,
            oe => open,
            pin_input => \USBUART:Net_235\,
            pad_out => \USBUART:Dm(0)_PAD\,
            pad_in => \USBUART:Dm(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \SPIM_EE:BSPIM:load_rx_data\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EE:BSPIM:load_rx_data\,
            main_0 => \SPIM_EE:BSPIM:count_4\,
            main_1 => \SPIM_EE:BSPIM:count_3\,
            main_2 => \SPIM_EE:BSPIM:count_2\,
            main_3 => \SPIM_EE:BSPIM:count_1\,
            main_4 => \SPIM_EE:BSPIM:count_0\);

    \SPIM_EE:BSPIM:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EE:BSPIM:tx_status_0\,
            main_0 => \SPIM_EE:BSPIM:state_2\,
            main_1 => \SPIM_EE:BSPIM:state_1\,
            main_2 => \SPIM_EE:BSPIM:state_0\);

    \SPIM_EE:BSPIM:tx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EE:BSPIM:tx_status_4\,
            main_0 => \SPIM_EE:BSPIM:state_2\,
            main_1 => \SPIM_EE:BSPIM:state_1\,
            main_2 => \SPIM_EE:BSPIM:state_0\);

    \SPIM_EE:BSPIM:rx_status_6\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EE:BSPIM:rx_status_6\,
            main_0 => \SPIM_EE:BSPIM:count_4\,
            main_1 => \SPIM_EE:BSPIM:count_3\,
            main_2 => \SPIM_EE:BSPIM:count_2\,
            main_3 => \SPIM_EE:BSPIM:count_1\,
            main_4 => \SPIM_EE:BSPIM:count_0\,
            main_5 => \SPIM_EE:BSPIM:rx_status_4\);

    \SPIS_HOST:BSPIS:inv_ss\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS_HOST:BSPIS:inv_ss\,
            main_0 => Net_12);

    \SPIS_HOST:BSPIS:tx_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS_HOST:BSPIS:tx_load\,
            main_0 => \SPIS_HOST:BSPIS:count_3\,
            main_1 => \SPIS_HOST:BSPIS:count_2\,
            main_2 => \SPIS_HOST:BSPIS:count_1\,
            main_3 => \SPIS_HOST:BSPIS:count_0\);

    \SPIS_HOST:BSPIS:byte_complete\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS_HOST:BSPIS:byte_complete\,
            main_0 => \SPIS_HOST:BSPIS:dpcounter_one_fin\,
            main_1 => \SPIS_HOST:BSPIS:dpcounter_one_reg\);

    \SPIS_HOST:BSPIS:rx_buf_overrun\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS_HOST:BSPIS:rx_buf_overrun\,
            main_0 => \SPIS_HOST:BSPIS:mosi_buf_overrun_reg\,
            main_1 => \SPIS_HOST:BSPIS:mosi_buf_overrun_fin\);

    \SPIS_HOST:BSPIS:mosi_buf_overrun\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS_HOST:BSPIS:mosi_buf_overrun\,
            main_0 => \SPIS_HOST:BSPIS:dpMOSI_fifo_full\,
            main_1 => \SPIS_HOST:BSPIS:count_3\,
            main_2 => \SPIS_HOST:BSPIS:count_2\,
            main_3 => \SPIS_HOST:BSPIS:count_1\,
            main_4 => \SPIS_HOST:BSPIS:count_0\);

    \SPIS_HOST:BSPIS:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS_HOST:BSPIS:tx_status_0\,
            main_0 => \SPIS_HOST:BSPIS:dpcounter_one_fin\,
            main_1 => \SPIS_HOST:BSPIS:dpcounter_one_reg\,
            main_2 => \SPIS_HOST:BSPIS:miso_tx_empty_reg_fin\);

    \SPIS_HOST:BSPIS:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS_HOST:BSPIS:rx_status_4\,
            main_0 => \SPIS_HOST:BSPIS:dpMOSI_fifo_not_empty\);

    \SPIS_HOST:BSPIS:mosi_to_dp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_5) + (main_0 * main_4) + (main_1 * main_4) + (main_2 * main_4) + (!main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \SPIS_HOST:BSPIS:mosi_to_dp\,
            main_0 => \SPIS_HOST:BSPIS:count_3\,
            main_1 => \SPIS_HOST:BSPIS:count_2\,
            main_2 => \SPIS_HOST:BSPIS:count_1\,
            main_3 => \SPIS_HOST:BSPIS:count_0\,
            main_4 => \SPIS_HOST:BSPIS:mosi_tmp\,
            main_5 => Net_10);

    Net_61:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_61,
            main_0 => Net_3,
            main_1 => Net_12,
            main_2 => Net_68);

    Net_27:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_27,
            main_0 => Net_24,
            main_1 => Net_10,
            main_2 => Net_68);

    Net_31:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_3) + (!main_1 * main_2 * main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_31,
            main_0 => Net_56,
            main_1 => Net_12,
            main_2 => \SPIS_HOST:BSPIS:miso_from_dp\,
            main_3 => Net_30);

    Net_52:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_2) + (main_1 * !main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_52,
            main_0 => Net_54,
            main_1 => Net_11,
            main_2 => Net_68);

    Net_75:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_75,
            main_0 => Net_30,
            main_1 => Net_77);

    Net_79:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_79,
            main_0 => Net_30,
            main_1 => Net_81);

    \SPIM_EE:BSPIM:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0001111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_EE:Net_276_digital\,
            load => open,
            enable => \SPIM_EE:BSPIM:cnt_enable\,
            count_6 => \SPIM_EE:BSPIM:count_6\,
            count_5 => \SPIM_EE:BSPIM:count_5\,
            count_4 => \SPIM_EE:BSPIM:count_4\,
            count_3 => \SPIM_EE:BSPIM:count_3\,
            count_2 => \SPIM_EE:BSPIM:count_2\,
            count_1 => \SPIM_EE:BSPIM:count_1\,
            count_0 => \SPIM_EE:BSPIM:count_0\,
            tc => \SPIM_EE:BSPIM:cnt_tc\);

    \SPIM_EE:BSPIM:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "0001001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_EE:Net_276_digital\,
            status_6 => open,
            status_5 => open,
            status_4 => \SPIM_EE:BSPIM:tx_status_4\,
            status_3 => \SPIM_EE:BSPIM:load_rx_data\,
            status_2 => \SPIM_EE:BSPIM:tx_status_2\,
            status_1 => \SPIM_EE:BSPIM:tx_status_1\,
            status_0 => \SPIM_EE:BSPIM:tx_status_0\);

    \SPIM_EE:BSPIM:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "0000000",
            cy_md_select => "1000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_EE:Net_276_digital\,
            status_6 => \SPIM_EE:BSPIM:rx_status_6\,
            status_5 => \SPIM_EE:BSPIM:rx_status_5\,
            status_4 => \SPIM_EE:BSPIM:rx_status_4\,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SPIM_EE:BSPIM:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIM_EE:Net_276_digital\,
            cs_addr_2 => \SPIM_EE:BSPIM:state_2\,
            cs_addr_1 => \SPIM_EE:BSPIM:state_1\,
            cs_addr_0 => \SPIM_EE:BSPIM:state_0\,
            route_si => Net_56,
            f1_load => \SPIM_EE:BSPIM:load_rx_data\,
            so_comb => \SPIM_EE:BSPIM:mosi_from_dp\,
            f0_bus_stat_comb => \SPIM_EE:BSPIM:tx_status_2\,
            f0_blk_stat_comb => \SPIM_EE:BSPIM:tx_status_1\,
            f1_bus_stat_comb => \SPIM_EE:BSPIM:rx_status_5\,
            f1_blk_stat_comb => \SPIM_EE:BSPIM:rx_status_4\,
            busclk => ClockBlock_HFClk);

    \SPIS_HOST:BSPIS:sync_1\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIS_HOST:Net_81_digital\,
            in => \SPIS_HOST:BSPIS:tx_load\,
            out => \SPIS_HOST:BSPIS:dpcounter_one_fin\);

    \SPIS_HOST:BSPIS:sync_2\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIS_HOST:Net_81_digital\,
            in => \SPIS_HOST:BSPIS:dpMISO_fifo_empty\,
            out => \SPIS_HOST:BSPIS:miso_tx_empty_reg_fin\);

    \SPIS_HOST:BSPIS:sync_3\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIS_HOST:Net_81_digital\,
            in => \SPIS_HOST:BSPIS:mosi_buf_overrun\,
            out => \SPIS_HOST:BSPIS:mosi_buf_overrun_reg\);

    \SPIS_HOST:BSPIS:sync_4\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIS_HOST:Net_81_digital\,
            in => \SPIS_HOST:BSPIS:dpMOSI_fifo_full\,
            out => \SPIS_HOST:BSPIS:dpMOSI_fifo_full_reg\);

    \SPIS_HOST:BSPIS:BitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0000111",
            cy_route_en => 1,
            cy_route_ld => 0,
            clk_inv => '1',
            clken_mode => 1,
            reset_inv => '0')
        PORT MAP(
            clock_n => Net_11,
            reset => Net_12,
            load => open,
            enable => \SPIS_HOST:BSPIS:inv_ss\,
            count_6 => \SPIS_HOST:BSPIS:count_6\,
            count_5 => \SPIS_HOST:BSPIS:count_5\,
            count_4 => \SPIS_HOST:BSPIS:count_4\,
            count_3 => \SPIS_HOST:BSPIS:count_3\,
            count_2 => \SPIS_HOST:BSPIS:count_2\,
            count_1 => \SPIS_HOST:BSPIS:count_1\,
            count_0 => \SPIS_HOST:BSPIS:count_0\);

    \SPIS_HOST:BSPIS:TxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIS_HOST:Net_81_digital\,
            status_6 => \SPIS_HOST:BSPIS:byte_complete\,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => \SPIS_HOST:BSPIS:miso_tx_empty_reg_fin\,
            status_1 => \SPIS_HOST:BSPIS:tx_status_1\,
            status_0 => \SPIS_HOST:BSPIS:tx_status_0\);

    \SPIS_HOST:BSPIS:RxStsReg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0100000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \SPIS_HOST:Net_81_digital\,
            status_6 => \SPIS_HOST:BSPIS:dpMOSI_fifo_full_reg\,
            status_5 => \SPIS_HOST:BSPIS:rx_buf_overrun\,
            status_4 => \SPIS_HOST:BSPIS:rx_status_4\,
            status_3 => \SPIS_HOST:BSPIS:dpMOSI_fifo_not_empty\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \SPIS_HOST:BSPIS:sR8:Dp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '1',
            clken_mode => 1)
        PORT MAP(
            clock => Net_11,
            cs_addr_2 => \SPIS_HOST:BSPIS:inv_ss\,
            cs_addr_0 => \SPIS_HOST:BSPIS:tx_load\,
            route_si => \SPIS_HOST:BSPIS:mosi_to_dp\,
            f1_load => \SPIS_HOST:BSPIS:tx_load\,
            so_comb => \SPIS_HOST:BSPIS:miso_from_dp\,
            f0_bus_stat_comb => \SPIS_HOST:BSPIS:tx_status_1\,
            f0_blk_stat_comb => \SPIS_HOST:BSPIS:dpMISO_fifo_empty\,
            f1_bus_stat_comb => \SPIS_HOST:BSPIS:dpMOSI_fifo_not_empty\,
            f1_blk_stat_comb => \SPIS_HOST:BSPIS:dpMOSI_fifo_full\,
            busclk => ClockBlock_HFClk);

    \Control_SELECT_SPI:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \Control_SELECT_SPI:control_7\,
            control_6 => \Control_SELECT_SPI:control_6\,
            control_5 => \Control_SELECT_SPI:control_5\,
            control_4 => \Control_SELECT_SPI:control_4\,
            control_3 => \Control_SELECT_SPI:control_3\,
            control_2 => \Control_SELECT_SPI:control_2\,
            control_1 => Net_30,
            control_0 => Net_68,
            busclk => ClockBlock_HFClk);

    \USBUART:high_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_237\,
            clock => ClockBlock_HFClk);

    \USBUART:med_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_259\,
            clock => ClockBlock_HFClk);

    \USBUART:lo_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_258\,
            clock => ClockBlock_HFClk);

    \USBUART:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_100\,
            clock => ClockBlock_HFClk);

    \USBUART:cy_m0s8_usb\:p4usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            dp => \USBUART:Net_254\,
            dm => \USBUART:Net_235\,
            vbus_valid => open,
            interrupt_lo => \USBUART:Net_258\,
            interrupt_med => \USBUART:Net_259\,
            interrupt_hi => \USBUART:Net_237\,
            dsi_usb_sof => Net_83,
            dma_burstend_7 => open,
            dma_burstend_6 => open,
            dma_burstend_5 => open,
            dma_burstend_4 => open,
            dma_burstend_3 => open,
            dma_burstend_2 => open,
            dma_burstend_1 => open,
            dma_burstend_0 => open,
            dma_req_7 => \USBUART:dma_req_7\,
            dma_req_6 => \USBUART:dma_req_6\,
            dma_req_5 => \USBUART:dma_req_5\,
            dma_req_4 => \USBUART:dma_req_4\,
            dma_req_3 => \USBUART:dma_req_3\,
            dma_req_2 => \USBUART:dma_req_2\,
            dma_req_1 => \USBUART:dma_req_1\,
            dma_req_0 => \USBUART:dma_req_0\);

    Net_24:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_1 * !main_2 * !main_3) + (!main_1 * !main_3 * !main_5 * !main_6 * !main_7 * main_8 * !main_9 * !main_10) + (main_1 * !main_2 * main_3) + (main_1 * main_2 * !main_3) + (main_1 * !main_4) + (!main_3 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_24,
            clock_0 => \SPIM_EE:Net_276_digital\,
            main_0 => Net_24,
            main_1 => \SPIM_EE:BSPIM:state_2\,
            main_2 => \SPIM_EE:BSPIM:state_1\,
            main_3 => \SPIM_EE:BSPIM:state_0\,
            main_4 => \SPIM_EE:BSPIM:mosi_from_dp\,
            main_5 => \SPIM_EE:BSPIM:count_4\,
            main_6 => \SPIM_EE:BSPIM:count_3\,
            main_7 => \SPIM_EE:BSPIM:count_2\,
            main_8 => \SPIM_EE:BSPIM:count_1\,
            main_9 => \SPIM_EE:BSPIM:count_0\,
            main_10 => \SPIM_EE:BSPIM:ld_ident\);

    \SPIM_EE:BSPIM:state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EE:BSPIM:state_2\,
            clock_0 => \SPIM_EE:Net_276_digital\,
            main_0 => \SPIM_EE:BSPIM:state_2\,
            main_1 => \SPIM_EE:BSPIM:state_1\,
            main_2 => \SPIM_EE:BSPIM:state_0\,
            main_3 => \SPIM_EE:BSPIM:count_4\,
            main_4 => \SPIM_EE:BSPIM:count_3\,
            main_5 => \SPIM_EE:BSPIM:count_2\,
            main_6 => \SPIM_EE:BSPIM:count_1\,
            main_7 => \SPIM_EE:BSPIM:count_0\,
            main_8 => \SPIM_EE:BSPIM:tx_status_1\,
            main_9 => \SPIM_EE:BSPIM:ld_ident\);

    \SPIM_EE:BSPIM:state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7 * !main_8) + (main_0 * !main_2) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * !main_9)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EE:BSPIM:state_1\,
            clock_0 => \SPIM_EE:Net_276_digital\,
            main_0 => \SPIM_EE:BSPIM:state_2\,
            main_1 => \SPIM_EE:BSPIM:state_1\,
            main_2 => \SPIM_EE:BSPIM:state_0\,
            main_3 => \SPIM_EE:BSPIM:count_4\,
            main_4 => \SPIM_EE:BSPIM:count_3\,
            main_5 => \SPIM_EE:BSPIM:count_2\,
            main_6 => \SPIM_EE:BSPIM:count_1\,
            main_7 => \SPIM_EE:BSPIM:count_0\,
            main_8 => \SPIM_EE:BSPIM:tx_status_1\,
            main_9 => \SPIM_EE:BSPIM:ld_ident\);

    \SPIM_EE:BSPIM:state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1) + (main_0 * !main_1) + (!main_1 * !main_2 * !main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EE:BSPIM:state_0\,
            clock_0 => \SPIM_EE:Net_276_digital\,
            main_0 => \SPIM_EE:BSPIM:state_2\,
            main_1 => \SPIM_EE:BSPIM:state_1\,
            main_2 => \SPIM_EE:BSPIM:state_0\,
            main_3 => \SPIM_EE:BSPIM:tx_status_1\);

    Net_3:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * main_1 * !main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_3,
            clock_0 => \SPIM_EE:Net_276_digital\,
            main_0 => \SPIM_EE:BSPIM:state_2\,
            main_1 => \SPIM_EE:BSPIM:state_1\,
            main_2 => \SPIM_EE:BSPIM:state_0\,
            main_3 => Net_3);

    \SPIM_EE:BSPIM:load_cond\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_0 * !main_1 * !main_2 * !main_8) + (main_1 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8) + (main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EE:BSPIM:load_cond\,
            clock_0 => \SPIM_EE:Net_276_digital\,
            main_0 => \SPIM_EE:BSPIM:state_2\,
            main_1 => \SPIM_EE:BSPIM:state_1\,
            main_2 => \SPIM_EE:BSPIM:state_0\,
            main_3 => \SPIM_EE:BSPIM:count_4\,
            main_4 => \SPIM_EE:BSPIM:count_3\,
            main_5 => \SPIM_EE:BSPIM:count_2\,
            main_6 => \SPIM_EE:BSPIM:count_1\,
            main_7 => \SPIM_EE:BSPIM:count_0\,
            main_8 => \SPIM_EE:BSPIM:load_cond\);

    \SPIM_EE:BSPIM:ld_ident\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_8) + (main_0 * main_1 * !main_2 * main_8) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6 * !main_7 * main_8)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EE:BSPIM:ld_ident\,
            clock_0 => \SPIM_EE:Net_276_digital\,
            main_0 => \SPIM_EE:BSPIM:state_2\,
            main_1 => \SPIM_EE:BSPIM:state_1\,
            main_2 => \SPIM_EE:BSPIM:state_0\,
            main_3 => \SPIM_EE:BSPIM:count_4\,
            main_4 => \SPIM_EE:BSPIM:count_3\,
            main_5 => \SPIM_EE:BSPIM:count_2\,
            main_6 => \SPIM_EE:BSPIM:count_1\,
            main_7 => \SPIM_EE:BSPIM:count_0\,
            main_8 => \SPIM_EE:BSPIM:ld_ident\);

    \SPIM_EE:BSPIM:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * main_1 * main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIM_EE:BSPIM:cnt_enable\,
            clock_0 => \SPIM_EE:Net_276_digital\,
            main_0 => \SPIM_EE:BSPIM:state_2\,
            main_1 => \SPIM_EE:BSPIM:state_1\,
            main_2 => \SPIM_EE:BSPIM:state_0\,
            main_3 => \SPIM_EE:BSPIM:cnt_enable\);

    Net_54:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_54,
            clock_0 => \SPIM_EE:Net_276_digital\,
            main_0 => \SPIM_EE:BSPIM:state_2\,
            main_1 => \SPIM_EE:BSPIM:state_1\,
            main_2 => \SPIM_EE:BSPIM:state_0\,
            main_3 => Net_54);

    \SPIS_HOST:BSPIS:dpcounter_one_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIS_HOST:BSPIS:dpcounter_one_reg\,
            clock_0 => \SPIS_HOST:Net_81_digital\,
            main_0 => \SPIS_HOST:BSPIS:dpcounter_one_fin\);

    \SPIS_HOST:BSPIS:mosi_buf_overrun_fin\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIS_HOST:BSPIS:mosi_buf_overrun_fin\,
            clock_0 => \SPIS_HOST:Net_81_digital\,
            main_0 => \SPIS_HOST:BSPIS:mosi_buf_overrun_reg\);

    \SPIS_HOST:BSPIS:mosi_tmp\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \SPIS_HOST:BSPIS:mosi_tmp\,
            clock_0 => Net_11,
            main_0 => Net_10);

END __DEFAULT__;
