Analysis & Synthesis report for Processor
Thu May 02 21:27:42 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated
 13. Parameter Settings for User Entity Instance: vga_controller:vgaCont
 14. Parameter Settings for User Entity Instance: microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component
 15. altsyncram Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "microarchitecture:micro_arch|RAM:ram"
 17. Port Connectivity Checks: "microarchitecture:micro_arch"
 18. Port Connectivity Checks: "generate_graphic:gen_grid|generate_rectangle:rectImage"
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu May 02 21:27:42 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; Processor                                   ;
; Top-level Entity Name           ; TopModule                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 40                                          ;
; Total pins                      ; 31                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 524,288                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; TopModule          ; Processor          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                               ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; TopModule.sv                     ; yes             ; User SystemVerilog HDL File      ; C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv              ;         ;
; VGA/generate_graphic.sv          ; yes             ; User SystemVerilog HDL File      ; C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/generate_graphic.sv   ;         ;
; VGA/generate_rectangle.sv        ; yes             ; User SystemVerilog HDL File      ; C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/generate_rectangle.sv ;         ;
; VGA/pll.sv                       ; yes             ; User SystemVerilog HDL File      ; C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/pll.sv                ;         ;
; VGA/vga_controller.sv            ; yes             ; User SystemVerilog HDL File      ; C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/vga_controller.sv     ;         ;
; microarchitecture.sv             ; yes             ; User SystemVerilog HDL File      ; C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv      ;         ;
; Memory/RAM/RAM.mif               ; yes             ; User Memory Initialization File  ; C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.mif        ;         ;
; Memory/RAM/RAM.v                 ; yes             ; User Wizard-Generated File       ; C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                      ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                               ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                         ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                      ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                      ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                       ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                          ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                        ;         ;
; db/altsyncram_iep1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_iep1.tdf    ;         ;
; db/decode_dla.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/decode_dla.tdf         ;         ;
; db/decode_61a.tdf                ; yes             ; Auto-Generated Megafunction      ; C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/decode_61a.tdf         ;         ;
; db/mux_tfb.tdf                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/mux_tfb.tdf            ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 51        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 80        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 20        ;
;     -- 5 input functions                    ; 12        ;
;     -- 4 input functions                    ; 1         ;
;     -- <=3 input functions                  ; 47        ;
;                                             ;           ;
; Dedicated logic registers                   ; 40        ;
;                                             ;           ;
; I/O pins                                    ; 31        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 524288    ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 68        ;
; Total fan-out                               ; 1490      ;
; Average fan-out                             ; 6.06      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                              ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Entity Name       ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |TopModule                                   ; 80 (1)              ; 40 (0)                    ; 524288            ; 0          ; 31   ; 0            ; |TopModule                                                                                                                            ; TopModule         ; work         ;
;    |generate_graphic:gen_grid|               ; 25 (25)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|generate_graphic:gen_grid                                                                                                  ; generate_graphic  ; work         ;
;    |microarchitecture:micro_arch|            ; 24 (16)             ; 19 (16)                   ; 524288            ; 0          ; 0    ; 0            ; |TopModule|microarchitecture:micro_arch                                                                                               ; microarchitecture ; work         ;
;       |RAM:ram|                              ; 8 (0)               ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|microarchitecture:micro_arch|RAM:ram                                                                                       ; RAM               ; work         ;
;          |altsyncram:altsyncram_component|   ; 8 (0)               ; 3 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component                                                       ; altsyncram        ; work         ;
;             |altsyncram_iep1:auto_generated| ; 8 (0)               ; 3 (3)                     ; 524288            ; 0          ; 0    ; 0            ; |TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated                        ; altsyncram_iep1   ; work         ;
;                |decode_61a:rden_decode|      ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|decode_61a:rden_decode ; decode_61a        ; work         ;
;    |pll:vga_pll|                             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |TopModule|pll:vga_pll                                                                                                                ; pll               ; work         ;
;    |vga_controller:vgaCont|                  ; 29 (29)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |TopModule|vga_controller:vgaCont                                                                                                     ; vga_controller    ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; Name                                                                                                           ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                   ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-----------------------+
; microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 8            ; --           ; --           ; 524288 ; ../Memory/RAM/RAM.mif ;
+----------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                              ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+------------------+
; Altera ; RAM: 1-PORT  ; 20.1    ; N/A          ; N/A          ; |TopModule|microarchitecture:micro_arch|RAM:ram ; Memory/RAM/RAM.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 40    ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 26    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |TopModule|generate_graphic:gen_grid|red[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vgaCont ;
+----------------+------------+---------------------------------------+
; Parameter Name ; Value      ; Type                                  ;
+----------------+------------+---------------------------------------+
; HACTIVE        ; 0100000000 ; Unsigned Binary                       ;
; HFP            ; 0011000000 ; Unsigned Binary                       ;
; HSYN           ; 0000110000 ; Unsigned Binary                       ;
; HBP            ; 0011000000 ; Unsigned Binary                       ;
; HMAX           ; 1010110000 ; Unsigned Binary                       ;
; VBP            ; 0001110000 ; Unsigned Binary                       ;
; VACTIVE        ; 0100000000 ; Unsigned Binary                       ;
; VFP            ; 0001110000 ; Unsigned Binary                       ;
; VSYN           ; 0000000010 ; Unsigned Binary                       ;
; VMAX           ; 0111100010 ; Unsigned Binary                       ;
+----------------+------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                 ; Type                                                 ;
+------------------------------------+-----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                                              ;
; WIDTH_A                            ; 8                     ; Signed Integer                                       ;
; WIDTHAD_A                          ; 16                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 65536                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                                              ;
; WIDTH_B                            ; 1                     ; Untyped                                              ;
; WIDTHAD_B                          ; 1                     ; Untyped                                              ;
; NUMWORDS_B                         ; 1                     ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                     ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                                              ;
; BYTE_SIZE                          ; 8                     ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                                              ;
; INIT_FILE                          ; ../Memory/RAM/RAM.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V             ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_iep1       ; Untyped                                              ;
+------------------------------------+-----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------+
; Name                                      ; Value                                                                ;
+-------------------------------------------+----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                    ;
; Entity Instance                           ; microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                    ;
;     -- NUMWORDS_A                         ; 65536                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                         ;
;     -- WIDTH_B                            ; 1                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                            ;
+-------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "microarchitecture:micro_arch|RAM:ram" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; data ; Input ; Info     ; Stuck at GND                           ;
; wren ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microarchitecture:micro_arch"                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; reset        ; Input  ; Info     ; Stuck at GND                                                                        ;
; pixel[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "generate_graphic:gen_grid|generate_rectangle:rectImage"                                                                                                                                    ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                             ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; left         ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; left[9..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; top          ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; top[9..0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; right[7..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; right[9]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; right[8]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; bottom[7..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; bottom[9]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; bottom[8]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+--------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 40                          ;
;     ENA               ; 16                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 10                          ;
;     plain             ; 4                           ;
; arriav_lcell_comb     ; 81                          ;
;     arith             ; 35                          ;
;         1 data inputs ; 34                          ;
;         2 data inputs ; 1                           ;
;     normal            ; 46                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 8                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 12                          ;
;         6 data inputs ; 20                          ;
; boundary_port         ; 31                          ;
; stratixv_ram_block    ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 3.40                        ;
; Average LUT depth     ; 2.20                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu May 02 21:27:09 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/regfile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/regfile_tb.sv
    Info (12023): Found entity 1: regfile_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/regfile_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file topmodule.sv
    Info (12023): Found entity 1: TopModule File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file subtractor.sv
    Info (12023): Found entity 1: subtractor File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/subtractor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/adder_tb.sv
    Info (12023): Found entity 1: adder_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/adder_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/subtractor_tb.sv
    Info (12023): Found entity 1: subtractor_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/subtractor_tb.sv Line: 1
Warning (10229): Verilog HDL Expression warning at ALU.sv(50): truncated literal to match 2 bits File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 50
Warning (10229): Verilog HDL Expression warning at ALU.sv(51): truncated literal to match 2 bits File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: ALU File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/alu_tb.sv
    Info (12023): Found entity 1: ALU_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/ALU_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file signextend.sv
    Info (12023): Found entity 1: signExtend File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/signExtend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file zeroextend.sv
    Info (12023): Found entity 1: zeroExtend File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/zeroExtend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/signextend_tb.sv
    Info (12023): Found entity 1: signExtend_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/signExtend_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/zeroextend_tb.sv
    Info (12023): Found entity 1: zeroExtend_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/zeroExtend_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_2.sv
    Info (12023): Found entity 1: mux_2 File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/mux_2.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/mux_2_tb.sv
    Info (12023): Found entity 1: mux_2_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/mux_2_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4.sv
    Info (12023): Found entity 1: mux_4 File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/mux_4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/mux_4_tb.sv
    Info (12023): Found entity 1: mux_4_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/mux_4_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pcadder.sv
    Info (12023): Found entity 1: PCadder File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/PCadder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/pcadder_tb.sv
    Info (12023): Found entity 1: PCadder_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/PCadder_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pcregister.sv
    Info (12023): Found entity 1: PCregister File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/PCregister.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/pcregister_tb.sv
    Info (12023): Found entity 1: PCregister_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/PCregister_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decodermemory.sv
    Info (12023): Found entity 1: decoderMemory File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/decoderMemory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/decodermemory_tb.sv
    Info (12023): Found entity 1: decoderMemory_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/decoderMemory_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fetchdecode_register.sv
    Info (12023): Found entity 1: FetchDecode_register File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/FetchDecode_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/fetchdecode_register_tb.sv
    Info (12023): Found entity 1: FetchDecode_register_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/FetchDecode_register_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decodeexecute_register.sv
    Info (12023): Found entity 1: DecodeExecute_register File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/DecodeExecute_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/decodeexecute_register_tb.sv
    Info (12023): Found entity 1: DecodeExecute_register_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/DecodeExecute_register_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file executememory_register.sv
    Info (12023): Found entity 1: ExecuteMemory_register File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/ExecuteMemory_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/executememory_register_tb.sv
    Info (12023): Found entity 1: ExecuteMemory_register_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/ExecuteMemory_register_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memorywriteback_register.sv
    Info (12023): Found entity 1: MemoryWriteback_register File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/MemoryWriteback_register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/memorywriteback_register_tb.sv
    Info (12023): Found entity 1: MemoryWriteback_register_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/MemoryWriteback_register_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.sv
    Info (12023): Found entity 1: controlUnit File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/controlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file logicalshiftleft.sv
    Info (12023): Found entity 1: LogicalShiftLeft File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/LogicalShiftLeft.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file negation.sv
    Info (12023): Found entity 1: negation File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/negation.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator.sv
    Info (12023): Found entity 1: comparator File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/comparator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/logicalshiftleft_tb.sv
    Info (12023): Found entity 1: LogicalShiftLeft_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/LogicalShiftLeft_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/negation_tb.sv
    Info (12023): Found entity 1: negation_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/negation_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/comparator_tb.sv
    Info (12023): Found entity 1: comparator_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/comparator_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/controlunit_tb.sv
    Info (12023): Found entity 1: controlUnit_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/controlUnit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbenches/fetch_stage_tb.sv
    Info (12023): Found entity 1: Fetch_Stage_tb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Fetch_Stage_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/rom/rom.v
    Info (12023): Found entity 1: ROM File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/ROM/ROM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file vga/generate_graphic.sv
    Info (12023): Found entity 1: generate_graphic File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/generate_graphic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/generate_rectangle.sv
    Info (12023): Found entity 1: generate_rectangle File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/generate_rectangle.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/pll.sv
    Info (12023): Found entity 1: pll File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/pll.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/vga_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga/vga_module.sv
    Info (12023): Found entity 1: vga_module File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/vga_module.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file microarchitecture.sv
    Info (12023): Found entity 1: microarchitecture File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory/ram/ram.v
    Info (12023): Found entity 1: RAM File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at Fetch_Stage_tb.sv(41): created implicit net for "flagN" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Fetch_Stage_tb.sv Line: 41
Warning (10236): Verilog HDL Implicit Net warning at Fetch_Stage_tb.sv(42): created implicit net for "flagZ" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Testbenches/Fetch_Stage_tb.sv Line: 42
Warning (10236): Verilog HDL Implicit Net warning at microarchitecture.sv(34): created implicit net for "write_ata" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv Line: 34
Info (12127): Elaborating entity "TopModule" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:vga_pll" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 18
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vgaCont" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 20
Info (12128): Elaborating entity "generate_graphic" for hierarchy "generate_graphic:gen_grid" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 22
Info (12128): Elaborating entity "generate_rectangle" for hierarchy "generate_graphic:gen_grid|generate_rectangle:rectImage" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/VGA/generate_graphic.sv Line: 12
Info (12128): Elaborating entity "microarchitecture" for hierarchy "microarchitecture:micro_arch" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 30
Warning (10230): Verilog HDL assignment warning at microarchitecture.sv(47): truncated value with size 32 to match size of target (16) File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv Line: 47
Warning (10030): Net "write_ata" at microarchitecture.sv(34) has no driver or initial value, using a default initial value '0' File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv Line: 34
Info (12128): Elaborating entity "RAM" for hierarchy "microarchitecture:micro_arch|RAM:ram" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/microarchitecture.sv Line: 37
Info (12128): Elaborating entity "altsyncram" for hierarchy "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.v Line: 86
Info (12130): Elaborated megafunction instantiation "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.v Line: 86
Info (12133): Instantiated megafunction "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/Memory/RAM/RAM.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../Memory/RAM/RAM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iep1.tdf
    Info (12023): Found entity 1: altsyncram_iep1 File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_iep1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_iep1" for hierarchy "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/decode_dla.tdf Line: 23
Info (12128): Elaborating entity "decode_dla" for hierarchy "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|decode_dla:decode3" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_iep1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/decode_61a.tdf Line: 23
Info (12128): Elaborating entity "decode_61a" for hierarchy "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|decode_61a:rden_decode" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_iep1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf
    Info (12023): Found entity 1: mux_tfb File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/mux_tfb.tdf Line: 23
Info (12128): Elaborating entity "mux_tfb" for hierarchy "microarchitecture:micro_arch|RAM:ram|altsyncram:altsyncram_component|altsyncram_iep1:auto_generated|mux_tfb:mux2" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/db/altsyncram_iep1.tdf Line: 46
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst" File: C:/Users/Manuel/Documents/TEC/Arqui 1/saul/sgomez-computer-architecture-1-2024-s1/Proyecto 2/CPU/TopModule.sv Line: 3
Info (21057): Implemented 198 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 103 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4830 megabytes
    Info: Processing ended: Thu May 02 21:27:42 2024
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:40


