$date
  Sat Jan 31 06:23:17 2026
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_universal_shift_register_4bit $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 2 # s[1:0] $end
$var reg 1 $ serial_in $end
$var reg 4 % p[3:0] $end
$var reg 4 & q[3:0] $end
$scope module dut $end
$var reg 1 ' clk $end
$var reg 1 ( reset $end
$var reg 2 ) s[1:0] $end
$var reg 1 * serial_in $end
$var reg 4 + p[3:0] $end
$var reg 4 , q[3:0] $end
$var reg 4 - reg[3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
b00 #
0$
b0000 %
b0000 &
0'
1(
b00 )
0*
b0000 +
b0000 ,
b0000 -
#5000000
1!
1'
#10000000
0!
0"
0'
0(
#15000000
1!
1'
#20000000
0!
b11 #
b1011 %
0'
b11 )
b1011 +
#25000000
1!
b1011 &
1'
b1011 ,
b1011 -
#30000000
0!
b00 #
0'
b00 )
#35000000
1!
1'
#40000000
0!
b01 #
0'
b01 )
#45000000
1!
b0101 &
1'
b0101 ,
b0101 -
#50000000
0!
1$
0'
1*
#55000000
1!
b1010 &
1'
b1010 ,
b1010 -
#60000000
0!
b10 #
0'
b10 )
#65000000
1!
b0101 &
1'
b0101 ,
b0101 -
#70000000
0!
0$
0'
0*
#75000000
1!
b1010 &
1'
b1010 ,
b1010 -
#80000000
0!
0'
#85000000
1!
b0100 &
1'
b0100 ,
b0100 -
#90000000
0!
0'
#95000000
1!
b1000 &
1'
b1000 ,
b1000 -
#100000000
0!
0'
#105000000
1!
b0000 &
1'
b0000 ,
b0000 -
#110000000
0!
0'
#115000000
1!
1'
#120000000
0!
0'
#125000000
1!
1'
#130000000
0!
0'
#135000000
1!
1'
#140000000
0!
0'
#145000000
1!
1'
#150000000
0!
0'
#155000000
1!
1'
#160000000
0!
0'
#165000000
1!
1'
#170000000
0!
0'
#175000000
1!
1'
#180000000
0!
0'
#185000000
1!
1'
#190000000
0!
0'
#195000000
1!
1'
#200000000
0!
0'
