<stg><name>toThreshold_Loop_LineBufferLoop_proc</name>


<trans_list>

<trans id="156" from="1" to="2">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="2" to="3">
<condition id="49">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="3" to="4">
<condition id="50">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="3" to="2">
<condition id="67">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="4" to="5">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="5" to="6">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="6" to="7">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="7" to="8">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="8" to="9">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="9" to="10">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="10" to="3">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:0  %angle_value_1 = alloca i32, align 4

]]></node>
<StgValue><ssdm name="angle_value_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:1  %filterMask_2_1 = alloca i32, align 4

]]></node>
<StgValue><ssdm name="filterMask_2_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:2  %filterMask_2_0 = alloca i32, align 4

]]></node>
<StgValue><ssdm name="filterMask_2_0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:3  %filterMask_0_0 = alloca i32, align 4

]]></node>
<StgValue><ssdm name="filterMask_0_0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:4  %filterMask_0_1 = alloca i32, align 4

]]></node>
<StgValue><ssdm name="filterMask_0_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:5  %filterMask_1_1 = alloca i32, align 4

]]></node>
<StgValue><ssdm name="filterMask_1_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:6  %filterMask_1_0 = alloca i32, align 4

]]></node>
<StgValue><ssdm name="filterMask_1_0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
newFuncRoot:7  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [20 x i8]* @p_str1808)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
newFuncRoot:8  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [20 x i8]* @p_str1808)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:9  call void (...)* @_ssdm_op_SpecInterface(i8* %nmsupressionMat_data_stream_0_V, [8 x i8]* @str264, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str265, [1 x i8]* @str265, [8 x i8]* @str264)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:10  call void (...)* @_ssdm_op_SpecInterface(i8* %angleMat_data_stream_0_V, [8 x i8]* @str260, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str261, [1 x i8]* @str261, [8 x i8]* @str260)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
newFuncRoot:11  call void (...)* @_ssdm_op_SpecInterface(i8* %absvalueMat_data_stream_0_V, [8 x i8]* @str256, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str257, [1 x i8]* @str257, [8 x i8]* @str256)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12  %rows_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows)

]]></node>
<StgValue><ssdm name="rows_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13  %cols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols)

]]></node>
<StgValue><ssdm name="cols_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:14  %lineBuffer_val_0 = alloca [5760 x i8], align 1

]]></node>
<StgValue><ssdm name="lineBuffer_val_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:15  %tmp = trunc i32 %cols_read to i11

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:16  %tmp_16 = add i11 %tmp, 1

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:17  %tmp_42 = trunc i32 %rows_read to i11

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:18  %tmp_17 = add i11 %tmp_42, 1

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:19  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %row5 = phi i11 [ 0, %newFuncRoot ], [ %row, %1 ]

]]></node>
<StgValue><ssdm name="row5"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %exitcond4 = icmp eq i11 %row5, %tmp_17

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1081, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %row = add i11 %row5, 1

]]></node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond4, label %.exitStub, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1813) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1813)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_27 = icmp ult i11 %row5, %tmp_42

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %tmp_28 = icmp ne i11 %row5, 0

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="0">
<![CDATA[
.exitStub:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
:0  %col6 = phi i11 [ 0, %3 ], [ %col, %._crit_edge21 ]

]]></node>
<StgValue><ssdm name="col6"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="32">
<![CDATA[
:1  %filterMask_0_0_1 = load i32* %filterMask_0_1, align 4

]]></node>
<StgValue><ssdm name="filterMask_0_0_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %exitcond3 = icmp eq i11 %col6, %tmp_16

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1921, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %col = add i11 %col6, 1

]]></node>
<StgValue><ssdm name="col"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond3, label %1, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %tmp_32 = icmp ult i11 %col6, %tmp

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="13" op_0_bw="11">
<![CDATA[
:3  %tmp_36_trn1_cast = zext i11 %col6 to i13

]]></node>
<StgValue><ssdm name="tmp_36_trn1_cast"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %p_addr3 = add i13 %tmp_36_trn1_cast, 3840

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="13">
<![CDATA[
:5  %tmp_34 = zext i13 %p_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %lineBuffer_val_0_addr = getelementptr [5760 x i8]* %lineBuffer_val_0, i64 0, i64 %tmp_34

]]></node>
<StgValue><ssdm name="lineBuffer_val_0_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="13">
<![CDATA[
:7  %lineBuffer_val_0_load = load i8* %lineBuffer_val_0_addr, align 1

]]></node>
<StgValue><ssdm name="lineBuffer_val_0_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1813, i32 %tmp_s)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %tmp_33 = and i1 %tmp_32, %tmp_27

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="12" op_0_bw="11">
<![CDATA[
:2  %tmp_36_trn1_cast1 = zext i11 %col6 to i12

]]></node>
<StgValue><ssdm name="tmp_36_trn1_cast1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="8" op_0_bw="13">
<![CDATA[
:7  %lineBuffer_val_0_load = load i8* %lineBuffer_val_0_addr, align 1

]]></node>
<StgValue><ssdm name="lineBuffer_val_0_load"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_33, label %5, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1826)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %absvalueMat_data_stream_0_V_r = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %absvalueMat_data_stream_0_V)

]]></node>
<StgValue><ssdm name="absvalueMat_data_stream_0_V_r"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1826, i32 %tmp_35)

]]></node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:4  store i8 %absvalueMat_data_stream_0_V_r, i8* %lineBuffer_val_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge:0  %gep79_loc = phi i8 [ %absvalueMat_data_stream_0_V_r, %5 ], [ %lineBuffer_val_0_load, %4 ]

]]></node>
<StgValue><ssdm name="gep79_loc"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge:1  %p_addr6 = add i12 %tmp_36_trn1_cast1, 1920

]]></node>
<StgValue><ssdm name="p_addr6"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="12">
<![CDATA[
._crit_edge:2  %tmp_36 = zext i12 %p_addr6 to i64

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:3  %lineBuffer_val_0_addr_1 = getelementptr [5760 x i8]* %lineBuffer_val_0, i64 0, i64 %tmp_36

]]></node>
<StgValue><ssdm name="lineBuffer_val_0_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="13">
<![CDATA[
._crit_edge:4  %lineBuffer_val_0_load_1 = load i8* %lineBuffer_val_0_addr_1, align 1

]]></node>
<StgValue><ssdm name="lineBuffer_val_0_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="13">
<![CDATA[
._crit_edge:4  %lineBuffer_val_0_load_1 = load i8* %lineBuffer_val_0_addr_1, align 1

]]></node>
<StgValue><ssdm name="lineBuffer_val_0_load_1"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:5  br i1 %tmp_32, label %6, label %._crit_edge17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="64" op_0_bw="11">
<![CDATA[
:0  %tmp_43 = zext i11 %col6 to i64

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %lineBuffer_val_0_addr_2 = getelementptr [5760 x i8]* %lineBuffer_val_0, i64 0, i64 %tmp_43

]]></node>
<StgValue><ssdm name="lineBuffer_val_0_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:2  store i8 %lineBuffer_val_0_load_1, i8* %lineBuffer_val_0_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="8" op_1_bw="13">
<![CDATA[
:3  store i8 %gep79_loc, i8* %lineBuffer_val_0_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge17:2  %tmp_46 = zext i11 %col6 to i64

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="13" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge17:3  %lineBuffer_val_0_addr_3 = getelementptr [5760 x i8]* %lineBuffer_val_0, i64 0, i64 %tmp_46

]]></node>
<StgValue><ssdm name="lineBuffer_val_0_addr_3"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="13">
<![CDATA[
._crit_edge17:4  %lineBuffer_val_0_load_2 = load i8* %lineBuffer_val_0_addr_3, align 1

]]></node>
<StgValue><ssdm name="lineBuffer_val_0_load_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge17:0  %gep77_loc = phi i8 [ %gep79_loc, %6 ], [ %lineBuffer_val_0_load_1, %._crit_edge ]

]]></node>
<StgValue><ssdm name="gep77_loc"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge17:1  %filterMask_1_1_1 = zext i8 %gep77_loc to i32

]]></node>
<StgValue><ssdm name="filterMask_1_1_1"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="13">
<![CDATA[
._crit_edge17:4  %lineBuffer_val_0_load_2 = load i8* %lineBuffer_val_0_addr_3, align 1

]]></node>
<StgValue><ssdm name="lineBuffer_val_0_load_2"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge17:5  %filterMask_0_1_2 = zext i8 %lineBuffer_val_0_load_2 to i32

]]></node>
<StgValue><ssdm name="filterMask_0_1_2"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge17:6  %filterMask_2_1_1 = zext i8 %gep79_loc to i32

]]></node>
<StgValue><ssdm name="filterMask_2_1_1"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge17:7  br i1 %tmp_33, label %7, label %._crit_edge18_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1826)

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %angleMat_data_stream_0_V_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %angleMat_data_stream_0_V)

]]></node>
<StgValue><ssdm name="angleMat_data_stream_0_V_read"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="8">
<![CDATA[
:3  %angle_value = zext i8 %angleMat_data_stream_0_V_read to i32

]]></node>
<StgValue><ssdm name="angle_value"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:4  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1826, i32 %tmp_37)

]]></node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %angle_value, i32* %angle_value_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_33" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge18_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge18_ifconv:45  %tmp_51 = icmp ne i11 %col6, 0

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:46  %tmp_52 = and i1 %tmp_51, %tmp_28

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge18_ifconv:0  %angle_value_1_load = load i32* %angle_value_1, align 4

]]></node>
<StgValue><ssdm name="angle_value_1_load"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge18_ifconv:1  %filterMask_2_1_load = load i32* %filterMask_2_1, align 4

]]></node>
<StgValue><ssdm name="filterMask_2_1_load"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge18_ifconv:2  %filterMask_2_0_load = load i32* %filterMask_2_0, align 4

]]></node>
<StgValue><ssdm name="filterMask_2_0_load"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge18_ifconv:3  %filterMask_0_0_load = load i32* %filterMask_0_0, align 4

]]></node>
<StgValue><ssdm name="filterMask_0_0_load"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge18_ifconv:4  %filterMask_1_1_load = load i32* %filterMask_1_1, align 4

]]></node>
<StgValue><ssdm name="filterMask_1_1_load"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge18_ifconv:5  %filterMask_1_0_load = load i32* %filterMask_1_0, align 4

]]></node>
<StgValue><ssdm name="filterMask_1_0_load"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18_ifconv:6  %tmp_38 = icmp eq i32 %angle_value_1_load, 0

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18_ifconv:7  %tmp_39 = icmp slt i32 %filterMask_1_1_load, %filterMask_0_0_1

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18_ifconv:8  %tmp_40 = icmp slt i32 %filterMask_1_1_load, %filterMask_2_1_load

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:9  %or_cond = or i1 %tmp_39, %tmp_40

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge18_ifconv:10  %tmp_47 = trunc i32 %filterMask_1_1_load to i8

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18_ifconv:12  %tmp_41 = icmp eq i32 %angle_value_1_load, 45

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18_ifconv:13  %slt = icmp slt i32 %filterMask_1_1_load, %filterMask_2_1_1

]]></node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:14  %rev = xor i1 %slt, true

]]></node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18_ifconv:15  %slt1 = icmp slt i32 %filterMask_1_1_load, %filterMask_0_0_load

]]></node>
<StgValue><ssdm name="slt1"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:16  %rev1 = xor i1 %slt1, true

]]></node>
<StgValue><ssdm name="rev1"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:17  %tmp_44 = and i1 %rev, %rev1

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18_ifconv:19  %tmp_45 = icmp eq i32 %angle_value_1_load, 90

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18_ifconv:20  %slt2 = icmp slt i32 %filterMask_1_1_load, %filterMask_1_1_1

]]></node>
<StgValue><ssdm name="slt2"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:21  %rev2 = xor i1 %slt2, true

]]></node>
<StgValue><ssdm name="rev2"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18_ifconv:22  %slt3 = icmp slt i32 %filterMask_1_1_load, %filterMask_1_0_load

]]></node>
<StgValue><ssdm name="slt3"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:23  %rev3 = xor i1 %slt3, true

]]></node>
<StgValue><ssdm name="rev3"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:24  %tmp_48 = and i1 %rev2, %rev3

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18_ifconv:26  %tmp_49 = icmp eq i32 %angle_value_1_load, 135

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18_ifconv:27  %slt4 = icmp slt i32 %filterMask_1_1_load, %filterMask_0_1_2

]]></node>
<StgValue><ssdm name="slt4"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:28  %rev4 = xor i1 %slt4, true

]]></node>
<StgValue><ssdm name="rev4"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge18_ifconv:29  %slt5 = icmp slt i32 %filterMask_1_1_load, %filterMask_2_0_load

]]></node>
<StgValue><ssdm name="slt5"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:30  %rev5 = xor i1 %slt5, true

]]></node>
<StgValue><ssdm name="rev5"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:31  %tmp_50 = and i1 %rev4, %rev5

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:33  %sel_tmp = xor i1 %tmp_38, true

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:34  %sel_tmp1 = and i1 %tmp_41, %sel_tmp

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:36  %sel_tmp5_demorgan = or i1 %tmp_38, %tmp_41

]]></node>
<StgValue><ssdm name="sel_tmp5_demorgan"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:37  %sel_tmp5 = xor i1 %sel_tmp5_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:38  %sel_tmp6 = and i1 %tmp_45, %sel_tmp5

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:40  %sel_tmp12_demorgan = or i1 %sel_tmp5_demorgan, %tmp_45

]]></node>
<StgValue><ssdm name="sel_tmp12_demorgan"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:41  %sel_tmp3 = xor i1 %sel_tmp12_demorgan, true

]]></node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge18_ifconv:42  %sel_tmp4 = and i1 %tmp_49, %sel_tmp3

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="133" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge18_ifconv:11  %p_v0_assign = select i1 %or_cond, i8 0, i8 %tmp_47

]]></node>
<StgValue><ssdm name="p_v0_assign"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="sel_tmp1" val="1"/>
<literal name="sel_tmp6" val="0"/>
<literal name="sel_tmp4" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge18_ifconv:18  %v0_assign_1_s = select i1 %tmp_44, i8 %tmp_47, i8 0

]]></node>
<StgValue><ssdm name="v0_assign_1_s"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp><literal name="sel_tmp6" val="1"/>
<literal name="sel_tmp4" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge18_ifconv:25  %v0_assign_2_s = select i1 %tmp_48, i8 %tmp_47, i8 0

]]></node>
<StgValue><ssdm name="v0_assign_2_s"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp><literal name="sel_tmp4" val="1"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge18_ifconv:32  %v0_assign_3_s = select i1 %tmp_50, i8 %tmp_47, i8 0

]]></node>
<StgValue><ssdm name="v0_assign_3_s"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="sel_tmp6" val="0"/>
<literal name="sel_tmp4" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge18_ifconv:35  %sel_tmp2 = select i1 %sel_tmp1, i8 %v0_assign_1_s, i8 127

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="sel_tmp4" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge18_ifconv:39  %sel_tmp7 = select i1 %sel_tmp6, i8 %v0_assign_2_s, i8 %sel_tmp2

]]></node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge18_ifconv:43  %sel_tmp8 = select i1 %sel_tmp4, i8 %v0_assign_3_s, i8 %sel_tmp7

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge18_ifconv:44  %tmp_54 = select i1 %tmp_38, i8 %p_v0_assign, i8 %sel_tmp8

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge18_ifconv:47  br i1 %tmp_52, label %8, label %._crit_edge21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:0  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1824)

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %nmsupressionMat_data_stream_0_V, i8 %tmp_54)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1824, i32 %tmp_53)

]]></node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21:0  %filterMask_2_0_1 = load i32* %filterMask_2_1, align 4

]]></node>
<StgValue><ssdm name="filterMask_2_0_1"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge21:1  %filterMask_1_0_1 = load i32* %filterMask_1_1, align 4

]]></node>
<StgValue><ssdm name="filterMask_1_0_1"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21:2  store i32 %filterMask_1_0_1, i32* %filterMask_1_0, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21:3  store i32 %filterMask_1_1_1, i32* %filterMask_1_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21:4  store i32 %filterMask_0_1_2, i32* %filterMask_0_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21:5  store i32 %filterMask_0_0_1, i32* %filterMask_0_0, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21:6  store i32 %filterMask_2_0_1, i32* %filterMask_2_0, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge21:7  store i32 %filterMask_2_1_1, i32* %filterMask_2_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge21:8  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
