// Seed: 2407051400
module module_0 ();
  assign id_1 = id_1;
  assign module_1.id_3 = 0;
  assign id_2 = 1;
  initial id_1 <= id_1;
  initial
    #1 begin : LABEL_0
      id_1 = 1'b0;
    end
  always_latch @(posedge -1 or posedge id_2) if (-1) @(posedge 1) id_1 = id_2;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_3 <= id_4 == !1;
  always $display({id_1, -1'd0}, id_5[1-1 : 1], (1) == id_3);
  module_0 modCall_1 ();
endmodule
