;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	SUB 12, @15
	CMP @-147, 101
	SUB 93, 2
	ADD 0, 900
	SLT -7, @-722
	ADD 3, 20
	JMP @12, #0
	JMN @92, #103
	ADD #-30, 9
	SUB @121, 103
	DJN 12, <11
	CMP #12, @0
	SUB -1, <-20
	SLT -7, @-722
	SUB @3, 2
	ADD 30, 20
	ADD 30, 20
	SUB @3, 2
	ADD 12, @10
	SLT -3, -20
	ADD 2, 720
	SUB @-127, 100
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	ADD 12, @11
	SUB #72, @203
	ADD 12, @11
	ADD 12, @11
	SUB @1, @2
	JMP @12, #0
	ADD -4, <-20
	MOV -297, <-120
	CMP -207, <-120
	SPL 30, 200
	ADD 271, 60
	SUB #72, @203
	MOV #72, @203
	MOV -17, <-20
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	DJN -1, @-20
	ADD 271, 60
	MOV -1, <-20
