@(#)$CDS: ihdl version 6.1.8-64b 10/11/2023 09:46 (cpgbld01) $  Sat Feb  3 16:10:43 2024

INFO (VERILOGIN-589): Using xmvlog binary for compilation.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module BUJI3VX2. Therefore using library
D_CELLS_JI3V, cell BUJI3VX2, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module BUJI3VX0. Therefore using library
D_CELLS_JI3V, cell BUJI3VX0, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module BUJI3VX16. Therefore using library
D_CELLS_JI3V, cell BUJI3VX16, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module DLY1JI3VX1. Therefore using library
D_CELLS_JI3V, cell DLY1JI3VX1, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module DLY2JI3VX1. Therefore using library
D_CELLS_JI3V, cell DLY2JI3VX1, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module BUJI3VX1. Therefore using library
D_CELLS_JI3V, cell BUJI3VX1, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module DFRQJI3VX2. Therefore using library
D_CELLS_JI3V, cell DFRQJI3VX2, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module NO2JI3VX0. Therefore using library
D_CELLS_JI3V, cell NO2JI3VX0, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module AN21JI3VX1. Therefore using library
D_CELLS_JI3V, cell AN21JI3VX1, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module AN22JI3VX1. Therefore using library
D_CELLS_JI3V, cell AN22JI3VX1, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module ON211JI3VX1. Therefore using library
D_CELLS_JI3V, cell ON211JI3VX1, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module EN2JI3VX0. Therefore using library
D_CELLS_JI3V, cell EN2JI3VX0, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module NA2JI3VX0. Therefore using library
D_CELLS_JI3V, cell NA2JI3VX0, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module INJI3VX0. Therefore using library
D_CELLS_JI3V, cell INJI3VX0, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module DFRQJI3VX4. Therefore using library
D_CELLS_JI3V, cell DFRQJI3VX4, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module DFRQJI3VX1. Therefore using library
D_CELLS_JI3V, cell DFRQJI3VX1, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module DECAP5JI3V. Therefore using library
D_CELLS_JI3V, cell DECAP5JI3V, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module DECAP7JI3V. Therefore using library
D_CELLS_JI3V, cell DECAP7JI3V, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module DECAP10JI3V. Therefore using library
D_CELLS_JI3V, cell DECAP10JI3V, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module DECAP15JI3V. Therefore using library
D_CELLS_JI3V, cell DECAP15JI3V, and view symbol as the symbol.
INFO (VERILOGIN-126): Unable to find the Verilog definition for module DECAP25JI3V. Therefore using library
D_CELLS_JI3V, cell DECAP25JI3V, and view symbol as the symbol.
INFO (VERILOGIN-575): Symbol 'counter' was not imported because it already exists in library 'COUNTER_JI3'.
To overwrite the symbol, select an appropriate option from the Overwrite Symbol
Views drop-down list and try again.
INFO (VERILOGIN-372): Checked-in schematic counter.
INFO (VERILOGIN-206): End of Logfile.
