
----------------------------------- FullProof -----------------------------------

PRE	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={31,rT,rA,0,209}                       Premise(F2)
	S3= ICache[addr]={31,rT,rA,0,209}                           Premise(F3)
	S4= GPRegs[rA]=a                                            Premise(F4)
	S5= XER[SO]=so                                              Premise(F5)

IF	S6= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S7= PIDReg.Out26_31=pid[26:31]                              PIDReg-Out(S0)
	S8= PIDReg.Out30_31=pid[30:31]                              PIDReg-Out(S0)
	S9= PC.Out=addr                                             PC-Out(S1)
	S10= XER.SOOut=so                                           XER-SO-Out(S5)
	S11= PIDReg.Out=>IMMU.PID                                   Premise(F6)
	S12= IMMU.PID=pid                                           Path(S6,S11)
	S13= PC.Out=>IMMU.IEA                                       Premise(F7)
	S14= IMMU.IEA=addr                                          Path(S9,S13)
	S15= IMMU.Addr={pid,addr}                                   IMMU-Search(S12,S14)
	S16= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S12,S14)
	S17= IMMU.Addr=>IAddrReg.In                                 Premise(F8)
	S18= IAddrReg.In={pid,addr}                                 Path(S15,S17)
	S19= IMMU.Hit=>IMMUHitReg.In                                Premise(F9)
	S20= IMMUHitReg.In=IMMUHit(pid,addr)                        Path(S16,S19)
	S21= PC.Out=>ICache.IEA                                     Premise(F10)
	S22= ICache.IEA=addr                                        Path(S9,S21)
	S23= ICache.Hit=ICacheHit(addr)                             ICache-Search(S22)
	S24= ICache.Out={31,rT,rA,0,209}                            ICache-Search(S22,S3)
	S25= ICache.Out=>ICacheReg.In                               Premise(F11)
	S26= ICacheReg.In={31,rT,rA,0,209}                          Path(S24,S25)
	S27= ICache.Hit=>ICacheHitReg.In                            Premise(F12)
	S28= ICacheHitReg.In=ICacheHit(addr)                        Path(S23,S27)
	S29= IMMUHitReg.Out=>CU.IMemHit                             Premise(F13)
	S30= ICacheHitReg.Out=>CU.ICacheHit                         Premise(F14)
	S31= IAddrReg.Out=>IMem.RAddr                               Premise(F15)
	S32= IMem.Out=>IRMux.MemData                                Premise(F16)
	S33= ICacheReg.Out=>IRMux.CacheData                         Premise(F17)
	S34= IMMUHitReg.Out=>IRMux.MemSel                           Premise(F18)
	S35= ICacheHitReg.Out=>IRMux.CacheSel                       Premise(F19)
	S36= IRMux.Out=>IR.In                                       Premise(F20)
	S37= IMem.MEM8WordOut=>ICache.WData                         Premise(F21)
	S38= PC.Out=>ICache.IEA                                     Premise(F22)
	S39= IR.Out0_5=>CU.Op                                       Premise(F23)
	S40= IR.Out11_15=>GPRegs.RReg1                              Premise(F24)
	S41= IR.Out21_31=>CU.IRFunc                                 Premise(F25)
	S42= GPRegs.Rdata1=>A.In                                    Premise(F26)
	S43= A.Out=>ALU.A                                           Premise(F27)
	S44= B.Out=>ALU.B                                           Premise(F28)
	S45= CU.Func=>ALU.Func                                      Premise(F29)
	S46= ALU.Out=>ALUOut.In                                     Premise(F30)
	S47= ALU.CMP=>DataCmb.A                                     Premise(F31)
	S48= XER.SOOut=>DataCmb.B                                   Premise(F32)
	S49= DataCmb.B=so                                           Path(S10,S48)
	S50= DataCmb.Out=>DR4bit.In                                 Premise(F33)
	S51= IR.Out6_10=>GPRegs.WReg                                Premise(F34)
	S52= ALUOut.Out=>GPRegs.WData                               Premise(F35)
	S53= DR4bit.Out=>CRRegs.CR0In                               Premise(F36)
	S54= CtrlPIDReg=0                                           Premise(F37)
	S55= [PIDReg]=pid                                           PIDReg-Hold(S0,S54)
	S56= CtrlIMMU=0                                             Premise(F38)
	S57= CtrlPC=0                                               Premise(F39)
	S58= CtrlPCInc=0                                            Premise(F40)
	S59= PC[Out]=addr                                           PC-Hold(S1,S57,S58)
	S60= CtrlIAddrReg=1                                         Premise(F41)
	S61= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S18,S60)
	S62= CtrlIMMUHitReg=1                                       Premise(F42)
	S63= [IMMUHitReg]=IMMUHit(pid,addr)                         IMMUHitReg-Write(S20,S62)
	S64= CtrlICache=0                                           Premise(F43)
	S65= ICache[addr]={31,rT,rA,0,209}                          ICache-Hold(S3,S64)
	S66= CtrlICacheReg=1                                        Premise(F44)
	S67= [ICacheReg]={31,rT,rA,0,209}                           ICacheReg-Write(S26,S66)
	S68= CtrlICacheHitReg=1                                     Premise(F45)
	S69= [ICacheHitReg]=ICacheHit(addr)                         ICacheHitReg-Write(S28,S68)
	S70= CtrlIMem=0                                             Premise(F46)
	S71= IMem[{pid,addr}]={31,rT,rA,0,209}                      IMem-Hold(S2,S70)
	S72= CtrlIRMux=0                                            Premise(F47)
	S73= CtrlIR=0                                               Premise(F48)
	S74= CtrlGPRegs=0                                           Premise(F49)
	S75= GPRegs[rA]=a                                           GPRegs-Hold(S4,S74)
	S76= CtrlA=0                                                Premise(F50)
	S77= CtrlB=0                                                Premise(F51)
	S78= CtrlALUOut=0                                           Premise(F52)
	S79= CtrlXERSO=0                                            Premise(F53)
	S80= XER[SO]=so                                             XER-SO-Hold(S5,S79)
	S81= CtrlXEROV=0                                            Premise(F54)
	S82= CtrlXERCA=0                                            Premise(F55)
	S83= CtrlDR4bit=0                                           Premise(F56)
	S84= CtrlCRRegs=0                                           Premise(F57)
	S85= CtrlCRRegsCR0=0                                        Premise(F58)
	S86= CtrlCRRegsW4bitRegs=0                                  Premise(F59)
	S87= CtrlCRRegsW1bitRegs=0                                  Premise(F60)

IMMU	S88= PIDReg.Out=pid                                         PIDReg-Out(S55)
	S89= PIDReg.Out26_31=pid[26:31]                             PIDReg-Out(S55)
	S90= PIDReg.Out30_31=pid[30:31]                             PIDReg-Out(S55)
	S91= PC.Out=addr                                            PC-Out(S59)
	S92= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S61)
	S93= IAddrReg.Out26_31={pid,addr}[26:31]                    IAddrReg-Out(S61)
	S94= IAddrReg.Out30_31={pid,addr}[30:31]                    IAddrReg-Out(S61)
	S95= IMMUHitReg.Out=IMMUHit(pid,addr)                       IMMUHitReg-Out(S63)
	S96= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]           IMMUHitReg-Out(S63)
	S97= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]           IMMUHitReg-Out(S63)
	S98= ICacheReg.Out={31,rT,rA,0,209}                         ICacheReg-Out(S67)
	S99= ICacheReg.Out26_31={31,rT,rA,0,209}[26:31]             ICacheReg-Out(S67)
	S100= ICacheReg.Out30_31={31,rT,rA,0,209}[30:31]            ICacheReg-Out(S67)
	S101= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S69)
	S102= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S69)
	S103= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S69)
	S104= XER.SOOut=so                                          XER-SO-Out(S80)
	S105= PIDReg.Out=>IMMU.PID                                  Premise(F61)
	S106= IMMU.PID=pid                                          Path(S88,S105)
	S107= PC.Out=>IMMU.IEA                                      Premise(F62)
	S108= IMMU.IEA=addr                                         Path(S91,S107)
	S109= IMMU.Addr={pid,addr}                                  IMMU-Search(S106,S108)
	S110= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S106,S108)
	S111= IMMU.Addr=>IAddrReg.In                                Premise(F63)
	S112= IAddrReg.In={pid,addr}                                Path(S109,S111)
	S113= IMMU.Hit=>IMMUHitReg.In                               Premise(F64)
	S114= IMMUHitReg.In=IMMUHit(pid,addr)                       Path(S110,S113)
	S115= PC.Out=>ICache.IEA                                    Premise(F65)
	S116= ICache.IEA=addr                                       Path(S91,S115)
	S117= ICache.Hit=ICacheHit(addr)                            ICache-Search(S116)
	S118= ICache.Out={31,rT,rA,0,209}                           ICache-Search(S116,S65)
	S119= ICache.Out=>ICacheReg.In                              Premise(F66)
	S120= ICacheReg.In={31,rT,rA,0,209}                         Path(S118,S119)
	S121= ICache.Hit=>ICacheHitReg.In                           Premise(F67)
	S122= ICacheHitReg.In=ICacheHit(addr)                       Path(S117,S121)
	S123= IMMUHitReg.Out=>CU.IMemHit                            Premise(F68)
	S124= CU.IMemHit=IMMUHit(pid,addr)                          Path(S95,S123)
	S125= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F69)
	S126= CU.ICacheHit=ICacheHit(addr)                          Path(S101,S125)
	S127= IAddrReg.Out=>IMem.RAddr                              Premise(F70)
	S128= IMem.RAddr={pid,addr}                                 Path(S92,S127)
	S129= IMem.Out={31,rT,rA,0,209}                             IMem-Read(S128,S71)
	S130= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S128,S71)
	S131= IMem.Out=>IRMux.MemData                               Premise(F71)
	S132= IRMux.MemData={31,rT,rA,0,209}                        Path(S129,S131)
	S133= ICacheReg.Out=>IRMux.CacheData                        Premise(F72)
	S134= IRMux.CacheData={31,rT,rA,0,209}                      Path(S98,S133)
	S135= IRMux.Out={31,rT,rA,0,209}                            IRMux-Select(S132,S134)
	S136= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F73)
	S137= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S95,S136)
	S138= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F74)
	S139= IRMux.CacheSel=ICacheHit(addr)                        Path(S101,S138)
	S140= IRMux.Out=>IR.In                                      Premise(F75)
	S141= IR.In={31,rT,rA,0,209}                                Path(S135,S140)
	S142= IMem.MEM8WordOut=>ICache.WData                        Premise(F76)
	S143= ICache.WData=IMemGet8Word({pid,addr})                 Path(S130,S142)
	S144= PC.Out=>ICache.IEA                                    Premise(F77)
	S145= IR.Out0_5=>CU.Op                                      Premise(F78)
	S146= IR.Out11_15=>GPRegs.RReg1                             Premise(F79)
	S147= IR.Out21_31=>CU.IRFunc                                Premise(F80)
	S148= GPRegs.Rdata1=>A.In                                   Premise(F81)
	S149= A.Out=>ALU.A                                          Premise(F82)
	S150= B.Out=>ALU.B                                          Premise(F83)
	S151= CU.Func=>ALU.Func                                     Premise(F84)
	S152= ALU.Out=>ALUOut.In                                    Premise(F85)
	S153= ALU.CMP=>DataCmb.A                                    Premise(F86)
	S154= XER.SOOut=>DataCmb.B                                  Premise(F87)
	S155= DataCmb.B=so                                          Path(S104,S154)
	S156= DataCmb.Out=>DR4bit.In                                Premise(F88)
	S157= IR.Out6_10=>GPRegs.WReg                               Premise(F89)
	S158= ALUOut.Out=>GPRegs.WData                              Premise(F90)
	S159= DR4bit.Out=>CRRegs.CR0In                              Premise(F91)
	S160= CtrlPIDReg=0                                          Premise(F92)
	S161= [PIDReg]=pid                                          PIDReg-Hold(S55,S160)
	S162= CtrlIMMU=0                                            Premise(F93)
	S163= CtrlPC=0                                              Premise(F94)
	S164= CtrlPCInc=1                                           Premise(F95)
	S165= PC[Out]=addr+4                                        PC-Inc(S59,S163,S164)
	S166= PC[CIA]=addr                                          PC-Inc(S59,S163,S164)
	S167= CtrlIAddrReg=0                                        Premise(F96)
	S168= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S61,S167)
	S169= CtrlIMMUHitReg=0                                      Premise(F97)
	S170= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S63,S169)
	S171= CtrlICache=0                                          Premise(F98)
	S172= ICache[addr]={31,rT,rA,0,209}                         ICache-Hold(S65,S171)
	S173= CtrlICacheReg=0                                       Premise(F99)
	S174= [ICacheReg]={31,rT,rA,0,209}                          ICacheReg-Hold(S67,S173)
	S175= CtrlICacheHitReg=0                                    Premise(F100)
	S176= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S69,S175)
	S177= CtrlIMem=0                                            Premise(F101)
	S178= IMem[{pid,addr}]={31,rT,rA,0,209}                     IMem-Hold(S71,S177)
	S179= CtrlIRMux=0                                           Premise(F102)
	S180= CtrlIR=1                                              Premise(F103)
	S181= [IR]={31,rT,rA,0,209}                                 IR-Write(S141,S180)
	S182= CtrlGPRegs=0                                          Premise(F104)
	S183= GPRegs[rA]=a                                          GPRegs-Hold(S75,S182)
	S184= CtrlA=0                                               Premise(F105)
	S185= CtrlB=0                                               Premise(F106)
	S186= CtrlALUOut=0                                          Premise(F107)
	S187= CtrlXERSO=0                                           Premise(F108)
	S188= XER[SO]=so                                            XER-SO-Hold(S80,S187)
	S189= CtrlXEROV=0                                           Premise(F109)
	S190= CtrlXERCA=0                                           Premise(F110)
	S191= CtrlDR4bit=0                                          Premise(F111)
	S192= CtrlCRRegs=0                                          Premise(F112)
	S193= CtrlCRRegsCR0=0                                       Premise(F113)
	S194= CtrlCRRegsW4bitRegs=0                                 Premise(F114)
	S195= CtrlCRRegsW1bitRegs=0                                 Premise(F115)

ID	S196= PIDReg.Out=pid                                        PIDReg-Out(S161)
	S197= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S161)
	S198= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S161)
	S199= PC.Out=addr+4                                         PC-Out(S165)
	S200= PC.CIA=addr                                           PC-Out(S166)
	S201= PC.CIA31_28=addr[31:28]                               PC-Out(S166)
	S202= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S168)
	S203= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S168)
	S204= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S168)
	S205= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S170)
	S206= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S170)
	S207= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S170)
	S208= ICacheReg.Out={31,rT,rA,0,209}                        ICacheReg-Out(S174)
	S209= ICacheReg.Out26_31={31,rT,rA,0,209}[26:31]            ICacheReg-Out(S174)
	S210= ICacheReg.Out30_31={31,rT,rA,0,209}[30:31]            ICacheReg-Out(S174)
	S211= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S176)
	S212= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S176)
	S213= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S176)
	S214= IR.Out0_5=31                                          IR-Out(S181)
	S215= IR.Out6_10=rT                                         IR-Out(S181)
	S216= IR.Out11_15=rA                                        IR-Out(S181)
	S217= IR.Out16_20=0                                         IR-Out(S181)
	S218= IR.Out21_31=209                                       IR-Out(S181)
	S219= XER.SOOut=so                                          XER-SO-Out(S188)
	S220= PIDReg.Out=>IMMU.PID                                  Premise(F116)
	S221= IMMU.PID=pid                                          Path(S196,S220)
	S222= PC.Out=>IMMU.IEA                                      Premise(F117)
	S223= IMMU.IEA=addr+4                                       Path(S199,S222)
	S224= IMMU.Addr={pid,addr+4}                                IMMU-Search(S221,S223)
	S225= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S221,S223)
	S226= IMMU.Addr=>IAddrReg.In                                Premise(F118)
	S227= IAddrReg.In={pid,addr+4}                              Path(S224,S226)
	S228= IMMU.Hit=>IMMUHitReg.In                               Premise(F119)
	S229= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S225,S228)
	S230= PC.Out=>ICache.IEA                                    Premise(F120)
	S231= ICache.IEA=addr+4                                     Path(S199,S230)
	S232= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S231)
	S233= ICache.Out=>ICacheReg.In                              Premise(F121)
	S234= ICache.Hit=>ICacheHitReg.In                           Premise(F122)
	S235= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S232,S234)
	S236= IMMUHitReg.Out=>CU.IMemHit                            Premise(F123)
	S237= CU.IMemHit=IMMUHit(pid,addr)                          Path(S205,S236)
	S238= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F124)
	S239= CU.ICacheHit=ICacheHit(addr)                          Path(S211,S238)
	S240= IAddrReg.Out=>IMem.RAddr                              Premise(F125)
	S241= IMem.RAddr={pid,addr}                                 Path(S202,S240)
	S242= IMem.Out={31,rT,rA,0,209}                             IMem-Read(S241,S178)
	S243= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S241,S178)
	S244= IMem.Out=>IRMux.MemData                               Premise(F126)
	S245= IRMux.MemData={31,rT,rA,0,209}                        Path(S242,S244)
	S246= ICacheReg.Out=>IRMux.CacheData                        Premise(F127)
	S247= IRMux.CacheData={31,rT,rA,0,209}                      Path(S208,S246)
	S248= IRMux.Out={31,rT,rA,0,209}                            IRMux-Select(S245,S247)
	S249= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F128)
	S250= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S205,S249)
	S251= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F129)
	S252= IRMux.CacheSel=ICacheHit(addr)                        Path(S211,S251)
	S253= IRMux.Out=>IR.In                                      Premise(F130)
	S254= IR.In={31,rT,rA,0,209}                                Path(S248,S253)
	S255= IMem.MEM8WordOut=>ICache.WData                        Premise(F131)
	S256= ICache.WData=IMemGet8Word({pid,addr})                 Path(S243,S255)
	S257= PC.Out=>ICache.IEA                                    Premise(F132)
	S258= IR.Out0_5=>CU.Op                                      Premise(F133)
	S259= CU.Op=31                                              Path(S214,S258)
	S260= IR.Out11_15=>GPRegs.RReg1                             Premise(F134)
	S261= GPRegs.RReg1=rA                                       Path(S216,S260)
	S262= GPRegs.Rdata1=a                                       GPRegs-Read(S261,S183)
	S263= IR.Out21_31=>CU.IRFunc                                Premise(F135)
	S264= CU.IRFunc=209                                         Path(S218,S263)
	S265= CU.Func=alu_neg                                       CU(S259,S264)
	S266= GPRegs.Rdata1=>A.In                                   Premise(F136)
	S267= A.In=a                                                Path(S262,S266)
	S268= B.In=32'b0                                            Premise(F137)
	S269= A.Out=>ALU.A                                          Premise(F138)
	S270= B.Out=>ALU.B                                          Premise(F139)
	S271= CU.Func=>ALU.Func                                     Premise(F140)
	S272= ALU.Func=alu_neg                                      Path(S265,S271)
	S273= ALU.Out=>ALUOut.In                                    Premise(F141)
	S274= ALU.CMP=>DataCmb.A                                    Premise(F142)
	S275= XER.SOOut=>DataCmb.B                                  Premise(F143)
	S276= DataCmb.B=so                                          Path(S219,S275)
	S277= DataCmb.Out=>DR4bit.In                                Premise(F144)
	S278= IR.Out6_10=>GPRegs.WReg                               Premise(F145)
	S279= GPRegs.WReg=rT                                        Path(S215,S278)
	S280= ALUOut.Out=>GPRegs.WData                              Premise(F146)
	S281= DR4bit.Out=>CRRegs.CR0In                              Premise(F147)
	S282= CtrlPIDReg=0                                          Premise(F148)
	S283= [PIDReg]=pid                                          PIDReg-Hold(S161,S282)
	S284= CtrlIMMU=0                                            Premise(F149)
	S285= CtrlPC=0                                              Premise(F150)
	S286= CtrlPCInc=0                                           Premise(F151)
	S287= PC[CIA]=addr                                          PC-Hold(S166,S286)
	S288= PC[Out]=addr+4                                        PC-Hold(S165,S285,S286)
	S289= CtrlIAddrReg=0                                        Premise(F152)
	S290= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S168,S289)
	S291= CtrlIMMUHitReg=0                                      Premise(F153)
	S292= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S170,S291)
	S293= CtrlICache=0                                          Premise(F154)
	S294= ICache[addr]={31,rT,rA,0,209}                         ICache-Hold(S172,S293)
	S295= CtrlICacheReg=0                                       Premise(F155)
	S296= [ICacheReg]={31,rT,rA,0,209}                          ICacheReg-Hold(S174,S295)
	S297= CtrlICacheHitReg=0                                    Premise(F156)
	S298= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S176,S297)
	S299= CtrlIMem=0                                            Premise(F157)
	S300= IMem[{pid,addr}]={31,rT,rA,0,209}                     IMem-Hold(S178,S299)
	S301= CtrlIRMux=0                                           Premise(F158)
	S302= CtrlIR=0                                              Premise(F159)
	S303= [IR]={31,rT,rA,0,209}                                 IR-Hold(S181,S302)
	S304= CtrlGPRegs=0                                          Premise(F160)
	S305= GPRegs[rA]=a                                          GPRegs-Hold(S183,S304)
	S306= CtrlA=1                                               Premise(F161)
	S307= [A]=a                                                 A-Write(S267,S306)
	S308= CtrlB=1                                               Premise(F162)
	S309= [B]=32'b0                                             B-Write(S268,S308)
	S310= CtrlALUOut=0                                          Premise(F163)
	S311= CtrlXERSO=0                                           Premise(F164)
	S312= XER[SO]=so                                            XER-SO-Hold(S188,S311)
	S313= CtrlXEROV=0                                           Premise(F165)
	S314= CtrlXERCA=0                                           Premise(F166)
	S315= CtrlDR4bit=0                                          Premise(F167)
	S316= CtrlCRRegs=0                                          Premise(F168)
	S317= CtrlCRRegsCR0=0                                       Premise(F169)
	S318= CtrlCRRegsW4bitRegs=0                                 Premise(F170)
	S319= CtrlCRRegsW1bitRegs=0                                 Premise(F171)

EX	S320= PIDReg.Out=pid                                        PIDReg-Out(S283)
	S321= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S283)
	S322= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S283)
	S323= PC.CIA=addr                                           PC-Out(S287)
	S324= PC.CIA31_28=addr[31:28]                               PC-Out(S287)
	S325= PC.Out=addr+4                                         PC-Out(S288)
	S326= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S290)
	S327= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S290)
	S328= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S290)
	S329= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S292)
	S330= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S292)
	S331= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S292)
	S332= ICacheReg.Out={31,rT,rA,0,209}                        ICacheReg-Out(S296)
	S333= ICacheReg.Out26_31={31,rT,rA,0,209}[26:31]            ICacheReg-Out(S296)
	S334= ICacheReg.Out30_31={31,rT,rA,0,209}[30:31]            ICacheReg-Out(S296)
	S335= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S298)
	S336= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S298)
	S337= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S298)
	S338= IR.Out0_5=31                                          IR-Out(S303)
	S339= IR.Out6_10=rT                                         IR-Out(S303)
	S340= IR.Out11_15=rA                                        IR-Out(S303)
	S341= IR.Out16_20=0                                         IR-Out(S303)
	S342= IR.Out21_31=209                                       IR-Out(S303)
	S343= A.Out=a                                               A-Out(S307)
	S344= A.Out26_31=a[26:31]                                   A-Out(S307)
	S345= A.Out30_31=a[30:31]                                   A-Out(S307)
	S346= B.Out=32'b0                                           B-Out(S309)
	S347= B.Out26_31=32'b0[26:31]                               B-Out(S309)
	S348= B.Out30_31=32'b0[30:31]                               B-Out(S309)
	S349= XER.SOOut=so                                          XER-SO-Out(S312)
	S350= PIDReg.Out=>IMMU.PID                                  Premise(F172)
	S351= IMMU.PID=pid                                          Path(S320,S350)
	S352= PC.Out=>IMMU.IEA                                      Premise(F173)
	S353= IMMU.IEA=addr+4                                       Path(S325,S352)
	S354= IMMU.Addr={pid,addr+4}                                IMMU-Search(S351,S353)
	S355= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S351,S353)
	S356= IMMU.Addr=>IAddrReg.In                                Premise(F174)
	S357= IAddrReg.In={pid,addr+4}                              Path(S354,S356)
	S358= IMMU.Hit=>IMMUHitReg.In                               Premise(F175)
	S359= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S355,S358)
	S360= PC.Out=>ICache.IEA                                    Premise(F176)
	S361= ICache.IEA=addr+4                                     Path(S325,S360)
	S362= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S361)
	S363= ICache.Out=>ICacheReg.In                              Premise(F177)
	S364= ICache.Hit=>ICacheHitReg.In                           Premise(F178)
	S365= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S362,S364)
	S366= IMMUHitReg.Out=>CU.IMemHit                            Premise(F179)
	S367= CU.IMemHit=IMMUHit(pid,addr)                          Path(S329,S366)
	S368= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F180)
	S369= CU.ICacheHit=ICacheHit(addr)                          Path(S335,S368)
	S370= IAddrReg.Out=>IMem.RAddr                              Premise(F181)
	S371= IMem.RAddr={pid,addr}                                 Path(S326,S370)
	S372= IMem.Out={31,rT,rA,0,209}                             IMem-Read(S371,S300)
	S373= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S371,S300)
	S374= IMem.Out=>IRMux.MemData                               Premise(F182)
	S375= IRMux.MemData={31,rT,rA,0,209}                        Path(S372,S374)
	S376= ICacheReg.Out=>IRMux.CacheData                        Premise(F183)
	S377= IRMux.CacheData={31,rT,rA,0,209}                      Path(S332,S376)
	S378= IRMux.Out={31,rT,rA,0,209}                            IRMux-Select(S375,S377)
	S379= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F184)
	S380= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S329,S379)
	S381= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F185)
	S382= IRMux.CacheSel=ICacheHit(addr)                        Path(S335,S381)
	S383= IRMux.Out=>IR.In                                      Premise(F186)
	S384= IR.In={31,rT,rA,0,209}                                Path(S378,S383)
	S385= IMem.MEM8WordOut=>ICache.WData                        Premise(F187)
	S386= ICache.WData=IMemGet8Word({pid,addr})                 Path(S373,S385)
	S387= PC.Out=>ICache.IEA                                    Premise(F188)
	S388= IR.Out0_5=>CU.Op                                      Premise(F189)
	S389= CU.Op=31                                              Path(S338,S388)
	S390= IR.Out11_15=>GPRegs.RReg1                             Premise(F190)
	S391= GPRegs.RReg1=rA                                       Path(S340,S390)
	S392= GPRegs.Rdata1=a                                       GPRegs-Read(S391,S305)
	S393= IR.Out21_31=>CU.IRFunc                                Premise(F191)
	S394= CU.IRFunc=209                                         Path(S342,S393)
	S395= CU.Func=alu_neg                                       CU(S389,S394)
	S396= GPRegs.Rdata1=>A.In                                   Premise(F192)
	S397= A.In=a                                                Path(S392,S396)
	S398= A.Out=>ALU.A                                          Premise(F193)
	S399= ALU.A=a                                               Path(S343,S398)
	S400= B.Out=>ALU.B                                          Premise(F194)
	S401= ALU.B=32'b0                                           Path(S346,S400)
	S402= CU.Func=>ALU.Func                                     Premise(F195)
	S403= ALU.Func=alu_neg                                      Path(S395,S402)
	S404= ALU.Out=(-a)                                          ALU(S399)
	S405= ALU.CMP=Compare0((-a))                                ALU(S399)
	S406= ALU.OV=OverFlow((-a))                                 ALU(S399)
	S407= ALU.CA=Carry((-a))                                    ALU(S399)
	S408= ALU.Out=>ALUOut.In                                    Premise(F196)
	S409= ALUOut.In=(-a)                                        Path(S404,S408)
	S410= ALU.CMP=>DataCmb.A                                    Premise(F197)
	S411= DataCmb.A=Compare0((-a))                              Path(S405,S410)
	S412= XER.SOOut=>DataCmb.B                                  Premise(F198)
	S413= DataCmb.B=so                                          Path(S349,S412)
	S414= DataCmb.Out={Compare0((-a)),so}                       DataCmb(S411,S413)
	S415= DataCmb.Out=>DR4bit.In                                Premise(F199)
	S416= DR4bit.In={Compare0((-a)),so}                         Path(S414,S415)
	S417= IR.Out6_10=>GPRegs.WReg                               Premise(F200)
	S418= GPRegs.WReg=rT                                        Path(S339,S417)
	S419= ALUOut.Out=>GPRegs.WData                              Premise(F201)
	S420= DR4bit.Out=>CRRegs.CR0In                              Premise(F202)
	S421= CtrlPIDReg=0                                          Premise(F203)
	S422= [PIDReg]=pid                                          PIDReg-Hold(S283,S421)
	S423= CtrlIMMU=0                                            Premise(F204)
	S424= CtrlPC=0                                              Premise(F205)
	S425= CtrlPCInc=0                                           Premise(F206)
	S426= PC[CIA]=addr                                          PC-Hold(S287,S425)
	S427= PC[Out]=addr+4                                        PC-Hold(S288,S424,S425)
	S428= CtrlIAddrReg=0                                        Premise(F207)
	S429= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S290,S428)
	S430= CtrlIMMUHitReg=0                                      Premise(F208)
	S431= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S292,S430)
	S432= CtrlICache=0                                          Premise(F209)
	S433= ICache[addr]={31,rT,rA,0,209}                         ICache-Hold(S294,S432)
	S434= CtrlICacheReg=0                                       Premise(F210)
	S435= [ICacheReg]={31,rT,rA,0,209}                          ICacheReg-Hold(S296,S434)
	S436= CtrlICacheHitReg=0                                    Premise(F211)
	S437= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S298,S436)
	S438= CtrlIMem=0                                            Premise(F212)
	S439= IMem[{pid,addr}]={31,rT,rA,0,209}                     IMem-Hold(S300,S438)
	S440= CtrlIRMux=0                                           Premise(F213)
	S441= CtrlIR=0                                              Premise(F214)
	S442= [IR]={31,rT,rA,0,209}                                 IR-Hold(S303,S441)
	S443= CtrlGPRegs=0                                          Premise(F215)
	S444= GPRegs[rA]=a                                          GPRegs-Hold(S305,S443)
	S445= CtrlA=0                                               Premise(F216)
	S446= [A]=a                                                 A-Hold(S307,S445)
	S447= CtrlB=0                                               Premise(F217)
	S448= [B]=32'b0                                             B-Hold(S309,S447)
	S449= CtrlALUOut=1                                          Premise(F218)
	S450= [ALUOut]=(-a)                                         ALUOut-Write(S409,S449)
	S451= CtrlXERSO=0                                           Premise(F219)
	S452= XER[SO]=so                                            XER-SO-Hold(S312,S451)
	S453= CtrlXEROV=0                                           Premise(F220)
	S454= CtrlXERCA=0                                           Premise(F221)
	S455= CtrlDR4bit=1                                          Premise(F222)
	S456= [DR4bit]={Compare0((-a)),so}                          DR4bit-Write(S416,S455)
	S457= CtrlCRRegs=0                                          Premise(F223)
	S458= CtrlCRRegsCR0=0                                       Premise(F224)
	S459= CtrlCRRegsW4bitRegs=0                                 Premise(F225)
	S460= CtrlCRRegsW1bitRegs=0                                 Premise(F226)

MEM	S461= PIDReg.Out=pid                                        PIDReg-Out(S422)
	S462= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S422)
	S463= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S422)
	S464= PC.CIA=addr                                           PC-Out(S426)
	S465= PC.CIA31_28=addr[31:28]                               PC-Out(S426)
	S466= PC.Out=addr+4                                         PC-Out(S427)
	S467= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S429)
	S468= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S429)
	S469= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S429)
	S470= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S431)
	S471= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S431)
	S472= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S431)
	S473= ICacheReg.Out={31,rT,rA,0,209}                        ICacheReg-Out(S435)
	S474= ICacheReg.Out26_31={31,rT,rA,0,209}[26:31]            ICacheReg-Out(S435)
	S475= ICacheReg.Out30_31={31,rT,rA,0,209}[30:31]            ICacheReg-Out(S435)
	S476= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S437)
	S477= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S437)
	S478= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S437)
	S479= IR.Out0_5=31                                          IR-Out(S442)
	S480= IR.Out6_10=rT                                         IR-Out(S442)
	S481= IR.Out11_15=rA                                        IR-Out(S442)
	S482= IR.Out16_20=0                                         IR-Out(S442)
	S483= IR.Out21_31=209                                       IR-Out(S442)
	S484= A.Out=a                                               A-Out(S446)
	S485= A.Out26_31=a[26:31]                                   A-Out(S446)
	S486= A.Out30_31=a[30:31]                                   A-Out(S446)
	S487= B.Out=32'b0                                           B-Out(S448)
	S488= B.Out26_31=32'b0[26:31]                               B-Out(S448)
	S489= B.Out30_31=32'b0[30:31]                               B-Out(S448)
	S490= ALUOut.Out=(-a)                                       ALUOut-Out(S450)
	S491= ALUOut.Out26_31=(-a)[26:31]                           ALUOut-Out(S450)
	S492= ALUOut.Out30_31=(-a)[30:31]                           ALUOut-Out(S450)
	S493= XER.SOOut=so                                          XER-SO-Out(S452)
	S494= DR4bit.Out={Compare0((-a)),so}                        DR4bit-Out(S456)
	S495= DR4bit.Out26_31={Compare0((-a)),so}[26:31]            DR4bit-Out(S456)
	S496= DR4bit.Out30_31={Compare0((-a)),so}[30:31]            DR4bit-Out(S456)
	S497= PIDReg.Out=>IMMU.PID                                  Premise(F227)
	S498= IMMU.PID=pid                                          Path(S461,S497)
	S499= PC.Out=>IMMU.IEA                                      Premise(F228)
	S500= IMMU.IEA=addr+4                                       Path(S466,S499)
	S501= IMMU.Addr={pid,addr+4}                                IMMU-Search(S498,S500)
	S502= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S498,S500)
	S503= IMMU.Addr=>IAddrReg.In                                Premise(F229)
	S504= IAddrReg.In={pid,addr+4}                              Path(S501,S503)
	S505= IMMU.Hit=>IMMUHitReg.In                               Premise(F230)
	S506= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S502,S505)
	S507= PC.Out=>ICache.IEA                                    Premise(F231)
	S508= ICache.IEA=addr+4                                     Path(S466,S507)
	S509= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S508)
	S510= ICache.Out=>ICacheReg.In                              Premise(F232)
	S511= ICache.Hit=>ICacheHitReg.In                           Premise(F233)
	S512= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S509,S511)
	S513= IMMUHitReg.Out=>CU.IMemHit                            Premise(F234)
	S514= CU.IMemHit=IMMUHit(pid,addr)                          Path(S470,S513)
	S515= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F235)
	S516= CU.ICacheHit=ICacheHit(addr)                          Path(S476,S515)
	S517= IAddrReg.Out=>IMem.RAddr                              Premise(F236)
	S518= IMem.RAddr={pid,addr}                                 Path(S467,S517)
	S519= IMem.Out={31,rT,rA,0,209}                             IMem-Read(S518,S439)
	S520= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S518,S439)
	S521= IMem.Out=>IRMux.MemData                               Premise(F237)
	S522= IRMux.MemData={31,rT,rA,0,209}                        Path(S519,S521)
	S523= ICacheReg.Out=>IRMux.CacheData                        Premise(F238)
	S524= IRMux.CacheData={31,rT,rA,0,209}                      Path(S473,S523)
	S525= IRMux.Out={31,rT,rA,0,209}                            IRMux-Select(S522,S524)
	S526= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F239)
	S527= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S470,S526)
	S528= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F240)
	S529= IRMux.CacheSel=ICacheHit(addr)                        Path(S476,S528)
	S530= IRMux.Out=>IR.In                                      Premise(F241)
	S531= IR.In={31,rT,rA,0,209}                                Path(S525,S530)
	S532= IMem.MEM8WordOut=>ICache.WData                        Premise(F242)
	S533= ICache.WData=IMemGet8Word({pid,addr})                 Path(S520,S532)
	S534= PC.Out=>ICache.IEA                                    Premise(F243)
	S535= IR.Out0_5=>CU.Op                                      Premise(F244)
	S536= CU.Op=31                                              Path(S479,S535)
	S537= IR.Out11_15=>GPRegs.RReg1                             Premise(F245)
	S538= GPRegs.RReg1=rA                                       Path(S481,S537)
	S539= GPRegs.Rdata1=a                                       GPRegs-Read(S538,S444)
	S540= IR.Out21_31=>CU.IRFunc                                Premise(F246)
	S541= CU.IRFunc=209                                         Path(S483,S540)
	S542= CU.Func=alu_neg                                       CU(S536,S541)
	S543= GPRegs.Rdata1=>A.In                                   Premise(F247)
	S544= A.In=a                                                Path(S539,S543)
	S545= A.Out=>ALU.A                                          Premise(F248)
	S546= ALU.A=a                                               Path(S484,S545)
	S547= B.Out=>ALU.B                                          Premise(F249)
	S548= ALU.B=32'b0                                           Path(S487,S547)
	S549= CU.Func=>ALU.Func                                     Premise(F250)
	S550= ALU.Func=alu_neg                                      Path(S542,S549)
	S551= ALU.Out=(-a)                                          ALU(S546)
	S552= ALU.CMP=Compare0((-a))                                ALU(S546)
	S553= ALU.OV=OverFlow((-a))                                 ALU(S546)
	S554= ALU.CA=Carry((-a))                                    ALU(S546)
	S555= ALU.Out=>ALUOut.In                                    Premise(F251)
	S556= ALUOut.In=(-a)                                        Path(S551,S555)
	S557= ALU.CMP=>DataCmb.A                                    Premise(F252)
	S558= DataCmb.A=Compare0((-a))                              Path(S552,S557)
	S559= XER.SOOut=>DataCmb.B                                  Premise(F253)
	S560= DataCmb.B=so                                          Path(S493,S559)
	S561= DataCmb.Out={Compare0((-a)),so}                       DataCmb(S558,S560)
	S562= DataCmb.Out=>DR4bit.In                                Premise(F254)
	S563= DR4bit.In={Compare0((-a)),so}                         Path(S561,S562)
	S564= IR.Out6_10=>GPRegs.WReg                               Premise(F255)
	S565= GPRegs.WReg=rT                                        Path(S480,S564)
	S566= ALUOut.Out=>GPRegs.WData                              Premise(F256)
	S567= GPRegs.WData=(-a)                                     Path(S490,S566)
	S568= DR4bit.Out=>CRRegs.CR0In                              Premise(F257)
	S569= CRRegs.CR0In={Compare0((-a)),so}                      Path(S494,S568)
	S570= CtrlPIDReg=0                                          Premise(F258)
	S571= [PIDReg]=pid                                          PIDReg-Hold(S422,S570)
	S572= CtrlIMMU=0                                            Premise(F259)
	S573= CtrlPC=0                                              Premise(F260)
	S574= CtrlPCInc=0                                           Premise(F261)
	S575= PC[CIA]=addr                                          PC-Hold(S426,S574)
	S576= PC[Out]=addr+4                                        PC-Hold(S427,S573,S574)
	S577= CtrlIAddrReg=0                                        Premise(F262)
	S578= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S429,S577)
	S579= CtrlIMMUHitReg=0                                      Premise(F263)
	S580= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S431,S579)
	S581= CtrlICache=0                                          Premise(F264)
	S582= ICache[addr]={31,rT,rA,0,209}                         ICache-Hold(S433,S581)
	S583= CtrlICacheReg=0                                       Premise(F265)
	S584= [ICacheReg]={31,rT,rA,0,209}                          ICacheReg-Hold(S435,S583)
	S585= CtrlICacheHitReg=0                                    Premise(F266)
	S586= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S437,S585)
	S587= CtrlIMem=0                                            Premise(F267)
	S588= IMem[{pid,addr}]={31,rT,rA,0,209}                     IMem-Hold(S439,S587)
	S589= CtrlIRMux=0                                           Premise(F268)
	S590= CtrlIR=0                                              Premise(F269)
	S591= [IR]={31,rT,rA,0,209}                                 IR-Hold(S442,S590)
	S592= CtrlGPRegs=0                                          Premise(F270)
	S593= GPRegs[rA]=a                                          GPRegs-Hold(S444,S592)
	S594= CtrlA=0                                               Premise(F271)
	S595= [A]=a                                                 A-Hold(S446,S594)
	S596= CtrlB=0                                               Premise(F272)
	S597= [B]=32'b0                                             B-Hold(S448,S596)
	S598= CtrlALUOut=0                                          Premise(F273)
	S599= [ALUOut]=(-a)                                         ALUOut-Hold(S450,S598)
	S600= CtrlXERSO=0                                           Premise(F274)
	S601= XER[SO]=so                                            XER-SO-Hold(S452,S600)
	S602= CtrlXEROV=0                                           Premise(F275)
	S603= CtrlXERCA=0                                           Premise(F276)
	S604= CtrlDR4bit=0                                          Premise(F277)
	S605= [DR4bit]={Compare0((-a)),so}                          DR4bit-Hold(S456,S604)
	S606= CtrlCRRegs=0                                          Premise(F278)
	S607= CtrlCRRegsCR0=0                                       Premise(F279)
	S608= CtrlCRRegsW4bitRegs=0                                 Premise(F280)
	S609= CtrlCRRegsW1bitRegs=0                                 Premise(F281)

DMMU1	S610= PIDReg.Out=pid                                        PIDReg-Out(S571)
	S611= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S571)
	S612= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S571)
	S613= PC.CIA=addr                                           PC-Out(S575)
	S614= PC.CIA31_28=addr[31:28]                               PC-Out(S575)
	S615= PC.Out=addr+4                                         PC-Out(S576)
	S616= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S578)
	S617= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S578)
	S618= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S578)
	S619= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S580)
	S620= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S580)
	S621= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S580)
	S622= ICacheReg.Out={31,rT,rA,0,209}                        ICacheReg-Out(S584)
	S623= ICacheReg.Out26_31={31,rT,rA,0,209}[26:31]            ICacheReg-Out(S584)
	S624= ICacheReg.Out30_31={31,rT,rA,0,209}[30:31]            ICacheReg-Out(S584)
	S625= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S586)
	S626= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S586)
	S627= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S586)
	S628= IR.Out0_5=31                                          IR-Out(S591)
	S629= IR.Out6_10=rT                                         IR-Out(S591)
	S630= IR.Out11_15=rA                                        IR-Out(S591)
	S631= IR.Out16_20=0                                         IR-Out(S591)
	S632= IR.Out21_31=209                                       IR-Out(S591)
	S633= A.Out=a                                               A-Out(S595)
	S634= A.Out26_31=a[26:31]                                   A-Out(S595)
	S635= A.Out30_31=a[30:31]                                   A-Out(S595)
	S636= B.Out=32'b0                                           B-Out(S597)
	S637= B.Out26_31=32'b0[26:31]                               B-Out(S597)
	S638= B.Out30_31=32'b0[30:31]                               B-Out(S597)
	S639= ALUOut.Out=(-a)                                       ALUOut-Out(S599)
	S640= ALUOut.Out26_31=(-a)[26:31]                           ALUOut-Out(S599)
	S641= ALUOut.Out30_31=(-a)[30:31]                           ALUOut-Out(S599)
	S642= XER.SOOut=so                                          XER-SO-Out(S601)
	S643= DR4bit.Out={Compare0((-a)),so}                        DR4bit-Out(S605)
	S644= DR4bit.Out26_31={Compare0((-a)),so}[26:31]            DR4bit-Out(S605)
	S645= DR4bit.Out30_31={Compare0((-a)),so}[30:31]            DR4bit-Out(S605)
	S646= PIDReg.Out=>IMMU.PID                                  Premise(F282)
	S647= IMMU.PID=pid                                          Path(S610,S646)
	S648= PC.Out=>IMMU.IEA                                      Premise(F283)
	S649= IMMU.IEA=addr+4                                       Path(S615,S648)
	S650= IMMU.Addr={pid,addr+4}                                IMMU-Search(S647,S649)
	S651= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S647,S649)
	S652= IMMU.Addr=>IAddrReg.In                                Premise(F284)
	S653= IAddrReg.In={pid,addr+4}                              Path(S650,S652)
	S654= IMMU.Hit=>IMMUHitReg.In                               Premise(F285)
	S655= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S651,S654)
	S656= PC.Out=>ICache.IEA                                    Premise(F286)
	S657= ICache.IEA=addr+4                                     Path(S615,S656)
	S658= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S657)
	S659= ICache.Out=>ICacheReg.In                              Premise(F287)
	S660= ICache.Hit=>ICacheHitReg.In                           Premise(F288)
	S661= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S658,S660)
	S662= IMMUHitReg.Out=>CU.IMemHit                            Premise(F289)
	S663= CU.IMemHit=IMMUHit(pid,addr)                          Path(S619,S662)
	S664= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F290)
	S665= CU.ICacheHit=ICacheHit(addr)                          Path(S625,S664)
	S666= IAddrReg.Out=>IMem.RAddr                              Premise(F291)
	S667= IMem.RAddr={pid,addr}                                 Path(S616,S666)
	S668= IMem.Out={31,rT,rA,0,209}                             IMem-Read(S667,S588)
	S669= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S667,S588)
	S670= IMem.Out=>IRMux.MemData                               Premise(F292)
	S671= IRMux.MemData={31,rT,rA,0,209}                        Path(S668,S670)
	S672= ICacheReg.Out=>IRMux.CacheData                        Premise(F293)
	S673= IRMux.CacheData={31,rT,rA,0,209}                      Path(S622,S672)
	S674= IRMux.Out={31,rT,rA,0,209}                            IRMux-Select(S671,S673)
	S675= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F294)
	S676= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S619,S675)
	S677= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F295)
	S678= IRMux.CacheSel=ICacheHit(addr)                        Path(S625,S677)
	S679= IRMux.Out=>IR.In                                      Premise(F296)
	S680= IR.In={31,rT,rA,0,209}                                Path(S674,S679)
	S681= IMem.MEM8WordOut=>ICache.WData                        Premise(F297)
	S682= ICache.WData=IMemGet8Word({pid,addr})                 Path(S669,S681)
	S683= PC.Out=>ICache.IEA                                    Premise(F298)
	S684= IR.Out0_5=>CU.Op                                      Premise(F299)
	S685= CU.Op=31                                              Path(S628,S684)
	S686= IR.Out11_15=>GPRegs.RReg1                             Premise(F300)
	S687= GPRegs.RReg1=rA                                       Path(S630,S686)
	S688= GPRegs.Rdata1=a                                       GPRegs-Read(S687,S593)
	S689= IR.Out21_31=>CU.IRFunc                                Premise(F301)
	S690= CU.IRFunc=209                                         Path(S632,S689)
	S691= CU.Func=alu_neg                                       CU(S685,S690)
	S692= GPRegs.Rdata1=>A.In                                   Premise(F302)
	S693= A.In=a                                                Path(S688,S692)
	S694= A.Out=>ALU.A                                          Premise(F303)
	S695= ALU.A=a                                               Path(S633,S694)
	S696= B.Out=>ALU.B                                          Premise(F304)
	S697= ALU.B=32'b0                                           Path(S636,S696)
	S698= CU.Func=>ALU.Func                                     Premise(F305)
	S699= ALU.Func=alu_neg                                      Path(S691,S698)
	S700= ALU.Out=(-a)                                          ALU(S695)
	S701= ALU.CMP=Compare0((-a))                                ALU(S695)
	S702= ALU.OV=OverFlow((-a))                                 ALU(S695)
	S703= ALU.CA=Carry((-a))                                    ALU(S695)
	S704= ALU.Out=>ALUOut.In                                    Premise(F306)
	S705= ALUOut.In=(-a)                                        Path(S700,S704)
	S706= ALU.CMP=>DataCmb.A                                    Premise(F307)
	S707= DataCmb.A=Compare0((-a))                              Path(S701,S706)
	S708= XER.SOOut=>DataCmb.B                                  Premise(F308)
	S709= DataCmb.B=so                                          Path(S642,S708)
	S710= DataCmb.Out={Compare0((-a)),so}                       DataCmb(S707,S709)
	S711= DataCmb.Out=>DR4bit.In                                Premise(F309)
	S712= DR4bit.In={Compare0((-a)),so}                         Path(S710,S711)
	S713= IR.Out6_10=>GPRegs.WReg                               Premise(F310)
	S714= GPRegs.WReg=rT                                        Path(S629,S713)
	S715= ALUOut.Out=>GPRegs.WData                              Premise(F311)
	S716= GPRegs.WData=(-a)                                     Path(S639,S715)
	S717= DR4bit.Out=>CRRegs.CR0In                              Premise(F312)
	S718= CRRegs.CR0In={Compare0((-a)),so}                      Path(S643,S717)
	S719= CtrlPIDReg=0                                          Premise(F313)
	S720= [PIDReg]=pid                                          PIDReg-Hold(S571,S719)
	S721= CtrlIMMU=0                                            Premise(F314)
	S722= CtrlPC=0                                              Premise(F315)
	S723= CtrlPCInc=0                                           Premise(F316)
	S724= PC[CIA]=addr                                          PC-Hold(S575,S723)
	S725= PC[Out]=addr+4                                        PC-Hold(S576,S722,S723)
	S726= CtrlIAddrReg=0                                        Premise(F317)
	S727= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S578,S726)
	S728= CtrlIMMUHitReg=0                                      Premise(F318)
	S729= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S580,S728)
	S730= CtrlICache=0                                          Premise(F319)
	S731= ICache[addr]={31,rT,rA,0,209}                         ICache-Hold(S582,S730)
	S732= CtrlICacheReg=0                                       Premise(F320)
	S733= [ICacheReg]={31,rT,rA,0,209}                          ICacheReg-Hold(S584,S732)
	S734= CtrlICacheHitReg=0                                    Premise(F321)
	S735= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S586,S734)
	S736= CtrlIMem=0                                            Premise(F322)
	S737= IMem[{pid,addr}]={31,rT,rA,0,209}                     IMem-Hold(S588,S736)
	S738= CtrlIRMux=0                                           Premise(F323)
	S739= CtrlIR=0                                              Premise(F324)
	S740= [IR]={31,rT,rA,0,209}                                 IR-Hold(S591,S739)
	S741= CtrlGPRegs=0                                          Premise(F325)
	S742= GPRegs[rA]=a                                          GPRegs-Hold(S593,S741)
	S743= CtrlA=0                                               Premise(F326)
	S744= [A]=a                                                 A-Hold(S595,S743)
	S745= CtrlB=0                                               Premise(F327)
	S746= [B]=32'b0                                             B-Hold(S597,S745)
	S747= CtrlALUOut=0                                          Premise(F328)
	S748= [ALUOut]=(-a)                                         ALUOut-Hold(S599,S747)
	S749= CtrlXERSO=0                                           Premise(F329)
	S750= XER[SO]=so                                            XER-SO-Hold(S601,S749)
	S751= CtrlXEROV=0                                           Premise(F330)
	S752= CtrlXERCA=0                                           Premise(F331)
	S753= CtrlDR4bit=0                                          Premise(F332)
	S754= [DR4bit]={Compare0((-a)),so}                          DR4bit-Hold(S605,S753)
	S755= CtrlCRRegs=0                                          Premise(F333)
	S756= CtrlCRRegsCR0=0                                       Premise(F334)
	S757= CtrlCRRegsW4bitRegs=0                                 Premise(F335)
	S758= CtrlCRRegsW1bitRegs=0                                 Premise(F336)

DMMU2	S759= PIDReg.Out=pid                                        PIDReg-Out(S720)
	S760= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S720)
	S761= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S720)
	S762= PC.CIA=addr                                           PC-Out(S724)
	S763= PC.CIA31_28=addr[31:28]                               PC-Out(S724)
	S764= PC.Out=addr+4                                         PC-Out(S725)
	S765= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S727)
	S766= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S727)
	S767= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S727)
	S768= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S729)
	S769= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S729)
	S770= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S729)
	S771= ICacheReg.Out={31,rT,rA,0,209}                        ICacheReg-Out(S733)
	S772= ICacheReg.Out26_31={31,rT,rA,0,209}[26:31]            ICacheReg-Out(S733)
	S773= ICacheReg.Out30_31={31,rT,rA,0,209}[30:31]            ICacheReg-Out(S733)
	S774= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S735)
	S775= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S735)
	S776= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S735)
	S777= IR.Out0_5=31                                          IR-Out(S740)
	S778= IR.Out6_10=rT                                         IR-Out(S740)
	S779= IR.Out11_15=rA                                        IR-Out(S740)
	S780= IR.Out16_20=0                                         IR-Out(S740)
	S781= IR.Out21_31=209                                       IR-Out(S740)
	S782= A.Out=a                                               A-Out(S744)
	S783= A.Out26_31=a[26:31]                                   A-Out(S744)
	S784= A.Out30_31=a[30:31]                                   A-Out(S744)
	S785= B.Out=32'b0                                           B-Out(S746)
	S786= B.Out26_31=32'b0[26:31]                               B-Out(S746)
	S787= B.Out30_31=32'b0[30:31]                               B-Out(S746)
	S788= ALUOut.Out=(-a)                                       ALUOut-Out(S748)
	S789= ALUOut.Out26_31=(-a)[26:31]                           ALUOut-Out(S748)
	S790= ALUOut.Out30_31=(-a)[30:31]                           ALUOut-Out(S748)
	S791= XER.SOOut=so                                          XER-SO-Out(S750)
	S792= DR4bit.Out={Compare0((-a)),so}                        DR4bit-Out(S754)
	S793= DR4bit.Out26_31={Compare0((-a)),so}[26:31]            DR4bit-Out(S754)
	S794= DR4bit.Out30_31={Compare0((-a)),so}[30:31]            DR4bit-Out(S754)
	S795= PIDReg.Out=>IMMU.PID                                  Premise(F337)
	S796= IMMU.PID=pid                                          Path(S759,S795)
	S797= PC.Out=>IMMU.IEA                                      Premise(F338)
	S798= IMMU.IEA=addr+4                                       Path(S764,S797)
	S799= IMMU.Addr={pid,addr+4}                                IMMU-Search(S796,S798)
	S800= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S796,S798)
	S801= IMMU.Addr=>IAddrReg.In                                Premise(F339)
	S802= IAddrReg.In={pid,addr+4}                              Path(S799,S801)
	S803= IMMU.Hit=>IMMUHitReg.In                               Premise(F340)
	S804= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S800,S803)
	S805= PC.Out=>ICache.IEA                                    Premise(F341)
	S806= ICache.IEA=addr+4                                     Path(S764,S805)
	S807= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S806)
	S808= ICache.Out=>ICacheReg.In                              Premise(F342)
	S809= ICache.Hit=>ICacheHitReg.In                           Premise(F343)
	S810= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S807,S809)
	S811= IMMUHitReg.Out=>CU.IMemHit                            Premise(F344)
	S812= CU.IMemHit=IMMUHit(pid,addr)                          Path(S768,S811)
	S813= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F345)
	S814= CU.ICacheHit=ICacheHit(addr)                          Path(S774,S813)
	S815= IAddrReg.Out=>IMem.RAddr                              Premise(F346)
	S816= IMem.RAddr={pid,addr}                                 Path(S765,S815)
	S817= IMem.Out={31,rT,rA,0,209}                             IMem-Read(S816,S737)
	S818= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S816,S737)
	S819= IMem.Out=>IRMux.MemData                               Premise(F347)
	S820= IRMux.MemData={31,rT,rA,0,209}                        Path(S817,S819)
	S821= ICacheReg.Out=>IRMux.CacheData                        Premise(F348)
	S822= IRMux.CacheData={31,rT,rA,0,209}                      Path(S771,S821)
	S823= IRMux.Out={31,rT,rA,0,209}                            IRMux-Select(S820,S822)
	S824= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F349)
	S825= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S768,S824)
	S826= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F350)
	S827= IRMux.CacheSel=ICacheHit(addr)                        Path(S774,S826)
	S828= IRMux.Out=>IR.In                                      Premise(F351)
	S829= IR.In={31,rT,rA,0,209}                                Path(S823,S828)
	S830= IMem.MEM8WordOut=>ICache.WData                        Premise(F352)
	S831= ICache.WData=IMemGet8Word({pid,addr})                 Path(S818,S830)
	S832= PC.Out=>ICache.IEA                                    Premise(F353)
	S833= IR.Out0_5=>CU.Op                                      Premise(F354)
	S834= CU.Op=31                                              Path(S777,S833)
	S835= IR.Out11_15=>GPRegs.RReg1                             Premise(F355)
	S836= GPRegs.RReg1=rA                                       Path(S779,S835)
	S837= GPRegs.Rdata1=a                                       GPRegs-Read(S836,S742)
	S838= IR.Out21_31=>CU.IRFunc                                Premise(F356)
	S839= CU.IRFunc=209                                         Path(S781,S838)
	S840= CU.Func=alu_neg                                       CU(S834,S839)
	S841= GPRegs.Rdata1=>A.In                                   Premise(F357)
	S842= A.In=a                                                Path(S837,S841)
	S843= A.Out=>ALU.A                                          Premise(F358)
	S844= ALU.A=a                                               Path(S782,S843)
	S845= B.Out=>ALU.B                                          Premise(F359)
	S846= ALU.B=32'b0                                           Path(S785,S845)
	S847= CU.Func=>ALU.Func                                     Premise(F360)
	S848= ALU.Func=alu_neg                                      Path(S840,S847)
	S849= ALU.Out=(-a)                                          ALU(S844)
	S850= ALU.CMP=Compare0((-a))                                ALU(S844)
	S851= ALU.OV=OverFlow((-a))                                 ALU(S844)
	S852= ALU.CA=Carry((-a))                                    ALU(S844)
	S853= ALU.Out=>ALUOut.In                                    Premise(F361)
	S854= ALUOut.In=(-a)                                        Path(S849,S853)
	S855= ALU.CMP=>DataCmb.A                                    Premise(F362)
	S856= DataCmb.A=Compare0((-a))                              Path(S850,S855)
	S857= XER.SOOut=>DataCmb.B                                  Premise(F363)
	S858= DataCmb.B=so                                          Path(S791,S857)
	S859= DataCmb.Out={Compare0((-a)),so}                       DataCmb(S856,S858)
	S860= DataCmb.Out=>DR4bit.In                                Premise(F364)
	S861= DR4bit.In={Compare0((-a)),so}                         Path(S859,S860)
	S862= IR.Out6_10=>GPRegs.WReg                               Premise(F365)
	S863= GPRegs.WReg=rT                                        Path(S778,S862)
	S864= ALUOut.Out=>GPRegs.WData                              Premise(F366)
	S865= GPRegs.WData=(-a)                                     Path(S788,S864)
	S866= DR4bit.Out=>CRRegs.CR0In                              Premise(F367)
	S867= CRRegs.CR0In={Compare0((-a)),so}                      Path(S792,S866)
	S868= CtrlPIDReg=0                                          Premise(F368)
	S869= [PIDReg]=pid                                          PIDReg-Hold(S720,S868)
	S870= CtrlIMMU=0                                            Premise(F369)
	S871= CtrlPC=0                                              Premise(F370)
	S872= CtrlPCInc=0                                           Premise(F371)
	S873= PC[CIA]=addr                                          PC-Hold(S724,S872)
	S874= PC[Out]=addr+4                                        PC-Hold(S725,S871,S872)
	S875= CtrlIAddrReg=0                                        Premise(F372)
	S876= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S727,S875)
	S877= CtrlIMMUHitReg=0                                      Premise(F373)
	S878= [IMMUHitReg]=IMMUHit(pid,addr)                        IMMUHitReg-Hold(S729,S877)
	S879= CtrlICache=0                                          Premise(F374)
	S880= ICache[addr]={31,rT,rA,0,209}                         ICache-Hold(S731,S879)
	S881= CtrlICacheReg=0                                       Premise(F375)
	S882= [ICacheReg]={31,rT,rA,0,209}                          ICacheReg-Hold(S733,S881)
	S883= CtrlICacheHitReg=0                                    Premise(F376)
	S884= [ICacheHitReg]=ICacheHit(addr)                        ICacheHitReg-Hold(S735,S883)
	S885= CtrlIMem=0                                            Premise(F377)
	S886= IMem[{pid,addr}]={31,rT,rA,0,209}                     IMem-Hold(S737,S885)
	S887= CtrlIRMux=0                                           Premise(F378)
	S888= CtrlIR=0                                              Premise(F379)
	S889= [IR]={31,rT,rA,0,209}                                 IR-Hold(S740,S888)
	S890= CtrlGPRegs=0                                          Premise(F380)
	S891= GPRegs[rA]=a                                          GPRegs-Hold(S742,S890)
	S892= CtrlA=0                                               Premise(F381)
	S893= [A]=a                                                 A-Hold(S744,S892)
	S894= CtrlB=0                                               Premise(F382)
	S895= [B]=32'b0                                             B-Hold(S746,S894)
	S896= CtrlALUOut=0                                          Premise(F383)
	S897= [ALUOut]=(-a)                                         ALUOut-Hold(S748,S896)
	S898= CtrlXERSO=0                                           Premise(F384)
	S899= XER[SO]=so                                            XER-SO-Hold(S750,S898)
	S900= CtrlXEROV=0                                           Premise(F385)
	S901= CtrlXERCA=0                                           Premise(F386)
	S902= CtrlDR4bit=0                                          Premise(F387)
	S903= [DR4bit]={Compare0((-a)),so}                          DR4bit-Hold(S754,S902)
	S904= CtrlCRRegs=0                                          Premise(F388)
	S905= CtrlCRRegsCR0=0                                       Premise(F389)
	S906= CtrlCRRegsW4bitRegs=0                                 Premise(F390)
	S907= CtrlCRRegsW1bitRegs=0                                 Premise(F391)

WB	S908= PIDReg.Out=pid                                        PIDReg-Out(S869)
	S909= PIDReg.Out26_31=pid[26:31]                            PIDReg-Out(S869)
	S910= PIDReg.Out30_31=pid[30:31]                            PIDReg-Out(S869)
	S911= PC.CIA=addr                                           PC-Out(S873)
	S912= PC.CIA31_28=addr[31:28]                               PC-Out(S873)
	S913= PC.Out=addr+4                                         PC-Out(S874)
	S914= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S876)
	S915= IAddrReg.Out26_31={pid,addr}[26:31]                   IAddrReg-Out(S876)
	S916= IAddrReg.Out30_31={pid,addr}[30:31]                   IAddrReg-Out(S876)
	S917= IMMUHitReg.Out=IMMUHit(pid,addr)                      IMMUHitReg-Out(S878)
	S918= IMMUHitReg.Out26_31=IMMUHit(pid,addr)[26:31]          IMMUHitReg-Out(S878)
	S919= IMMUHitReg.Out30_31=IMMUHit(pid,addr)[30:31]          IMMUHitReg-Out(S878)
	S920= ICacheReg.Out={31,rT,rA,0,209}                        ICacheReg-Out(S882)
	S921= ICacheReg.Out26_31={31,rT,rA,0,209}[26:31]            ICacheReg-Out(S882)
	S922= ICacheReg.Out30_31={31,rT,rA,0,209}[30:31]            ICacheReg-Out(S882)
	S923= ICacheHitReg.Out=ICacheHit(addr)                      ICacheHitReg-Out(S884)
	S924= ICacheHitReg.Out26_31=ICacheHit(addr)[26:31]          ICacheHitReg-Out(S884)
	S925= ICacheHitReg.Out30_31=ICacheHit(addr)[30:31]          ICacheHitReg-Out(S884)
	S926= IR.Out0_5=31                                          IR-Out(S889)
	S927= IR.Out6_10=rT                                         IR-Out(S889)
	S928= IR.Out11_15=rA                                        IR-Out(S889)
	S929= IR.Out16_20=0                                         IR-Out(S889)
	S930= IR.Out21_31=209                                       IR-Out(S889)
	S931= A.Out=a                                               A-Out(S893)
	S932= A.Out26_31=a[26:31]                                   A-Out(S893)
	S933= A.Out30_31=a[30:31]                                   A-Out(S893)
	S934= B.Out=32'b0                                           B-Out(S895)
	S935= B.Out26_31=32'b0[26:31]                               B-Out(S895)
	S936= B.Out30_31=32'b0[30:31]                               B-Out(S895)
	S937= ALUOut.Out=(-a)                                       ALUOut-Out(S897)
	S938= ALUOut.Out26_31=(-a)[26:31]                           ALUOut-Out(S897)
	S939= ALUOut.Out30_31=(-a)[30:31]                           ALUOut-Out(S897)
	S940= XER.SOOut=so                                          XER-SO-Out(S899)
	S941= DR4bit.Out={Compare0((-a)),so}                        DR4bit-Out(S903)
	S942= DR4bit.Out26_31={Compare0((-a)),so}[26:31]            DR4bit-Out(S903)
	S943= DR4bit.Out30_31={Compare0((-a)),so}[30:31]            DR4bit-Out(S903)
	S944= PIDReg.Out=>IMMU.PID                                  Premise(F392)
	S945= IMMU.PID=pid                                          Path(S908,S944)
	S946= PC.Out=>IMMU.IEA                                      Premise(F393)
	S947= IMMU.IEA=addr+4                                       Path(S913,S946)
	S948= IMMU.Addr={pid,addr+4}                                IMMU-Search(S945,S947)
	S949= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S945,S947)
	S950= IMMU.Addr=>IAddrReg.In                                Premise(F394)
	S951= IAddrReg.In={pid,addr+4}                              Path(S948,S950)
	S952= IMMU.Hit=>IMMUHitReg.In                               Premise(F395)
	S953= IMMUHitReg.In=IMMUHit(pid,addr+4)                     Path(S949,S952)
	S954= PC.Out=>ICache.IEA                                    Premise(F396)
	S955= ICache.IEA=addr+4                                     Path(S913,S954)
	S956= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S955)
	S957= ICache.Out=>ICacheReg.In                              Premise(F397)
	S958= ICache.Hit=>ICacheHitReg.In                           Premise(F398)
	S959= ICacheHitReg.In=ICacheHit(addr+4)                     Path(S956,S958)
	S960= IMMUHitReg.Out=>CU.IMemHit                            Premise(F399)
	S961= CU.IMemHit=IMMUHit(pid,addr)                          Path(S917,S960)
	S962= ICacheHitReg.Out=>CU.ICacheHit                        Premise(F400)
	S963= CU.ICacheHit=ICacheHit(addr)                          Path(S923,S962)
	S964= IAddrReg.Out=>IMem.RAddr                              Premise(F401)
	S965= IMem.RAddr={pid,addr}                                 Path(S914,S964)
	S966= IMem.Out={31,rT,rA,0,209}                             IMem-Read(S965,S886)
	S967= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S965,S886)
	S968= IMem.Out=>IRMux.MemData                               Premise(F402)
	S969= IRMux.MemData={31,rT,rA,0,209}                        Path(S966,S968)
	S970= ICacheReg.Out=>IRMux.CacheData                        Premise(F403)
	S971= IRMux.CacheData={31,rT,rA,0,209}                      Path(S920,S970)
	S972= IRMux.Out={31,rT,rA,0,209}                            IRMux-Select(S969,S971)
	S973= IMMUHitReg.Out=>IRMux.MemSel                          Premise(F404)
	S974= IRMux.MemSel=IMMUHit(pid,addr)                        Path(S917,S973)
	S975= ICacheHitReg.Out=>IRMux.CacheSel                      Premise(F405)
	S976= IRMux.CacheSel=ICacheHit(addr)                        Path(S923,S975)
	S977= IRMux.Out=>IR.In                                      Premise(F406)
	S978= IR.In={31,rT,rA,0,209}                                Path(S972,S977)
	S979= IMem.MEM8WordOut=>ICache.WData                        Premise(F407)
	S980= ICache.WData=IMemGet8Word({pid,addr})                 Path(S967,S979)
	S981= PC.Out=>ICache.IEA                                    Premise(F408)
	S982= IR.Out0_5=>CU.Op                                      Premise(F409)
	S983= CU.Op=31                                              Path(S926,S982)
	S984= IR.Out11_15=>GPRegs.RReg1                             Premise(F410)
	S985= GPRegs.RReg1=rA                                       Path(S928,S984)
	S986= GPRegs.Rdata1=a                                       GPRegs-Read(S985,S891)
	S987= IR.Out21_31=>CU.IRFunc                                Premise(F411)
	S988= CU.IRFunc=209                                         Path(S930,S987)
	S989= CU.Func=alu_neg                                       CU(S983,S988)
	S990= GPRegs.Rdata1=>A.In                                   Premise(F412)
	S991= A.In=a                                                Path(S986,S990)
	S992= A.Out=>ALU.A                                          Premise(F413)
	S993= ALU.A=a                                               Path(S931,S992)
	S994= B.Out=>ALU.B                                          Premise(F414)
	S995= ALU.B=32'b0                                           Path(S934,S994)
	S996= CU.Func=>ALU.Func                                     Premise(F415)
	S997= ALU.Func=alu_neg                                      Path(S989,S996)
	S998= ALU.Out=(-a)                                          ALU(S993)
	S999= ALU.CMP=Compare0((-a))                                ALU(S993)
	S1000= ALU.OV=OverFlow((-a))                                ALU(S993)
	S1001= ALU.CA=Carry((-a))                                   ALU(S993)
	S1002= ALU.Out=>ALUOut.In                                   Premise(F416)
	S1003= ALUOut.In=(-a)                                       Path(S998,S1002)
	S1004= ALU.CMP=>DataCmb.A                                   Premise(F417)
	S1005= DataCmb.A=Compare0((-a))                             Path(S999,S1004)
	S1006= XER.SOOut=>DataCmb.B                                 Premise(F418)
	S1007= DataCmb.B=so                                         Path(S940,S1006)
	S1008= DataCmb.Out={Compare0((-a)),so}                      DataCmb(S1005,S1007)
	S1009= DataCmb.Out=>DR4bit.In                               Premise(F419)
	S1010= DR4bit.In={Compare0((-a)),so}                        Path(S1008,S1009)
	S1011= IR.Out6_10=>GPRegs.WReg                              Premise(F420)
	S1012= GPRegs.WReg=rT                                       Path(S927,S1011)
	S1013= ALUOut.Out=>GPRegs.WData                             Premise(F421)
	S1014= GPRegs.WData=(-a)                                    Path(S937,S1013)
	S1015= DR4bit.Out=>CRRegs.CR0In                             Premise(F422)
	S1016= CRRegs.CR0In={Compare0((-a)),so}                     Path(S941,S1015)
	S1017= CtrlPIDReg=0                                         Premise(F423)
	S1018= [PIDReg]=pid                                         PIDReg-Hold(S869,S1017)
	S1019= CtrlIMMU=0                                           Premise(F424)
	S1020= CtrlPC=0                                             Premise(F425)
	S1021= CtrlPCInc=0                                          Premise(F426)
	S1022= PC[CIA]=addr                                         PC-Hold(S873,S1021)
	S1023= PC[Out]=addr+4                                       PC-Hold(S874,S1020,S1021)
	S1024= CtrlIAddrReg=0                                       Premise(F427)
	S1025= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S876,S1024)
	S1026= CtrlIMMUHitReg=0                                     Premise(F428)
	S1027= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S878,S1026)
	S1028= CtrlICache=0                                         Premise(F429)
	S1029= ICache[addr]={31,rT,rA,0,209}                        ICache-Hold(S880,S1028)
	S1030= CtrlICacheReg=0                                      Premise(F430)
	S1031= [ICacheReg]={31,rT,rA,0,209}                         ICacheReg-Hold(S882,S1030)
	S1032= CtrlICacheHitReg=0                                   Premise(F431)
	S1033= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S884,S1032)
	S1034= CtrlIMem=0                                           Premise(F432)
	S1035= IMem[{pid,addr}]={31,rT,rA,0,209}                    IMem-Hold(S886,S1034)
	S1036= CtrlIRMux=0                                          Premise(F433)
	S1037= CtrlIR=0                                             Premise(F434)
	S1038= [IR]={31,rT,rA,0,209}                                IR-Hold(S889,S1037)
	S1039= CtrlGPRegs=1                                         Premise(F435)
	S1040= GPRegs[rT]=(-a)                                      GPRegs-Write(S1012,S1014,S1039)
	S1041= CtrlA=0                                              Premise(F436)
	S1042= [A]=a                                                A-Hold(S893,S1041)
	S1043= CtrlB=0                                              Premise(F437)
	S1044= [B]=32'b0                                            B-Hold(S895,S1043)
	S1045= CtrlALUOut=0                                         Premise(F438)
	S1046= [ALUOut]=(-a)                                        ALUOut-Hold(S897,S1045)
	S1047= CtrlXERSO=0                                          Premise(F439)
	S1048= XER[SO]=so                                           XER-SO-Hold(S899,S1047)
	S1049= CtrlXEROV=0                                          Premise(F440)
	S1050= CtrlXERCA=0                                          Premise(F441)
	S1051= CtrlDR4bit=0                                         Premise(F442)
	S1052= [DR4bit]={Compare0((-a)),so}                         DR4bit-Hold(S903,S1051)
	S1053= CtrlCRRegs=0                                         Premise(F443)
	S1054= CtrlCRRegsCR0=1                                      Premise(F444)
	S1055= CRRegs[CR0]={Compare0((-a)),so}                      CRRegs-CR0-Write(S1016,S1054)
	S1056= CtrlCRRegsW4bitRegs=0                                Premise(F445)
	S1057= CtrlCRRegsW1bitRegs=0                                Premise(F446)

POST	S1018= [PIDReg]=pid                                         PIDReg-Hold(S869,S1017)
	S1022= PC[CIA]=addr                                         PC-Hold(S873,S1021)
	S1023= PC[Out]=addr+4                                       PC-Hold(S874,S1020,S1021)
	S1025= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S876,S1024)
	S1027= [IMMUHitReg]=IMMUHit(pid,addr)                       IMMUHitReg-Hold(S878,S1026)
	S1029= ICache[addr]={31,rT,rA,0,209}                        ICache-Hold(S880,S1028)
	S1031= [ICacheReg]={31,rT,rA,0,209}                         ICacheReg-Hold(S882,S1030)
	S1033= [ICacheHitReg]=ICacheHit(addr)                       ICacheHitReg-Hold(S884,S1032)
	S1035= IMem[{pid,addr}]={31,rT,rA,0,209}                    IMem-Hold(S886,S1034)
	S1038= [IR]={31,rT,rA,0,209}                                IR-Hold(S889,S1037)
	S1040= GPRegs[rT]=(-a)                                      GPRegs-Write(S1012,S1014,S1039)
	S1042= [A]=a                                                A-Hold(S893,S1041)
	S1044= [B]=32'b0                                            B-Hold(S895,S1043)
	S1046= [ALUOut]=(-a)                                        ALUOut-Hold(S897,S1045)
	S1048= XER[SO]=so                                           XER-SO-Hold(S899,S1047)
	S1052= [DR4bit]={Compare0((-a)),so}                         DR4bit-Hold(S903,S1051)
	S1055= CRRegs[CR0]={Compare0((-a)),so}                      CRRegs-CR0-Write(S1016,S1054)

