<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>LD1H (scalar plus immediate, strided registers) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">LD1H (scalar plus immediate, strided registers)</h2><p>Contiguous load of halfwords to multiple strided vectors (immediate index)</p>
      <p class="aml">This instruction performs a contiguous load of unsigned halfwords to elements of two or four
strided vector registers from the memory address generated by a 64-bit scalar
base and immediate index that is multiplied by the vector's in-memory size,
irrespective of predication, and added to the base address.</p>
      <p class="aml">Inactive elements will not cause a read from Device memory or signal a fault,
and are set to zero in the destination vector.</p>
    
    <p class="desc">
      It has encodings from 2 classes:
      <a href="#iclass_two_registers">Two registers</a>
       and 
      <a href="#iclass_four_registers">Four registers</a>
    </p>
    <h3 class="classheading"><a id="iclass_two_registers"/>Two registers<span style="font-size:smaller;"><br/>(FEAT_SME2)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">0</td><td colspan="4" class="lr">imm4</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td colspan="3" class="lr">PNg</td><td colspan="5" class="lr">Rn</td><td class="lr">T</td><td class="lr">0</td><td colspan="3" class="lr">Zt</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td colspan="2"/><td colspan="3"/><td colspan="4"/><td/><td colspan="2" class="droppedname">msz</td><td colspan="3"/><td colspan="5"/><td/><td class="droppedname">N</td><td colspan="3"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="ld1h_mzx_p_bi_2x8"/><p class="asm-code">LD1H  { <a href="#Zt1__3" title="For the &quot;Two registers&quot; variant: is the name of the first scalable vector register Z0-Z7 or Z16-Z23 to be transferred, encoded as &quot;T:'0':Zt&quot;.">&lt;Zt1&gt;</a>.H, <a href="#Zt2__2" title="For the &quot;Two registers&quot; variant: is the name of the second scalable vector register Z8-Z15 or Z24-Z31 to be transferred, encoded as &quot;T:'1':Zt&quot;.">&lt;Zt2&gt;</a>.H }, <a href="#PNg" title="Is the name of the governing scalable predicate register PN8-PN15, with predicate-as-counter encoding, encoded in the &quot;PNg&quot; field.">&lt;PNg&gt;</a>/Z, [<a href="#XnSP__3" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #<a href="#imm__58" title="For the &quot;Two registers&quot; variant: is the optional signed immediate vector offset, a multiple of 2 in the range -16 to 14, defaulting to 0, encoded in the &quot;imm4&quot; field.">&lt;imm&gt;</a>, MUL VL}]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let n : integer = UInt(Rn);
let g : integer = UInt('1'::PNg);
let nreg : integer{} = 2;
let tstride : integer = 8;
let t : integer = UInt(T::'0'::Zt);
let esize : integer{} = 16;
let offset : integer = SInt(imm4);</p>
    <h3 class="classheading"><a id="iclass_four_registers"/>Four registers<span style="font-size:smaller;"><br/>(FEAT_SME2)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>0</td><td class="r">0</td><td colspan="4" class="lr">imm4</td><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td colspan="3" class="lr">PNg</td><td colspan="5" class="lr">Rn</td><td class="lr">T</td><td class="lr">0</td><td class="lr">0</td><td colspan="2" class="lr">Zt</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td colspan="2"/><td colspan="3"/><td colspan="4"/><td/><td colspan="2" class="droppedname">msz</td><td colspan="3"/><td colspan="5"/><td/><td class="droppedname">N</td><td/><td colspan="2"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="ld1h_mzx_p_bi_4x4"/><p class="asm-code">LD1H  { <a href="#Zt1__4" title="For the &quot;Four registers&quot; variant: is the name of the first scalable vector register Z0-Z3 or Z16-Z19 to be transferred, encoded as &quot;T:'00':Zt&quot;.">&lt;Zt1&gt;</a>.H, <a href="#Zt2__3" title="For the &quot;Four registers&quot; variant: is the name of the second scalable vector register Z4-Z7 or Z20-Z23 to be transferred, encoded as &quot;T:'01':Zt&quot;.">&lt;Zt2&gt;</a>.H, <a href="#Zt3" title="Is the name of the third scalable vector register Z8-Z11 or Z24-Z27 to be transferred, encoded as &quot;T:'10':Zt&quot;.">&lt;Zt3&gt;</a>.H, <a href="#Zt4__2" title="Is the name of the fourth scalable vector register Z12-Z15 or Z28-Z31 to be transferred, encoded as &quot;T:'11':Zt&quot;.">&lt;Zt4&gt;</a>.H }, <a href="#PNg" title="Is the name of the governing scalable predicate register PN8-PN15, with predicate-as-counter encoding, encoded in the &quot;PNg&quot; field.">&lt;PNg&gt;</a>/Z, [<a href="#XnSP__3" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #<a href="#imm__59" title="For the &quot;Four registers&quot; variant: is the optional signed immediate vector offset, a multiple of 4 in the range -32 to 28, defaulting to 0, encoded in the &quot;imm4&quot; field.">&lt;imm&gt;</a>, MUL VL}]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let n : integer = UInt(Rn);
let g : integer = UInt('1'::PNg);
let nreg : integer{} = 4;
let tstride : integer = 4;
let t : integer = UInt(T::'00'::Zt);
let esize : integer{} = 16;
let offset : integer = SInt(imm4);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zt1&gt;</td><td><a id="Zt1__3"/>
        
          <p class="aml">For the "Two registers" variant: is the name of the first scalable vector register Z0-Z7 or Z16-Z23 to be transferred, encoded as "T:'0':Zt".</p>
        
      </td></tr><tr><td/><td><a id="Zt1__4"/>
        
          <p class="aml">For the "Four registers" variant: is the name of the first scalable vector register Z0-Z3 or Z16-Z19 to be transferred, encoded as "T:'00':Zt".</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zt2&gt;</td><td><a id="Zt2__2"/>
        
          <p class="aml">For the "Two registers" variant: is the name of the second scalable vector register Z8-Z15 or Z24-Z31 to be transferred, encoded as "T:'1':Zt".</p>
        
      </td></tr><tr><td/><td><a id="Zt2__3"/>
        
          <p class="aml">For the "Four registers" variant: is the name of the second scalable vector register Z4-Z7 or Z20-Z23 to be transferred, encoded as "T:'01':Zt".</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;PNg&gt;</td><td><a id="PNg"/>
        
          <p class="aml">Is the name of the governing scalable predicate register PN8-PN15, with predicate-as-counter encoding, encoded in the "PNg" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP__3"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm&gt;</td><td><a id="imm__58"/>
        
          <p class="aml">For the "Two registers" variant: is the optional signed immediate vector offset, a multiple of 2 in the range -16 to 14, defaulting to 0, encoded in the "imm4" field.</p>
        
      </td></tr><tr><td/><td><a id="imm__59"/>
        
          <p class="aml">For the "Four registers" variant: is the optional signed immediate vector offset, a multiple of 4 in the range -32 to 28, defaulting to 0, encoded in the "imm4" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zt3&gt;</td><td><a id="Zt3"/>
        
          <p class="aml">Is the name of the third scalable vector register Z8-Z11 or Z24-Z27 to be transferred, encoded as "T:'10':Zt".</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zt4&gt;</td><td><a id="Zt4__2"/>
        
          <p class="aml">Is the name of the fourth scalable vector register Z12-Z15 or Z28-Z31 to be transferred, encoded as "T:'11':Zt".</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckStreamingSVEEnabled();
let VL : integer{} = CurrentVL();
let PL : integer{} = VL DIV 8;
let elements : integer = VL DIV esize;
let mbytes : integer{} = esize DIV 8;
var base : bits(64);
var addr : bits(64);
let pred : bits(PL) = P{}(g);
let mask : bits(PL * nreg) = CounterToPredicate{}(pred[15:0]);
var values : array [[4]] of bits(VL);
let contiguous : boolean = TRUE;
let nontemporal : boolean = FALSE;
var transfer : integer = t;
let tagchecked : boolean = n != 31;
let accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = CreateAccDescSVE(MemOp_LOAD, nontemporal, contiguous,
                                                     tagchecked);

if !<a href="shared_pseudocode.html#func_AnyActiveElement_3" title="">AnyActiveElement</a>{PL*nreg}(mask, esize) then
    if n == 31 &amp;&amp; <a href="shared_pseudocode.html#func_ConstrainUnpredictableBool_1" title="">ConstrainUnpredictableBool</a>(<a href="shared_pseudocode.html#enum_Unpredictable_CHECKSPNONEACTIVE" title="">Unpredictable_CHECKSPNONEACTIVE</a>) then
        CheckSPAlignment();
    end;
else
    if n == 31 then CheckSPAlignment(); end;
end;

base = if n == 31 then <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}() else <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
addr = <a href="shared_pseudocode.html#func_AddressAdd_3" title="">AddressAdd</a>(base, offset * nreg * elements * mbytes, accdesc);

for r = 0 to nreg-1 do
    for e = 0 to elements-1 do
        if <a href="shared_pseudocode.html#func_ActivePredicateElement_4" title="">ActivePredicateElement</a>{PL*nreg}(mask, r * elements + e, esize) then
            values[[r]][e*:esize] = <a href="shared_pseudocode.html#accessor_Mem_3" title="">Mem</a>{esize}(addr, accdesc);
        else
            values[[r]][e*:esize] = Zeros{esize};
        end;
        addr = <a href="shared_pseudocode.html#func_AddressIncrement_3" title="">AddressIncrement</a>(addr, mbytes, accdesc);
    end;
end;

for r = 0 to nreg-1 do
    <a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(transfer) = values[[r]];
    transfer = transfer + tstride;
end;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
