{
    "code": "module TopModule (\n    input logic clk,    // Clock signal, positive edge-triggered\n    input logic a,      // 1-bit input signal\n    input logic rst_n,  // Active-low synchronous reset\n    output logic q      // 1-bit output signal, register type\n);\n\n    always @(posedge clk) begin\n        if (!rst_n)\n            q <= 1'b0;\n        else if (a == 1'b0)\n            q <= 1'b1;\n        else\n            q <= 1'b0;\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}