# âš™ï¸ Accelerator and Wrapper Design â€“ SoC-Based Exponential Engine

## ğŸ“˜ Project Overview
This project focuses on designing and implementing a **hardware accelerator** for computing exponential functions, along with a **wrapper** that enables scalable integration within a **System-on-Chip (SoC)** environment. The goal is to explore parallel computation, interface management, and FPGA-based deployment.

---

## ğŸ”§ Key Components

### 1ï¸âƒ£ Exponential Engine (Core Accelerator)
- Accepts a **16-bit input**, computes:
  - **Integer part**
  - **Fractional part**
- Outputs exponential result via **fixed-point representation**
- Tested using **ModelSim** and synthesized in **Quartus II**
- Analyzed using **Timing Analyzer** to determine:
  - Maximum operating frequency
  - Combinational delay
  - Resource utilization

---

### 2ï¸âƒ£ Exponential Accelerator Wrapper
- Wraps the Exponential Engine for **multi-input** operation
- Handles:
  - **Parallel computation** of multiple exponentials
  - **Handshaking protocols** between CPU and accelerator
  - **Data buffering** using FIFO
  - **Control sequencing** via FSM
- Ensures timing overhead is minimized and throughput is maximized

---

### 3ï¸âƒ£ FPGA Implementation
- Target board: **Cyclone II FPGA**
- Inputs via:
  - Switches (input value)
  - Push-buttons (control signals)
- Outputs via:
  - LEDs (status)
  - Seven-segment display (results)
- Demonstrates:
  - Real-time exponential computation
  - Parallel handling of multiple inputs
  - Validated timing and correctness

---

## ğŸ“Š Deliverables

- âœ… Verilog HDL:
  - Exponential Engine module
  - Wrapper logic (FIFO, FSM, controller)
- ğŸ§ª Simulations:
  - ModelSim testbenches with various input cases
- ğŸ“ˆ Synthesis Results:
  - Quartus II timing analysis
  - Area & frequency metrics
- ğŸ“„ Report:
  - Integration challenges
  - Parallelism efficiency
  - Frequency scaling insights

---

## ğŸ“ Course Information

**Course**: Digital Systems Laboratory (Advanced)  
ğŸ“ **University of Tehran**  
ğŸ‘¨â€ğŸ« **Supervisor**: Professor Zain Navabi
