{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 25 12:17:32 2012 " "Info: Processing started: Thu Oct 25 12:17:32 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab2.v(29) " "Warning (10268): Verilog HDL information at lab2.v(29): Always Construct contains both blocking and non-blocking assignments" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab2 " "Info: Found entity 1: lab2" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab2 " "Info: Elaborating entity \"lab2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab2.v(33) " "Warning (10230): Verilog HDL assignment warning at lab2.v(33): truncated value with size 32 to match size of target (5)" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 lab2.v(38) " "Warning (10230): Verilog HDL assignment warning at lab2.v(38): truncated value with size 32 to match size of target (21)" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab2.v(47) " "Warning (10230): Verilog HDL assignment warning at lab2.v(47): truncated value with size 32 to match size of target (10)" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 lab2.v(54) " "Warning (10230): Verilog HDL assignment warning at lab2.v(54): truncated value with size 32 to match size of target (21)" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab2.v(76) " "Warning (10230): Verilog HDL assignment warning at lab2.v(76): truncated value with size 32 to match size of target (10)" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lab2.v(79) " "Warning (10230): Verilog HDL assignment warning at lab2.v(79): truncated value with size 32 to match size of target (2)" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cycleCounterIncreaser\[9\] data_in GND " "Warning: Reduced register \"cycleCounterIncreaser\[9\]\" with stuck data_in port to stuck value GND" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cycleCounterIncreaser\[8\] data_in GND " "Warning: Reduced register \"cycleCounterIncreaser\[8\]\" with stuck data_in port to stuck value GND" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "counter\[20\] data_in GND " "Warning: Reduced register \"counter\[20\]\" with stuck data_in port to stuck value GND" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "right_check~reg0 left_check~reg0 " "Info: Duplicate register \"right_check~reg0\" merged to single register \"left_check~reg0\", power-up level changed" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 8 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|lab2\|active 2 " "Info: State machine \"\|lab2\|active\" contains 2 states" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 26 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|lab2\|active " "Info: Selected Auto state machine encoding method for state machine \"\|lab2\|active\"" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 26 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|lab2\|active " "Info: Encoding result for state machine \"\|lab2\|active\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "1 " "Info: Completed encoding using 1 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "active.01 " "Info: Encoded state bit \"active.01\"" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 26 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|lab2\|active.00 0 " "Info: State \"\|lab2\|active.00\" uses code string \"0\"" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 26 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|lab2\|active.01 1 " "Info: State \"\|lab2\|active.01\" uses code string \"1\"" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 26 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 26 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cycleCounterIncreaser\[7\] data_in GND " "Warning: Reduced register \"cycleCounterIncreaser\[7\]\" with stuck data_in port to stuck value GND" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cycleCounter\[1\] data_in GND " "Warning: Reduced register \"cycleCounter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "lab2.v" "" { Text "H:/Year-3/Servo1/Servo1/lab2.v" 29 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "active~61 " "Info: Register \"active~61\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Year-3/Servo1/Servo1/lab2.map.smsg " "Info: Generated suppressed messages file H:/Year-3/Servo1/Servo1/lab2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Info: Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "164 " "Info: Implemented 164 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Allocated 168 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 25 12:17:54 2012 " "Info: Processing ended: Thu Oct 25 12:17:54 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
