{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627055579650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627055579657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 18:52:59 2021 " "Processing started: Fri Jul 23 18:52:59 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627055579657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627055579657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_4 -c Project_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_4 -c Project_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627055579657 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627055580450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627055580450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number.v 1 1 " "Found 1 design units, including 1 entities, in source file number.v" { { "Info" "ISGN_ENTITY_NAME" "1 number " "Found entity 1: number" {  } { { "number.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627055590237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627055590237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_4_main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_4_main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Project_4_main " "Found entity 1: Project_4_main" {  } { { "Project_4_main.bdf" "" { Schematic "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/Project_4_main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627055590242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627055590242 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "count3.v(36) " "Verilog HDL information at count3.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "count3.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/count3.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1627055590248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count3.v 1 1 " "Found 1 design units, including 1 entities, in source file count3.v" { { "Info" "ISGN_ENTITY_NAME" "1 count3 " "Found entity 1: count3" {  } { { "count3.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/count3.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627055590249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627055590249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_4.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_4 " "Found entity 1: ROM_4" {  } { { "ROM_4.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/ROM_4.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627055590256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627055590256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keep.v 1 1 " "Found 1 design units, including 1 entities, in source file keep.v" { { "Info" "ISGN_ENTITY_NAME" "1 keep " "Found entity 1: keep" {  } { { "keep.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/keep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627055590263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627055590263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627055590269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627055590269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627055590276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627055590276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plis.v 1 1 " "Found 1 design units, including 1 entities, in source file plis.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLIS " "Found entity 1: PLIS" {  } { { "PLIS.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/PLIS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627055590284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627055590284 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LED0 PLIS.v(12) " "Verilog HDL Implicit Net warning at PLIS.v(12): created implicit net for \"LED0\"" {  } { { "PLIS.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/PLIS.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627055590284 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LED1 PLIS.v(12) " "Verilog HDL Implicit Net warning at PLIS.v(12): created implicit net for \"LED1\"" {  } { { "PLIS.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/PLIS.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627055590284 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LED2 PLIS.v(12) " "Verilog HDL Implicit Net warning at PLIS.v(12): created implicit net for \"LED2\"" {  } { { "PLIS.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/PLIS.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627055590285 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ready PLIS.v(14) " "Verilog HDL Implicit Net warning at PLIS.v(14): created implicit net for \"ready\"" {  } { { "PLIS.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/PLIS.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627055590285 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rdclk PLIS.v(17) " "Verilog HDL Implicit Net warning at PLIS.v(17): created implicit net for \"rdclk\"" {  } { { "PLIS.v" "" { Text "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/PLIS.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627055590285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project_4_main " "Elaborating entity \"Project_4_main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627055590420 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PIN_OR_SIGNAL" "data_out \"q\[5..0\]\" (ID FIFO:inst1) " "Width mismatch in data_out -- source is \"\"q\[5..0\]\" (ID FIFO:inst1)\"" {  } { { "Project_4_main.bdf" "" { Schematic "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/Project_4_main.bdf" { { 240 896 976 240 "" "" } { 128 720 896 336 "inst1" "" } { 232 976 1152 248 "data_out" "" } } } }  } 0 275023 "Width mismatch in %1!s! -- source is \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627055590422 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627055590422 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/output_files/Project_4.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/PLIS/RKSPRAC/PLIS/Project_4/output_files/Project_4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627055590457 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627055590499 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 23 18:53:10 2021 " "Processing ended: Fri Jul 23 18:53:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627055590499 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627055590499 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627055590499 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627055590499 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627055591154 ""}
