INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab04/Lab04.srcs/sources_1/ip/Mem/sim/Mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab04/Lab04.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab04/Lab04.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab04/Lab04.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab04/Lab04.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab04/Lab04.srcs/sources_1/new/DBU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab04/Lab04.srcs/sources_1/new/EDG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab04/Lab04.srcs/sources_1/new/Jitter_clr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jitter_clr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab04/Lab04.srcs/sources_1/new/MUX_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab04/Lab04.srcs/sources_1/new/MUX_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab04/Lab04.srcs/sources_1/new/MUX_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab04/Lab04.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Lucifer.dark/Desktop/Lab04/Lab04.srcs/sim_1/new/DBU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DBU_test
