FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2020 Advanced Micro Devices, Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
/* bench 24540.0.0 89e272ed94d9 */
/* bench 24540.0.1 7658f17698a9 */
/* bench 24540.0.2 4cde9dcfa64c */
/* bench 24540.0.3 097cf9ef2fdc */
/* bench 24540.0.4 4935f7362fa2 */
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: AMD
 *
 */
#ifndef DAL_DC_DCN301_DCN301_HUBBUB_H_
#define DAL_DC_DCN301_DCN301_HUBBUB_H_

#include "dcn30/dcn30_hubbub.h"


#define HUBBUB_REG_LIST_DCN301(id)\
	HUBBUB_REG_LIST_DCN30(id), \
	HUBBUB_HVM_REG_LIST()


#define HUBBUB_MASK_SH_LIST_DCN301(mask_sh)\
	HUBBUB_MASK_SH_LIST_DCN30(mask_sh), \
	HUBBUB_SF(DCHVM_CTRL0, HOSTVM_INIT_REQ, mask_sh), \
	HUBBUB_SF(DCHVM_MEM_CTRL, HVM_GPUVMRET_PWR_REQ_DIS, mask_sh), \
	HUBBUB_SF(DCHVM_MEM_CTRL, HVM_GPUVMRET_FORCE_REQ, mask_sh), \
/* bench 1857.4.0 63384bf8522a */
/* bench 1857.4.1 577cbfb56496 */
/* bench 1857.4.2 3d4eb88b9b12 */
/* bench 1857.4.3 58672d197df2 */
/* bench 1857.4.4 47bd72483499 */
/* bench 1857.4.5 6ed87dc4cc81 */
/* bench 1857.4.6 b6c0af9f0e87 */
	HUBBUB_SF(DCHVM_MEM_CTRL, HVM_GPUVMRET_POWER_STATUS, mask_sh), \
	HUBBUB_SF(DCHVM_CLK_CTRL, HVM_DISPCLK_R_GATE_DIS, mask_sh), \
	HUBBUB_SF(DCHVM_CLK_CTRL, HVM_DISPCLK_G_GATE_DIS, mask_sh), \
	HUBBUB_SF(DCHVM_CLK_CTRL, HVM_DCFCLK_R_GATE_DIS, mask_sh), \
	HUBBUB_SF(DCHVM_CLK_CTRL, HVM_DCFCLK_G_GATE_DIS, mask_sh), \
	HUBBUB_SF(DCHVM_CLK_CTRL, TR_REQ_REQCLKREQ_MODE, mask_sh), \
	HUBBUB_SF(DCHVM_CLK_CTRL, TW_RSP_COMPCLKREQ_MODE, mask_sh), \
	HUBBUB_SF(DCHVM_RIOMMU_CTRL0, HOSTVM_PREFETCH_REQ, mask_sh), \
	HUBBUB_SF(DCHVM_RIOMMU_CTRL0, HOSTVM_POWERSTATUS, mask_sh), \
	HUBBUB_SF(DCHVM_RIOMMU_STAT0, RIOMMU_ACTIVE, mask_sh), \
	HUBBUB_SF(DCHVM_RIOMMU_STAT0, HOSTVM_PREFETCH_DONE, mask_sh)

void hubbub301_construct(struct dcn20_hubbub *hubbub3,
	struct dc_context *ctx,
/* bench 8908.0.0 250a435b6d61 */
/* bench 8908.0.1 d283e6a682d5 */
/* bench 8908.0.2 c1a2e4e36c00 */
/* bench 8908.0.3 913b13cf01c1 */
/* bench 8908.0.4 562d52aef652 */
/* bench 8908.0.5 bf5851bba89c */
/* bench 8908.0.6 ca310743d28a */
/* bench 8908.0.7 c47070edc541 */
/* bench 8908.0.8 45debe704682 */
/* bench 8908.0.9 b8846dcf5233 */
	const struct dcn_hubbub_shift *hubbub_shift,
	const struct dcn_hubbub_mask *hubbub_mask);


#endif /* DAL_DC_DCN301_DCN301_HUBBUB_H_ */
