-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Conv1DMac_new405 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    in_V_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    in_V_V_empty_n : IN STD_LOGIC;
    in_V_V_read : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC );
end;


architecture behav of Conv1DMac_new405 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv25_0 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv25_1000000 : STD_LOGIC_VECTOR (24 downto 0) := "1000000000000000000000000";
    constant ap_const_lv25_1 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";
    constant ap_const_lv16_4000 : STD_LOGIC_VECTOR (15 downto 0) := "0100000000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv9_100 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv9_FF : STD_LOGIC_VECTOR (8 downto 0) := "011111111";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv8_FD : STD_LOGIC_VECTOR (7 downto 0) := "11111101";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal weights13_m_weights_3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal weights13_m_weights_3_ce0 : STD_LOGIC;
    signal weights13_m_weights_3_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal weights13_m_weights_2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal weights13_m_weights_2_ce0 : STD_LOGIC;
    signal weights13_m_weights_2_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal weights13_m_weights_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal weights13_m_weights_1_ce0 : STD_LOGIC;
    signal weights13_m_weights_1_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal weights13_m_weights_s_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal weights13_m_weights_s_ce0 : STD_LOGIC;
    signal weights13_m_weights_s_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal in_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond_flatten9_reg_1435 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond_flatten9_reg_1435_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal tmp_180_reg_1462 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_180_reg_1462_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_flatten9_reg_215 : STD_LOGIC_VECTOR (24 downto 0);
    signal indvar_flatten_reg_226 : STD_LOGIC_VECTOR (15 downto 0);
    signal nm_reg_237 : STD_LOGIC_VECTOR (6 downto 0);
    signal sf_reg_248 : STD_LOGIC_VECTOR (8 downto 0);
    signal exitcond_flatten9_fu_291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal indvar_flatten_next9_fu_297_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal nm_t_mid2_fu_391_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal nm_t_mid2_reg_1444 : STD_LOGIC_VECTOR (5 downto 0);
    signal nm_t_mid2_reg_1444_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal nm_t_mid2_reg_1444_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal nm_mid2_fu_399_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_160_fu_411_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_160_reg_1457 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_180_fu_417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_180_reg_1462_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_180_reg_1462_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal sf_2_fu_423_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten_next_fu_435_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_128_reg_1496 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_968_reg_1501 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_166_fu_518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_166_reg_1506 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_130_reg_1511 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_971_reg_1516 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_279_1_fu_588_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_279_1_reg_1521 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_132_reg_1526 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_974_reg_1531 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_279_2_fu_658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_279_2_reg_1536 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_134_reg_1541 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_977_reg_1546 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_279_3_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_279_3_reg_1551 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_s_fu_975_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_reg_1556 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_23_1_fu_1114_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_23_1_reg_1561 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_23_2_fu_1253_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_23_2_reg_1566 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_23_3_fu_1392_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_23_3_reg_1571 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal tmp_161_fu_443_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal macRegisters_0_V_5_fu_134 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_0_V_fu_760_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_1_V_5_fu_138 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_1_V_fu_779_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_2_V_5_fu_142 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_2_V_fu_798_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_3_V_5_fu_146 : STD_LOGIC_VECTOR (7 downto 0);
    signal macRegisters_3_V_fu_817_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_279_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond_flatten_fu_303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_283_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_885_fu_339_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten_fu_333_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nm_mid_fu_309_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_187_mid_fu_345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_859_fu_357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nm_2_fu_351_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_966_fu_371_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_186_mid1_fu_375_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_186_mid_fu_317_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal nm_t_mid_fu_325_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal sf_mid2_fu_363_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sf_cast1_fu_407_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_186_mid2_fu_383_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal indvar_flatten_op_fu_429_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_185_fu_458_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Val2_s_185_fu_458_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_08_cast_fu_450_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_s_185_fu_458_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_969_fu_490_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_967_fu_464_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_164_fu_500_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_163_fu_494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_165_fu_510_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_1_fu_528_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Val2_1_fu_528_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_fu_528_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_972_fu_560_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_970_fu_534_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_170_fu_570_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_169_fu_564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_171_fu_580_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_2_fu_598_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Val2_2_fu_598_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_2_fu_598_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_975_fu_630_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_973_fu_604_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_174_fu_640_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_173_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_175_fu_650_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Val2_3_fu_668_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Val2_3_fu_668_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_3_fu_668_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_978_fu_700_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_976_fu_674_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_178_fu_710_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_177_fu_704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_179_fu_720_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal qb_assign_2_fu_746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_167_fu_750_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp1_fu_754_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal qb_assign_2_1_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_280_1_fu_769_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp2_fu_773_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal qb_assign_2_2_fu_784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_280_2_fu_788_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp3_fu_792_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal qb_assign_2_3_fu_803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_280_3_fu_807_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp4_fu_811_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_135_fu_842_p66 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_136_fu_981_p66 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_137_fu_1120_p66 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_138_fu_1259_p66 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component computeS3_mux_646yd2_x_x IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        din33_WIDTH : INTEGER;
        din34_WIDTH : INTEGER;
        din35_WIDTH : INTEGER;
        din36_WIDTH : INTEGER;
        din37_WIDTH : INTEGER;
        din38_WIDTH : INTEGER;
        din39_WIDTH : INTEGER;
        din40_WIDTH : INTEGER;
        din41_WIDTH : INTEGER;
        din42_WIDTH : INTEGER;
        din43_WIDTH : INTEGER;
        din44_WIDTH : INTEGER;
        din45_WIDTH : INTEGER;
        din46_WIDTH : INTEGER;
        din47_WIDTH : INTEGER;
        din48_WIDTH : INTEGER;
        din49_WIDTH : INTEGER;
        din50_WIDTH : INTEGER;
        din51_WIDTH : INTEGER;
        din52_WIDTH : INTEGER;
        din53_WIDTH : INTEGER;
        din54_WIDTH : INTEGER;
        din55_WIDTH : INTEGER;
        din56_WIDTH : INTEGER;
        din57_WIDTH : INTEGER;
        din58_WIDTH : INTEGER;
        din59_WIDTH : INTEGER;
        din60_WIDTH : INTEGER;
        din61_WIDTH : INTEGER;
        din62_WIDTH : INTEGER;
        din63_WIDTH : INTEGER;
        din64_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (7 downto 0);
        din11 : IN STD_LOGIC_VECTOR (7 downto 0);
        din12 : IN STD_LOGIC_VECTOR (7 downto 0);
        din13 : IN STD_LOGIC_VECTOR (7 downto 0);
        din14 : IN STD_LOGIC_VECTOR (7 downto 0);
        din15 : IN STD_LOGIC_VECTOR (7 downto 0);
        din16 : IN STD_LOGIC_VECTOR (7 downto 0);
        din17 : IN STD_LOGIC_VECTOR (7 downto 0);
        din18 : IN STD_LOGIC_VECTOR (7 downto 0);
        din19 : IN STD_LOGIC_VECTOR (7 downto 0);
        din20 : IN STD_LOGIC_VECTOR (7 downto 0);
        din21 : IN STD_LOGIC_VECTOR (7 downto 0);
        din22 : IN STD_LOGIC_VECTOR (7 downto 0);
        din23 : IN STD_LOGIC_VECTOR (7 downto 0);
        din24 : IN STD_LOGIC_VECTOR (7 downto 0);
        din25 : IN STD_LOGIC_VECTOR (7 downto 0);
        din26 : IN STD_LOGIC_VECTOR (7 downto 0);
        din27 : IN STD_LOGIC_VECTOR (7 downto 0);
        din28 : IN STD_LOGIC_VECTOR (7 downto 0);
        din29 : IN STD_LOGIC_VECTOR (7 downto 0);
        din30 : IN STD_LOGIC_VECTOR (7 downto 0);
        din31 : IN STD_LOGIC_VECTOR (7 downto 0);
        din32 : IN STD_LOGIC_VECTOR (7 downto 0);
        din33 : IN STD_LOGIC_VECTOR (7 downto 0);
        din34 : IN STD_LOGIC_VECTOR (7 downto 0);
        din35 : IN STD_LOGIC_VECTOR (7 downto 0);
        din36 : IN STD_LOGIC_VECTOR (7 downto 0);
        din37 : IN STD_LOGIC_VECTOR (7 downto 0);
        din38 : IN STD_LOGIC_VECTOR (7 downto 0);
        din39 : IN STD_LOGIC_VECTOR (7 downto 0);
        din40 : IN STD_LOGIC_VECTOR (7 downto 0);
        din41 : IN STD_LOGIC_VECTOR (7 downto 0);
        din42 : IN STD_LOGIC_VECTOR (7 downto 0);
        din43 : IN STD_LOGIC_VECTOR (7 downto 0);
        din44 : IN STD_LOGIC_VECTOR (7 downto 0);
        din45 : IN STD_LOGIC_VECTOR (7 downto 0);
        din46 : IN STD_LOGIC_VECTOR (7 downto 0);
        din47 : IN STD_LOGIC_VECTOR (7 downto 0);
        din48 : IN STD_LOGIC_VECTOR (7 downto 0);
        din49 : IN STD_LOGIC_VECTOR (7 downto 0);
        din50 : IN STD_LOGIC_VECTOR (7 downto 0);
        din51 : IN STD_LOGIC_VECTOR (7 downto 0);
        din52 : IN STD_LOGIC_VECTOR (7 downto 0);
        din53 : IN STD_LOGIC_VECTOR (7 downto 0);
        din54 : IN STD_LOGIC_VECTOR (7 downto 0);
        din55 : IN STD_LOGIC_VECTOR (7 downto 0);
        din56 : IN STD_LOGIC_VECTOR (7 downto 0);
        din57 : IN STD_LOGIC_VECTOR (7 downto 0);
        din58 : IN STD_LOGIC_VECTOR (7 downto 0);
        din59 : IN STD_LOGIC_VECTOR (7 downto 0);
        din60 : IN STD_LOGIC_VECTOR (7 downto 0);
        din61 : IN STD_LOGIC_VECTOR (7 downto 0);
        din62 : IN STD_LOGIC_VECTOR (7 downto 0);
        din63 : IN STD_LOGIC_VECTOR (7 downto 0);
        din64 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Conv1DMac_new405_Ffa IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component Conv1DMac_new405_Gfk IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component Conv1DMac_new405_Hfu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component Conv1DMac_new405_IfE IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;



begin
    weights13_m_weights_3_U : component Conv1DMac_new405_Ffa
    generic map (
        DataWidth => 7,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights13_m_weights_3_address0,
        ce0 => weights13_m_weights_3_ce0,
        q0 => weights13_m_weights_3_q0);

    weights13_m_weights_2_U : component Conv1DMac_new405_Gfk
    generic map (
        DataWidth => 7,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights13_m_weights_2_address0,
        ce0 => weights13_m_weights_2_ce0,
        q0 => weights13_m_weights_2_q0);

    weights13_m_weights_1_U : component Conv1DMac_new405_Hfu
    generic map (
        DataWidth => 7,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights13_m_weights_1_address0,
        ce0 => weights13_m_weights_1_ce0,
        q0 => weights13_m_weights_1_q0);

    weights13_m_weights_s_U : component Conv1DMac_new405_IfE
    generic map (
        DataWidth => 7,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => weights13_m_weights_s_address0,
        ce0 => weights13_m_weights_s_ce0,
        q0 => weights13_m_weights_s_q0);

    computeS3_mux_646yd2_x_x_U67 : component computeS3_mux_646yd2_x_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 8,
        din17_WIDTH => 8,
        din18_WIDTH => 8,
        din19_WIDTH => 8,
        din20_WIDTH => 8,
        din21_WIDTH => 8,
        din22_WIDTH => 8,
        din23_WIDTH => 8,
        din24_WIDTH => 8,
        din25_WIDTH => 8,
        din26_WIDTH => 8,
        din27_WIDTH => 8,
        din28_WIDTH => 8,
        din29_WIDTH => 8,
        din30_WIDTH => 8,
        din31_WIDTH => 8,
        din32_WIDTH => 8,
        din33_WIDTH => 8,
        din34_WIDTH => 8,
        din35_WIDTH => 8,
        din36_WIDTH => 8,
        din37_WIDTH => 8,
        din38_WIDTH => 8,
        din39_WIDTH => 8,
        din40_WIDTH => 8,
        din41_WIDTH => 8,
        din42_WIDTH => 8,
        din43_WIDTH => 8,
        din44_WIDTH => 8,
        din45_WIDTH => 8,
        din46_WIDTH => 8,
        din47_WIDTH => 8,
        din48_WIDTH => 8,
        din49_WIDTH => 8,
        din50_WIDTH => 8,
        din51_WIDTH => 8,
        din52_WIDTH => 8,
        din53_WIDTH => 8,
        din54_WIDTH => 8,
        din55_WIDTH => 8,
        din56_WIDTH => 8,
        din57_WIDTH => 8,
        din58_WIDTH => 8,
        din59_WIDTH => 8,
        din60_WIDTH => 8,
        din61_WIDTH => 8,
        din62_WIDTH => 8,
        din63_WIDTH => 8,
        din64_WIDTH => 6,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_FD,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_0,
        din7 => ap_const_lv8_0,
        din8 => ap_const_lv8_0,
        din9 => ap_const_lv8_0,
        din10 => ap_const_lv8_0,
        din11 => ap_const_lv8_0,
        din12 => ap_const_lv8_0,
        din13 => ap_const_lv8_0,
        din14 => ap_const_lv8_0,
        din15 => ap_const_lv8_0,
        din16 => ap_const_lv8_0,
        din17 => ap_const_lv8_FF,
        din18 => ap_const_lv8_0,
        din19 => ap_const_lv8_0,
        din20 => ap_const_lv8_0,
        din21 => ap_const_lv8_FF,
        din22 => ap_const_lv8_0,
        din23 => ap_const_lv8_0,
        din24 => ap_const_lv8_FF,
        din25 => ap_const_lv8_0,
        din26 => ap_const_lv8_0,
        din27 => ap_const_lv8_0,
        din28 => ap_const_lv8_0,
        din29 => ap_const_lv8_0,
        din30 => ap_const_lv8_0,
        din31 => ap_const_lv8_0,
        din32 => ap_const_lv8_0,
        din33 => ap_const_lv8_0,
        din34 => ap_const_lv8_0,
        din35 => ap_const_lv8_FF,
        din36 => ap_const_lv8_0,
        din37 => ap_const_lv8_0,
        din38 => ap_const_lv8_0,
        din39 => ap_const_lv8_0,
        din40 => ap_const_lv8_0,
        din41 => ap_const_lv8_0,
        din42 => ap_const_lv8_0,
        din43 => ap_const_lv8_FF,
        din44 => ap_const_lv8_0,
        din45 => ap_const_lv8_0,
        din46 => ap_const_lv8_0,
        din47 => ap_const_lv8_0,
        din48 => ap_const_lv8_0,
        din49 => ap_const_lv8_FF,
        din50 => ap_const_lv8_0,
        din51 => ap_const_lv8_0,
        din52 => ap_const_lv8_0,
        din53 => ap_const_lv8_0,
        din54 => ap_const_lv8_0,
        din55 => ap_const_lv8_0,
        din56 => ap_const_lv8_0,
        din57 => ap_const_lv8_0,
        din58 => ap_const_lv8_0,
        din59 => ap_const_lv8_FF,
        din60 => ap_const_lv8_0,
        din61 => ap_const_lv8_0,
        din62 => ap_const_lv8_0,
        din63 => ap_const_lv8_0,
        din64 => nm_t_mid2_reg_1444_pp0_iter2_reg,
        dout => tmp_135_fu_842_p66);

    computeS3_mux_646yd2_x_x_U68 : component computeS3_mux_646yd2_x_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 8,
        din17_WIDTH => 8,
        din18_WIDTH => 8,
        din19_WIDTH => 8,
        din20_WIDTH => 8,
        din21_WIDTH => 8,
        din22_WIDTH => 8,
        din23_WIDTH => 8,
        din24_WIDTH => 8,
        din25_WIDTH => 8,
        din26_WIDTH => 8,
        din27_WIDTH => 8,
        din28_WIDTH => 8,
        din29_WIDTH => 8,
        din30_WIDTH => 8,
        din31_WIDTH => 8,
        din32_WIDTH => 8,
        din33_WIDTH => 8,
        din34_WIDTH => 8,
        din35_WIDTH => 8,
        din36_WIDTH => 8,
        din37_WIDTH => 8,
        din38_WIDTH => 8,
        din39_WIDTH => 8,
        din40_WIDTH => 8,
        din41_WIDTH => 8,
        din42_WIDTH => 8,
        din43_WIDTH => 8,
        din44_WIDTH => 8,
        din45_WIDTH => 8,
        din46_WIDTH => 8,
        din47_WIDTH => 8,
        din48_WIDTH => 8,
        din49_WIDTH => 8,
        din50_WIDTH => 8,
        din51_WIDTH => 8,
        din52_WIDTH => 8,
        din53_WIDTH => 8,
        din54_WIDTH => 8,
        din55_WIDTH => 8,
        din56_WIDTH => 8,
        din57_WIDTH => 8,
        din58_WIDTH => 8,
        din59_WIDTH => 8,
        din60_WIDTH => 8,
        din61_WIDTH => 8,
        din62_WIDTH => 8,
        din63_WIDTH => 8,
        din64_WIDTH => 6,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_0,
        din7 => ap_const_lv8_0,
        din8 => ap_const_lv8_0,
        din9 => ap_const_lv8_0,
        din10 => ap_const_lv8_0,
        din11 => ap_const_lv8_0,
        din12 => ap_const_lv8_0,
        din13 => ap_const_lv8_0,
        din14 => ap_const_lv8_0,
        din15 => ap_const_lv8_0,
        din16 => ap_const_lv8_0,
        din17 => ap_const_lv8_0,
        din18 => ap_const_lv8_0,
        din19 => ap_const_lv8_0,
        din20 => ap_const_lv8_0,
        din21 => ap_const_lv8_0,
        din22 => ap_const_lv8_0,
        din23 => ap_const_lv8_0,
        din24 => ap_const_lv8_0,
        din25 => ap_const_lv8_0,
        din26 => ap_const_lv8_0,
        din27 => ap_const_lv8_0,
        din28 => ap_const_lv8_0,
        din29 => ap_const_lv8_0,
        din30 => ap_const_lv8_0,
        din31 => ap_const_lv8_0,
        din32 => ap_const_lv8_0,
        din33 => ap_const_lv8_0,
        din34 => ap_const_lv8_0,
        din35 => ap_const_lv8_0,
        din36 => ap_const_lv8_0,
        din37 => ap_const_lv8_0,
        din38 => ap_const_lv8_0,
        din39 => ap_const_lv8_0,
        din40 => ap_const_lv8_0,
        din41 => ap_const_lv8_0,
        din42 => ap_const_lv8_0,
        din43 => ap_const_lv8_0,
        din44 => ap_const_lv8_0,
        din45 => ap_const_lv8_0,
        din46 => ap_const_lv8_0,
        din47 => ap_const_lv8_FF,
        din48 => ap_const_lv8_0,
        din49 => ap_const_lv8_0,
        din50 => ap_const_lv8_0,
        din51 => ap_const_lv8_0,
        din52 => ap_const_lv8_0,
        din53 => ap_const_lv8_0,
        din54 => ap_const_lv8_0,
        din55 => ap_const_lv8_0,
        din56 => ap_const_lv8_0,
        din57 => ap_const_lv8_0,
        din58 => ap_const_lv8_0,
        din59 => ap_const_lv8_0,
        din60 => ap_const_lv8_0,
        din61 => ap_const_lv8_0,
        din62 => ap_const_lv8_0,
        din63 => ap_const_lv8_0,
        din64 => nm_t_mid2_reg_1444_pp0_iter2_reg,
        dout => tmp_136_fu_981_p66);

    computeS3_mux_646yd2_x_x_U69 : component computeS3_mux_646yd2_x_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 8,
        din17_WIDTH => 8,
        din18_WIDTH => 8,
        din19_WIDTH => 8,
        din20_WIDTH => 8,
        din21_WIDTH => 8,
        din22_WIDTH => 8,
        din23_WIDTH => 8,
        din24_WIDTH => 8,
        din25_WIDTH => 8,
        din26_WIDTH => 8,
        din27_WIDTH => 8,
        din28_WIDTH => 8,
        din29_WIDTH => 8,
        din30_WIDTH => 8,
        din31_WIDTH => 8,
        din32_WIDTH => 8,
        din33_WIDTH => 8,
        din34_WIDTH => 8,
        din35_WIDTH => 8,
        din36_WIDTH => 8,
        din37_WIDTH => 8,
        din38_WIDTH => 8,
        din39_WIDTH => 8,
        din40_WIDTH => 8,
        din41_WIDTH => 8,
        din42_WIDTH => 8,
        din43_WIDTH => 8,
        din44_WIDTH => 8,
        din45_WIDTH => 8,
        din46_WIDTH => 8,
        din47_WIDTH => 8,
        din48_WIDTH => 8,
        din49_WIDTH => 8,
        din50_WIDTH => 8,
        din51_WIDTH => 8,
        din52_WIDTH => 8,
        din53_WIDTH => 8,
        din54_WIDTH => 8,
        din55_WIDTH => 8,
        din56_WIDTH => 8,
        din57_WIDTH => 8,
        din58_WIDTH => 8,
        din59_WIDTH => 8,
        din60_WIDTH => 8,
        din61_WIDTH => 8,
        din62_WIDTH => 8,
        din63_WIDTH => 8,
        din64_WIDTH => 6,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_0,
        din7 => ap_const_lv8_0,
        din8 => ap_const_lv8_FF,
        din9 => ap_const_lv8_0,
        din10 => ap_const_lv8_0,
        din11 => ap_const_lv8_FF,
        din12 => ap_const_lv8_0,
        din13 => ap_const_lv8_0,
        din14 => ap_const_lv8_4,
        din15 => ap_const_lv8_0,
        din16 => ap_const_lv8_0,
        din17 => ap_const_lv8_0,
        din18 => ap_const_lv8_0,
        din19 => ap_const_lv8_0,
        din20 => ap_const_lv8_0,
        din21 => ap_const_lv8_0,
        din22 => ap_const_lv8_0,
        din23 => ap_const_lv8_0,
        din24 => ap_const_lv8_0,
        din25 => ap_const_lv8_0,
        din26 => ap_const_lv8_0,
        din27 => ap_const_lv8_0,
        din28 => ap_const_lv8_0,
        din29 => ap_const_lv8_0,
        din30 => ap_const_lv8_0,
        din31 => ap_const_lv8_0,
        din32 => ap_const_lv8_0,
        din33 => ap_const_lv8_0,
        din34 => ap_const_lv8_FF,
        din35 => ap_const_lv8_0,
        din36 => ap_const_lv8_0,
        din37 => ap_const_lv8_0,
        din38 => ap_const_lv8_FF,
        din39 => ap_const_lv8_FF,
        din40 => ap_const_lv8_0,
        din41 => ap_const_lv8_0,
        din42 => ap_const_lv8_0,
        din43 => ap_const_lv8_0,
        din44 => ap_const_lv8_0,
        din45 => ap_const_lv8_0,
        din46 => ap_const_lv8_0,
        din47 => ap_const_lv8_0,
        din48 => ap_const_lv8_0,
        din49 => ap_const_lv8_0,
        din50 => ap_const_lv8_0,
        din51 => ap_const_lv8_0,
        din52 => ap_const_lv8_0,
        din53 => ap_const_lv8_0,
        din54 => ap_const_lv8_0,
        din55 => ap_const_lv8_0,
        din56 => ap_const_lv8_4,
        din57 => ap_const_lv8_0,
        din58 => ap_const_lv8_0,
        din59 => ap_const_lv8_0,
        din60 => ap_const_lv8_0,
        din61 => ap_const_lv8_0,
        din62 => ap_const_lv8_0,
        din63 => ap_const_lv8_0,
        din64 => nm_t_mid2_reg_1444_pp0_iter2_reg,
        dout => tmp_137_fu_1120_p66);

    computeS3_mux_646yd2_x_x_U70 : component computeS3_mux_646yd2_x_x
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 8,
        din17_WIDTH => 8,
        din18_WIDTH => 8,
        din19_WIDTH => 8,
        din20_WIDTH => 8,
        din21_WIDTH => 8,
        din22_WIDTH => 8,
        din23_WIDTH => 8,
        din24_WIDTH => 8,
        din25_WIDTH => 8,
        din26_WIDTH => 8,
        din27_WIDTH => 8,
        din28_WIDTH => 8,
        din29_WIDTH => 8,
        din30_WIDTH => 8,
        din31_WIDTH => 8,
        din32_WIDTH => 8,
        din33_WIDTH => 8,
        din34_WIDTH => 8,
        din35_WIDTH => 8,
        din36_WIDTH => 8,
        din37_WIDTH => 8,
        din38_WIDTH => 8,
        din39_WIDTH => 8,
        din40_WIDTH => 8,
        din41_WIDTH => 8,
        din42_WIDTH => 8,
        din43_WIDTH => 8,
        din44_WIDTH => 8,
        din45_WIDTH => 8,
        din46_WIDTH => 8,
        din47_WIDTH => 8,
        din48_WIDTH => 8,
        din49_WIDTH => 8,
        din50_WIDTH => 8,
        din51_WIDTH => 8,
        din52_WIDTH => 8,
        din53_WIDTH => 8,
        din54_WIDTH => 8,
        din55_WIDTH => 8,
        din56_WIDTH => 8,
        din57_WIDTH => 8,
        din58_WIDTH => 8,
        din59_WIDTH => 8,
        din60_WIDTH => 8,
        din61_WIDTH => 8,
        din62_WIDTH => 8,
        din63_WIDTH => 8,
        din64_WIDTH => 6,
        dout_WIDTH => 8)
    port map (
        din0 => ap_const_lv8_0,
        din1 => ap_const_lv8_0,
        din2 => ap_const_lv8_0,
        din3 => ap_const_lv8_0,
        din4 => ap_const_lv8_0,
        din5 => ap_const_lv8_0,
        din6 => ap_const_lv8_0,
        din7 => ap_const_lv8_0,
        din8 => ap_const_lv8_0,
        din9 => ap_const_lv8_0,
        din10 => ap_const_lv8_0,
        din11 => ap_const_lv8_0,
        din12 => ap_const_lv8_FF,
        din13 => ap_const_lv8_0,
        din14 => ap_const_lv8_0,
        din15 => ap_const_lv8_0,
        din16 => ap_const_lv8_0,
        din17 => ap_const_lv8_0,
        din18 => ap_const_lv8_1,
        din19 => ap_const_lv8_0,
        din20 => ap_const_lv8_0,
        din21 => ap_const_lv8_FF,
        din22 => ap_const_lv8_0,
        din23 => ap_const_lv8_0,
        din24 => ap_const_lv8_0,
        din25 => ap_const_lv8_0,
        din26 => ap_const_lv8_0,
        din27 => ap_const_lv8_0,
        din28 => ap_const_lv8_2,
        din29 => ap_const_lv8_0,
        din30 => ap_const_lv8_0,
        din31 => ap_const_lv8_0,
        din32 => ap_const_lv8_0,
        din33 => ap_const_lv8_0,
        din34 => ap_const_lv8_0,
        din35 => ap_const_lv8_0,
        din36 => ap_const_lv8_0,
        din37 => ap_const_lv8_0,
        din38 => ap_const_lv8_0,
        din39 => ap_const_lv8_0,
        din40 => ap_const_lv8_FF,
        din41 => ap_const_lv8_0,
        din42 => ap_const_lv8_0,
        din43 => ap_const_lv8_0,
        din44 => ap_const_lv8_0,
        din45 => ap_const_lv8_0,
        din46 => ap_const_lv8_0,
        din47 => ap_const_lv8_0,
        din48 => ap_const_lv8_1,
        din49 => ap_const_lv8_0,
        din50 => ap_const_lv8_0,
        din51 => ap_const_lv8_0,
        din52 => ap_const_lv8_0,
        din53 => ap_const_lv8_0,
        din54 => ap_const_lv8_0,
        din55 => ap_const_lv8_0,
        din56 => ap_const_lv8_0,
        din57 => ap_const_lv8_0,
        din58 => ap_const_lv8_0,
        din59 => ap_const_lv8_0,
        din60 => ap_const_lv8_FF,
        din61 => ap_const_lv8_0,
        din62 => ap_const_lv8_0,
        din63 => ap_const_lv8_0,
        din64 => nm_t_mid2_reg_1444_pp0_iter2_reg,
        dout => tmp_138_fu_1259_p66);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state2);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten9_reg_215_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten9_fu_291_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten9_reg_215 <= indvar_flatten_next9_fu_297_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten9_reg_215 <= ap_const_lv25_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten9_fu_291_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                indvar_flatten_reg_226 <= indvar_flatten_next_fu_435_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_226 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    macRegisters_0_V_5_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_180_reg_1462_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                macRegisters_0_V_5_fu_134 <= macRegisters_0_V_fu_760_p2;
            elsif (((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((tmp_180_reg_1462_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                macRegisters_0_V_5_fu_134 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    macRegisters_1_V_5_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_180_reg_1462_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                macRegisters_1_V_5_fu_138 <= macRegisters_1_V_fu_779_p2;
            elsif (((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((tmp_180_reg_1462_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                macRegisters_1_V_5_fu_138 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    macRegisters_2_V_5_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_180_reg_1462_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                macRegisters_2_V_5_fu_142 <= macRegisters_2_V_fu_798_p2;
            elsif (((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((tmp_180_reg_1462_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                macRegisters_2_V_5_fu_142 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    macRegisters_3_V_5_fu_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_180_reg_1462_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                macRegisters_3_V_5_fu_146 <= macRegisters_3_V_fu_817_p2;
            elsif (((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((tmp_180_reg_1462_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                macRegisters_3_V_5_fu_146 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    nm_reg_237_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten9_fu_291_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                nm_reg_237 <= nm_mid2_fu_399_p3;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                nm_reg_237 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    sf_reg_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten9_fu_291_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                sf_reg_248 <= sf_2_fu_423_p2;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                sf_reg_248 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond_flatten9_reg_1435 <= exitcond_flatten9_fu_291_p2;
                exitcond_flatten9_reg_1435_pp0_iter1_reg <= exitcond_flatten9_reg_1435;
                nm_t_mid2_reg_1444_pp0_iter1_reg <= nm_t_mid2_reg_1444;
                tmp_180_reg_1462_pp0_iter1_reg <= tmp_180_reg_1462;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten9_fu_291_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                nm_t_mid2_reg_1444 <= nm_t_mid2_fu_391_p3;
                tmp_160_reg_1457 <= tmp_160_fu_411_p2;
                tmp_180_reg_1462 <= tmp_180_fu_417_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                nm_t_mid2_reg_1444_pp0_iter2_reg <= nm_t_mid2_reg_1444_pp0_iter1_reg;
                tmp_180_reg_1462_pp0_iter2_reg <= tmp_180_reg_1462_pp0_iter1_reg;
                tmp_180_reg_1462_pp0_iter3_reg <= tmp_180_reg_1462_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_180_reg_1462_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_23_1_reg_1561 <= p_Val2_23_1_fu_1114_p2;
                p_Val2_23_2_reg_1566 <= p_Val2_23_2_fu_1253_p2;
                p_Val2_23_3_reg_1571 <= p_Val2_23_3_fu_1392_p2;
                p_Val2_s_reg_1556 <= p_Val2_s_fu_975_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_flatten9_reg_1435_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_128_reg_1496 <= p_Val2_s_185_fu_458_p2(14 downto 7);
                tmp_130_reg_1511 <= p_Val2_1_fu_528_p2(14 downto 7);
                tmp_132_reg_1526 <= p_Val2_2_fu_598_p2(14 downto 7);
                tmp_134_reg_1541 <= p_Val2_3_fu_668_p2(14 downto 7);
                tmp_166_reg_1506 <= tmp_166_fu_518_p2;
                tmp_279_1_reg_1521 <= tmp_279_1_fu_588_p2;
                tmp_279_2_reg_1536 <= tmp_279_2_fu_658_p2;
                tmp_279_3_reg_1551 <= tmp_279_3_fu_728_p2;
                tmp_968_reg_1501 <= p_Val2_s_185_fu_458_p2(6 downto 6);
                tmp_971_reg_1516 <= p_Val2_1_fu_528_p2(6 downto 6);
                tmp_974_reg_1531 <= p_Val2_2_fu_598_p2(6 downto 6);
                tmp_977_reg_1546 <= p_Val2_3_fu_668_p2(6 downto 6);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter4, exitcond_flatten9_fu_291_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((exitcond_flatten9_fu_291_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_flatten9_fu_291_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state7 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, exitcond_flatten9_reg_1435_pp0_iter1_reg, ap_enable_reg_pp0_iter4, tmp_180_reg_1462_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_01001 <= (((tmp_180_reg_1462_pp0_iter3_reg = ap_const_lv1_1) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_flatten9_reg_1435_pp0_iter1_reg = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, exitcond_flatten9_reg_1435_pp0_iter1_reg, ap_enable_reg_pp0_iter4, tmp_180_reg_1462_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((tmp_180_reg_1462_pp0_iter3_reg = ap_const_lv1_1) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_flatten9_reg_1435_pp0_iter1_reg = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(in_V_V_empty_n, out_V_V_full_n, ap_enable_reg_pp0_iter2, exitcond_flatten9_reg_1435_pp0_iter1_reg, ap_enable_reg_pp0_iter4, tmp_180_reg_1462_pp0_iter3_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((tmp_180_reg_1462_pp0_iter3_reg = ap_const_lv1_1) and (out_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((exitcond_flatten9_reg_1435_pp0_iter1_reg = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)));
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_pp0_stage0_iter2_assign_proc : process(in_V_V_empty_n, exitcond_flatten9_reg_1435_pp0_iter1_reg)
    begin
                ap_block_state4_pp0_stage0_iter2 <= ((exitcond_flatten9_reg_1435_pp0_iter1_reg = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;

        ap_block_state5_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_pp0_stage0_iter4_assign_proc : process(out_V_V_full_n, tmp_180_reg_1462_pp0_iter3_reg)
    begin
                ap_block_state6_pp0_stage0_iter4 <= ((tmp_180_reg_1462_pp0_iter3_reg = ap_const_lv1_1) and (out_V_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_pp0_exit_iter0_state2_assign_proc : process(exitcond_flatten9_fu_291_p2)
    begin
        if ((exitcond_flatten9_fu_291_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    exitcond_flatten9_fu_291_p2 <= "1" when (indvar_flatten9_reg_215 = ap_const_lv25_1000000) else "0";
    exitcond_flatten_fu_303_p2 <= "1" when (indvar_flatten_reg_226 = ap_const_lv16_4000) else "0";

    in_V_V_blk_n_assign_proc : process(in_V_V_empty_n, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, exitcond_flatten9_reg_1435_pp0_iter1_reg)
    begin
        if (((exitcond_flatten9_reg_1435_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            in_V_V_blk_n <= in_V_V_empty_n;
        else 
            in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter2, exitcond_flatten9_reg_1435_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((exitcond_flatten9_reg_1435_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            in_V_V_read <= ap_const_logic_1;
        else 
            in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    indvar_flatten_next9_fu_297_p2 <= std_logic_vector(unsigned(ap_const_lv25_1) + unsigned(indvar_flatten9_reg_215));
    indvar_flatten_next_fu_435_p3 <= 
        ap_const_lv16_1 when (exitcond_flatten_fu_303_p2(0) = '1') else 
        indvar_flatten_op_fu_429_p2;
    indvar_flatten_op_fu_429_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_226) + unsigned(ap_const_lv16_1));

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    macRegisters_0_V_fu_760_p2 <= std_logic_vector(unsigned(tmp_128_reg_1496) + unsigned(tmp1_fu_754_p2));
    macRegisters_1_V_fu_779_p2 <= std_logic_vector(unsigned(tmp_130_reg_1511) + unsigned(tmp2_fu_773_p2));
    macRegisters_2_V_fu_798_p2 <= std_logic_vector(unsigned(tmp_132_reg_1526) + unsigned(tmp3_fu_792_p2));
    macRegisters_3_V_fu_817_p2 <= std_logic_vector(unsigned(tmp_134_reg_1541) + unsigned(tmp4_fu_811_p2));
    nm_2_fu_351_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(nm_mid_fu_309_p3));
    nm_mid2_fu_399_p3 <= 
        nm_2_fu_351_p2 when (tmp_187_mid_fu_345_p2(0) = '1') else 
        nm_mid_fu_309_p3;
    nm_mid_fu_309_p3 <= 
        ap_const_lv7_0 when (exitcond_flatten_fu_303_p2(0) = '1') else 
        nm_reg_237;
    nm_t_mid2_fu_391_p3 <= 
        tmp_966_fu_371_p1 when (tmp_187_mid_fu_345_p2(0) = '1') else 
        nm_t_mid_fu_325_p3;
    nm_t_mid_fu_325_p3 <= 
        ap_const_lv6_0 when (exitcond_flatten_fu_303_p2(0) = '1') else 
        tmp_fu_279_p1;
    not_exitcond_flatten_fu_333_p2 <= (exitcond_flatten_fu_303_p2 xor ap_const_lv1_1);

    out_V_V_blk_n_assign_proc : process(out_V_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, tmp_180_reg_1462_pp0_iter3_reg)
    begin
        if (((tmp_180_reg_1462_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            out_V_V_blk_n <= out_V_V_full_n;
        else 
            out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_V_V_din <= (((p_Val2_23_3_reg_1571 & p_Val2_23_2_reg_1566) & p_Val2_23_1_reg_1561) & p_Val2_s_reg_1556);

    out_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter4, tmp_180_reg_1462_pp0_iter3_reg, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_180_reg_1462_pp0_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            out_V_V_write <= ap_const_logic_1;
        else 
            out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

        p_08_cast_fu_450_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(in_V_V_dout),15));

    p_Val2_1_fu_528_p0 <= weights13_m_weights_2_q0;
    p_Val2_1_fu_528_p1 <= p_08_cast_fu_450_p1(8 - 1 downto 0);
    p_Val2_1_fu_528_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_1_fu_528_p0) * signed(p_Val2_1_fu_528_p1))), 15));
    p_Val2_23_1_fu_1114_p2 <= std_logic_vector(unsigned(macRegisters_1_V_fu_779_p2) + unsigned(tmp_136_fu_981_p66));
    p_Val2_23_2_fu_1253_p2 <= std_logic_vector(unsigned(macRegisters_2_V_fu_798_p2) + unsigned(tmp_137_fu_1120_p66));
    p_Val2_23_3_fu_1392_p2 <= std_logic_vector(unsigned(macRegisters_3_V_fu_817_p2) + unsigned(tmp_138_fu_1259_p66));
    p_Val2_2_fu_598_p0 <= weights13_m_weights_1_q0;
    p_Val2_2_fu_598_p1 <= p_08_cast_fu_450_p1(8 - 1 downto 0);
    p_Val2_2_fu_598_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_2_fu_598_p0) * signed(p_Val2_2_fu_598_p1))), 15));
    p_Val2_3_fu_668_p0 <= weights13_m_weights_s_q0;
    p_Val2_3_fu_668_p1 <= p_08_cast_fu_450_p1(8 - 1 downto 0);
    p_Val2_3_fu_668_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_3_fu_668_p0) * signed(p_Val2_3_fu_668_p1))), 15));
    p_Val2_s_185_fu_458_p0 <= weights13_m_weights_3_q0;
    p_Val2_s_185_fu_458_p1 <= p_08_cast_fu_450_p1(8 - 1 downto 0);
    p_Val2_s_185_fu_458_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(p_Val2_s_185_fu_458_p0) * signed(p_Val2_s_185_fu_458_p1))), 15));
    p_Val2_s_fu_975_p2 <= std_logic_vector(unsigned(macRegisters_0_V_fu_760_p2) + unsigned(tmp_135_fu_842_p66));
    qb_assign_2_1_fu_765_p2 <= (tmp_971_reg_1516 and tmp_279_1_reg_1521);
    qb_assign_2_2_fu_784_p2 <= (tmp_974_reg_1531 and tmp_279_2_reg_1536);
    qb_assign_2_3_fu_803_p2 <= (tmp_977_reg_1546 and tmp_279_3_reg_1551);
    qb_assign_2_fu_746_p2 <= (tmp_968_reg_1501 and tmp_166_reg_1506);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    sf_2_fu_423_p2 <= std_logic_vector(unsigned(sf_mid2_fu_363_p3) + unsigned(ap_const_lv9_1));
    sf_cast1_fu_407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sf_mid2_fu_363_p3),14));
    sf_mid2_fu_363_p3 <= 
        ap_const_lv9_0 when (tmp_859_fu_357_p2(0) = '1') else 
        sf_reg_248;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp1_fu_754_p2 <= std_logic_vector(unsigned(tmp_167_fu_750_p1) + unsigned(macRegisters_0_V_5_fu_134));
    tmp2_fu_773_p2 <= std_logic_vector(unsigned(tmp_280_1_fu_769_p1) + unsigned(macRegisters_1_V_5_fu_138));
    tmp3_fu_792_p2 <= std_logic_vector(unsigned(tmp_280_2_fu_788_p1) + unsigned(macRegisters_2_V_5_fu_142));
    tmp4_fu_811_p2 <= std_logic_vector(unsigned(tmp_280_3_fu_807_p1) + unsigned(macRegisters_3_V_5_fu_146));
    tmp_160_fu_411_p2 <= std_logic_vector(unsigned(sf_cast1_fu_407_p1) + unsigned(tmp_186_mid2_fu_383_p3));
    tmp_161_fu_443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_160_reg_1457),64));
    tmp_163_fu_494_p2 <= (tmp_969_fu_490_p1 or tmp_967_fu_464_p3);
    tmp_164_fu_500_p4 <= p_Val2_s_185_fu_458_p2(5 downto 1);
    tmp_165_fu_510_p3 <= (tmp_164_fu_500_p4 & tmp_163_fu_494_p2);
    tmp_166_fu_518_p2 <= "0" when (tmp_165_fu_510_p3 = ap_const_lv6_0) else "1";
    tmp_167_fu_750_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_2_fu_746_p2),8));
    tmp_169_fu_564_p2 <= (tmp_972_fu_560_p1 or tmp_970_fu_534_p3);
    tmp_170_fu_570_p4 <= p_Val2_1_fu_528_p2(5 downto 1);
    tmp_171_fu_580_p3 <= (tmp_170_fu_570_p4 & tmp_169_fu_564_p2);
    tmp_173_fu_634_p2 <= (tmp_975_fu_630_p1 or tmp_973_fu_604_p3);
    tmp_174_fu_640_p4 <= p_Val2_2_fu_598_p2(5 downto 1);
    tmp_175_fu_650_p3 <= (tmp_174_fu_640_p4 & tmp_173_fu_634_p2);
    tmp_177_fu_704_p2 <= (tmp_978_fu_700_p1 or tmp_976_fu_674_p3);
    tmp_178_fu_710_p4 <= p_Val2_3_fu_668_p2(5 downto 1);
    tmp_179_fu_720_p3 <= (tmp_178_fu_710_p4 & tmp_177_fu_704_p2);
    tmp_180_fu_417_p2 <= "1" when (sf_mid2_fu_363_p3 = ap_const_lv9_FF) else "0";
    tmp_186_mid1_fu_375_p3 <= (tmp_966_fu_371_p1 & ap_const_lv8_0);
    tmp_186_mid2_fu_383_p3 <= 
        tmp_186_mid1_fu_375_p3 when (tmp_187_mid_fu_345_p2(0) = '1') else 
        tmp_186_mid_fu_317_p3;
    tmp_186_mid_fu_317_p3 <= 
        ap_const_lv14_0 when (exitcond_flatten_fu_303_p2(0) = '1') else 
        tmp_s_fu_283_p3;
    tmp_187_mid_fu_345_p2 <= (tmp_885_fu_339_p2 and not_exitcond_flatten_fu_333_p2);
    tmp_279_1_fu_588_p2 <= "0" when (tmp_171_fu_580_p3 = ap_const_lv6_0) else "1";
    tmp_279_2_fu_658_p2 <= "0" when (tmp_175_fu_650_p3 = ap_const_lv6_0) else "1";
    tmp_279_3_fu_728_p2 <= "0" when (tmp_179_fu_720_p3 = ap_const_lv6_0) else "1";
    tmp_280_1_fu_769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_2_1_fu_765_p2),8));
    tmp_280_2_fu_788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_2_2_fu_784_p2),8));
    tmp_280_3_fu_807_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qb_assign_2_3_fu_803_p2),8));
    tmp_859_fu_357_p2 <= (tmp_187_mid_fu_345_p2 or exitcond_flatten_fu_303_p2);
    tmp_885_fu_339_p2 <= "1" when (sf_reg_248 = ap_const_lv9_100) else "0";
    tmp_966_fu_371_p1 <= nm_2_fu_351_p2(6 - 1 downto 0);
    tmp_967_fu_464_p3 <= p_Val2_s_185_fu_458_p2(14 downto 14);
    tmp_969_fu_490_p1 <= p_Val2_s_185_fu_458_p2(1 - 1 downto 0);
    tmp_970_fu_534_p3 <= p_Val2_1_fu_528_p2(14 downto 14);
    tmp_972_fu_560_p1 <= p_Val2_1_fu_528_p2(1 - 1 downto 0);
    tmp_973_fu_604_p3 <= p_Val2_2_fu_598_p2(14 downto 14);
    tmp_975_fu_630_p1 <= p_Val2_2_fu_598_p2(1 - 1 downto 0);
    tmp_976_fu_674_p3 <= p_Val2_3_fu_668_p2(14 downto 14);
    tmp_978_fu_700_p1 <= p_Val2_3_fu_668_p2(1 - 1 downto 0);
    tmp_fu_279_p1 <= nm_reg_237(6 - 1 downto 0);
    tmp_s_fu_283_p3 <= (tmp_fu_279_p1 & ap_const_lv8_0);
    weights13_m_weights_1_address0 <= tmp_161_fu_443_p1(14 - 1 downto 0);

    weights13_m_weights_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            weights13_m_weights_1_ce0 <= ap_const_logic_1;
        else 
            weights13_m_weights_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weights13_m_weights_2_address0 <= tmp_161_fu_443_p1(14 - 1 downto 0);

    weights13_m_weights_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            weights13_m_weights_2_ce0 <= ap_const_logic_1;
        else 
            weights13_m_weights_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weights13_m_weights_3_address0 <= tmp_161_fu_443_p1(14 - 1 downto 0);

    weights13_m_weights_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            weights13_m_weights_3_ce0 <= ap_const_logic_1;
        else 
            weights13_m_weights_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    weights13_m_weights_s_address0 <= tmp_161_fu_443_p1(14 - 1 downto 0);

    weights13_m_weights_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            weights13_m_weights_s_ce0 <= ap_const_logic_1;
        else 
            weights13_m_weights_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
