v {xschem version=3.4.6RC file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
L 4 130 -520 130 -260 {}
L 4 1870 -520 1870 -260 {}
L 4 130 -520 1870 -520 {}
L 4 130 -260 1870 -260 {}
L 4 130 -80 1110 -80 {}
L 4 130 -240 130 -80 {}
L 4 1110 -240 1110 -80 {}
L 4 130 -860 1310 -860 {}
L 4 130 -860 130 -550 {}
L 4 130 -550 1310 -550 {}
L 4 1310 -860 1310 -550 {}
L 4 130 -240 1110 -240 {}
T {counter} 140 -510 0 0 0.4 0.4 {}
T {Reset Circuit} 960 -230 0 0 0.4 0.4 {}
T {Sample Clock Output} 1080 -850 0 0 0.4 0.4 {}
N 190 -1055 230 -1055 {lab=clk_sample}
N 190 -1155 230 -1155 {lab=clk_sar}
N 470 -1055 510 -1055 {lab=vss}
N 470 -1025 510 -1025 {lab=vdd}
N 480 -1155 520 -1155 {lab=clk}
N 190 -1125 230 -1125 {lab=clk_sar_b}
N 190 -1025 230 -1025 {lab=clk_sample_b}
N 480 -1120 520 -1120 {lab=reset_n}
N 300 -690 330 -690 {lab=d3}
N 300 -730 330 -730 {lab=#net1}
N 300 -810 330 -810 {lab=#net2}
N 300 -770 330 -770 {lab=d1}
N 270 -390 290 -390 {lab=clk}
N 180 -440 270 -440 {lab=clk}
N 490 -350 510 -350 {lab=d0}
N 490 -390 490 -350 {lab=d0}
N 470 -390 490 -390 {lab=d0}
N 500 -390 510 -390 {lab=d1}
N 470 -370 480 -370 {lab=#net3}
N 480 -370 480 -330 {lab=#net3}
N 270 -370 270 -330 {lab=#net3}
N 280 -350 290 -350 {lab=rst}
N 280 -350 280 -310 {lab=rst}
N 270 -370 290 -370 {lab=#net3}
N 270 -330 480 -330 {lab=#net3}
N 630 -390 650 -390 {lab=clk}
N 630 -370 650 -370 {lab=#net4}
N 270 -440 630 -440 {lab=clk}
N 500 -420 500 -390 {lab=d1}
N 500 -420 840 -420 {lab=d1}
N 640 -350 650 -350 {lab=rst}
N 640 -350 640 -310 {lab=rst}
N 630 -440 630 -390 {lab=clk}
N 270 -440 270 -390 {lab=clk}
N 850 -350 860 -350 {lab=d0}
N 830 -390 860 -390 {lab=d1}
N 840 -420 840 -390 {lab=d1}
N 1100 -390 1110 -390 {lab=#net5}
N 1110 -390 1110 -370 {lab=#net5}
N 1130 -350 1140 -350 {lab=rst}
N 1130 -350 1130 -310 {lab=rst}
N 1120 -390 1140 -390 {lab=clk}
N 630 -440 1120 -440 {lab=clk}
N 1120 -440 1120 -390 {lab=clk}
N 1110 -370 1140 -370 {lab=#net5}
N 960 -410 980 -410 {lab=d2}
N 960 -430 960 -410 {lab=d2}
N 960 -430 1340 -430 {lab=d2}
N 1340 -430 1340 -390 {lab=d2}
N 1320 -390 1340 -390 {lab=d2}
N 490 -480 490 -390 {lab=d0}
N 840 -480 840 -420 {lab=d1}
N 1340 -480 1340 -430 {lab=d2}
N 1600 -390 1610 -390 {lab=#net6}
N 1610 -390 1610 -370 {lab=#net6}
N 1630 -350 1640 -350 {lab=rst}
N 1630 -350 1630 -310 {lab=rst}
N 1620 -390 1640 -390 {lab=clk}
N 1620 -440 1620 -390 {lab=clk}
N 1610 -370 1640 -370 {lab=#net6}
N 1460 -410 1480 -410 {lab=d3}
N 1460 -430 1460 -410 {lab=d3}
N 1460 -430 1840 -430 {lab=d3}
N 1840 -430 1840 -390 {lab=d3}
N 1820 -390 1840 -390 {lab=d3}
N 1840 -480 1840 -430 {lab=d3}
N 1340 -390 1360 -390 {lab=d2}
N 1120 -440 1620 -440 {lab=clk}
N 1340 -350 1360 -350 {lab=#net7}
N 980 -370 980 -320 {lab=#net7}
N 980 -320 1340 -320 {lab=#net7}
N 1340 -350 1340 -320 {lab=#net7}
N 190 -810 220 -810 {lab=d0}
N 190 -690 300 -690 {lab=d3}
N 190 -730 220 -730 {lab=d2}
N 190 -770 300 -770 {lab=d1}
N 1010 -170 1050 -170 {lab=d1}
N 1010 -130 1050 -130 {lab=d3}
N 450 -170 510 -170 {lab=#net8}
N 690 -170 720 -170 {lab=clk}
N 690 -150 890 -150 {lab=#net9}
N 530 -115 560 -115 {lab=reset_n}
N 420 -115 450 -115 {lab=#net10}
N 420 -155 450 -155 {lab=#net8}
N 450 -170 450 -155 {lab=#net8}
N 280 -135 300 -135 {lab=#net11}
N 180 -135 200 -135 {lab=rst}
N 1505 -730 1575 -730 {lab=clk_sample}
N 1505 -690 1575 -690 {lab=reset_n}
N 1505 -710 1575 -710 {lab=vdd}
N 1755 -730 1825 -730 {lab=logic_enable}
N 1970 -870 2010 -870 {lab=#net12}
N 1530 -870 1560 -870 {lab=clk}
N 1640 -870 1670 -870 {lab=clk}
N 1530 -830 1670 -830 {lab=clk_sample_b}
N 1825 -810 1825 -730 {lab=logic_enable}
N 1825 -810 1890 -810 {lab=logic_enable}
N 1790 -850 1890 -850 {lab=#net13}
N 1990 -790 2010 -790 {lab=#net12}
N 1990 -870 1990 -790 {lab=#net12}
N 1560 -870 1640 -870 {lab=clk}
N 490 -750 490 -690 {lab=#net14}
N 450 -750 490 -750 {lab=#net14}
N 490 -750 610 -750 {lab=#net14}
N 490 -690 490 -670 {lab=#net14}
N 490 -670 690 -670 {lab=#net14}
C {opin.sym} 230 -1155 0 0 {name=p1 lab=clk_sar}
C {opin.sym} 230 -1055 0 0 {name=p2 lab=clk_sample}
C {lab_pin.sym} 190 -1155 2 1 {name=p3 sig_type=std_logic lab=clk_sar
}
C {lab_pin.sym} 190 -1055 2 1 {name=p5 sig_type=std_logic lab=clk_sample
}
C {ipin.sym} 480 -1155 0 0 {name=p6 lab=clk}
C {iopin.sym} 510 -1055 0 0 {name=p7 lab=vss}
C {lab_pin.sym} 470 -1055 2 1 {name=p8 sig_type=std_logic lab=vss
}
C {iopin.sym} 510 -1025 0 0 {name=p9 lab=vdd}
C {lab_pin.sym} 470 -1025 2 1 {name=p10 sig_type=std_logic lab=vdd
}
C {lab_pin.sym} 520 -1155 2 0 {name=p25 sig_type=std_logic lab=clk
}
C {opin.sym} 230 -1125 0 0 {name=p30 lab=clk_sar_b}
C {lab_pin.sym} 190 -1125 2 1 {name=p32 sig_type=std_logic lab=clk_sar_b
}
C {opin.sym} 230 -1025 0 0 {name=p36 lab=clk_sample_b}
C {lab_pin.sym} 190 -1025 2 1 {name=p37 sig_type=std_logic lab=clk_sample_b
}
C {ipin.sym} 480 -1120 0 0 {name=p41 lab=reset_n}
C {lab_pin.sym} 520 -1120 2 0 {name=p42 sig_type=std_logic lab=reset_n
}
C {lab_pin.sym} 770 -750 2 0 {name=p19 sig_type=std_logic lab=clk_sample
}
C {sky130_stdcells/and4_2.sym} 390 -750 0 0 {name=x5 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfrbp_2.sym} 380 -370 0 0 {name=x26 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/xor2_1.sym} 570 -370 0 0 {name=x28 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfrbp_2.sym} 740 -370 0 0 {name=x30 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 180 -440 0 0 {name=p20 sig_type=std_logic lab=clk
}
C {lab_pin.sym} 280 -310 3 0 {name=p22 sig_type=std_logic lab=rst
}
C {lab_pin.sym} 640 -310 3 0 {name=p23 sig_type=std_logic lab=rst
}
C {sky130_stdcells/and2_1.sym} 920 -370 0 0 {name=x31 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 490 -480 1 0 {name=p24 sig_type=std_logic lab=d0
}
C {lab_pin.sym} 840 -480 1 0 {name=p26 sig_type=std_logic lab=d1
}
C {lab_pin.sym} 850 -350 0 0 {name=p27 sig_type=std_logic lab=d0
}
C {sky130_stdcells/xor2_1.sym} 1040 -390 0 0 {name=x33 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 1130 -310 3 0 {name=p28 sig_type=std_logic lab=rst
}
C {lab_pin.sym} 1340 -480 1 0 {name=p29 sig_type=std_logic lab=d2
}
C {sky130_stdcells/and2_1.sym} 1420 -370 0 0 {name=x34 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/xor2_1.sym} 1540 -390 0 0 {name=x35 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 1630 -310 3 0 {name=p31 sig_type=std_logic lab=rst
}
C {lab_pin.sym} 1840 -480 1 0 {name=p33 sig_type=std_logic lab=d3
}
C {sky130_stdcells/dfrbp_2.sym} 1230 -370 0 0 {name=x36 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfrbp_2.sym} 1730 -370 0 0 {name=x37 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 190 -810 0 0 {name=p34 sig_type=std_logic lab=d0
}
C {lab_pin.sym} 190 -770 0 0 {name=p35 sig_type=std_logic lab=d1
}
C {lab_pin.sym} 190 -730 0 0 {name=p38 sig_type=std_logic lab=d2
}
C {lab_pin.sym} 190 -690 0 0 {name=p39 sig_type=std_logic lab=d3
}
C {sky130_stdcells/inv_1.sym} 260 -810 0 0 {name=x38 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_1.sym} 260 -730 0 0 {name=x39 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 180 -135 0 0 {name=p40 sig_type=std_logic lab=rst
}
C {sky130_stdcells/and2_1.sym} 950 -150 0 1 {name=x40 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 1050 -170 2 0 {name=p43 sig_type=std_logic lab=d1
}
C {lab_pin.sym} 1050 -130 2 0 {name=p44 sig_type=std_logic lab=d3
}
C {sky130_stdcells/dfxbp_2.sym} 600 -160 0 1 {name=x41 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 720 -170 2 0 {name=p46 sig_type=std_logic lab=clk
}
C {sky130_stdcells/xor2_1.sym} 360 -135 2 0 {name=x42 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 560 -115 2 0 {name=p65 sig_type=std_logic lab=reset_n
}
C {sky130_stdcells/inv_1.sym} 490 -115 2 0 {name=x44 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_1.sym} 240 -135 2 0 {name=x45 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 770 -670 2 0 {name=p66 sig_type=std_logic lab=clk_sample_b
}
C {sky130_stdcells/inv_1.sym} 730 -670 0 0 {name=x46 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/dfrbp_2.sym} 1665 -710 0 0 {name=x47 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 1505 -730 0 0 {name=p67 sig_type=std_logic lab=clk_sample
}
C {lab_pin.sym} 1505 -690 0 0 {name=p69 sig_type=std_logic lab=reset_n
}
C {lab_pin.sym} 1825 -730 3 0 {name=p70 sig_type=std_logic lab=logic_enable
}
C {devices/lab_pin.sym} 1505 -710 0 0 {name=p72 lab=vdd}
C {sky130_stdcells/mux2_1.sym} 1930 -870 0 0 {name=x48 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {devices/lab_pin.sym} 1890 -890 0 0 {name=p73 lab=vss}
C {lab_pin.sym} 2170 -790 2 0 {name=p75 sig_type=std_logic lab=clk_sar
}
C {lab_pin.sym} 1530 -870 0 0 {name=p79 sig_type=std_logic lab=clk
}
C {lab_pin.sym} 1530 -830 0 0 {name=p80 sig_type=std_logic lab=clk_sample_b
}
C {sky130_stdcells/and2_1.sym} 1730 -850 0 0 {name=x49 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {lab_pin.sym} 2090 -870 2 0 {name=p81 sig_type=std_logic lab=clk_sar_b
}
C {sky130_stdcells/inv_1.sym} 2050 -790 0 0 {name=x50 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_1.sym} 2050 -870 0 0 {name=x51 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_4.sym} 2130 -790 0 0 {name=x52 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_1.sym} 650 -750 0 0 {name=x53 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
C {sky130_stdcells/inv_4.sym} 730 -750 0 0 {name=x1 VGND=vss VNB=vss VPB=vdd VPWR=vdd prefix=sky130_fd_sc_hd__ }
