/*******************************************************************************
/              
/                          "dte_drv.h"
/
/        CIRRUS LOGIC Inc
/        3100 West Warren Ave
/        Fremont, CA. 94538
/        (510) 623-8300
/
/
/    This document contains material confidential to CIRRUS LOGIC its 
/    contents must not be revealed, used or disclosed to anyone or 
/    company with out written permission by CIRRUS LOGIC.  
/    The information contained herein is solely for the use of CIRRUS LOGIC.
/
/      This file contains the routines for the serial Uart and parallel 16550.
/
/
/
/
/    *****************************************************************
/    *                Modifications               *
/    *****************************************************************
/
/    Author & Date:
/    Description:
/    Reason:
/
*******************************************************************************/

#if PARALLEL_MODE == 1

#define   PARALLEL_16550_LOCATION       0x0FFC400
#define   RECEIVE_HOLDING_REG           0x0       /* Receive Buffer Reg.*/                   
#define   TRANSMIT_HOLDING_REG          0x0       /* Transmitter Holding Reg.*/              
#define   TRANSMIT_EMPTY_MASK           0X20       
#define   DATA_READY_MASK               0x01      
#define   RTS_BAR_MASK                  0x02
#define   CTS_OFF                       0x0E0
#define   CTS_ON                        0x10
#define   DCD_ON                                 0x80
#define   DCD_OFF                                 0x70
#define   DSR_ON                                 0x20
#define   DSR_OFF                                 0x0D0
#define   RI_ON                                 0x40
#define   RI_OFF                                 0x0B0
#define   DTR_BAR_MASK                  0x01     
#define   RECEIVE_FIFO_NOT_FULL             0X02    
#define     FIFO_TIME_OUT                         0X01    
#define   FIFO_ENABLED                         0XC0    
#define   UART_PARITY_MASK                         0x18    
#define   CHAR_LENGHT_MASK                     0x03


#define    HRHR               0x00 /*Receive Buffer Reg. W/O*/
#define    HTHR               0x04  /*Transmitter Holding Reg. R/O*/
#define    HIER               0x08  /*Interrupt Enable Reg. R/O*/
#define    HIIR               0x0C  /*Interrupt Identificatio Reg. R/O*/
#define    HFCR               0x10  /*FIFO Control Reg.      R/O*/
#define    HLCR               0x14  /*Line Control Reg.      R/O*/
#define    HMCR               0x18  /*Modem Control Reg.     R/O*/
#define    HLSR               0x1C  /*Line Status Reg.       R/W*/
#define    HMSR               0x20  /*Modem Status Reg.      R/W*/
#define    HSCR               0x24  /*Scratch Reg.           R/W*/
#define    HDLLS              0x28  /*Divisor Latch (LSB)    R/O*/
#define    HDLMS              0x2C  /*Divisor Latch (MSB)    R/O*/
#define    CR550              0x30  /*Control Reg. for 16550 R/W*/  

#define        BR115200          01     /*  115200 baud*/
#define        BR57600        02     /*  57600  baud*/    
#define        BR38400        03     /*  38400  baud*/
#define        BR28800        04     /*  28800  baud*/
#define        BR19200        06     /*  19200  baud*/
#define        BR14400        08     /*  14400  baud*/
#define        BR9600         12     /*  9600   baud*/
#define        BR7200         16     /*  7200   baud*/
#define        BR4800         24     /*  4800   baud*/
#define        BR2400         48     /*  2400   baud*/
#define        BR1200         96     /*  1200   baud*/
#define        BR600          192    /*  600    baud*/
#define        BR300          384    /*  300    baud*/
#define        BR150          768    /*  150    baud*/
#define        BR110          1047   /*  110    baud*/
                                                                   
#endif                                                                      
                                                                      
#if SERIAL_MODE == 1

#define   SERIAL_UART_LOCATION              0x0FFC300

/* RJM050196 */
/* Fix for check_all_sent() */
#define   TRANSMIT_ALL_EMPTY_MASK       0X60       

#define   TRANSMIT_EMPTY_MASK           0X20       
#define   DATA_READY_MASK               0x01      
#define   RTS_BAR_MASK                  0x20

/*mrm5896 change for the new musket*/

#define   CTS_ON                        0x11
#define   CTS_OFF                       0x10

#define   DTR_BAR_MASK                  0x10
#define   ENABLE_TX_HOLD_REG_INT             0x01     
/* added by ramn on 2/5/96 */

/*mrm5896 change for the new musket*/

#define     DCD_ON                                 0x88
#define     DCD_OFF                                 0x80

/*mrm5896 change for the new musket*/

#define     DSR_ON                                 0x22
#define     DSR_OFF                                 0x20


#define    SRHR               0x00  /*Receive Buffer Reg. */
#define    STHR               0x04  /*Transmitter Holding Reg.*/
#define    SIER               0x08  /*Interrupt Enable Reg. */
#define    SIIR               0x0C  /*Interrupt Identificatio Reg.*/
#define    SLCR               0x10  /*Line Control Reg.      */
#define    SLSR               0x14  /*Line Status Reg.       */
#define    SECR               0x18  /*Extended Control Reg.  */
#define    SMSR               0x1C  /*Modem Status Reg.      */
#define    SBRR               0x20  /*Bit Rate Reg.          */
#define    SPDR               0x24  /*Pre-Divisor Reg        */
#define    STC                0x28  /*Transmit Counter       */
#define    SRC                0x2C  /*Receive Counter        */  
#define    TCLK                    921600/*tx clock               */
#define    AUTO_BAUD_ENABLE    0x02    /*auto baud enable bit   */                        
/*mrm52296*/
/*disable the autobaud*/

#define    AUTO_BAUD_DISABLE    0xFd    /*auto baud enable bit   */                        


#define        BR115200         TCLK/115200     /*  115200 baud*/
#define        BR57600          TCLK/57600      /*  57600  baud*/    
#define        BR38400          TCLK/38400      /*  38400  baud*/
#define        BR19200          TCLK/19200      /*  19200  baud*/
#define        BR14400          TCLK/14400      /*  14400  baud*/
#define        BR9600           TCLK/9600       /*  9600   baud*/
#define        BR7200           TCLK/7200       /*  7200   baud*/
#define        BR4800           TCLK/4800       /*  4800   baud*/
#define        BR2400           TCLK/2400       /*  2400   baud*/
#define        BR1200           TCLK/1200       /*  1200   baud*/
#define        BR600            TCLK/600        /*  600    baud*/
#define        BR300            TCLK/300        /*  300    baud*/
                                                                      
#endif                                                                      
                                                                          
                                                                      
                                                                      
                                                                      
                                                                      
                                                                      
                                                                      
                                                                                                                                          
                                                                      
                                                                      
