

================================================================
== Vitis HLS Report for 'node10'
================================================================
* Date:           Wed Oct  2 17:40:42 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.553 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32792|    32792|  0.109 ms|  0.109 ms|  32792|  32792|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop27_loop28_loop29  |    32790|    32790|        24|          1|          1|  32768|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      169|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     9|      634|      946|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      117|    -|
|Register             |        -|     -|      214|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     9|      848|     1232|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |               Instance              |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fexp_32ns_32ns_32_14_full_dsp_1_U61  |fexp_32ns_32ns_32_14_full_dsp_1  |        0|   7|  316|  748|    0|
    |fsub_32ns_32ns_32_7_full_dsp_1_U60   |fsub_32ns_32ns_32_7_full_dsp_1   |        0|   2|  318|  198|    0|
    +-------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                 |        0|   9|  634|  946|    0|
    +-------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln258_fu_134_p2                 |         +|   0|  0|  23|          16|           1|
    |add_ln259_fu_193_p2                 |         +|   0|  0|  21|          14|           1|
    |v101_1_fu_187_p2                    |         +|   0|  0|  14|           7|           1|
    |and_ln258_fu_161_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_259                    |       and|   0|  0|   2|           1|           1|
    |icmp_ln258_fu_128_p2                |      icmp|   0|  0|  24|          16|          17|
    |icmp_ln259_fu_143_p2                |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln260_fu_155_p2                |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln264_fu_181_p2                |      icmp|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state24_pp0_stage0_iter23  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |or_ln259_fu_167_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln259_1_fu_199_p3            |    select|   0|  0|  14|           1|           1|
    |select_ln259_fu_173_p3              |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln258_fu_149_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 169|          91|          54|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   14|         28|
    |ap_sig_allocacmp_v101_load              |   9|          2|    7|         14|
    |indvar_flatten13_fu_64                  |   9|          2|   16|         32|
    |indvar_flatten_fu_60                    |   9|          2|   14|         28|
    |real_start                              |   9|          2|    1|          2|
    |v101_fu_56                              |   9|          2|    7|         14|
    |v277_blk_n                              |   9|          2|    1|          2|
    |v278_blk_n                              |   9|          2|    1|          2|
    |v279_blk_n                              |   9|          2|    1|          2|
    |v280_blk_n                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 117|         26|   81|        162|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |empty_fu_68                        |  32|   0|   32|          0|
    |icmp_ln264_reg_275                 |   1|   0|    1|          0|
    |indvar_flatten13_fu_64             |  16|   0|   16|          0|
    |indvar_flatten_fu_60               |  14|   0|   14|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |v101_fu_56                         |   7|   0|    7|          0|
    |v102_reg_279                       |  32|   0|   32|          0|
    |v105_reg_289                       |  32|   0|   32|          0|
    |v106_reg_294                       |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 214|   0|  214|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        node10|  return value|
|start_full_n         |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        node10|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|        node10|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        node10|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        node10|  return value|
|start_out            |  out|    1|  ap_ctrl_hs|        node10|  return value|
|start_write          |  out|    1|  ap_ctrl_hs|        node10|  return value|
|v280_dout            |   in|   32|     ap_fifo|          v280|       pointer|
|v280_num_data_valid  |   in|   16|     ap_fifo|          v280|       pointer|
|v280_fifo_cap        |   in|   16|     ap_fifo|          v280|       pointer|
|v280_empty_n         |   in|    1|     ap_fifo|          v280|       pointer|
|v280_read            |  out|    1|     ap_fifo|          v280|       pointer|
|v279_dout            |   in|   32|     ap_fifo|          v279|       pointer|
|v279_num_data_valid  |   in|   10|     ap_fifo|          v279|       pointer|
|v279_fifo_cap        |   in|   10|     ap_fifo|          v279|       pointer|
|v279_empty_n         |   in|    1|     ap_fifo|          v279|       pointer|
|v279_read            |  out|    1|     ap_fifo|          v279|       pointer|
|v278_din             |  out|   32|     ap_fifo|          v278|       pointer|
|v278_num_data_valid  |   in|   16|     ap_fifo|          v278|       pointer|
|v278_fifo_cap        |   in|   16|     ap_fifo|          v278|       pointer|
|v278_full_n          |   in|    1|     ap_fifo|          v278|       pointer|
|v278_write           |  out|    1|     ap_fifo|          v278|       pointer|
|v277_din             |  out|   32|     ap_fifo|          v277|       pointer|
|v277_num_data_valid  |   in|   16|     ap_fifo|          v277|       pointer|
|v277_fifo_cap        |   in|   16|     ap_fifo|          v277|       pointer|
|v277_full_n          |   in|    1|     ap_fifo|          v277|       pointer|
|v277_write           |  out|    1|     ap_fifo|          v277|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

