/*
 * MYZR Technology Co.,Ltd
 * http://www.myzr.com.cn
 * Tang Bin <tangb@myzr.com.cn>
 */

&iomuxc {
	myimx6a7-enet-pad {
		pinctrl_gpio1_enet1_smi: gpio1_enet1_smi_grp {
 			fsl,pins = <
 				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO		0x1b0b0
 				MX6UL_PAD_GPIO1_IO07__ENET1_MDC			0x1b0b0
 			>;
 		};
		pinctrl_enet1_enet1: enet1_enet1_grp {
  			fsl,pins = <
  				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
  				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
  				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN		0x1b0b0
  				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b031 /* 0x4001b0a0 ? */
  				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
  				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
  				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER		0x1b0b0
  				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN		0x1b0b0
  			>;
  		};
		pinctrl_uart1_enet1_int: uart1_enet1_int_grp {
 			fsl,pins = <
 				MX6UL_PAD_UART1_CTS_B__GPIO1_IO18		0x80000000	/* ENET1 INT */
 			>;
 		};
		
		pinctrl_enet2_uart6: enet2uart6grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_RX_DATA0__UART6_DCE_TX	0x1b0b1
				MX6UL_PAD_ENET2_RX_DATA1__UART6_DCE_RX	0x1b0b1
			>;
		};
		pinctrl_enet2_uart7: enet2uart7grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_RX_EN__UART7_DCE_TX		0x1b0b1
				MX6UL_PAD_ENET2_TX_DATA0__UART7_DCE_RX	0x1b0b1
			>;
		};
		pinctrl_enet2_uart8: enet2uart8grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_TX_DATA1__UART8_DCE_TX	0x1b0b1
				MX6UL_PAD_ENET2_TX_EN__UART8_DCE_RX		0x1b0b1
				MX6UL_PAD_ENET2_TX_CLK__UART8_DCE_CTS	0x1b0b1
				MX6UL_PAD_ENET2_RX_ER__UART8_DCE_RTS	0x1b0b1
			>;
		};
		pinctrl_uart1_gpio: uart1_gpio_grp {
 			fsl,pins = <
 				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19		0x80000000
 			>;
 		};
	};
};

&fec1 {
    pinctrl-names = "default";
    pinctrl-0 = <
        &pinctrl_gpio1_enet1_smi 
        &pinctrl_enet1_enet1 
        &pinctrl_snvs_enet_rst
        &pinctrl_uart1_enet1_int
        &pinctrl_uart1_gpio
    >;
    phy-mode = "rmii";
    phy-reset-gpios = <&gpio5 9 GPIO_ACTIVE_HIGH>;
    phy-handle = <&ethphy0>;
    status = "okay";

    mdio {
        #address-cells = <1>;
        #size-cells = <0>;

        ethphy0: ethernet-phy@0 {
            compatible = "ethernet-phy-ieee802.3-c22";
            reg = <0>;
        };
    };
};

&fec2 {
	status = "disabled";
};

&uart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2_uart6>;
	status = "okay";
};

&uart7 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2_uart7>;
	status = "okay";
};

&uart8 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2_uart8>;
	status = "okay";
};
