<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p263" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_263{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_263{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_263{left:426px;bottom:1141px;letter-spacing:-0.13px;}
#t4_263{left:70px;bottom:1084px;}
#t5_263{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t6_263{left:70px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_263{left:477px;bottom:1070px;}
#t8_263{left:493px;bottom:1063px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t9_263{left:70px;bottom:1046px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#ta_263{left:70px;bottom:1022px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#tb_263{left:70px;bottom:1005px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tc_263{left:70px;bottom:988px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#td_263{left:70px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#te_263{left:70px;bottom:947px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_263{left:70px;bottom:930px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#tg_263{left:70px;bottom:914px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_263{left:70px;bottom:889px;letter-spacing:-0.14px;word-spacing:-1.29px;}
#ti_263{left:70px;bottom:872px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tj_263{left:70px;bottom:855px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_263{left:70px;bottom:839px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#tl_263{left:70px;bottom:822px;letter-spacing:-0.12px;}
#tm_263{left:70px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_263{left:70px;bottom:781px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#to_263{left:70px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_263{left:70px;bottom:747px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_263{left:441px;bottom:707px;letter-spacing:-0.13px;}
#tr_263{left:124px;bottom:686px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#ts_263{left:124px;bottom:669px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tt_263{left:124px;bottom:652px;letter-spacing:-0.16px;word-spacing:-0.87px;}
#tu_263{left:124px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_263{left:124px;bottom:619px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_263{left:124px;bottom:602px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tx_263{left:70px;bottom:552px;letter-spacing:-0.1px;}
#ty_263{left:156px;bottom:552px;letter-spacing:-0.13px;}
#tz_263{left:235px;bottom:552px;}
#t10_263{left:249px;bottom:552px;letter-spacing:-0.1px;}
#t11_263{left:70px;bottom:528px;letter-spacing:-0.2px;word-spacing:-0.38px;}
#t12_263{left:171px;bottom:528px;}
#t13_263{left:184px;bottom:528px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t14_263{left:70px;bottom:511px;letter-spacing:-0.13px;word-spacing:-1.15px;}
#t15_263{left:70px;bottom:494px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_263{left:70px;bottom:477px;letter-spacing:-0.15px;word-spacing:-1.19px;}
#t17_263{left:70px;bottom:460px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_263{left:70px;bottom:444px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t19_263{left:70px;bottom:427px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_263{left:70px;bottom:410px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1b_263{left:70px;bottom:393px;letter-spacing:-0.24px;word-spacing:-0.65px;}
#t1c_263{left:286px;bottom:393px;}
#t1d_263{left:298px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.75px;}
#t1e_263{left:735px;bottom:393px;}
#t1f_263{left:747px;bottom:393px;letter-spacing:-0.13px;word-spacing:-0.69px;}
#t1g_263{left:70px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t1h_263{left:70px;bottom:352px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#t1i_263{left:755px;bottom:352px;}
#t1j_263{left:767px;bottom:352px;letter-spacing:-0.13px;}
#t1k_263{left:284px;bottom:318px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1l_263{left:370px;bottom:318px;letter-spacing:0.15px;}
#t1m_263{left:442px;bottom:318px;}
#t1n_263{left:455px;bottom:318px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1o_263{left:98px;bottom:295px;letter-spacing:-0.16px;}
#t1p_263{left:163px;bottom:295px;}
#t1q_263{left:174px;bottom:295px;letter-spacing:-0.11px;}
#t1r_263{left:138px;bottom:279px;letter-spacing:-0.15px;}
#t1s_263{left:536px;bottom:279px;letter-spacing:-0.13px;}
#t1t_263{left:79px;bottom:254px;letter-spacing:-0.15px;}
#t1u_263{left:273px;bottom:254px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_263{left:273px;bottom:233px;letter-spacing:-0.12px;}
#t1w_263{left:273px;bottom:212px;letter-spacing:-0.12px;}
#t1x_263{left:79px;bottom:187px;letter-spacing:-0.14px;}
#t1y_263{left:273px;bottom:187px;letter-spacing:-0.12px;}
#t1z_263{left:273px;bottom:166px;letter-spacing:-0.11px;}
#t20_263{left:273px;bottom:144px;letter-spacing:-0.12px;}

.s1_263{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_263{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_263{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_263{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_263{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_263{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_263{font-size:17px;font-family:NeoSansIntelMedium-Italic_b61;color:#0860A8;}
.s8_263{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.s9_263{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_263{font-size:15px;font-family:NeoSansIntelMedium-Italic_b61;color:#0860A8;}
.sb_263{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sc_263{font-size:14px;font-family:NeoSansIntelMedium-Italic_b61;color:#000;}
.sd_263{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts263" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium-Italic_b61;
	src: url("fonts/NeoSansIntelMedium-Italic_b61.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg263Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg263" style="-webkit-user-select: none;"><object width="935" height="1210" data="263/263.svg" type="image/svg+xml" id="pdf263" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_263" class="t s1_263">Vol. 1 </span><span id="t2_263" class="t s1_263">10-13 </span>
<span id="t3_263" class="t s2_263">PROGRAMMING WITH INTEL® STREAMING SIMD EXTENSIONS (INTEL® SSE) </span>
<span id="t4_263" class="t s3_263">• </span><span id="t5_263" class="t s4_263">The non-temporal data is written to memory with WC semantics. </span>
<span id="t6_263" class="t s4_263">See also: Chapter 12, “Memory Cache Control,” in the Intel </span>
<span id="t7_263" class="t s5_263">® </span>
<span id="t8_263" class="t s4_263">64 and IA-32 Architectures Software Developer’s </span>
<span id="t9_263" class="t s4_263">Manual, Volume 3A. </span>
<span id="ta_263" class="t s4_263">Using the WC semantics, the store transaction will be weakly ordered, meaning that the data may not be written to </span>
<span id="tb_263" class="t s4_263">memory in program order, and the store will not write allocate (that is, the processor will not fetch the corre- </span>
<span id="tc_263" class="t s4_263">sponding cache line into the cache hierarchy, prior to performing the store). Also, different processor implementa- </span>
<span id="td_263" class="t s4_263">tions may choose to collapse and combine these stores. </span>
<span id="te_263" class="t s4_263">The memory type of the region being written to can override the non-temporal hint, if the memory address speci- </span>
<span id="tf_263" class="t s4_263">fied for the non-temporal store is in uncacheable memory. Uncacheable as referred to here means that the region </span>
<span id="tg_263" class="t s4_263">being written to has been mapped with either an uncacheable (UC) or write protected (WP) memory type. </span>
<span id="th_263" class="t s4_263">In general, WC semantics require software to ensure coherence, with respect to other processors and other system </span>
<span id="ti_263" class="t s4_263">agents (such as graphics cards). Appropriate use of synchronization and fencing must be performed for producer- </span>
<span id="tj_263" class="t s4_263">consumer usage models. Fencing ensures that all system agents have global visibility of the stored data; for </span>
<span id="tk_263" class="t s4_263">instance, failure to fence may result in a written cache line staying within a processor and not being visible to other </span>
<span id="tl_263" class="t s4_263">agents. </span>
<span id="tm_263" class="t s4_263">The memory type visible on the bus in the presence of memory type aliasing is implementation specific. As one </span>
<span id="tn_263" class="t s4_263">possible example, the memory type written to the bus may reflect the memory type for the first store to this line, </span>
<span id="to_263" class="t s4_263">as seen in program order; other alternatives are possible. This behavior should be considered reserved, and </span>
<span id="tp_263" class="t s4_263">dependence on the behavior of any particular implementation risks future incompatibility. </span>
<span id="tq_263" class="t s6_263">NOTE </span>
<span id="tr_263" class="t s4_263">Some older CPU implementations (e.g., Pentium M) may implement non-temporal stores by </span>
<span id="ts_263" class="t s4_263">updating in place data that already reside in the cache hierarchy. For such processors, the </span>
<span id="tt_263" class="t s4_263">destination region should also be mapped as WC. If mapped as WB or WT, there is the potential for </span>
<span id="tu_263" class="t s4_263">speculative processor reads to bring the data into the caches; in this case, non-temporal stores </span>
<span id="tv_263" class="t s4_263">would then update in place, and data would not be flushed from the processor by a subsequent </span>
<span id="tw_263" class="t s4_263">fencing operation. </span>
<span id="tx_263" class="t s6_263">10.4.6.3 </span><span id="ty_263" class="t s6_263">PREFETCH</span><span id="tz_263" class="t s7_263">h </span><span id="t10_263" class="t s6_263">Instructions </span>
<span id="t11_263" class="t s4_263">The PREFETCH</span><span id="t12_263" class="t s8_263">h </span><span id="t13_263" class="t s4_263">instructions permit programs to load data into the processor at a suggested cache level, so that </span>
<span id="t14_263" class="t s4_263">the data is closer to the processor’s load and store unit when it is needed. These instructions fetch 32 aligned bytes </span>
<span id="t15_263" class="t s4_263">(or more, depending on the implementation) containing the addressed byte to a location in the cache hierarchy </span>
<span id="t16_263" class="t s4_263">specified by the temporal locality hint (see Table 10-1). In this table, the first-level cache is closest to the processor </span>
<span id="t17_263" class="t s4_263">and second-level cache is farther away from the processor than the first-level cache. The hints specify a prefetch </span>
<span id="t18_263" class="t s4_263">of either temporal or non-temporal data (see Section 10.4.6.2, “Caching of Temporal vs. Non-Temporal Data”). </span>
<span id="t19_263" class="t s4_263">Subsequent accesses to temporal data are treated like normal accesses, while those to non-temporal data will </span>
<span id="t1a_263" class="t s4_263">continue to minimize cache pollution. If the data is already present at a level of the cache hierarchy that is closer </span>
<span id="t1b_263" class="t s4_263">to the processor, the PREFETCH</span><span id="t1c_263" class="t s8_263">h </span><span id="t1d_263" class="t s4_263">instruction will not result in any data movement. The PREFETCH</span><span id="t1e_263" class="t s8_263">h </span><span id="t1f_263" class="t s4_263">instructions do </span>
<span id="t1g_263" class="t s4_263">not affect functional behavior of the program. </span>
<span id="t1h_263" class="t s4_263">See Section 11.6.13, “Cacheability Hint Instructions,” for additional information about the PREFETCH</span><span id="t1i_263" class="t s8_263">h </span><span id="t1j_263" class="t s4_263">instructions. </span>
<span id="t1k_263" class="t s9_263">Table 10-1. </span><span id="t1l_263" class="t s9_263">PREFETCH</span><span id="t1m_263" class="t sa_263">h </span><span id="t1n_263" class="t s9_263">Instructions Caching Hints </span>
<span id="t1o_263" class="t sb_263">PREFETCH</span><span id="t1p_263" class="t sc_263">h </span><span id="t1q_263" class="t sb_263">Instruction </span>
<span id="t1r_263" class="t sb_263">Mnemonic </span><span id="t1s_263" class="t sb_263">Actions </span>
<span id="t1t_263" class="t sd_263">PREFETCHT0 </span><span id="t1u_263" class="t sd_263">Temporal data—fetch data into all levels of cache hierarchy: </span>
<span id="t1v_263" class="t sd_263">• Pentium III processor—1st-level cache or 2nd-level cache </span>
<span id="t1w_263" class="t sd_263">• Pentium 4 and Intel Xeon processor—2nd-level cache </span>
<span id="t1x_263" class="t sd_263">PREFETCHT1 </span><span id="t1y_263" class="t sd_263">Temporal data—fetch data into level 2 cache and higher </span>
<span id="t1z_263" class="t sd_263">• Pentium III processor—2nd-level cache </span>
<span id="t20_263" class="t sd_263">• Pentium 4 and Intel Xeon processor—2nd-level cache </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
