Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Jun  2 21:32:59 2023
| Host         : hmh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_SoC_timing_summary_routed.rpt -pb RV32I_SoC_timing_summary_routed.pb -rpx RV32I_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_SoC
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[30]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[9]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.958        0.000                      0                 3145        0.187        0.000                      0                 3145        3.000        0.000                       0                  1093  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
iPLL/inst/clk_in1     {0.000 5.000}        10.000          100.000         
  clk0_clk_wiz_0      {0.000 50.000}       100.000         10.000          
  clk180_clk_wiz_0    {50.000 100.000}     100.000         10.000          
  clk90_clk_wiz_0     {25.000 75.000}      100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iPLL/inst/clk_in1                                                                                                                                                       3.000        0.000                       0                     1  
  clk0_clk_wiz_0           83.415        0.000                      0                 1141        0.187        0.000                      0                 1141       49.500        0.000                       0                  1081  
  clk180_clk_wiz_0                                                                                                                                                     97.424        0.000                       0                     4  
  clk90_clk_wiz_0                                                                                                                                                      97.424        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk90_clk_wiz_0   clk0_clk_wiz_0         55.175        0.000                      0                 3014       25.707        0.000                      0                 3014  
clk0_clk_wiz_0    clk180_clk_wiz_0       35.904        0.000                      0                   56       49.929        0.000                      0                   56  
clk90_clk_wiz_0   clk180_clk_wiz_0        7.958        0.000                      0                   60       75.639        0.000                      0                   60  
clk0_clk_wiz_0    clk90_clk_wiz_0        22.243        0.000                      0                   22       74.557        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iPLL/inst/clk_in1
  To Clock:  iPLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iPLL/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       83.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.415ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x22_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.112ns  (logic 3.591ns (22.287%)  route 12.521ns (77.713%))
  Logic Levels:           13  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.709    -2.393    iCPU/regfile_inst/clk0
    SLICE_X54Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  iCPU/regfile_inst/x22_reg[27]/Q
                         net (fo=2, routed)           1.352    -0.523    iCPU/regfile_inst/x22_reg_n_2_[27]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    -0.399 r  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=1, routed)           0.000    -0.399    iCPU/regfile_inst/iMEM_i_209_n_2
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.182 r  iCPU/regfile_inst/iMEM_i_63/O
                         net (fo=1, routed)           1.047     0.865    iCPU/regfile_inst/iMEM_i_63_n_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.299     1.164 r  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.840     2.004    iCPU/regfile_inst/write_data[27]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.128 f  iCPU/regfile_inst/x1[27]_i_4/O
                         net (fo=7, routed)           0.984     3.112    iCPU/regfile_inst/tempB_reg[28]_i_3_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.264 r  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838     4.102    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332     4.434 f  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.012     5.446    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.719     6.289    iCPU/regfile_inst/x1[31]_i_6_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  iCPU/regfile_inst/x1[31]_i_3/O
                         net (fo=33, routed)          0.861     7.274    iCPU/regfile_inst/x1[31]_i_3_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I0_O)        0.118     7.392 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790     8.182    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.508 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825     9.333    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    10.218 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    11.157    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.281 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.305    12.586    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.710 f  iCPU/regfile_inst/LEDS[7]_i_1/O
                         net (fo=8, routed)           1.009    13.719    iGPIO/E[0]
    SLICE_X57Y48         FDRE                                         f  iGPIO/LEDS_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.552    97.059    iGPIO/clk0
    SLICE_X57Y48         FDRE                                         r  iGPIO/LEDS_reg[1]/C
                         clock pessimism              0.392    97.450    
                         clock uncertainty           -0.111    97.340    
    SLICE_X57Y48         FDRE (Setup_fdre_C_CE)      -0.205    97.135    iGPIO/LEDS_reg[1]
  -------------------------------------------------------------------
                         required time                         97.135    
                         arrival time                         -13.719    
  -------------------------------------------------------------------
                         slack                                 83.415    

Slack (MET) :             83.511ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x22_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.016ns  (logic 3.591ns (22.422%)  route 12.425ns (77.578%))
  Logic Levels:           13  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 97.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.709    -2.393    iCPU/regfile_inst/clk0
    SLICE_X54Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  iCPU/regfile_inst/x22_reg[27]/Q
                         net (fo=2, routed)           1.352    -0.523    iCPU/regfile_inst/x22_reg_n_2_[27]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    -0.399 r  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=1, routed)           0.000    -0.399    iCPU/regfile_inst/iMEM_i_209_n_2
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.182 r  iCPU/regfile_inst/iMEM_i_63/O
                         net (fo=1, routed)           1.047     0.865    iCPU/regfile_inst/iMEM_i_63_n_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.299     1.164 r  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.840     2.004    iCPU/regfile_inst/write_data[27]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.128 f  iCPU/regfile_inst/x1[27]_i_4/O
                         net (fo=7, routed)           0.984     3.112    iCPU/regfile_inst/tempB_reg[28]_i_3_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.264 r  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838     4.102    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332     4.434 f  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.012     5.446    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.719     6.289    iCPU/regfile_inst/x1[31]_i_6_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  iCPU/regfile_inst/x1[31]_i_3/O
                         net (fo=33, routed)          0.861     7.274    iCPU/regfile_inst/x1[31]_i_3_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I0_O)        0.118     7.392 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790     8.182    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.508 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825     9.333    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    10.218 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    11.157    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.281 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.305    12.586    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.710 f  iCPU/regfile_inst/LEDS[7]_i_1/O
                         net (fo=8, routed)           0.913    13.623    iGPIO/E[0]
    SLICE_X57Y45         FDRE                                         f  iGPIO/LEDS_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.551    97.058    iGPIO/clk0
    SLICE_X57Y45         FDRE                                         r  iGPIO/LEDS_reg[0]/C
                         clock pessimism              0.392    97.449    
                         clock uncertainty           -0.111    97.339    
    SLICE_X57Y45         FDRE (Setup_fdre_C_CE)      -0.205    97.134    iGPIO/LEDS_reg[0]
  -------------------------------------------------------------------
                         required time                         97.134    
                         arrival time                         -13.623    
  -------------------------------------------------------------------
                         slack                                 83.511    

Slack (MET) :             83.511ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x22_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.016ns  (logic 3.591ns (22.422%)  route 12.425ns (77.578%))
  Logic Levels:           13  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 97.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.709    -2.393    iCPU/regfile_inst/clk0
    SLICE_X54Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  iCPU/regfile_inst/x22_reg[27]/Q
                         net (fo=2, routed)           1.352    -0.523    iCPU/regfile_inst/x22_reg_n_2_[27]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    -0.399 r  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=1, routed)           0.000    -0.399    iCPU/regfile_inst/iMEM_i_209_n_2
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.182 r  iCPU/regfile_inst/iMEM_i_63/O
                         net (fo=1, routed)           1.047     0.865    iCPU/regfile_inst/iMEM_i_63_n_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.299     1.164 r  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.840     2.004    iCPU/regfile_inst/write_data[27]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.128 f  iCPU/regfile_inst/x1[27]_i_4/O
                         net (fo=7, routed)           0.984     3.112    iCPU/regfile_inst/tempB_reg[28]_i_3_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.264 r  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838     4.102    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332     4.434 f  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.012     5.446    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.719     6.289    iCPU/regfile_inst/x1[31]_i_6_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  iCPU/regfile_inst/x1[31]_i_3/O
                         net (fo=33, routed)          0.861     7.274    iCPU/regfile_inst/x1[31]_i_3_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I0_O)        0.118     7.392 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790     8.182    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.508 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825     9.333    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    10.218 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    11.157    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.281 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.305    12.586    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.710 f  iCPU/regfile_inst/LEDS[7]_i_1/O
                         net (fo=8, routed)           0.913    13.623    iGPIO/E[0]
    SLICE_X57Y45         FDRE                                         f  iGPIO/LEDS_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.551    97.058    iGPIO/clk0
    SLICE_X57Y45         FDRE                                         r  iGPIO/LEDS_reg[2]/C
                         clock pessimism              0.392    97.449    
                         clock uncertainty           -0.111    97.339    
    SLICE_X57Y45         FDRE (Setup_fdre_C_CE)      -0.205    97.134    iGPIO/LEDS_reg[2]
  -------------------------------------------------------------------
                         required time                         97.134    
                         arrival time                         -13.623    
  -------------------------------------------------------------------
                         slack                                 83.511    

Slack (MET) :             83.511ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x22_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.016ns  (logic 3.591ns (22.422%)  route 12.425ns (77.578%))
  Logic Levels:           13  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 97.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.709    -2.393    iCPU/regfile_inst/clk0
    SLICE_X54Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  iCPU/regfile_inst/x22_reg[27]/Q
                         net (fo=2, routed)           1.352    -0.523    iCPU/regfile_inst/x22_reg_n_2_[27]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    -0.399 r  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=1, routed)           0.000    -0.399    iCPU/regfile_inst/iMEM_i_209_n_2
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.182 r  iCPU/regfile_inst/iMEM_i_63/O
                         net (fo=1, routed)           1.047     0.865    iCPU/regfile_inst/iMEM_i_63_n_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.299     1.164 r  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.840     2.004    iCPU/regfile_inst/write_data[27]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.128 f  iCPU/regfile_inst/x1[27]_i_4/O
                         net (fo=7, routed)           0.984     3.112    iCPU/regfile_inst/tempB_reg[28]_i_3_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.264 r  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838     4.102    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332     4.434 f  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.012     5.446    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.719     6.289    iCPU/regfile_inst/x1[31]_i_6_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  iCPU/regfile_inst/x1[31]_i_3/O
                         net (fo=33, routed)          0.861     7.274    iCPU/regfile_inst/x1[31]_i_3_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I0_O)        0.118     7.392 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790     8.182    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.508 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825     9.333    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    10.218 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    11.157    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.281 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.305    12.586    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.710 f  iCPU/regfile_inst/LEDS[7]_i_1/O
                         net (fo=8, routed)           0.913    13.623    iGPIO/E[0]
    SLICE_X57Y45         FDRE                                         f  iGPIO/LEDS_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.551    97.058    iGPIO/clk0
    SLICE_X57Y45         FDRE                                         r  iGPIO/LEDS_reg[3]/C
                         clock pessimism              0.392    97.449    
                         clock uncertainty           -0.111    97.339    
    SLICE_X57Y45         FDRE (Setup_fdre_C_CE)      -0.205    97.134    iGPIO/LEDS_reg[3]
  -------------------------------------------------------------------
                         required time                         97.134    
                         arrival time                         -13.623    
  -------------------------------------------------------------------
                         slack                                 83.511    

Slack (MET) :             83.511ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x22_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.016ns  (logic 3.591ns (22.422%)  route 12.425ns (77.578%))
  Logic Levels:           13  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 97.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.709    -2.393    iCPU/regfile_inst/clk0
    SLICE_X54Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  iCPU/regfile_inst/x22_reg[27]/Q
                         net (fo=2, routed)           1.352    -0.523    iCPU/regfile_inst/x22_reg_n_2_[27]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    -0.399 r  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=1, routed)           0.000    -0.399    iCPU/regfile_inst/iMEM_i_209_n_2
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.182 r  iCPU/regfile_inst/iMEM_i_63/O
                         net (fo=1, routed)           1.047     0.865    iCPU/regfile_inst/iMEM_i_63_n_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.299     1.164 r  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.840     2.004    iCPU/regfile_inst/write_data[27]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.128 f  iCPU/regfile_inst/x1[27]_i_4/O
                         net (fo=7, routed)           0.984     3.112    iCPU/regfile_inst/tempB_reg[28]_i_3_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.264 r  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838     4.102    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332     4.434 f  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.012     5.446    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.719     6.289    iCPU/regfile_inst/x1[31]_i_6_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  iCPU/regfile_inst/x1[31]_i_3/O
                         net (fo=33, routed)          0.861     7.274    iCPU/regfile_inst/x1[31]_i_3_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I0_O)        0.118     7.392 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790     8.182    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.508 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825     9.333    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    10.218 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    11.157    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.281 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.305    12.586    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.710 f  iCPU/regfile_inst/LEDS[7]_i_1/O
                         net (fo=8, routed)           0.913    13.623    iGPIO/E[0]
    SLICE_X57Y45         FDRE                                         f  iGPIO/LEDS_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.551    97.058    iGPIO/clk0
    SLICE_X57Y45         FDRE                                         r  iGPIO/LEDS_reg[5]/C
                         clock pessimism              0.392    97.449    
                         clock uncertainty           -0.111    97.339    
    SLICE_X57Y45         FDRE (Setup_fdre_C_CE)      -0.205    97.134    iGPIO/LEDS_reg[5]
  -------------------------------------------------------------------
                         required time                         97.134    
                         arrival time                         -13.623    
  -------------------------------------------------------------------
                         slack                                 83.511    

Slack (MET) :             83.556ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x22_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.972ns  (logic 3.591ns (22.484%)  route 12.381ns (77.516%))
  Logic Levels:           13  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.709    -2.393    iCPU/regfile_inst/clk0
    SLICE_X54Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  iCPU/regfile_inst/x22_reg[27]/Q
                         net (fo=2, routed)           1.352    -0.523    iCPU/regfile_inst/x22_reg_n_2_[27]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    -0.399 r  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=1, routed)           0.000    -0.399    iCPU/regfile_inst/iMEM_i_209_n_2
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.182 r  iCPU/regfile_inst/iMEM_i_63/O
                         net (fo=1, routed)           1.047     0.865    iCPU/regfile_inst/iMEM_i_63_n_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.299     1.164 r  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.840     2.004    iCPU/regfile_inst/write_data[27]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.128 f  iCPU/regfile_inst/x1[27]_i_4/O
                         net (fo=7, routed)           0.984     3.112    iCPU/regfile_inst/tempB_reg[28]_i_3_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.264 r  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838     4.102    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332     4.434 f  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.012     5.446    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.719     6.289    iCPU/regfile_inst/x1[31]_i_6_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  iCPU/regfile_inst/x1[31]_i_3/O
                         net (fo=33, routed)          0.861     7.274    iCPU/regfile_inst/x1[31]_i_3_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I0_O)        0.118     7.392 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790     8.182    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.508 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825     9.333    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    10.218 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    11.157    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.281 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.305    12.586    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.710 f  iCPU/regfile_inst/LEDS[7]_i_1/O
                         net (fo=8, routed)           0.868    13.579    iGPIO/E[0]
    SLICE_X57Y47         FDRE                                         f  iGPIO/LEDS_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.552    97.059    iGPIO/clk0
    SLICE_X57Y47         FDRE                                         r  iGPIO/LEDS_reg[4]/C
                         clock pessimism              0.392    97.450    
                         clock uncertainty           -0.111    97.340    
    SLICE_X57Y47         FDRE (Setup_fdre_C_CE)      -0.205    97.135    iGPIO/LEDS_reg[4]
  -------------------------------------------------------------------
                         required time                         97.135    
                         arrival time                         -13.579    
  -------------------------------------------------------------------
                         slack                                 83.556    

Slack (MET) :             83.556ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x22_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.972ns  (logic 3.591ns (22.484%)  route 12.381ns (77.516%))
  Logic Levels:           13  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.709    -2.393    iCPU/regfile_inst/clk0
    SLICE_X54Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  iCPU/regfile_inst/x22_reg[27]/Q
                         net (fo=2, routed)           1.352    -0.523    iCPU/regfile_inst/x22_reg_n_2_[27]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    -0.399 r  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=1, routed)           0.000    -0.399    iCPU/regfile_inst/iMEM_i_209_n_2
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.182 r  iCPU/regfile_inst/iMEM_i_63/O
                         net (fo=1, routed)           1.047     0.865    iCPU/regfile_inst/iMEM_i_63_n_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.299     1.164 r  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.840     2.004    iCPU/regfile_inst/write_data[27]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.128 f  iCPU/regfile_inst/x1[27]_i_4/O
                         net (fo=7, routed)           0.984     3.112    iCPU/regfile_inst/tempB_reg[28]_i_3_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.264 r  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838     4.102    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332     4.434 f  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.012     5.446    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.719     6.289    iCPU/regfile_inst/x1[31]_i_6_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  iCPU/regfile_inst/x1[31]_i_3/O
                         net (fo=33, routed)          0.861     7.274    iCPU/regfile_inst/x1[31]_i_3_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I0_O)        0.118     7.392 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790     8.182    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.508 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825     9.333    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    10.218 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    11.157    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.281 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.305    12.586    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.710 f  iCPU/regfile_inst/LEDS[7]_i_1/O
                         net (fo=8, routed)           0.868    13.579    iGPIO/E[0]
    SLICE_X57Y47         FDRE                                         f  iGPIO/LEDS_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.552    97.059    iGPIO/clk0
    SLICE_X57Y47         FDRE                                         r  iGPIO/LEDS_reg[6]/C
                         clock pessimism              0.392    97.450    
                         clock uncertainty           -0.111    97.340    
    SLICE_X57Y47         FDRE (Setup_fdre_C_CE)      -0.205    97.135    iGPIO/LEDS_reg[6]
  -------------------------------------------------------------------
                         required time                         97.135    
                         arrival time                         -13.579    
  -------------------------------------------------------------------
                         slack                                 83.556    

Slack (MET) :             83.706ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x22_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.821ns  (logic 3.591ns (22.698%)  route 12.230ns (77.302%))
  Logic Levels:           13  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 97.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.709    -2.393    iCPU/regfile_inst/clk0
    SLICE_X54Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  iCPU/regfile_inst/x22_reg[27]/Q
                         net (fo=2, routed)           1.352    -0.523    iCPU/regfile_inst/x22_reg_n_2_[27]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    -0.399 r  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=1, routed)           0.000    -0.399    iCPU/regfile_inst/iMEM_i_209_n_2
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.182 r  iCPU/regfile_inst/iMEM_i_63/O
                         net (fo=1, routed)           1.047     0.865    iCPU/regfile_inst/iMEM_i_63_n_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.299     1.164 r  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.840     2.004    iCPU/regfile_inst/write_data[27]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.128 f  iCPU/regfile_inst/x1[27]_i_4/O
                         net (fo=7, routed)           0.984     3.112    iCPU/regfile_inst/tempB_reg[28]_i_3_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.264 r  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838     4.102    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332     4.434 f  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.012     5.446    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.719     6.289    iCPU/regfile_inst/x1[31]_i_6_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  iCPU/regfile_inst/x1[31]_i_3/O
                         net (fo=33, routed)          0.861     7.274    iCPU/regfile_inst/x1[31]_i_3_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I0_O)        0.118     7.392 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790     8.182    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.508 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825     9.333    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    10.218 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    11.157    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.281 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.305    12.586    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.710 f  iCPU/regfile_inst/LEDS[7]_i_1/O
                         net (fo=8, routed)           0.718    13.428    iGPIO/E[0]
    SLICE_X57Y46         FDRE                                         f  iGPIO/LEDS_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.551    97.058    iGPIO/clk0
    SLICE_X57Y46         FDRE                                         r  iGPIO/LEDS_reg[7]/C
                         clock pessimism              0.392    97.449    
                         clock uncertainty           -0.111    97.339    
    SLICE_X57Y46         FDRE (Setup_fdre_C_CE)      -0.205    97.134    iGPIO/LEDS_reg[7]
  -------------------------------------------------------------------
                         required time                         97.134    
                         arrival time                         -13.428    
  -------------------------------------------------------------------
                         slack                                 83.706    

Slack (MET) :             83.755ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x22_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/HEX1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.712ns  (logic 3.591ns (22.855%)  route 12.121ns (77.145%))
  Logic Levels:           13  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.002ns = ( 96.998 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.709    -2.393    iCPU/regfile_inst/clk0
    SLICE_X54Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  iCPU/regfile_inst/x22_reg[27]/Q
                         net (fo=2, routed)           1.352    -0.523    iCPU/regfile_inst/x22_reg_n_2_[27]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    -0.399 r  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=1, routed)           0.000    -0.399    iCPU/regfile_inst/iMEM_i_209_n_2
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.182 r  iCPU/regfile_inst/iMEM_i_63/O
                         net (fo=1, routed)           1.047     0.865    iCPU/regfile_inst/iMEM_i_63_n_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.299     1.164 r  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.840     2.004    iCPU/regfile_inst/write_data[27]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.128 f  iCPU/regfile_inst/x1[27]_i_4/O
                         net (fo=7, routed)           0.984     3.112    iCPU/regfile_inst/tempB_reg[28]_i_3_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.264 r  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838     4.102    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332     4.434 f  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.012     5.446    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.719     6.289    iCPU/regfile_inst/x1[31]_i_6_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  iCPU/regfile_inst/x1[31]_i_3/O
                         net (fo=33, routed)          0.861     7.274    iCPU/regfile_inst/x1[31]_i_3_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I0_O)        0.118     7.392 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790     8.182    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.508 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825     9.333    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    10.218 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    11.157    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.281 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.287    12.568    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.692 f  iCPU/regfile_inst/HEX1[6]_i_1/O
                         net (fo=7, routed)           0.627    13.319    iGPIO/x3_reg[11]_0[0]
    SLICE_X47Y46         FDRE                                         f  iGPIO/HEX1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.491    96.998    iGPIO/clk0
    SLICE_X47Y46         FDRE                                         r  iGPIO/HEX1_reg[0]/C
                         clock pessimism              0.392    97.389    
                         clock uncertainty           -0.111    97.279    
    SLICE_X47Y46         FDRE (Setup_fdre_C_CE)      -0.205    97.074    iGPIO/HEX1_reg[0]
  -------------------------------------------------------------------
                         required time                         97.074    
                         arrival time                         -13.319    
  -------------------------------------------------------------------
                         slack                                 83.755    

Slack (MET) :             83.755ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x22_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/HEX1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.712ns  (logic 3.591ns (22.855%)  route 12.121ns (77.145%))
  Logic Levels:           13  (LDCE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.002ns = ( 96.998 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.709    -2.393    iCPU/regfile_inst/clk0
    SLICE_X54Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  iCPU/regfile_inst/x22_reg[27]/Q
                         net (fo=2, routed)           1.352    -0.523    iCPU/regfile_inst/x22_reg_n_2_[27]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    -0.399 r  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=1, routed)           0.000    -0.399    iCPU/regfile_inst/iMEM_i_209_n_2
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.182 r  iCPU/regfile_inst/iMEM_i_63/O
                         net (fo=1, routed)           1.047     0.865    iCPU/regfile_inst/iMEM_i_63_n_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.299     1.164 r  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.840     2.004    iCPU/regfile_inst/write_data[27]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.128 f  iCPU/regfile_inst/x1[27]_i_4/O
                         net (fo=7, routed)           0.984     3.112    iCPU/regfile_inst/tempB_reg[28]_i_3_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.264 r  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838     4.102    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332     4.434 f  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.012     5.446    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.719     6.289    iCPU/regfile_inst/x1[31]_i_6_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  iCPU/regfile_inst/x1[31]_i_3/O
                         net (fo=33, routed)          0.861     7.274    iCPU/regfile_inst/x1[31]_i_3_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I0_O)        0.118     7.392 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790     8.182    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.508 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825     9.333    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    10.218 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    11.157    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    11.281 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.287    12.568    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.692 f  iCPU/regfile_inst/HEX1[6]_i_1/O
                         net (fo=7, routed)           0.627    13.319    iGPIO/x3_reg[11]_0[0]
    SLICE_X47Y46         FDRE                                         f  iGPIO/HEX1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.491    96.998    iGPIO/clk0
    SLICE_X47Y46         FDRE                                         r  iGPIO/HEX1_reg[1]/C
                         clock pessimism              0.392    97.389    
                         clock uncertainty           -0.111    97.279    
    SLICE_X47Y46         FDRE (Setup_fdre_C_CE)      -0.205    97.074    iGPIO/HEX1_reg[1]
  -------------------------------------------------------------------
                         required time                         97.074    
                         arrival time                         -13.319    
  -------------------------------------------------------------------
                         slack                                 83.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.260%)  route 0.129ns (47.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.560    -0.877    clk
    SLICE_X41Y44         FDCE                                         r  seg_com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.736 r  seg_com_reg[0]/Q
                         net (fo=10, routed)          0.129    -0.607    seg_com_OBUF[0]
    SLICE_X40Y44         FDPE                                         r  seg_com_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.827    -1.304    clk
    SLICE_X40Y44         FDPE                                         r  seg_com_reg[5]/C
                         clock pessimism              0.440    -0.864    
    SLICE_X40Y44         FDPE (Hold_fdpe_C_D)         0.070    -0.794    seg_com_reg[5]
  -------------------------------------------------------------------
                         required time                          0.794    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.606%)  route 0.132ns (48.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.560    -0.877    clk
    SLICE_X41Y46         FDCE                                         r  seg_com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.736 r  seg_com_reg[2]/Q
                         net (fo=10, routed)          0.132    -0.604    seg_com_OBUF[2]
    SLICE_X40Y44         FDCE                                         r  seg_com_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.827    -1.304    clk
    SLICE_X40Y44         FDCE                                         r  seg_com_reg[1]_lopt_replica/C
                         clock pessimism              0.443    -0.861    
    SLICE_X40Y44         FDCE (Hold_fdce_C_D)         0.070    -0.791    seg_com_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.697%)  route 0.132ns (48.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.560    -0.877    clk
    SLICE_X41Y44         FDCE                                         r  seg_com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.736 r  seg_com_reg[0]/Q
                         net (fo=10, routed)          0.132    -0.604    seg_com_OBUF[0]
    SLICE_X40Y44         FDPE                                         r  seg_com_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.827    -1.304    clk
    SLICE_X40Y44         FDPE                                         r  seg_com_reg[5]_lopt_replica/C
                         clock pessimism              0.440    -0.864    
    SLICE_X40Y44         FDPE (Hold_fdpe_C_D)         0.072    -0.792    seg_com_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 seg_com_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.993%)  route 0.130ns (48.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.560    -0.877    clk
    SLICE_X40Y46         FDCE                                         r  seg_com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.736 r  seg_com_reg[3]/Q
                         net (fo=10, routed)          0.130    -0.606    seg_com_OBUF[3]
    SLICE_X41Y46         FDCE                                         r  seg_com_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.827    -1.304    clk
    SLICE_X41Y46         FDCE                                         r  seg_com_reg[2]/C
                         clock pessimism              0.440    -0.864    
    SLICE_X41Y46         FDCE (Hold_fdce_C_D)         0.070    -0.794    seg_com_reg[2]
  -------------------------------------------------------------------
                         required time                          0.794    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 seg_com_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.658%)  route 0.137ns (49.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.560    -0.877    clk
    SLICE_X41Y44         FDCE                                         r  seg_com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.736 r  seg_com_reg[1]/Q
                         net (fo=10, routed)          0.137    -0.598    seg_com_OBUF[1]
    SLICE_X41Y44         FDCE                                         r  seg_com_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.827    -1.304    clk
    SLICE_X41Y44         FDCE                                         r  seg_com_reg[0]/C
                         clock pessimism              0.427    -0.877    
    SLICE_X41Y44         FDCE (Hold_fdce_C_D)         0.070    -0.807    seg_com_reg[0]
  -------------------------------------------------------------------
                         required time                          0.807    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 seg_com_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.327%)  route 0.139ns (49.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.560    -0.877    clk
    SLICE_X40Y46         FDCE                                         r  seg_com_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.736 r  seg_com_reg[4]/Q
                         net (fo=10, routed)          0.139    -0.597    seg_com_OBUF[4]
    SLICE_X40Y46         FDCE                                         r  seg_com_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.827    -1.304    clk
    SLICE_X40Y46         FDCE                                         r  seg_com_reg[3]/C
                         clock pessimism              0.427    -0.877    
    SLICE_X40Y46         FDCE (Hold_fdce_C_D)         0.066    -0.811    seg_com_reg[3]
  -------------------------------------------------------------------
                         required time                          0.811    
                         arrival time                          -0.597    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            seg_com_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.036%)  route 0.187ns (56.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.560    -0.877    clk
    SLICE_X41Y46         FDCE                                         r  seg_com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.736 r  seg_com_reg[2]/Q
                         net (fo=10, routed)          0.187    -0.549    seg_com_OBUF[2]
    SLICE_X41Y44         FDCE                                         r  seg_com_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.827    -1.304    clk
    SLICE_X41Y44         FDCE                                         r  seg_com_reg[1]/C
                         clock pessimism              0.443    -0.861    
    SLICE_X41Y44         FDCE (Hold_fdce_C_D)         0.070    -0.791    seg_com_reg[1]
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x12_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x12_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.716%)  route 0.167ns (47.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.560    -0.877    iCPU/regfile_inst/clk0
    SLICE_X49Y49         FDRE                                         r  iCPU/regfile_inst/x12_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.736 r  iCPU/regfile_inst/x12_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.569    iCPU/regfile_inst/x12_reg_n_2_[0]
    SLICE_X49Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.524 r  iCPU/regfile_inst/x12[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.524    iCPU/regfile_inst/x12[0]_i_1_n_2
    SLICE_X49Y49         FDRE                                         r  iCPU/regfile_inst/x12_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.828    -1.303    iCPU/regfile_inst/clk0
    SLICE_X49Y49         FDRE                                         r  iCPU/regfile_inst/x12_reg[0]/C
                         clock pessimism              0.426    -0.877    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.092    -0.785    iCPU/regfile_inst/x12_reg[0]
  -------------------------------------------------------------------
                         required time                          0.785    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x29_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x29_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.558    -0.879    iCPU/regfile_inst/clk0
    SLICE_X49Y51         FDRE                                         r  iCPU/regfile_inst/x29_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.738 r  iCPU/regfile_inst/x29_reg[0]/Q
                         net (fo=3, routed)           0.169    -0.569    iCPU/regfile_inst/x29_reg_n_2_[0]
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.045    -0.524 r  iCPU/regfile_inst/x29[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.524    iCPU/regfile_inst/x29[0]_i_1_n_2
    SLICE_X49Y51         FDRE                                         r  iCPU/regfile_inst/x29_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.827    -1.304    iCPU/regfile_inst/clk0
    SLICE_X49Y51         FDRE                                         r  iCPU/regfile_inst/x29_reg[0]/C
                         clock pessimism              0.425    -0.879    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.092    -0.787    iCPU/regfile_inst/x29_reg[0]
  -------------------------------------------------------------------
                         required time                          0.787    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x31_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x31_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.558    -0.879    iCPU/regfile_inst/clk0
    SLICE_X49Y52         FDRE                                         r  iCPU/regfile_inst/x31_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.738 r  iCPU/regfile_inst/x31_reg[0]/Q
                         net (fo=3, routed)           0.169    -0.569    iCPU/regfile_inst/x31_reg_n_2_[0]
    SLICE_X49Y52         LUT3 (Prop_lut3_I2_O)        0.045    -0.524 r  iCPU/regfile_inst/x31[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.524    iCPU/regfile_inst/x31[0]_i_1_n_2
    SLICE_X49Y52         FDRE                                         r  iCPU/regfile_inst/x31_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.827    -1.304    iCPU/regfile_inst/clk0
    SLICE_X49Y52         FDRE                                         r  iCPU/regfile_inst/x31_reg[0]/C
                         clock pessimism              0.425    -0.879    
    SLICE_X49Y52         FDRE (Hold_fdre_C_D)         0.092    -0.787    iCPU/regfile_inst/x31_reg[0]
  -------------------------------------------------------------------
                         required time                          0.787    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    iPLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y47     iCPU/pc_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y47     iCPU/pc_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y45     iCPU/pc_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y45     iCPU/pc_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y45     iCPU/pc_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y45     iCPU/pc_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y46     iCPU/pc_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y46     iCPU/pc_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y47     iCPU/pc_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y47     iCPU/pc_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y45     iCPU/pc_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y45     iCPU/pc_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y45     iCPU/pc_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y45     iCPU/pc_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y45     iCPU/pc_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y45     iCPU/pc_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y45     iCPU/pc_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y45     iCPU/pc_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y47     iCPU/pc_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y47     iCPU/pc_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y45     iCPU/pc_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y45     iCPU/pc_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y45     iCPU/pc_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y45     iCPU/pc_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y45     iCPU/pc_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y45     iCPU/pc_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y45     iCPU/pc_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y45     iCPU/pc_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk180_clk_wiz_0
Waveform(ns):       { 50.000 100.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y10     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y9      iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y4    iPLL/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_clk_wiz_0
Waveform(ns):       { 25.000 75.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y10     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y9      iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    iPLL/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    iPLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  iPLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       55.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.707ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.175ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        19.011ns  (logic 5.429ns (28.557%)  route 13.582ns (71.443%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=257, routed)         2.310    27.418    iCPU/regfile_inst/douta[16]
    SLICE_X43Y62         LUT6 (Prop_lut6_I2_O)        0.124    27.542 f  iCPU/regfile_inst/x1[15]_i_23/O
                         net (fo=1, routed)           0.000    27.542    iCPU/regfile_inst/x1[15]_i_23_n_2
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    27.754 f  iCPU/regfile_inst/x1_reg[15]_i_14/O
                         net (fo=1, routed)           0.000    27.754    iCPU/regfile_inst/x1_reg[15]_i_14_n_2
    SLICE_X43Y62         MUXF8 (Prop_muxf8_I1_O)      0.094    27.848 f  iCPU/regfile_inst/x1_reg[15]_i_8/O
                         net (fo=1, routed)           1.553    29.401    iCPU/regfile_inst/x1_reg[15]_i_8_n_2
    SLICE_X55Y51         LUT5 (Prop_lut5_I2_O)        0.316    29.717 r  iCPU/regfile_inst/x1[15]_i_3/O
                         net (fo=9, routed)           0.868    30.585    iCPU/regfile_inst/tempA_reg[16]_i_3_n_2
    SLICE_X65Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.709 f  iCPU/regfile_inst/x1[30]_i_16/O
                         net (fo=4, routed)           0.809    31.518    iCPU/regfile_inst/x1[30]_i_16_n_2
    SLICE_X65Y46         LUT6 (Prop_lut6_I0_O)        0.124    31.642 f  iCPU/regfile_inst/x1[30]_i_9/O
                         net (fo=4, routed)           0.857    32.500    iCPU/regfile_inst/x1[30]_i_9_n_2
    SLICE_X69Y48         LUT6 (Prop_lut6_I3_O)        0.124    32.624 f  iCPU/regfile_inst/x1[29]_i_5/O
                         net (fo=1, routed)           0.713    33.337    iCPU/regfile_inst/x1[29]_i_5_n_2
    SLICE_X63Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.461 f  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=1, routed)           0.644    34.105    iCPU/regfile_inst/x1[29]_i_2_n_2
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    34.229 f  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=33, routed)          0.959    35.188    iCPU/regfile_inst/x1[29]_i_1_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I2_O)        0.150    35.338 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790    36.128    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326    36.454 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825    37.279    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    38.164 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    39.103    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.227 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.305    40.532    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.124    40.656 f  iCPU/regfile_inst/LEDS[7]_i_1/O
                         net (fo=8, routed)           1.009    41.666    iGPIO/E[0]
    SLICE_X57Y48         FDRE                                         f  iGPIO/LEDS_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.552    97.059    iGPIO/clk0
    SLICE_X57Y48         FDRE                                         r  iGPIO/LEDS_reg[1]/C
                         clock pessimism              0.218    97.277    
                         clock uncertainty           -0.231    97.046    
    SLICE_X57Y48         FDRE (Setup_fdre_C_CE)      -0.205    96.841    iGPIO/LEDS_reg[1]
  -------------------------------------------------------------------
                         required time                         96.841    
                         arrival time                         -41.666    
  -------------------------------------------------------------------
                         slack                                 55.175    

Slack (MET) :             55.271ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        18.914ns  (logic 5.429ns (28.703%)  route 13.485ns (71.297%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 97.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=257, routed)         2.310    27.418    iCPU/regfile_inst/douta[16]
    SLICE_X43Y62         LUT6 (Prop_lut6_I2_O)        0.124    27.542 f  iCPU/regfile_inst/x1[15]_i_23/O
                         net (fo=1, routed)           0.000    27.542    iCPU/regfile_inst/x1[15]_i_23_n_2
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    27.754 f  iCPU/regfile_inst/x1_reg[15]_i_14/O
                         net (fo=1, routed)           0.000    27.754    iCPU/regfile_inst/x1_reg[15]_i_14_n_2
    SLICE_X43Y62         MUXF8 (Prop_muxf8_I1_O)      0.094    27.848 f  iCPU/regfile_inst/x1_reg[15]_i_8/O
                         net (fo=1, routed)           1.553    29.401    iCPU/regfile_inst/x1_reg[15]_i_8_n_2
    SLICE_X55Y51         LUT5 (Prop_lut5_I2_O)        0.316    29.717 r  iCPU/regfile_inst/x1[15]_i_3/O
                         net (fo=9, routed)           0.868    30.585    iCPU/regfile_inst/tempA_reg[16]_i_3_n_2
    SLICE_X65Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.709 f  iCPU/regfile_inst/x1[30]_i_16/O
                         net (fo=4, routed)           0.809    31.518    iCPU/regfile_inst/x1[30]_i_16_n_2
    SLICE_X65Y46         LUT6 (Prop_lut6_I0_O)        0.124    31.642 f  iCPU/regfile_inst/x1[30]_i_9/O
                         net (fo=4, routed)           0.857    32.500    iCPU/regfile_inst/x1[30]_i_9_n_2
    SLICE_X69Y48         LUT6 (Prop_lut6_I3_O)        0.124    32.624 f  iCPU/regfile_inst/x1[29]_i_5/O
                         net (fo=1, routed)           0.713    33.337    iCPU/regfile_inst/x1[29]_i_5_n_2
    SLICE_X63Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.461 f  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=1, routed)           0.644    34.105    iCPU/regfile_inst/x1[29]_i_2_n_2
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    34.229 f  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=33, routed)          0.959    35.188    iCPU/regfile_inst/x1[29]_i_1_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I2_O)        0.150    35.338 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790    36.128    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326    36.454 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825    37.279    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    38.164 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    39.103    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.227 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.305    40.532    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.124    40.656 f  iCPU/regfile_inst/LEDS[7]_i_1/O
                         net (fo=8, routed)           0.913    41.569    iGPIO/E[0]
    SLICE_X57Y45         FDRE                                         f  iGPIO/LEDS_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.551    97.058    iGPIO/clk0
    SLICE_X57Y45         FDRE                                         r  iGPIO/LEDS_reg[0]/C
                         clock pessimism              0.218    97.276    
                         clock uncertainty           -0.231    97.045    
    SLICE_X57Y45         FDRE (Setup_fdre_C_CE)      -0.205    96.840    iGPIO/LEDS_reg[0]
  -------------------------------------------------------------------
                         required time                         96.840    
                         arrival time                         -41.569    
  -------------------------------------------------------------------
                         slack                                 55.271    

Slack (MET) :             55.271ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        18.914ns  (logic 5.429ns (28.703%)  route 13.485ns (71.297%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 97.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=257, routed)         2.310    27.418    iCPU/regfile_inst/douta[16]
    SLICE_X43Y62         LUT6 (Prop_lut6_I2_O)        0.124    27.542 f  iCPU/regfile_inst/x1[15]_i_23/O
                         net (fo=1, routed)           0.000    27.542    iCPU/regfile_inst/x1[15]_i_23_n_2
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    27.754 f  iCPU/regfile_inst/x1_reg[15]_i_14/O
                         net (fo=1, routed)           0.000    27.754    iCPU/regfile_inst/x1_reg[15]_i_14_n_2
    SLICE_X43Y62         MUXF8 (Prop_muxf8_I1_O)      0.094    27.848 f  iCPU/regfile_inst/x1_reg[15]_i_8/O
                         net (fo=1, routed)           1.553    29.401    iCPU/regfile_inst/x1_reg[15]_i_8_n_2
    SLICE_X55Y51         LUT5 (Prop_lut5_I2_O)        0.316    29.717 r  iCPU/regfile_inst/x1[15]_i_3/O
                         net (fo=9, routed)           0.868    30.585    iCPU/regfile_inst/tempA_reg[16]_i_3_n_2
    SLICE_X65Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.709 f  iCPU/regfile_inst/x1[30]_i_16/O
                         net (fo=4, routed)           0.809    31.518    iCPU/regfile_inst/x1[30]_i_16_n_2
    SLICE_X65Y46         LUT6 (Prop_lut6_I0_O)        0.124    31.642 f  iCPU/regfile_inst/x1[30]_i_9/O
                         net (fo=4, routed)           0.857    32.500    iCPU/regfile_inst/x1[30]_i_9_n_2
    SLICE_X69Y48         LUT6 (Prop_lut6_I3_O)        0.124    32.624 f  iCPU/regfile_inst/x1[29]_i_5/O
                         net (fo=1, routed)           0.713    33.337    iCPU/regfile_inst/x1[29]_i_5_n_2
    SLICE_X63Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.461 f  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=1, routed)           0.644    34.105    iCPU/regfile_inst/x1[29]_i_2_n_2
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    34.229 f  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=33, routed)          0.959    35.188    iCPU/regfile_inst/x1[29]_i_1_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I2_O)        0.150    35.338 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790    36.128    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326    36.454 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825    37.279    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    38.164 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    39.103    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.227 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.305    40.532    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.124    40.656 f  iCPU/regfile_inst/LEDS[7]_i_1/O
                         net (fo=8, routed)           0.913    41.569    iGPIO/E[0]
    SLICE_X57Y45         FDRE                                         f  iGPIO/LEDS_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.551    97.058    iGPIO/clk0
    SLICE_X57Y45         FDRE                                         r  iGPIO/LEDS_reg[2]/C
                         clock pessimism              0.218    97.276    
                         clock uncertainty           -0.231    97.045    
    SLICE_X57Y45         FDRE (Setup_fdre_C_CE)      -0.205    96.840    iGPIO/LEDS_reg[2]
  -------------------------------------------------------------------
                         required time                         96.840    
                         arrival time                         -41.569    
  -------------------------------------------------------------------
                         slack                                 55.271    

Slack (MET) :             55.271ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        18.914ns  (logic 5.429ns (28.703%)  route 13.485ns (71.297%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 97.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=257, routed)         2.310    27.418    iCPU/regfile_inst/douta[16]
    SLICE_X43Y62         LUT6 (Prop_lut6_I2_O)        0.124    27.542 f  iCPU/regfile_inst/x1[15]_i_23/O
                         net (fo=1, routed)           0.000    27.542    iCPU/regfile_inst/x1[15]_i_23_n_2
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    27.754 f  iCPU/regfile_inst/x1_reg[15]_i_14/O
                         net (fo=1, routed)           0.000    27.754    iCPU/regfile_inst/x1_reg[15]_i_14_n_2
    SLICE_X43Y62         MUXF8 (Prop_muxf8_I1_O)      0.094    27.848 f  iCPU/regfile_inst/x1_reg[15]_i_8/O
                         net (fo=1, routed)           1.553    29.401    iCPU/regfile_inst/x1_reg[15]_i_8_n_2
    SLICE_X55Y51         LUT5 (Prop_lut5_I2_O)        0.316    29.717 r  iCPU/regfile_inst/x1[15]_i_3/O
                         net (fo=9, routed)           0.868    30.585    iCPU/regfile_inst/tempA_reg[16]_i_3_n_2
    SLICE_X65Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.709 f  iCPU/regfile_inst/x1[30]_i_16/O
                         net (fo=4, routed)           0.809    31.518    iCPU/regfile_inst/x1[30]_i_16_n_2
    SLICE_X65Y46         LUT6 (Prop_lut6_I0_O)        0.124    31.642 f  iCPU/regfile_inst/x1[30]_i_9/O
                         net (fo=4, routed)           0.857    32.500    iCPU/regfile_inst/x1[30]_i_9_n_2
    SLICE_X69Y48         LUT6 (Prop_lut6_I3_O)        0.124    32.624 f  iCPU/regfile_inst/x1[29]_i_5/O
                         net (fo=1, routed)           0.713    33.337    iCPU/regfile_inst/x1[29]_i_5_n_2
    SLICE_X63Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.461 f  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=1, routed)           0.644    34.105    iCPU/regfile_inst/x1[29]_i_2_n_2
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    34.229 f  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=33, routed)          0.959    35.188    iCPU/regfile_inst/x1[29]_i_1_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I2_O)        0.150    35.338 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790    36.128    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326    36.454 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825    37.279    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    38.164 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    39.103    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.227 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.305    40.532    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.124    40.656 f  iCPU/regfile_inst/LEDS[7]_i_1/O
                         net (fo=8, routed)           0.913    41.569    iGPIO/E[0]
    SLICE_X57Y45         FDRE                                         f  iGPIO/LEDS_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.551    97.058    iGPIO/clk0
    SLICE_X57Y45         FDRE                                         r  iGPIO/LEDS_reg[3]/C
                         clock pessimism              0.218    97.276    
                         clock uncertainty           -0.231    97.045    
    SLICE_X57Y45         FDRE (Setup_fdre_C_CE)      -0.205    96.840    iGPIO/LEDS_reg[3]
  -------------------------------------------------------------------
                         required time                         96.840    
                         arrival time                         -41.569    
  -------------------------------------------------------------------
                         slack                                 55.271    

Slack (MET) :             55.271ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        18.914ns  (logic 5.429ns (28.703%)  route 13.485ns (71.297%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 97.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=257, routed)         2.310    27.418    iCPU/regfile_inst/douta[16]
    SLICE_X43Y62         LUT6 (Prop_lut6_I2_O)        0.124    27.542 f  iCPU/regfile_inst/x1[15]_i_23/O
                         net (fo=1, routed)           0.000    27.542    iCPU/regfile_inst/x1[15]_i_23_n_2
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    27.754 f  iCPU/regfile_inst/x1_reg[15]_i_14/O
                         net (fo=1, routed)           0.000    27.754    iCPU/regfile_inst/x1_reg[15]_i_14_n_2
    SLICE_X43Y62         MUXF8 (Prop_muxf8_I1_O)      0.094    27.848 f  iCPU/regfile_inst/x1_reg[15]_i_8/O
                         net (fo=1, routed)           1.553    29.401    iCPU/regfile_inst/x1_reg[15]_i_8_n_2
    SLICE_X55Y51         LUT5 (Prop_lut5_I2_O)        0.316    29.717 r  iCPU/regfile_inst/x1[15]_i_3/O
                         net (fo=9, routed)           0.868    30.585    iCPU/regfile_inst/tempA_reg[16]_i_3_n_2
    SLICE_X65Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.709 f  iCPU/regfile_inst/x1[30]_i_16/O
                         net (fo=4, routed)           0.809    31.518    iCPU/regfile_inst/x1[30]_i_16_n_2
    SLICE_X65Y46         LUT6 (Prop_lut6_I0_O)        0.124    31.642 f  iCPU/regfile_inst/x1[30]_i_9/O
                         net (fo=4, routed)           0.857    32.500    iCPU/regfile_inst/x1[30]_i_9_n_2
    SLICE_X69Y48         LUT6 (Prop_lut6_I3_O)        0.124    32.624 f  iCPU/regfile_inst/x1[29]_i_5/O
                         net (fo=1, routed)           0.713    33.337    iCPU/regfile_inst/x1[29]_i_5_n_2
    SLICE_X63Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.461 f  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=1, routed)           0.644    34.105    iCPU/regfile_inst/x1[29]_i_2_n_2
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    34.229 f  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=33, routed)          0.959    35.188    iCPU/regfile_inst/x1[29]_i_1_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I2_O)        0.150    35.338 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790    36.128    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326    36.454 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825    37.279    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    38.164 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    39.103    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.227 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.305    40.532    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.124    40.656 f  iCPU/regfile_inst/LEDS[7]_i_1/O
                         net (fo=8, routed)           0.913    41.569    iGPIO/E[0]
    SLICE_X57Y45         FDRE                                         f  iGPIO/LEDS_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.551    97.058    iGPIO/clk0
    SLICE_X57Y45         FDRE                                         r  iGPIO/LEDS_reg[5]/C
                         clock pessimism              0.218    97.276    
                         clock uncertainty           -0.231    97.045    
    SLICE_X57Y45         FDRE (Setup_fdre_C_CE)      -0.205    96.840    iGPIO/LEDS_reg[5]
  -------------------------------------------------------------------
                         required time                         96.840    
                         arrival time                         -41.569    
  -------------------------------------------------------------------
                         slack                                 55.271    

Slack (MET) :             55.316ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        18.870ns  (logic 5.429ns (28.770%)  route 13.441ns (71.230%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=257, routed)         2.310    27.418    iCPU/regfile_inst/douta[16]
    SLICE_X43Y62         LUT6 (Prop_lut6_I2_O)        0.124    27.542 f  iCPU/regfile_inst/x1[15]_i_23/O
                         net (fo=1, routed)           0.000    27.542    iCPU/regfile_inst/x1[15]_i_23_n_2
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    27.754 f  iCPU/regfile_inst/x1_reg[15]_i_14/O
                         net (fo=1, routed)           0.000    27.754    iCPU/regfile_inst/x1_reg[15]_i_14_n_2
    SLICE_X43Y62         MUXF8 (Prop_muxf8_I1_O)      0.094    27.848 f  iCPU/regfile_inst/x1_reg[15]_i_8/O
                         net (fo=1, routed)           1.553    29.401    iCPU/regfile_inst/x1_reg[15]_i_8_n_2
    SLICE_X55Y51         LUT5 (Prop_lut5_I2_O)        0.316    29.717 r  iCPU/regfile_inst/x1[15]_i_3/O
                         net (fo=9, routed)           0.868    30.585    iCPU/regfile_inst/tempA_reg[16]_i_3_n_2
    SLICE_X65Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.709 f  iCPU/regfile_inst/x1[30]_i_16/O
                         net (fo=4, routed)           0.809    31.518    iCPU/regfile_inst/x1[30]_i_16_n_2
    SLICE_X65Y46         LUT6 (Prop_lut6_I0_O)        0.124    31.642 f  iCPU/regfile_inst/x1[30]_i_9/O
                         net (fo=4, routed)           0.857    32.500    iCPU/regfile_inst/x1[30]_i_9_n_2
    SLICE_X69Y48         LUT6 (Prop_lut6_I3_O)        0.124    32.624 f  iCPU/regfile_inst/x1[29]_i_5/O
                         net (fo=1, routed)           0.713    33.337    iCPU/regfile_inst/x1[29]_i_5_n_2
    SLICE_X63Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.461 f  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=1, routed)           0.644    34.105    iCPU/regfile_inst/x1[29]_i_2_n_2
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    34.229 f  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=33, routed)          0.959    35.188    iCPU/regfile_inst/x1[29]_i_1_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I2_O)        0.150    35.338 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790    36.128    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326    36.454 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825    37.279    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    38.164 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    39.103    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.227 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.305    40.532    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.124    40.656 f  iCPU/regfile_inst/LEDS[7]_i_1/O
                         net (fo=8, routed)           0.868    41.525    iGPIO/E[0]
    SLICE_X57Y47         FDRE                                         f  iGPIO/LEDS_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.552    97.059    iGPIO/clk0
    SLICE_X57Y47         FDRE                                         r  iGPIO/LEDS_reg[4]/C
                         clock pessimism              0.218    97.277    
                         clock uncertainty           -0.231    97.046    
    SLICE_X57Y47         FDRE (Setup_fdre_C_CE)      -0.205    96.841    iGPIO/LEDS_reg[4]
  -------------------------------------------------------------------
                         required time                         96.841    
                         arrival time                         -41.525    
  -------------------------------------------------------------------
                         slack                                 55.316    

Slack (MET) :             55.316ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        18.870ns  (logic 5.429ns (28.770%)  route 13.441ns (71.230%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 97.059 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=257, routed)         2.310    27.418    iCPU/regfile_inst/douta[16]
    SLICE_X43Y62         LUT6 (Prop_lut6_I2_O)        0.124    27.542 f  iCPU/regfile_inst/x1[15]_i_23/O
                         net (fo=1, routed)           0.000    27.542    iCPU/regfile_inst/x1[15]_i_23_n_2
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    27.754 f  iCPU/regfile_inst/x1_reg[15]_i_14/O
                         net (fo=1, routed)           0.000    27.754    iCPU/regfile_inst/x1_reg[15]_i_14_n_2
    SLICE_X43Y62         MUXF8 (Prop_muxf8_I1_O)      0.094    27.848 f  iCPU/regfile_inst/x1_reg[15]_i_8/O
                         net (fo=1, routed)           1.553    29.401    iCPU/regfile_inst/x1_reg[15]_i_8_n_2
    SLICE_X55Y51         LUT5 (Prop_lut5_I2_O)        0.316    29.717 r  iCPU/regfile_inst/x1[15]_i_3/O
                         net (fo=9, routed)           0.868    30.585    iCPU/regfile_inst/tempA_reg[16]_i_3_n_2
    SLICE_X65Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.709 f  iCPU/regfile_inst/x1[30]_i_16/O
                         net (fo=4, routed)           0.809    31.518    iCPU/regfile_inst/x1[30]_i_16_n_2
    SLICE_X65Y46         LUT6 (Prop_lut6_I0_O)        0.124    31.642 f  iCPU/regfile_inst/x1[30]_i_9/O
                         net (fo=4, routed)           0.857    32.500    iCPU/regfile_inst/x1[30]_i_9_n_2
    SLICE_X69Y48         LUT6 (Prop_lut6_I3_O)        0.124    32.624 f  iCPU/regfile_inst/x1[29]_i_5/O
                         net (fo=1, routed)           0.713    33.337    iCPU/regfile_inst/x1[29]_i_5_n_2
    SLICE_X63Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.461 f  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=1, routed)           0.644    34.105    iCPU/regfile_inst/x1[29]_i_2_n_2
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    34.229 f  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=33, routed)          0.959    35.188    iCPU/regfile_inst/x1[29]_i_1_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I2_O)        0.150    35.338 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790    36.128    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326    36.454 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825    37.279    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    38.164 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    39.103    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.227 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.305    40.532    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.124    40.656 f  iCPU/regfile_inst/LEDS[7]_i_1/O
                         net (fo=8, routed)           0.868    41.525    iGPIO/E[0]
    SLICE_X57Y47         FDRE                                         f  iGPIO/LEDS_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.552    97.059    iGPIO/clk0
    SLICE_X57Y47         FDRE                                         r  iGPIO/LEDS_reg[6]/C
                         clock pessimism              0.218    97.277    
                         clock uncertainty           -0.231    97.046    
    SLICE_X57Y47         FDRE (Setup_fdre_C_CE)      -0.205    96.841    iGPIO/LEDS_reg[6]
  -------------------------------------------------------------------
                         required time                         96.841    
                         arrival time                         -41.525    
  -------------------------------------------------------------------
                         slack                                 55.316    

Slack (MET) :             55.466ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/LEDS_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        18.719ns  (logic 5.429ns (29.002%)  route 13.290ns (70.998%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 97.058 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=257, routed)         2.310    27.418    iCPU/regfile_inst/douta[16]
    SLICE_X43Y62         LUT6 (Prop_lut6_I2_O)        0.124    27.542 f  iCPU/regfile_inst/x1[15]_i_23/O
                         net (fo=1, routed)           0.000    27.542    iCPU/regfile_inst/x1[15]_i_23_n_2
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    27.754 f  iCPU/regfile_inst/x1_reg[15]_i_14/O
                         net (fo=1, routed)           0.000    27.754    iCPU/regfile_inst/x1_reg[15]_i_14_n_2
    SLICE_X43Y62         MUXF8 (Prop_muxf8_I1_O)      0.094    27.848 f  iCPU/regfile_inst/x1_reg[15]_i_8/O
                         net (fo=1, routed)           1.553    29.401    iCPU/regfile_inst/x1_reg[15]_i_8_n_2
    SLICE_X55Y51         LUT5 (Prop_lut5_I2_O)        0.316    29.717 r  iCPU/regfile_inst/x1[15]_i_3/O
                         net (fo=9, routed)           0.868    30.585    iCPU/regfile_inst/tempA_reg[16]_i_3_n_2
    SLICE_X65Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.709 f  iCPU/regfile_inst/x1[30]_i_16/O
                         net (fo=4, routed)           0.809    31.518    iCPU/regfile_inst/x1[30]_i_16_n_2
    SLICE_X65Y46         LUT6 (Prop_lut6_I0_O)        0.124    31.642 f  iCPU/regfile_inst/x1[30]_i_9/O
                         net (fo=4, routed)           0.857    32.500    iCPU/regfile_inst/x1[30]_i_9_n_2
    SLICE_X69Y48         LUT6 (Prop_lut6_I3_O)        0.124    32.624 f  iCPU/regfile_inst/x1[29]_i_5/O
                         net (fo=1, routed)           0.713    33.337    iCPU/regfile_inst/x1[29]_i_5_n_2
    SLICE_X63Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.461 f  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=1, routed)           0.644    34.105    iCPU/regfile_inst/x1[29]_i_2_n_2
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    34.229 f  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=33, routed)          0.959    35.188    iCPU/regfile_inst/x1[29]_i_1_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I2_O)        0.150    35.338 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790    36.128    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326    36.454 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825    37.279    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    38.164 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    39.103    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.227 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.305    40.532    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.124    40.656 f  iCPU/regfile_inst/LEDS[7]_i_1/O
                         net (fo=8, routed)           0.718    41.374    iGPIO/E[0]
    SLICE_X57Y46         FDRE                                         f  iGPIO/LEDS_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.551    97.058    iGPIO/clk0
    SLICE_X57Y46         FDRE                                         r  iGPIO/LEDS_reg[7]/C
                         clock pessimism              0.218    97.276    
                         clock uncertainty           -0.231    97.045    
    SLICE_X57Y46         FDRE (Setup_fdre_C_CE)      -0.205    96.840    iGPIO/LEDS_reg[7]
  -------------------------------------------------------------------
                         required time                         96.840    
                         arrival time                         -41.374    
  -------------------------------------------------------------------
                         slack                                 55.466    

Slack (MET) :             55.515ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/HEX1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        18.611ns  (logic 5.429ns (29.171%)  route 13.182ns (70.829%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.002ns = ( 96.998 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=257, routed)         2.310    27.418    iCPU/regfile_inst/douta[16]
    SLICE_X43Y62         LUT6 (Prop_lut6_I2_O)        0.124    27.542 f  iCPU/regfile_inst/x1[15]_i_23/O
                         net (fo=1, routed)           0.000    27.542    iCPU/regfile_inst/x1[15]_i_23_n_2
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    27.754 f  iCPU/regfile_inst/x1_reg[15]_i_14/O
                         net (fo=1, routed)           0.000    27.754    iCPU/regfile_inst/x1_reg[15]_i_14_n_2
    SLICE_X43Y62         MUXF8 (Prop_muxf8_I1_O)      0.094    27.848 f  iCPU/regfile_inst/x1_reg[15]_i_8/O
                         net (fo=1, routed)           1.553    29.401    iCPU/regfile_inst/x1_reg[15]_i_8_n_2
    SLICE_X55Y51         LUT5 (Prop_lut5_I2_O)        0.316    29.717 r  iCPU/regfile_inst/x1[15]_i_3/O
                         net (fo=9, routed)           0.868    30.585    iCPU/regfile_inst/tempA_reg[16]_i_3_n_2
    SLICE_X65Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.709 f  iCPU/regfile_inst/x1[30]_i_16/O
                         net (fo=4, routed)           0.809    31.518    iCPU/regfile_inst/x1[30]_i_16_n_2
    SLICE_X65Y46         LUT6 (Prop_lut6_I0_O)        0.124    31.642 f  iCPU/regfile_inst/x1[30]_i_9/O
                         net (fo=4, routed)           0.857    32.500    iCPU/regfile_inst/x1[30]_i_9_n_2
    SLICE_X69Y48         LUT6 (Prop_lut6_I3_O)        0.124    32.624 f  iCPU/regfile_inst/x1[29]_i_5/O
                         net (fo=1, routed)           0.713    33.337    iCPU/regfile_inst/x1[29]_i_5_n_2
    SLICE_X63Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.461 f  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=1, routed)           0.644    34.105    iCPU/regfile_inst/x1[29]_i_2_n_2
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    34.229 f  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=33, routed)          0.959    35.188    iCPU/regfile_inst/x1[29]_i_1_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I2_O)        0.150    35.338 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790    36.128    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326    36.454 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825    37.279    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    38.164 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    39.103    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.227 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.287    40.514    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    40.638 f  iCPU/regfile_inst/HEX1[6]_i_1/O
                         net (fo=7, routed)           0.627    41.265    iGPIO/x3_reg[11]_0[0]
    SLICE_X47Y46         FDRE                                         f  iGPIO/HEX1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.491    96.998    iGPIO/clk0
    SLICE_X47Y46         FDRE                                         r  iGPIO/HEX1_reg[0]/C
                         clock pessimism              0.218    97.216    
                         clock uncertainty           -0.231    96.985    
    SLICE_X47Y46         FDRE (Setup_fdre_C_CE)      -0.205    96.780    iGPIO/HEX1_reg[0]
  -------------------------------------------------------------------
                         required time                         96.780    
                         arrival time                         -41.265    
  -------------------------------------------------------------------
                         slack                                 55.515    

Slack (MET) :             55.515ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iGPIO/HEX1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        18.611ns  (logic 5.429ns (29.171%)  route 13.182ns (70.829%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.002ns = ( 96.998 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=257, routed)         2.310    27.418    iCPU/regfile_inst/douta[16]
    SLICE_X43Y62         LUT6 (Prop_lut6_I2_O)        0.124    27.542 f  iCPU/regfile_inst/x1[15]_i_23/O
                         net (fo=1, routed)           0.000    27.542    iCPU/regfile_inst/x1[15]_i_23_n_2
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    27.754 f  iCPU/regfile_inst/x1_reg[15]_i_14/O
                         net (fo=1, routed)           0.000    27.754    iCPU/regfile_inst/x1_reg[15]_i_14_n_2
    SLICE_X43Y62         MUXF8 (Prop_muxf8_I1_O)      0.094    27.848 f  iCPU/regfile_inst/x1_reg[15]_i_8/O
                         net (fo=1, routed)           1.553    29.401    iCPU/regfile_inst/x1_reg[15]_i_8_n_2
    SLICE_X55Y51         LUT5 (Prop_lut5_I2_O)        0.316    29.717 r  iCPU/regfile_inst/x1[15]_i_3/O
                         net (fo=9, routed)           0.868    30.585    iCPU/regfile_inst/tempA_reg[16]_i_3_n_2
    SLICE_X65Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.709 f  iCPU/regfile_inst/x1[30]_i_16/O
                         net (fo=4, routed)           0.809    31.518    iCPU/regfile_inst/x1[30]_i_16_n_2
    SLICE_X65Y46         LUT6 (Prop_lut6_I0_O)        0.124    31.642 f  iCPU/regfile_inst/x1[30]_i_9/O
                         net (fo=4, routed)           0.857    32.500    iCPU/regfile_inst/x1[30]_i_9_n_2
    SLICE_X69Y48         LUT6 (Prop_lut6_I3_O)        0.124    32.624 f  iCPU/regfile_inst/x1[29]_i_5/O
                         net (fo=1, routed)           0.713    33.337    iCPU/regfile_inst/x1[29]_i_5_n_2
    SLICE_X63Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.461 f  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=1, routed)           0.644    34.105    iCPU/regfile_inst/x1[29]_i_2_n_2
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    34.229 f  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=33, routed)          0.959    35.188    iCPU/regfile_inst/x1[29]_i_1_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I2_O)        0.150    35.338 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790    36.128    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326    36.454 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825    37.279    iDec/x3_reg[31]
    SLICE_X56Y55         LDCE (SetClr_ldce_CLR_Q)     0.885    38.164 f  iDec/cs_gpio_reg/Q
                         net (fo=1, routed)           0.939    39.103    iDec/cs_gpio
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.124    39.227 f  iDec/LEDS[7]_i_6/O
                         net (fo=7, routed)           1.287    40.514    iCPU/regfile_inst/x3_reg[12]_0
    SLICE_X49Y46         LUT6 (Prop_lut6_I0_O)        0.124    40.638 f  iCPU/regfile_inst/HEX1[6]_i_1/O
                         net (fo=7, routed)           0.627    41.265    iGPIO/x3_reg[11]_0[0]
    SLICE_X47Y46         FDRE                                         f  iGPIO/HEX1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.416    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    95.507 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.491    96.998    iGPIO/clk0
    SLICE_X47Y46         FDRE                                         r  iGPIO/HEX1_reg[1]/C
                         clock pessimism              0.218    97.216    
                         clock uncertainty           -0.231    96.985    
    SLICE_X47Y46         FDRE (Setup_fdre_C_CE)      -0.205    96.780    iGPIO/HEX1_reg[1]
  -------------------------------------------------------------------
                         required time                         96.780    
                         arrival time                         -41.265    
  -------------------------------------------------------------------
                         slack                                 55.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.707ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x8_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.169ns  (logic 0.630ns (53.874%)  route 0.539ns (46.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.309ns
    Source Clock Delay      (SCD):    -0.813ns = ( 24.187 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.623    24.187    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.585    24.772 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=32, routed)          0.460    25.232    iCPU/regfile_inst/douta[9]
    SLICE_X50Y54         LUT6 (Prop_lut6_I4_O)        0.045    25.277 r  iCPU/regfile_inst/x8[31]_i_2/O
                         net (fo=33, routed)          0.080    25.356    iCPU/regfile_inst/x8
    SLICE_X50Y54         FDRE                                         r  iCPU/regfile_inst/x8_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.822    -1.309    iCPU/regfile_inst/clk0
    SLICE_X50Y54         FDRE                                         r  iCPU/regfile_inst/x8_reg[6]/C
                         clock pessimism              0.744    -0.565    
                         clock uncertainty            0.231    -0.335    
    SLICE_X50Y54         FDRE (Hold_fdre_C_CE)       -0.016    -0.351    iCPU/regfile_inst/x8_reg[6]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          25.356    
  -------------------------------------------------------------------
                         slack                                 25.707    

Slack (MET) :             25.718ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x2_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.205ns  (logic 0.630ns (52.295%)  route 0.575ns (47.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.813ns = ( 24.187 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.623    24.187    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.772 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=32, routed)          0.373    25.144    iCPU/regfile_inst/douta[10]
    SLICE_X54Y54         LUT6 (Prop_lut6_I2_O)        0.045    25.189 r  iCPU/regfile_inst/x2[31]_i_2/O
                         net (fo=33, routed)          0.202    25.391    iCPU/regfile_inst/x2
    SLICE_X54Y58         FDRE                                         r  iCPU/regfile_inst/x2_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.846    -1.285    iCPU/regfile_inst/clk0
    SLICE_X54Y58         FDRE                                         r  iCPU/regfile_inst/x2_reg[14]/C
                         clock pessimism              0.744    -0.541    
                         clock uncertainty            0.231    -0.311    
    SLICE_X54Y58         FDRE (Hold_fdre_C_CE)       -0.016    -0.327    iCPU/regfile_inst/x2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          25.391    
  -------------------------------------------------------------------
                         slack                                 25.718    

Slack (MET) :             25.718ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x2_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.205ns  (logic 0.630ns (52.295%)  route 0.575ns (47.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.813ns = ( 24.187 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.623    24.187    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.772 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=32, routed)          0.373    25.144    iCPU/regfile_inst/douta[10]
    SLICE_X54Y54         LUT6 (Prop_lut6_I2_O)        0.045    25.189 r  iCPU/regfile_inst/x2[31]_i_2/O
                         net (fo=33, routed)          0.202    25.391    iCPU/regfile_inst/x2
    SLICE_X54Y58         FDRE                                         r  iCPU/regfile_inst/x2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.846    -1.285    iCPU/regfile_inst/clk0
    SLICE_X54Y58         FDRE                                         r  iCPU/regfile_inst/x2_reg[17]/C
                         clock pessimism              0.744    -0.541    
                         clock uncertainty            0.231    -0.311    
    SLICE_X54Y58         FDRE (Hold_fdre_C_CE)       -0.016    -0.327    iCPU/regfile_inst/x2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          25.391    
  -------------------------------------------------------------------
                         slack                                 25.718    

Slack (MET) :             25.718ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x2_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.205ns  (logic 0.630ns (52.295%)  route 0.575ns (47.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.285ns
    Source Clock Delay      (SCD):    -0.813ns = ( 24.187 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.623    24.187    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.772 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=32, routed)          0.373    25.144    iCPU/regfile_inst/douta[10]
    SLICE_X54Y54         LUT6 (Prop_lut6_I2_O)        0.045    25.189 r  iCPU/regfile_inst/x2[31]_i_2/O
                         net (fo=33, routed)          0.202    25.391    iCPU/regfile_inst/x2
    SLICE_X54Y58         FDRE                                         r  iCPU/regfile_inst/x2_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.846    -1.285    iCPU/regfile_inst/clk0
    SLICE_X54Y58         FDRE                                         r  iCPU/regfile_inst/x2_reg[22]/C
                         clock pessimism              0.744    -0.541    
                         clock uncertainty            0.231    -0.311    
    SLICE_X54Y58         FDRE (Hold_fdre_C_CE)       -0.016    -0.327    iCPU/regfile_inst/x2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          25.391    
  -------------------------------------------------------------------
                         slack                                 25.718    

Slack (MET) :             25.766ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.254ns  (logic 0.630ns (50.235%)  route 0.624ns (49.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.813ns = ( 24.187 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.623    24.187    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585    24.772 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=32, routed)          0.443    25.214    iCPU/regfile_inst/douta[8]
    SLICE_X54Y54         LUT6 (Prop_lut6_I3_O)        0.045    25.259 r  iCPU/regfile_inst/x16[31]_i_2/O
                         net (fo=33, routed)          0.181    25.441    iCPU/regfile_inst/x16
    SLICE_X54Y54         FDRE                                         r  iCPU/regfile_inst/x16_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.847    -1.284    iCPU/regfile_inst/clk0
    SLICE_X54Y54         FDRE                                         r  iCPU/regfile_inst/x16_reg[14]/C
                         clock pessimism              0.744    -0.540    
                         clock uncertainty            0.231    -0.310    
    SLICE_X54Y54         FDRE (Hold_fdre_C_CE)       -0.016    -0.326    iCPU/regfile_inst/x16_reg[14]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          25.441    
  -------------------------------------------------------------------
                         slack                                 25.766    

Slack (MET) :             25.766ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.254ns  (logic 0.630ns (50.235%)  route 0.624ns (49.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.813ns = ( 24.187 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.623    24.187    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585    24.772 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=32, routed)          0.443    25.214    iCPU/regfile_inst/douta[8]
    SLICE_X54Y54         LUT6 (Prop_lut6_I3_O)        0.045    25.259 r  iCPU/regfile_inst/x16[31]_i_2/O
                         net (fo=33, routed)          0.181    25.441    iCPU/regfile_inst/x16
    SLICE_X54Y54         FDRE                                         r  iCPU/regfile_inst/x16_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.847    -1.284    iCPU/regfile_inst/clk0
    SLICE_X54Y54         FDRE                                         r  iCPU/regfile_inst/x16_reg[19]/C
                         clock pessimism              0.744    -0.540    
                         clock uncertainty            0.231    -0.310    
    SLICE_X54Y54         FDRE (Hold_fdre_C_CE)       -0.016    -0.326    iCPU/regfile_inst/x16_reg[19]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          25.441    
  -------------------------------------------------------------------
                         slack                                 25.766    

Slack (MET) :             25.766ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.254ns  (logic 0.630ns (50.235%)  route 0.624ns (49.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    -0.813ns = ( 24.187 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.623    24.187    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585    24.772 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=32, routed)          0.443    25.214    iCPU/regfile_inst/douta[8]
    SLICE_X54Y54         LUT6 (Prop_lut6_I3_O)        0.045    25.259 r  iCPU/regfile_inst/x16[31]_i_2/O
                         net (fo=33, routed)          0.181    25.441    iCPU/regfile_inst/x16
    SLICE_X54Y54         FDRE                                         r  iCPU/regfile_inst/x16_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.847    -1.284    iCPU/regfile_inst/clk0
    SLICE_X54Y54         FDRE                                         r  iCPU/regfile_inst/x16_reg[20]/C
                         clock pessimism              0.744    -0.540    
                         clock uncertainty            0.231    -0.310    
    SLICE_X54Y54         FDRE (Hold_fdre_C_CE)       -0.016    -0.326    iCPU/regfile_inst/x16_reg[20]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          25.441    
  -------------------------------------------------------------------
                         slack                                 25.766    

Slack (MET) :             25.817ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x1_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.282ns  (logic 0.630ns (49.131%)  route 0.652ns (50.869%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    -0.813ns = ( 24.187 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.623    24.187    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.585    24.772 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=32, routed)          0.382    25.154    iCPU/regfile_inst/douta[9]
    SLICE_X54Y54         LUT6 (Prop_lut6_I4_O)        0.045    25.199 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=33, routed)          0.270    25.469    iCPU/regfile_inst/x1
    SLICE_X59Y58         FDRE                                         r  iCPU/regfile_inst/x1_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.848    -1.283    iCPU/regfile_inst/clk0
    SLICE_X59Y58         FDRE                                         r  iCPU/regfile_inst/x1_reg[19]/C
                         clock pessimism              0.744    -0.539    
                         clock uncertainty            0.231    -0.309    
    SLICE_X59Y58         FDRE (Hold_fdre_C_CE)       -0.039    -0.348    iCPU/regfile_inst/x1_reg[19]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          25.469    
  -------------------------------------------------------------------
                         slack                                 25.817    

Slack (MET) :             25.828ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x1_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.295ns  (logic 0.630ns (48.667%)  route 0.665ns (51.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.813ns = ( 24.187 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.623    24.187    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.585    24.772 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=32, routed)          0.382    25.154    iCPU/regfile_inst/douta[9]
    SLICE_X54Y54         LUT6 (Prop_lut6_I4_O)        0.045    25.199 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=33, routed)          0.282    25.481    iCPU/regfile_inst/x1
    SLICE_X56Y56         FDRE                                         r  iCPU/regfile_inst/x1_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.849    -1.282    iCPU/regfile_inst/clk0
    SLICE_X56Y56         FDRE                                         r  iCPU/regfile_inst/x1_reg[13]/C
                         clock pessimism              0.744    -0.538    
                         clock uncertainty            0.231    -0.308    
    SLICE_X56Y56         FDRE (Hold_fdre_C_CE)       -0.039    -0.347    iCPU/regfile_inst/x1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          25.481    
  -------------------------------------------------------------------
                         slack                                 25.828    

Slack (MET) :             25.828ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x1_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.295ns  (logic 0.630ns (48.667%)  route 0.665ns (51.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.813ns = ( 24.187 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    23.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    23.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    23.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.623    24.187    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      0.585    24.772 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9]
                         net (fo=32, routed)          0.382    25.154    iCPU/regfile_inst/douta[9]
    SLICE_X54Y54         LUT6 (Prop_lut6_I4_O)        0.045    25.199 r  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=33, routed)          0.282    25.481    iCPU/regfile_inst/x1
    SLICE_X56Y56         FDRE                                         r  iCPU/regfile_inst/x1_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.849    -1.282    iCPU/regfile_inst/clk0
    SLICE_X56Y56         FDRE                                         r  iCPU/regfile_inst/x1_reg[14]/C
                         clock pessimism              0.744    -0.538    
                         clock uncertainty            0.231    -0.308    
    SLICE_X56Y56         FDRE (Hold_fdre_C_CE)       -0.039    -0.347    iCPU/regfile_inst/x1_reg[14]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          25.481    
  -------------------------------------------------------------------
                         slack                                 25.828    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       49.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.904ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x22_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.133ns  (logic 3.156ns (24.032%)  route 9.977ns (75.968%))
  Logic Levels:           11  (LDPE=1 LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.901ns = ( 47.099 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.709    -2.393    iCPU/regfile_inst/clk0
    SLICE_X54Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  iCPU/regfile_inst/x22_reg[27]/Q
                         net (fo=2, routed)           1.352    -0.523    iCPU/regfile_inst/x22_reg_n_2_[27]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    -0.399 r  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=1, routed)           0.000    -0.399    iCPU/regfile_inst/iMEM_i_209_n_2
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.182 r  iCPU/regfile_inst/iMEM_i_63/O
                         net (fo=1, routed)           1.047     0.865    iCPU/regfile_inst/iMEM_i_63_n_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.299     1.164 r  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.840     2.004    iCPU/regfile_inst/write_data[27]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.128 f  iCPU/regfile_inst/x1[27]_i_4/O
                         net (fo=7, routed)           0.984     3.112    iCPU/regfile_inst/tempB_reg[28]_i_3_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.264 r  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838     4.102    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332     4.434 f  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.012     5.446    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.719     6.289    iCPU/regfile_inst/x1[31]_i_6_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  iCPU/regfile_inst/x1[31]_i_3/O
                         net (fo=33, routed)          0.861     7.274    iCPU/regfile_inst/x1[31]_i_3_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I0_O)        0.118     7.392 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790     8.182    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.508 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825     9.333    iDec/x3_reg[31]
    SLICE_X56Y55         LDPE (SetClr_ldpe_PRE_Q)     0.698    10.031 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.709    10.740    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.593    47.099    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.317    
                         clock uncertainty           -0.231    47.086    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    46.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.643    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                 35.904    

Slack (MET) :             36.043ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x22_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.983ns  (logic 3.156ns (24.309%)  route 9.827ns (75.691%))
  Logic Levels:           11  (LDPE=1 LUT3=1 LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.709    -2.393    iCPU/regfile_inst/clk0
    SLICE_X54Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.875 r  iCPU/regfile_inst/x22_reg[27]/Q
                         net (fo=2, routed)           1.352    -0.523    iCPU/regfile_inst/x22_reg_n_2_[27]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    -0.399 r  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=1, routed)           0.000    -0.399    iCPU/regfile_inst/iMEM_i_209_n_2
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.182 r  iCPU/regfile_inst/iMEM_i_63/O
                         net (fo=1, routed)           1.047     0.865    iCPU/regfile_inst/iMEM_i_63_n_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.299     1.164 r  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.840     2.004    iCPU/regfile_inst/write_data[27]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.128 f  iCPU/regfile_inst/x1[27]_i_4/O
                         net (fo=7, routed)           0.984     3.112    iCPU/regfile_inst/tempB_reg[28]_i_3_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.264 r  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838     4.102    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332     4.434 f  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.012     5.446    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.124     5.570 f  iCPU/regfile_inst/x1[31]_i_6/O
                         net (fo=1, routed)           0.719     6.289    iCPU/regfile_inst/x1[31]_i_6_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.124     6.413 f  iCPU/regfile_inst/x1[31]_i_3/O
                         net (fo=33, routed)          0.861     7.274    iCPU/regfile_inst/x1[31]_i_3_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I0_O)        0.118     7.392 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790     8.182    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326     8.508 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825     9.333    iDec/x3_reg[31]
    SLICE_X56Y55         LDPE (SetClr_ldpe_PRE_Q)     0.698    10.031 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.559    10.590    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.582    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.306    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    46.633    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.633    
                         arrival time                         -10.590    
  -------------------------------------------------------------------
                         slack                                 36.043    

Slack (MET) :             37.259ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x22_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.435ns  (logic 2.164ns (18.924%)  route 9.271ns (81.076%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.709    -2.393    iCPU/regfile_inst/clk0
    SLICE_X54Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.875 f  iCPU/regfile_inst/x22_reg[27]/Q
                         net (fo=2, routed)           1.352    -0.523    iCPU/regfile_inst/x22_reg_n_2_[27]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    -0.399 f  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=1, routed)           0.000    -0.399    iCPU/regfile_inst/iMEM_i_209_n_2
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.182 f  iCPU/regfile_inst/iMEM_i_63/O
                         net (fo=1, routed)           1.047     0.865    iCPU/regfile_inst/iMEM_i_63_n_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.299     1.164 f  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.840     2.004    iCPU/regfile_inst/write_data[27]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.128 r  iCPU/regfile_inst/x1[27]_i_4/O
                         net (fo=7, routed)           0.984     3.112    iCPU/regfile_inst/tempB_reg[28]_i_3_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.264 f  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838     4.102    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332     4.434 r  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.090     5.524    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X61Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.648 r  iCPU/regfile_inst/x1[2]_i_2/O
                         net (fo=1, routed)           0.588     6.236    iCPU/regfile_inst/x1[2]_i_2_n_2
    SLICE_X58Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.360 r  iCPU/regfile_inst/x1[2]_i_1/O
                         net (fo=37, routed)          1.317     7.677    iCPU/regfile_inst/x1[2]_i_1_n_2
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.150     7.827 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=4, routed)           1.216     9.042    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.582    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.306    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.774    46.302    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.302    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                 37.259    

Slack (MET) :             37.552ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.218ns  (logic 1.866ns (16.634%)  route 9.352ns (83.366%))
  Logic Levels:           9  (LUT2=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.901ns = ( 47.099 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.650    -2.452    iCPU/regfile_inst/clk0
    SLICE_X49Y61         FDRE                                         r  iCPU/regfile_inst/x13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456    -1.996 f  iCPU/regfile_inst/x13_reg[3]/Q
                         net (fo=2, routed)           1.072    -0.924    iCPU/regfile_inst/x13_reg_n_2_[3]
    SLICE_X49Y59         LUT6 (Prop_lut6_I3_O)        0.124    -0.800 f  iCPU/regfile_inst/iMEM_i_403/O
                         net (fo=1, routed)           0.000    -0.800    iCPU/regfile_inst/iMEM_i_403_n_2
    SLICE_X49Y59         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.583 f  iCPU/regfile_inst/iMEM_i_160/O
                         net (fo=1, routed)           0.999     0.416    iCPU/regfile_inst/iMEM_i_160_n_2
    SLICE_X46Y57         LUT6 (Prop_lut6_I3_O)        0.299     0.715 f  iCPU/regfile_inst/iMEM_i_41/O
                         net (fo=9, routed)           1.362     2.077    iCPU/regfile_inst/write_data[3]
    SLICE_X56Y46         LUT6 (Prop_lut6_I2_O)        0.124     2.201 r  iCPU/regfile_inst/x1[3]_i_4/O
                         net (fo=82, routed)          1.622     3.823    iCPU/regfile_inst/tempB_reg[4]_i_4_n_2
    SLICE_X69Y44         LUT6 (Prop_lut6_I4_O)        0.124     3.947 r  iCPU/regfile_inst/x1[12]_i_10/O
                         net (fo=4, routed)           0.993     4.940    iCPU/regfile_inst/x1[12]_i_10_n_2
    SLICE_X63Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.064 r  iCPU/regfile_inst/x1[9]_i_6/O
                         net (fo=1, routed)           0.808     5.872    iCPU/regfile_inst/x1[9]_i_6_n_2
    SLICE_X60Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.996 r  iCPU/regfile_inst/x1[9]_i_2/O
                         net (fo=1, routed)           0.302     6.299    iCPU/regfile_inst/x1[9]_i_2_n_2
    SLICE_X60Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.423 r  iCPU/regfile_inst/x1[9]_i_1/O
                         net (fo=36, routed)          1.031     7.453    iCPU/regfile_inst/x1[9]_i_1_n_2
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.150     7.603 r  iCPU/regfile_inst/iMEM_i_5/O
                         net (fo=2, routed)           1.163     8.766    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.593    47.099    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.317    
                         clock uncertainty           -0.231    47.086    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768    46.318    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.318    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                 37.552    

Slack (MET) :             37.553ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x22_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.136ns  (logic 2.164ns (19.432%)  route 8.972ns (80.568%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.901ns = ( 47.099 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.709    -2.393    iCPU/regfile_inst/clk0
    SLICE_X54Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.875 f  iCPU/regfile_inst/x22_reg[27]/Q
                         net (fo=2, routed)           1.352    -0.523    iCPU/regfile_inst/x22_reg_n_2_[27]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    -0.399 f  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=1, routed)           0.000    -0.399    iCPU/regfile_inst/iMEM_i_209_n_2
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.182 f  iCPU/regfile_inst/iMEM_i_63/O
                         net (fo=1, routed)           1.047     0.865    iCPU/regfile_inst/iMEM_i_63_n_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.299     1.164 f  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.840     2.004    iCPU/regfile_inst/write_data[27]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.128 r  iCPU/regfile_inst/x1[27]_i_4/O
                         net (fo=7, routed)           0.984     3.112    iCPU/regfile_inst/tempB_reg[28]_i_3_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.264 f  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838     4.102    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332     4.434 r  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.266     5.700    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X62Y46         LUT6 (Prop_lut6_I2_O)        0.124     5.824 r  iCPU/regfile_inst/x1[8]_i_2/O
                         net (fo=1, routed)           0.452     6.276    iCPU/regfile_inst/x1[8]_i_2_n_2
    SLICE_X62Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.400 r  iCPU/regfile_inst/x1[8]_i_1/O
                         net (fo=36, routed)          1.357     7.757    iCPU/regfile_inst/x1[8]_i_1_n_2
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.150     7.907 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=2, routed)           0.836     8.743    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.593    47.099    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.317    
                         clock uncertainty           -0.231    47.086    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.790    46.296    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.296    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                 37.553    

Slack (MET) :             37.588ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x22_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.111ns  (logic 2.162ns (19.458%)  route 8.949ns (80.542%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.709    -2.393    iCPU/regfile_inst/clk0
    SLICE_X54Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.875 f  iCPU/regfile_inst/x22_reg[27]/Q
                         net (fo=2, routed)           1.352    -0.523    iCPU/regfile_inst/x22_reg_n_2_[27]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    -0.399 f  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=1, routed)           0.000    -0.399    iCPU/regfile_inst/iMEM_i_209_n_2
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.182 f  iCPU/regfile_inst/iMEM_i_63/O
                         net (fo=1, routed)           1.047     0.865    iCPU/regfile_inst/iMEM_i_63_n_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.299     1.164 f  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.840     2.004    iCPU/regfile_inst/write_data[27]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.128 r  iCPU/regfile_inst/x1[27]_i_4/O
                         net (fo=7, routed)           0.984     3.112    iCPU/regfile_inst/tempB_reg[28]_i_3_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.264 f  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838     4.102    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332     4.434 r  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.140     5.574    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X58Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.698 r  iCPU/regfile_inst/x1[7]_i_2/O
                         net (fo=1, routed)           0.645     6.343    iCPU/regfile_inst/x1[7]_i_2_n_2
    SLICE_X56Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.467 r  iCPU/regfile_inst/x1[7]_i_1/O
                         net (fo=36, routed)          1.082     7.549    iCPU/regfile_inst/x1[7]_i_1_n_2
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.148     7.697 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=2, routed)           1.021     8.718    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.582    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.306    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770    46.306    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.306    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                 37.588    

Slack (MET) :             37.608ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x22_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.097ns  (logic 2.164ns (19.500%)  route 8.933ns (80.500%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.901ns = ( 47.099 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.709    -2.393    iCPU/regfile_inst/clk0
    SLICE_X54Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.875 f  iCPU/regfile_inst/x22_reg[27]/Q
                         net (fo=2, routed)           1.352    -0.523    iCPU/regfile_inst/x22_reg_n_2_[27]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    -0.399 f  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=1, routed)           0.000    -0.399    iCPU/regfile_inst/iMEM_i_209_n_2
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.182 f  iCPU/regfile_inst/iMEM_i_63/O
                         net (fo=1, routed)           1.047     0.865    iCPU/regfile_inst/iMEM_i_63_n_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.299     1.164 f  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.840     2.004    iCPU/regfile_inst/write_data[27]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.128 r  iCPU/regfile_inst/x1[27]_i_4/O
                         net (fo=7, routed)           0.984     3.112    iCPU/regfile_inst/tempB_reg[28]_i_3_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.264 f  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838     4.102    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332     4.434 r  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.090     5.524    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X61Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.648 r  iCPU/regfile_inst/x1[2]_i_2/O
                         net (fo=1, routed)           0.588     6.236    iCPU/regfile_inst/x1[2]_i_2_n_2
    SLICE_X58Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.360 r  iCPU/regfile_inst/x1[2]_i_1/O
                         net (fo=37, routed)          1.317     7.677    iCPU/regfile_inst/x1[2]_i_1_n_2
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.150     7.827 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=4, routed)           0.878     8.704    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.593    47.099    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.317    
                         clock uncertainty           -0.231    47.086    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.774    46.312    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.312    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                 37.608    

Slack (MET) :             37.617ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x22_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.062ns  (logic 2.164ns (19.562%)  route 8.898ns (80.438%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.709    -2.393    iCPU/regfile_inst/clk0
    SLICE_X54Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.875 f  iCPU/regfile_inst/x22_reg[27]/Q
                         net (fo=2, routed)           1.352    -0.523    iCPU/regfile_inst/x22_reg_n_2_[27]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    -0.399 f  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=1, routed)           0.000    -0.399    iCPU/regfile_inst/iMEM_i_209_n_2
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.182 f  iCPU/regfile_inst/iMEM_i_63/O
                         net (fo=1, routed)           1.047     0.865    iCPU/regfile_inst/iMEM_i_63_n_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.299     1.164 f  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.840     2.004    iCPU/regfile_inst/write_data[27]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.128 r  iCPU/regfile_inst/x1[27]_i_4/O
                         net (fo=7, routed)           0.984     3.112    iCPU/regfile_inst/tempB_reg[28]_i_3_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.264 f  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838     4.102    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332     4.434 r  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.266     5.700    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X62Y46         LUT6 (Prop_lut6_I2_O)        0.124     5.824 r  iCPU/regfile_inst/x1[8]_i_2/O
                         net (fo=1, routed)           0.452     6.276    iCPU/regfile_inst/x1[8]_i_2_n_2
    SLICE_X62Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.400 r  iCPU/regfile_inst/x1[8]_i_1/O
                         net (fo=36, routed)          1.357     7.757    iCPU/regfile_inst/x1[8]_i_1_n_2
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.150     7.907 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=2, routed)           0.762     8.669    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[6]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.582    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.306    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.790    46.286    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.286    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                 37.617    

Slack (MET) :             37.624ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x22_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.054ns  (logic 2.164ns (19.576%)  route 8.890ns (80.424%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.709    -2.393    iCPU/regfile_inst/clk0
    SLICE_X54Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.518    -1.875 f  iCPU/regfile_inst/x22_reg[27]/Q
                         net (fo=2, routed)           1.352    -0.523    iCPU/regfile_inst/x22_reg_n_2_[27]
    SLICE_X52Y64         LUT6 (Prop_lut6_I1_O)        0.124    -0.399 f  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=1, routed)           0.000    -0.399    iCPU/regfile_inst/iMEM_i_209_n_2
    SLICE_X52Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.182 f  iCPU/regfile_inst/iMEM_i_63/O
                         net (fo=1, routed)           1.047     0.865    iCPU/regfile_inst/iMEM_i_63_n_2
    SLICE_X56Y63         LUT6 (Prop_lut6_I1_O)        0.299     1.164 f  iCPU/regfile_inst/iMEM_i_17/O
                         net (fo=2, routed)           0.840     2.004    iCPU/regfile_inst/write_data[27]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124     2.128 r  iCPU/regfile_inst/x1[27]_i_4/O
                         net (fo=7, routed)           0.984     3.112    iCPU/regfile_inst/tempB_reg[28]_i_3_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.152     3.264 f  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838     4.102    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332     4.434 r  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.095     5.529    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X61Y44         LUT6 (Prop_lut6_I2_O)        0.124     5.653 r  iCPU/regfile_inst/x1[4]_i_2/O
                         net (fo=1, routed)           0.733     6.386    iCPU/regfile_inst/x1[4]_i_2_n_2
    SLICE_X56Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.510 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=36, routed)          0.947     7.457    iCPU/regfile_inst/x1[4]_i_1_n_2
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.150     7.607 r  iCPU/regfile_inst/iMEM_i_10/O
                         net (fo=5, routed)           1.055     8.661    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.582    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.306    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.790    46.286    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.286    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                 37.624    

Slack (MET) :             37.879ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.880ns  (logic 1.866ns (17.150%)  route 9.014ns (82.850%))
  Logic Levels:           9  (LUT2=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.650    -2.452    iCPU/regfile_inst/clk0
    SLICE_X49Y61         FDRE                                         r  iCPU/regfile_inst/x13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.456    -1.996 f  iCPU/regfile_inst/x13_reg[3]/Q
                         net (fo=2, routed)           1.072    -0.924    iCPU/regfile_inst/x13_reg_n_2_[3]
    SLICE_X49Y59         LUT6 (Prop_lut6_I3_O)        0.124    -0.800 f  iCPU/regfile_inst/iMEM_i_403/O
                         net (fo=1, routed)           0.000    -0.800    iCPU/regfile_inst/iMEM_i_403_n_2
    SLICE_X49Y59         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.583 f  iCPU/regfile_inst/iMEM_i_160/O
                         net (fo=1, routed)           0.999     0.416    iCPU/regfile_inst/iMEM_i_160_n_2
    SLICE_X46Y57         LUT6 (Prop_lut6_I3_O)        0.299     0.715 f  iCPU/regfile_inst/iMEM_i_41/O
                         net (fo=9, routed)           1.362     2.077    iCPU/regfile_inst/write_data[3]
    SLICE_X56Y46         LUT6 (Prop_lut6_I2_O)        0.124     2.201 r  iCPU/regfile_inst/x1[3]_i_4/O
                         net (fo=82, routed)          1.622     3.823    iCPU/regfile_inst/tempB_reg[4]_i_4_n_2
    SLICE_X69Y44         LUT6 (Prop_lut6_I4_O)        0.124     3.947 r  iCPU/regfile_inst/x1[12]_i_10/O
                         net (fo=4, routed)           0.993     4.940    iCPU/regfile_inst/x1[12]_i_10_n_2
    SLICE_X63Y44         LUT6 (Prop_lut6_I0_O)        0.124     5.064 r  iCPU/regfile_inst/x1[9]_i_6/O
                         net (fo=1, routed)           0.808     5.872    iCPU/regfile_inst/x1[9]_i_6_n_2
    SLICE_X60Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.996 r  iCPU/regfile_inst/x1[9]_i_2/O
                         net (fo=1, routed)           0.302     6.299    iCPU/regfile_inst/x1[9]_i_2_n_2
    SLICE_X60Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.423 r  iCPU/regfile_inst/x1[9]_i_1/O
                         net (fo=36, routed)          1.031     7.453    iCPU/regfile_inst/x1[9]_i_1_n_2
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.150     7.603 r  iCPU/regfile_inst/iMEM_i_5/O
                         net (fo=2, routed)           0.825     8.428    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.582    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.306    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768    46.308    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.308    
                         arrival time                          -8.428    
  -------------------------------------------------------------------
                         slack                                 37.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.929ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x21_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.815ns  (logic 0.368ns (45.165%)  route 0.447ns (54.835%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 99.144 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.581    99.144    iCPU/regfile_inst/clk0
    SLICE_X65Y54         FDRE                                         r  iCPU/regfile_inst/x21_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141    99.285 r  iCPU/regfile_inst/x21_reg[13]/Q
                         net (fo=2, routed)           0.071    99.356    iCPU/regfile_inst/x21_reg_n_2_[13]
    SLICE_X64Y54         LUT6 (Prop_lut6_I3_O)        0.045    99.401 r  iCPU/regfile_inst/iMEM_i_321/O
                         net (fo=1, routed)           0.000    99.401    iCPU/regfile_inst/iMEM_i_321_n_2
    SLICE_X64Y54         MUXF7 (Prop_muxf7_I1_O)      0.074    99.475 r  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=1, routed)           0.115    99.590    iCPU/regfile_inst/iMEM_i_119_n_2
    SLICE_X61Y54         LUT6 (Prop_lut6_I1_O)        0.108    99.698 r  iCPU/regfile_inst/iMEM_i_31/O
                         net (fo=2, routed)           0.261    99.959    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[13]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.296    50.030    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.030    
                         arrival time                          99.959    
  -------------------------------------------------------------------
                         slack                                 49.929    

Slack (MET) :             49.973ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x9_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.861ns  (logic 0.379ns (43.994%)  route 0.482ns (56.006%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 99.141 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.578    99.141    iCPU/regfile_inst/clk0
    SLICE_X58Y57         FDRE                                         r  iCPU/regfile_inst/x9_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.164    99.305 r  iCPU/regfile_inst/x9_reg[19]/Q
                         net (fo=2, routed)           0.119    99.425    iCPU/regfile_inst/x9_reg_n_2_[19]
    SLICE_X58Y58         LUT6 (Prop_lut6_I3_O)        0.045    99.470 r  iCPU/regfile_inst/iMEM_i_274/O
                         net (fo=1, routed)           0.000    99.470    iCPU/regfile_inst/iMEM_i_274_n_2
    SLICE_X58Y58         MUXF7 (Prop_muxf7_I0_O)      0.062    99.532 r  iCPU/regfile_inst/iMEM_i_96/O
                         net (fo=1, routed)           0.151    99.682    iCPU/regfile_inst/iMEM_i_96_n_2
    SLICE_X57Y56         LUT6 (Prop_lut6_I3_O)        0.108    99.790 r  iCPU/regfile_inst/iMEM_i_25/O
                         net (fo=2, routed)           0.213   100.003    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[3]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    50.030    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.030    
                         arrival time                         100.003    
  -------------------------------------------------------------------
                         slack                                 49.973    

Slack (MET) :             49.977ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x26_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.865ns  (logic 0.356ns (41.156%)  route 0.509ns (58.844%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 99.141 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.578    99.141    iCPU/regfile_inst/clk0
    SLICE_X57Y57         FDRE                                         r  iCPU/regfile_inst/x26_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y57         FDRE (Prop_fdre_C_Q)         0.141    99.282 r  iCPU/regfile_inst/x26_reg[20]/Q
                         net (fo=2, routed)           0.111    99.393    iCPU/regfile_inst/x26_reg_n_2_[20]
    SLICE_X58Y56         LUT6 (Prop_lut6_I1_O)        0.045    99.438 r  iCPU/regfile_inst/iMEM_i_262/O
                         net (fo=1, routed)           0.000    99.438    iCPU/regfile_inst/iMEM_i_262_n_2
    SLICE_X58Y56         MUXF7 (Prop_muxf7_I0_O)      0.062    99.500 r  iCPU/regfile_inst/iMEM_i_90/O
                         net (fo=1, routed)           0.196    99.696    iCPU/regfile_inst/iMEM_i_90_n_2
    SLICE_X58Y55         LUT6 (Prop_lut6_I0_O)        0.108    99.804 r  iCPU/regfile_inst/iMEM_i_24/O
                         net (fo=2, routed)           0.203   100.006    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[4]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    50.030    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.030    
                         arrival time                         100.006    
  -------------------------------------------------------------------
                         slack                                 49.977    

Slack (MET) :             49.981ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.865ns  (logic 0.368ns (42.541%)  route 0.497ns (57.459%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 99.145 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.582    99.145    iCPU/regfile_inst/clk0
    SLICE_X63Y51         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51         FDRE (Prop_fdre_C_Q)         0.141    99.286 r  iCPU/regfile_inst/x6_reg[9]/Q
                         net (fo=2, routed)           0.114    99.400    iCPU/regfile_inst/x6_reg_n_2_[9]
    SLICE_X60Y52         LUT6 (Prop_lut6_I1_O)        0.045    99.445 r  iCPU/regfile_inst/iMEM_i_357/O
                         net (fo=1, routed)           0.000    99.445    iCPU/regfile_inst/iMEM_i_357_n_2
    SLICE_X60Y52         MUXF7 (Prop_muxf7_I1_O)      0.074    99.519 r  iCPU/regfile_inst/iMEM_i_137/O
                         net (fo=2, routed)           0.109    99.628    iCPU/regfile_inst/iMEM_i_137_n_2
    SLICE_X61Y52         LUT6 (Prop_lut6_I5_O)        0.108    99.736 r  iCPU/regfile_inst/iMEM_i_35/O
                         net (fo=2, routed)           0.275   100.010    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[9]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.030    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.030    
                         arrival time                         100.010    
  -------------------------------------------------------------------
                         slack                                 49.981    

Slack (MET) :             49.983ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x25_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.876ns  (logic 0.379ns (43.284%)  route 0.497ns (56.716%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.863ns = ( 99.137 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.574    99.137    iCPU/regfile_inst/clk0
    SLICE_X54Y65         FDRE                                         r  iCPU/regfile_inst/x25_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.164    99.301 r  iCPU/regfile_inst/x25_reg[30]/Q
                         net (fo=2, routed)           0.118    99.420    iCPU/regfile_inst/x25_reg_n_2_[30]
    SLICE_X55Y63         LUT6 (Prop_lut6_I3_O)        0.045    99.465 r  iCPU/regfile_inst/iMEM_i_182/O
                         net (fo=1, routed)           0.000    99.465    iCPU/regfile_inst/iMEM_i_182_n_2
    SLICE_X55Y63         MUXF7 (Prop_muxf7_I0_O)      0.062    99.527 r  iCPU/regfile_inst/iMEM_i_50/O
                         net (fo=1, routed)           0.114    99.641    iCPU/regfile_inst/iMEM_i_50_n_2
    SLICE_X55Y61         LUT6 (Prop_lut6_I0_O)        0.108    99.749 r  iCPU/regfile_inst/iMEM_i_14/O
                         net (fo=2, routed)           0.264   100.013    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[14]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296    50.030    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.030    
                         arrival time                         100.013    
  -------------------------------------------------------------------
                         slack                                 49.983    

Slack (MET) :             50.031ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x26_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.943ns  (logic 0.356ns (37.741%)  route 0.587ns (62.259%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.883ns = ( 99.117 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.554    99.117    iCPU/regfile_inst/clk0
    SLICE_X52Y53         FDRE                                         r  iCPU/regfile_inst/x26_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.141    99.258 r  iCPU/regfile_inst/x26_reg[11]/Q
                         net (fo=2, routed)           0.142    99.400    iCPU/regfile_inst/x26_reg_n_2_[11]
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.045    99.445 r  iCPU/regfile_inst/iMEM_i_334/O
                         net (fo=1, routed)           0.000    99.445    iCPU/regfile_inst/iMEM_i_334_n_2
    SLICE_X51Y52         MUXF7 (Prop_muxf7_I0_O)      0.062    99.507 r  iCPU/regfile_inst/iMEM_i_126/O
                         net (fo=2, routed)           0.114    99.621    iCPU/regfile_inst/iMEM_i_126_n_2
    SLICE_X51Y50         LUT6 (Prop_lut6_I0_O)        0.108    99.729 r  iCPU/regfile_inst/iMEM_i_33/O
                         net (fo=2, routed)           0.331   100.061    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[11]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.030    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.030    
                         arrival time                         100.061    
  -------------------------------------------------------------------
                         slack                                 50.031    

Slack (MET) :             50.032ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x9_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.921ns  (logic 0.379ns (41.159%)  route 0.542ns (58.841%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.859ns = ( 99.141 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.578    99.141    iCPU/regfile_inst/clk0
    SLICE_X62Y62         FDRE                                         r  iCPU/regfile_inst/x9_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.164    99.305 r  iCPU/regfile_inst/x9_reg[25]/Q
                         net (fo=2, routed)           0.105    99.410    iCPU/regfile_inst/x9_reg_n_2_[25]
    SLICE_X61Y62         LUT6 (Prop_lut6_I3_O)        0.045    99.455 r  iCPU/regfile_inst/iMEM_i_226/O
                         net (fo=1, routed)           0.000    99.455    iCPU/regfile_inst/iMEM_i_226_n_2
    SLICE_X61Y62         MUXF7 (Prop_muxf7_I0_O)      0.062    99.517 r  iCPU/regfile_inst/iMEM_i_72/O
                         net (fo=1, routed)           0.098    99.615    iCPU/regfile_inst/iMEM_i_72_n_2
    SLICE_X63Y61         LUT6 (Prop_lut6_I3_O)        0.108    99.723 r  iCPU/regfile_inst/iMEM_i_19/O
                         net (fo=2, routed)           0.339   100.062    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[9]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.030    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.030    
                         arrival time                         100.062    
  -------------------------------------------------------------------
                         slack                                 50.032    

Slack (MET) :             50.038ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.928ns  (logic 0.379ns (40.823%)  route 0.549ns (59.177%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.861ns = ( 99.139 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.576    99.139    iCPU/regfile_inst/clk0
    SLICE_X58Y62         FDRE                                         r  iCPU/regfile_inst/x2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.164    99.303 r  iCPU/regfile_inst/x2_reg[26]/Q
                         net (fo=2, routed)           0.108    99.411    iCPU/regfile_inst/x2_reg_n_2_[26]
    SLICE_X57Y63         LUT5 (Prop_lut5_I1_O)        0.045    99.456 r  iCPU/regfile_inst/iMEM_i_220/O
                         net (fo=1, routed)           0.000    99.456    iCPU/regfile_inst/iMEM_i_220_n_2
    SLICE_X57Y63         MUXF7 (Prop_muxf7_I0_O)      0.062    99.518 r  iCPU/regfile_inst/iMEM_i_69/O
                         net (fo=1, routed)           0.098    99.616    iCPU/regfile_inst/iMEM_i_69_n_2
    SLICE_X59Y63         LUT6 (Prop_lut6_I5_O)        0.108    99.724 r  iCPU/regfile_inst/iMEM_i_18/O
                         net (fo=2, routed)           0.344   100.068    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[10]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    50.030    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.030    
                         arrival time                         100.068    
  -------------------------------------------------------------------
                         slack                                 50.038    

Slack (MET) :             50.053ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x15_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.963ns  (logic 0.382ns (39.683%)  route 0.581ns (60.317%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 99.120 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.557    99.120    iCPU/regfile_inst/clk0
    SLICE_X50Y49         FDRE                                         r  iCPU/regfile_inst/x15_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164    99.284 r  iCPU/regfile_inst/x15_reg[10]/Q
                         net (fo=2, routed)           0.094    99.379    iCPU/regfile_inst/x15_reg_n_2_[10]
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.045    99.424 r  iCPU/regfile_inst/iMEM_i_347/O
                         net (fo=1, routed)           0.000    99.424    iCPU/regfile_inst/iMEM_i_347_n_2
    SLICE_X51Y49         MUXF7 (Prop_muxf7_I1_O)      0.065    99.489 r  iCPU/regfile_inst/iMEM_i_132/O
                         net (fo=2, routed)           0.148    99.637    iCPU/regfile_inst/iMEM_i_132_n_2
    SLICE_X51Y50         LUT6 (Prop_lut6_I3_O)        0.108    99.745 r  iCPU/regfile_inst/iMEM_i_34/O
                         net (fo=2, routed)           0.338   100.083    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[10]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    50.030    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.030    
                         arrival time                         100.083    
  -------------------------------------------------------------------
                         slack                                 50.053    

Slack (MET) :             50.060ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x24_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.944ns  (logic 0.356ns (37.709%)  route 0.588ns (62.291%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.855ns = ( 99.145 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.582    99.145    iCPU/regfile_inst/clk0
    SLICE_X63Y52         FDRE                                         r  iCPU/regfile_inst/x24_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141    99.286 r  iCPU/regfile_inst/x24_reg[12]/Q
                         net (fo=2, routed)           0.151    99.438    iCPU/regfile_inst/x24_reg_n_2_[12]
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.045    99.483 r  iCPU/regfile_inst/iMEM_i_326/O
                         net (fo=1, routed)           0.000    99.483    iCPU/regfile_inst/iMEM_i_326_n_2
    SLICE_X63Y53         MUXF7 (Prop_muxf7_I0_O)      0.062    99.545 r  iCPU/regfile_inst/iMEM_i_122/O
                         net (fo=2, routed)           0.114    99.659    iCPU/regfile_inst/iMEM_i_122_n_2
    SLICE_X63Y51         LUT6 (Prop_lut6_I0_O)        0.108    99.767 r  iCPU/regfile_inst/iMEM_i_32/O
                         net (fo=2, routed)           0.323   100.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[12]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    50.030    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.030    
                         arrival time                         100.089    
  -------------------------------------------------------------------
                         slack                                 50.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       75.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.031ns  (logic 4.994ns (31.151%)  route 11.037ns (68.849%))
  Logic Levels:           12  (LDPE=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.901ns = ( 47.099 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=257, routed)         2.310    27.418    iCPU/regfile_inst/douta[16]
    SLICE_X43Y62         LUT6 (Prop_lut6_I2_O)        0.124    27.542 f  iCPU/regfile_inst/x1[15]_i_23/O
                         net (fo=1, routed)           0.000    27.542    iCPU/regfile_inst/x1[15]_i_23_n_2
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    27.754 f  iCPU/regfile_inst/x1_reg[15]_i_14/O
                         net (fo=1, routed)           0.000    27.754    iCPU/regfile_inst/x1_reg[15]_i_14_n_2
    SLICE_X43Y62         MUXF8 (Prop_muxf8_I1_O)      0.094    27.848 f  iCPU/regfile_inst/x1_reg[15]_i_8/O
                         net (fo=1, routed)           1.553    29.401    iCPU/regfile_inst/x1_reg[15]_i_8_n_2
    SLICE_X55Y51         LUT5 (Prop_lut5_I2_O)        0.316    29.717 r  iCPU/regfile_inst/x1[15]_i_3/O
                         net (fo=9, routed)           0.868    30.585    iCPU/regfile_inst/tempA_reg[16]_i_3_n_2
    SLICE_X65Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.709 f  iCPU/regfile_inst/x1[30]_i_16/O
                         net (fo=4, routed)           0.809    31.518    iCPU/regfile_inst/x1[30]_i_16_n_2
    SLICE_X65Y46         LUT6 (Prop_lut6_I0_O)        0.124    31.642 f  iCPU/regfile_inst/x1[30]_i_9/O
                         net (fo=4, routed)           0.857    32.500    iCPU/regfile_inst/x1[30]_i_9_n_2
    SLICE_X69Y48         LUT6 (Prop_lut6_I3_O)        0.124    32.624 f  iCPU/regfile_inst/x1[29]_i_5/O
                         net (fo=1, routed)           0.713    33.337    iCPU/regfile_inst/x1[29]_i_5_n_2
    SLICE_X63Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.461 f  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=1, routed)           0.644    34.105    iCPU/regfile_inst/x1[29]_i_2_n_2
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    34.229 f  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=33, routed)          0.959    35.188    iCPU/regfile_inst/x1[29]_i_1_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I2_O)        0.150    35.338 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790    36.128    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326    36.454 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825    37.279    iDec/x3_reg[31]
    SLICE_X56Y55         LDPE (SetClr_ldpe_PRE_Q)     0.698    37.977 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.709    38.686    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.593    47.099    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.317    
                         clock uncertainty           -0.231    47.086    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    46.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.643    
                         arrival time                         -38.686    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             8.097ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        15.882ns  (logic 4.994ns (31.445%)  route 10.888ns (68.555%))
  Logic Levels:           12  (LDPE=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=257, routed)         2.310    27.418    iCPU/regfile_inst/douta[16]
    SLICE_X43Y62         LUT6 (Prop_lut6_I2_O)        0.124    27.542 f  iCPU/regfile_inst/x1[15]_i_23/O
                         net (fo=1, routed)           0.000    27.542    iCPU/regfile_inst/x1[15]_i_23_n_2
    SLICE_X43Y62         MUXF7 (Prop_muxf7_I0_O)      0.212    27.754 f  iCPU/regfile_inst/x1_reg[15]_i_14/O
                         net (fo=1, routed)           0.000    27.754    iCPU/regfile_inst/x1_reg[15]_i_14_n_2
    SLICE_X43Y62         MUXF8 (Prop_muxf8_I1_O)      0.094    27.848 f  iCPU/regfile_inst/x1_reg[15]_i_8/O
                         net (fo=1, routed)           1.553    29.401    iCPU/regfile_inst/x1_reg[15]_i_8_n_2
    SLICE_X55Y51         LUT5 (Prop_lut5_I2_O)        0.316    29.717 r  iCPU/regfile_inst/x1[15]_i_3/O
                         net (fo=9, routed)           0.868    30.585    iCPU/regfile_inst/tempA_reg[16]_i_3_n_2
    SLICE_X65Y45         LUT5 (Prop_lut5_I0_O)        0.124    30.709 f  iCPU/regfile_inst/x1[30]_i_16/O
                         net (fo=4, routed)           0.809    31.518    iCPU/regfile_inst/x1[30]_i_16_n_2
    SLICE_X65Y46         LUT6 (Prop_lut6_I0_O)        0.124    31.642 f  iCPU/regfile_inst/x1[30]_i_9/O
                         net (fo=4, routed)           0.857    32.500    iCPU/regfile_inst/x1[30]_i_9_n_2
    SLICE_X69Y48         LUT6 (Prop_lut6_I3_O)        0.124    32.624 f  iCPU/regfile_inst/x1[29]_i_5/O
                         net (fo=1, routed)           0.713    33.337    iCPU/regfile_inst/x1[29]_i_5_n_2
    SLICE_X63Y49         LUT6 (Prop_lut6_I0_O)        0.124    33.461 f  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=1, routed)           0.644    34.105    iCPU/regfile_inst/x1[29]_i_2_n_2
    SLICE_X62Y51         LUT6 (Prop_lut6_I0_O)        0.124    34.229 f  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=33, routed)          0.959    35.188    iCPU/regfile_inst/x1[29]_i_1_n_2
    SLICE_X56Y55         LUT3 (Prop_lut3_I2_O)        0.150    35.338 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           0.790    36.128    iCPU/regfile_inst/cs_mem_reg_i_8_n_2
    SLICE_X60Y56         LUT6 (Prop_lut6_I0_O)        0.326    36.454 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.825    37.279    iDec/x3_reg[31]
    SLICE_X56Y55         LDPE (SetClr_ldpe_PRE_Q)     0.698    37.977 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.559    38.536    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.582    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.306    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    46.633    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.633    
                         arrival time                         -38.536    
  -------------------------------------------------------------------
                         slack                                  8.097    

Slack (MET) :             9.279ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.372ns  (logic 4.011ns (27.907%)  route 10.361ns (72.092%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=257, routed)         2.407    27.516    iCPU/regfile_inst/douta[16]
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.124    27.640 r  iCPU/regfile_inst/x1[28]_i_17/O
                         net (fo=1, routed)           0.000    27.640    iCPU/regfile_inst/x1[28]_i_17_n_2
    SLICE_X49Y64         MUXF7 (Prop_muxf7_I1_O)      0.245    27.885 r  iCPU/regfile_inst/x1_reg[28]_i_11/O
                         net (fo=1, routed)           0.000    27.885    iCPU/regfile_inst/x1_reg[28]_i_11_n_2
    SLICE_X49Y64         MUXF8 (Prop_muxf8_I0_O)      0.104    27.989 r  iCPU/regfile_inst/x1_reg[28]_i_7/O
                         net (fo=1, routed)           1.197    29.186    iCPU/regfile_inst/x1_reg[28]_i_7_n_2
    SLICE_X55Y54         LUT5 (Prop_lut5_I0_O)        0.316    29.502 f  iCPU/regfile_inst/x1[28]_i_3/O
                         net (fo=13, routed)          1.690    31.192    iCPU/regfile_inst/tempA_reg[28]_i_2_n_2
    SLICE_X69Y45         LUT6 (Prop_lut6_I0_O)        0.124    31.316 r  iCPU/regfile_inst/x1[12]_i_15/O
                         net (fo=3, routed)           0.832    32.148    iCPU/regfile_inst/x1[12]_i_15_n_2
    SLICE_X69Y44         LUT6 (Prop_lut6_I1_O)        0.124    32.272 r  iCPU/regfile_inst/x1[8]_i_10/O
                         net (fo=4, routed)           1.162    33.434    iCPU/regfile_inst/x1[8]_i_10_n_2
    SLICE_X63Y44         LUT6 (Prop_lut6_I1_O)        0.124    33.558 r  iCPU/regfile_inst/x1[7]_i_6/O
                         net (fo=1, routed)           0.324    33.883    iCPU/regfile_inst/x1[7]_i_6_n_2
    SLICE_X58Y44         LUT6 (Prop_lut6_I3_O)        0.124    34.007 r  iCPU/regfile_inst/x1[7]_i_2/O
                         net (fo=1, routed)           0.645    34.652    iCPU/regfile_inst/x1[7]_i_2_n_2
    SLICE_X56Y45         LUT6 (Prop_lut6_I0_O)        0.124    34.776 r  iCPU/regfile_inst/x1[7]_i_1/O
                         net (fo=36, routed)          1.082    35.858    iCPU/regfile_inst/x1[7]_i_1_n_2
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.148    36.006 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=2, routed)           1.021    37.027    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.582    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.306    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770    46.306    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.306    
                         arrival time                         -37.027    
  -------------------------------------------------------------------
                         slack                                  9.279    

Slack (MET) :             9.365ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.282ns  (logic 4.013ns (28.098%)  route 10.269ns (71.902%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=257, routed)         2.407    27.516    iCPU/regfile_inst/douta[16]
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.124    27.640 r  iCPU/regfile_inst/x1[28]_i_17/O
                         net (fo=1, routed)           0.000    27.640    iCPU/regfile_inst/x1[28]_i_17_n_2
    SLICE_X49Y64         MUXF7 (Prop_muxf7_I1_O)      0.245    27.885 r  iCPU/regfile_inst/x1_reg[28]_i_11/O
                         net (fo=1, routed)           0.000    27.885    iCPU/regfile_inst/x1_reg[28]_i_11_n_2
    SLICE_X49Y64         MUXF8 (Prop_muxf8_I0_O)      0.104    27.989 r  iCPU/regfile_inst/x1_reg[28]_i_7/O
                         net (fo=1, routed)           1.197    29.186    iCPU/regfile_inst/x1_reg[28]_i_7_n_2
    SLICE_X55Y54         LUT5 (Prop_lut5_I0_O)        0.316    29.502 f  iCPU/regfile_inst/x1[28]_i_3/O
                         net (fo=13, routed)          1.690    31.192    iCPU/regfile_inst/tempA_reg[28]_i_2_n_2
    SLICE_X69Y45         LUT6 (Prop_lut6_I0_O)        0.124    31.316 r  iCPU/regfile_inst/x1[12]_i_15/O
                         net (fo=3, routed)           0.809    32.125    iCPU/regfile_inst/x1[12]_i_15_n_2
    SLICE_X69Y44         LUT6 (Prop_lut6_I3_O)        0.124    32.249 r  iCPU/regfile_inst/x1[4]_i_10/O
                         net (fo=4, routed)           0.637    32.886    iCPU/regfile_inst/x1[4]_i_10_n_2
    SLICE_X62Y43         LUT6 (Prop_lut6_I3_O)        0.124    33.010 r  iCPU/regfile_inst/x1[2]_i_6/O
                         net (fo=1, routed)           0.408    33.418    iCPU/regfile_inst/x1[2]_i_6_n_2
    SLICE_X61Y44         LUT6 (Prop_lut6_I3_O)        0.124    33.542 r  iCPU/regfile_inst/x1[2]_i_2/O
                         net (fo=1, routed)           0.588    34.130    iCPU/regfile_inst/x1[2]_i_2_n_2
    SLICE_X58Y44         LUT6 (Prop_lut6_I0_O)        0.124    34.254 r  iCPU/regfile_inst/x1[2]_i_1/O
                         net (fo=37, routed)          1.317    35.571    iCPU/regfile_inst/x1[2]_i_1_n_2
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.150    35.721 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=4, routed)           1.216    36.937    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.582    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.306    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.774    46.302    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.302    
                         arrival time                         -36.937    
  -------------------------------------------------------------------
                         slack                                  9.365    

Slack (MET) :             9.595ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.069ns  (logic 3.864ns (27.464%)  route 10.205ns (72.536%))
  Logic Levels:           9  (LUT2=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.901ns = ( 47.099 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=258, routed)         1.925    27.034    iCPU/regfile_inst/douta[21]
    SLICE_X49Y59         LUT6 (Prop_lut6_I2_O)        0.124    27.158 f  iCPU/regfile_inst/iMEM_i_403/O
                         net (fo=1, routed)           0.000    27.158    iCPU/regfile_inst/iMEM_i_403_n_2
    SLICE_X49Y59         MUXF7 (Prop_muxf7_I1_O)      0.217    27.375 f  iCPU/regfile_inst/iMEM_i_160/O
                         net (fo=1, routed)           0.999    28.374    iCPU/regfile_inst/iMEM_i_160_n_2
    SLICE_X46Y57         LUT6 (Prop_lut6_I3_O)        0.299    28.673 f  iCPU/regfile_inst/iMEM_i_41/O
                         net (fo=9, routed)           1.362    30.035    iCPU/regfile_inst/write_data[3]
    SLICE_X56Y46         LUT6 (Prop_lut6_I2_O)        0.124    30.159 r  iCPU/regfile_inst/x1[3]_i_4/O
                         net (fo=82, routed)          1.622    31.780    iCPU/regfile_inst/tempB_reg[4]_i_4_n_2
    SLICE_X69Y44         LUT6 (Prop_lut6_I4_O)        0.124    31.904 r  iCPU/regfile_inst/x1[12]_i_10/O
                         net (fo=4, routed)           0.993    32.898    iCPU/regfile_inst/x1[12]_i_10_n_2
    SLICE_X63Y44         LUT6 (Prop_lut6_I0_O)        0.124    33.022 r  iCPU/regfile_inst/x1[9]_i_6/O
                         net (fo=1, routed)           0.808    33.830    iCPU/regfile_inst/x1[9]_i_6_n_2
    SLICE_X60Y45         LUT6 (Prop_lut6_I3_O)        0.124    33.954 r  iCPU/regfile_inst/x1[9]_i_2/O
                         net (fo=1, routed)           0.302    34.256    iCPU/regfile_inst/x1[9]_i_2_n_2
    SLICE_X60Y46         LUT6 (Prop_lut6_I0_O)        0.124    34.380 r  iCPU/regfile_inst/x1[9]_i_1/O
                         net (fo=36, routed)          1.031    35.411    iCPU/regfile_inst/x1[9]_i_1_n_2
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.150    35.561 r  iCPU/regfile_inst/iMEM_i_5/O
                         net (fo=2, routed)           1.163    36.724    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.593    47.099    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.317    
                         clock uncertainty           -0.231    47.086    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.768    46.318    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.318    
                         arrival time                         -36.724    
  -------------------------------------------------------------------
                         slack                                  9.595    

Slack (MET) :             9.627ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        14.034ns  (logic 4.011ns (28.580%)  route 10.023ns (71.420%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.901ns = ( 47.099 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=257, routed)         2.407    27.516    iCPU/regfile_inst/douta[16]
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.124    27.640 r  iCPU/regfile_inst/x1[28]_i_17/O
                         net (fo=1, routed)           0.000    27.640    iCPU/regfile_inst/x1[28]_i_17_n_2
    SLICE_X49Y64         MUXF7 (Prop_muxf7_I1_O)      0.245    27.885 r  iCPU/regfile_inst/x1_reg[28]_i_11/O
                         net (fo=1, routed)           0.000    27.885    iCPU/regfile_inst/x1_reg[28]_i_11_n_2
    SLICE_X49Y64         MUXF8 (Prop_muxf8_I0_O)      0.104    27.989 r  iCPU/regfile_inst/x1_reg[28]_i_7/O
                         net (fo=1, routed)           1.197    29.186    iCPU/regfile_inst/x1_reg[28]_i_7_n_2
    SLICE_X55Y54         LUT5 (Prop_lut5_I0_O)        0.316    29.502 f  iCPU/regfile_inst/x1[28]_i_3/O
                         net (fo=13, routed)          1.690    31.192    iCPU/regfile_inst/tempA_reg[28]_i_2_n_2
    SLICE_X69Y45         LUT6 (Prop_lut6_I0_O)        0.124    31.316 r  iCPU/regfile_inst/x1[12]_i_15/O
                         net (fo=3, routed)           0.832    32.148    iCPU/regfile_inst/x1[12]_i_15_n_2
    SLICE_X69Y44         LUT6 (Prop_lut6_I1_O)        0.124    32.272 r  iCPU/regfile_inst/x1[8]_i_10/O
                         net (fo=4, routed)           1.162    33.434    iCPU/regfile_inst/x1[8]_i_10_n_2
    SLICE_X63Y44         LUT6 (Prop_lut6_I1_O)        0.124    33.558 r  iCPU/regfile_inst/x1[7]_i_6/O
                         net (fo=1, routed)           0.324    33.883    iCPU/regfile_inst/x1[7]_i_6_n_2
    SLICE_X58Y44         LUT6 (Prop_lut6_I3_O)        0.124    34.007 r  iCPU/regfile_inst/x1[7]_i_2/O
                         net (fo=1, routed)           0.645    34.652    iCPU/regfile_inst/x1[7]_i_2_n_2
    SLICE_X56Y45         LUT6 (Prop_lut6_I0_O)        0.124    34.776 r  iCPU/regfile_inst/x1[7]_i_1/O
                         net (fo=36, routed)          1.082    35.858    iCPU/regfile_inst/x1[7]_i_1_n_2
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.148    36.006 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=2, routed)           0.683    36.689    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.593    47.099    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.317    
                         clock uncertainty           -0.231    47.086    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770    46.316    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.316    
                         arrival time                         -36.689    
  -------------------------------------------------------------------
                         slack                                  9.627    

Slack (MET) :             9.688ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.943ns  (logic 4.006ns (28.731%)  route 9.937ns (71.269%))
  Logic Levels:           10  (LUT2=1 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=257, routed)         2.455    27.564    iCPU/regfile_inst/douta[16]
    SLICE_X58Y63         LUT5 (Prop_lut5_I2_O)        0.124    27.688 r  iCPU/regfile_inst/x1[26]_i_17/O
                         net (fo=1, routed)           0.000    27.688    iCPU/regfile_inst/x1[26]_i_17_n_2
    SLICE_X58Y63         MUXF7 (Prop_muxf7_I0_O)      0.241    27.929 r  iCPU/regfile_inst/x1_reg[26]_i_12/O
                         net (fo=1, routed)           0.000    27.929    iCPU/regfile_inst/x1_reg[26]_i_12_n_2
    SLICE_X58Y63         MUXF8 (Prop_muxf8_I0_O)      0.098    28.027 r  iCPU/regfile_inst/x1_reg[26]_i_7/O
                         net (fo=1, routed)           1.033    29.060    iCPU/regfile_inst/x1_reg[26]_i_7_n_2
    SLICE_X55Y54         LUT5 (Prop_lut5_I0_O)        0.319    29.379 f  iCPU/regfile_inst/x1[26]_i_3/O
                         net (fo=11, routed)          1.582    30.961    iCPU/regfile_inst/tempA_reg[28]_i_4_n_2
    SLICE_X65Y45         LUT6 (Prop_lut6_I0_O)        0.124    31.085 r  iCPU/regfile_inst/x1[10]_i_15/O
                         net (fo=3, routed)           0.818    31.902    iCPU/regfile_inst/x1[10]_i_15_n_2
    SLICE_X65Y44         LUT6 (Prop_lut6_I1_O)        0.124    32.026 r  iCPU/regfile_inst/x1[6]_i_10/O
                         net (fo=4, routed)           0.753    32.779    iCPU/regfile_inst/x1[6]_i_10_n_2
    SLICE_X65Y43         LUT6 (Prop_lut6_I3_O)        0.124    32.903 r  iCPU/regfile_inst/x1[4]_i_6/O
                         net (fo=1, routed)           0.561    33.465    iCPU/regfile_inst/x1[4]_i_6_n_2
    SLICE_X61Y44         LUT6 (Prop_lut6_I3_O)        0.124    33.589 r  iCPU/regfile_inst/x1[4]_i_2/O
                         net (fo=1, routed)           0.733    34.322    iCPU/regfile_inst/x1[4]_i_2_n_2
    SLICE_X56Y45         LUT6 (Prop_lut6_I0_O)        0.124    34.446 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=36, routed)          0.947    35.393    iCPU/regfile_inst/x1[4]_i_1_n_2
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.150    35.543 r  iCPU/regfile_inst/iMEM_i_10/O
                         net (fo=5, routed)           1.055    36.598    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.582    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.306    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.790    46.286    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.286    
                         arrival time                         -36.598    
  -------------------------------------------------------------------
                         slack                                  9.688    

Slack (MET) :             9.711ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.931ns  (logic 4.100ns (29.431%)  route 9.831ns (70.569%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.901ns = ( 47.099 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=258, routed)         2.147    27.256    iCPU/regfile_inst/douta[20]
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.124    27.380 f  iCPU/regfile_inst/iMEM_i_205/O
                         net (fo=1, routed)           0.000    27.380    iCPU/regfile_inst/iMEM_i_205_n_2
    SLICE_X48Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    27.597 f  iCPU/regfile_inst/iMEM_i_61/O
                         net (fo=1, routed)           0.919    28.516    iCPU/regfile_inst/iMEM_i_61_n_2
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.299    28.815 f  iCPU/regfile_inst/iMEM_i_16/O
                         net (fo=2, routed)           1.057    29.872    iCPU/regfile_inst/write_data[28]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124    29.996 r  iCPU/regfile_inst/x1[28]_i_4/O
                         net (fo=7, routed)           0.958    30.954    iCPU/regfile_inst/tempB_reg[28]_i_2_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I1_O)        0.152    31.106 f  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838    31.944    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332    32.276 r  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.266    33.542    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X62Y46         LUT6 (Prop_lut6_I2_O)        0.124    33.666 r  iCPU/regfile_inst/x1[8]_i_2/O
                         net (fo=1, routed)           0.452    34.118    iCPU/regfile_inst/x1[8]_i_2_n_2
    SLICE_X62Y46         LUT6 (Prop_lut6_I0_O)        0.124    34.242 r  iCPU/regfile_inst/x1[8]_i_1/O
                         net (fo=36, routed)          1.357    35.599    iCPU/regfile_inst/x1[8]_i_1_n_2
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.150    35.749 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=2, routed)           0.836    36.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.593    47.099    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.317    
                         clock uncertainty           -0.231    47.086    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.790    46.296    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.296    
                         arrival time                         -36.585    
  -------------------------------------------------------------------
                         slack                                  9.711    

Slack (MET) :             9.714ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.944ns  (logic 4.013ns (28.779%)  route 9.931ns (71.221%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.901ns = ( 47.099 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=257, routed)         2.407    27.516    iCPU/regfile_inst/douta[16]
    SLICE_X49Y64         LUT6 (Prop_lut6_I2_O)        0.124    27.640 r  iCPU/regfile_inst/x1[28]_i_17/O
                         net (fo=1, routed)           0.000    27.640    iCPU/regfile_inst/x1[28]_i_17_n_2
    SLICE_X49Y64         MUXF7 (Prop_muxf7_I1_O)      0.245    27.885 r  iCPU/regfile_inst/x1_reg[28]_i_11/O
                         net (fo=1, routed)           0.000    27.885    iCPU/regfile_inst/x1_reg[28]_i_11_n_2
    SLICE_X49Y64         MUXF8 (Prop_muxf8_I0_O)      0.104    27.989 r  iCPU/regfile_inst/x1_reg[28]_i_7/O
                         net (fo=1, routed)           1.197    29.186    iCPU/regfile_inst/x1_reg[28]_i_7_n_2
    SLICE_X55Y54         LUT5 (Prop_lut5_I0_O)        0.316    29.502 f  iCPU/regfile_inst/x1[28]_i_3/O
                         net (fo=13, routed)          1.690    31.192    iCPU/regfile_inst/tempA_reg[28]_i_2_n_2
    SLICE_X69Y45         LUT6 (Prop_lut6_I0_O)        0.124    31.316 r  iCPU/regfile_inst/x1[12]_i_15/O
                         net (fo=3, routed)           0.809    32.125    iCPU/regfile_inst/x1[12]_i_15_n_2
    SLICE_X69Y44         LUT6 (Prop_lut6_I3_O)        0.124    32.249 r  iCPU/regfile_inst/x1[4]_i_10/O
                         net (fo=4, routed)           0.637    32.886    iCPU/regfile_inst/x1[4]_i_10_n_2
    SLICE_X62Y43         LUT6 (Prop_lut6_I3_O)        0.124    33.010 r  iCPU/regfile_inst/x1[2]_i_6/O
                         net (fo=1, routed)           0.408    33.418    iCPU/regfile_inst/x1[2]_i_6_n_2
    SLICE_X61Y44         LUT6 (Prop_lut6_I3_O)        0.124    33.542 r  iCPU/regfile_inst/x1[2]_i_2/O
                         net (fo=1, routed)           0.588    34.130    iCPU/regfile_inst/x1[2]_i_2_n_2
    SLICE_X58Y44         LUT6 (Prop_lut6_I0_O)        0.124    34.254 r  iCPU/regfile_inst/x1[2]_i_1/O
                         net (fo=37, routed)          1.317    35.571    iCPU/regfile_inst/x1[2]_i_1_n_2
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.150    35.721 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=4, routed)           0.878    36.599    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.593    47.099    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.317    
                         clock uncertainty           -0.231    47.086    
    RAMB36_X3Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.774    46.312    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.312    
                         arrival time                         -36.599    
  -------------------------------------------------------------------
                         slack                                  9.714    

Slack (MET) :             9.775ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.856ns  (logic 4.100ns (29.589%)  route 9.757ns (70.411%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.911ns = ( 47.089 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.346ns = ( 22.654 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    18.942 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    20.797    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    20.898 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.756    22.654    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    25.108 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=258, routed)         2.147    27.256    iCPU/regfile_inst/douta[20]
    SLICE_X48Y64         LUT6 (Prop_lut6_I4_O)        0.124    27.380 f  iCPU/regfile_inst/iMEM_i_205/O
                         net (fo=1, routed)           0.000    27.380    iCPU/regfile_inst/iMEM_i_205_n_2
    SLICE_X48Y64         MUXF7 (Prop_muxf7_I1_O)      0.217    27.597 f  iCPU/regfile_inst/iMEM_i_61/O
                         net (fo=1, routed)           0.919    28.516    iCPU/regfile_inst/iMEM_i_61_n_2
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.299    28.815 f  iCPU/regfile_inst/iMEM_i_16/O
                         net (fo=2, routed)           1.057    29.872    iCPU/regfile_inst/write_data[28]
    SLICE_X56Y52         LUT6 (Prop_lut6_I5_O)        0.124    29.996 r  iCPU/regfile_inst/x1[28]_i_4/O
                         net (fo=7, routed)           0.958    30.954    iCPU/regfile_inst/tempB_reg[28]_i_2_n_2
    SLICE_X61Y50         LUT4 (Prop_lut4_I1_O)        0.152    31.106 f  iCPU/regfile_inst/x1[31]_i_25/O
                         net (fo=1, routed)           0.838    31.944    iCPU/regfile_inst/x1[31]_i_25_n_2
    SLICE_X60Y48         LUT6 (Prop_lut6_I0_O)        0.332    32.276 r  iCPU/regfile_inst/x1[31]_i_14/O
                         net (fo=33, routed)          1.266    33.542    iCPU/regfile_inst/x1[31]_i_14_n_2
    SLICE_X62Y46         LUT6 (Prop_lut6_I2_O)        0.124    33.666 r  iCPU/regfile_inst/x1[8]_i_2/O
                         net (fo=1, routed)           0.452    34.118    iCPU/regfile_inst/x1[8]_i_2_n_2
    SLICE_X62Y46         LUT6 (Prop_lut6_I0_O)        0.124    34.242 r  iCPU/regfile_inst/x1[8]_i_1/O
                         net (fo=36, routed)          1.357    35.599    iCPU/regfile_inst/x1[8]_i_1_n_2
    SLICE_X50Y47         LUT2 (Prop_lut2_I0_O)        0.150    35.749 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=2, routed)           0.762    36.511    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[6]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    43.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    45.416    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    45.507 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.582    47.089    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.218    47.306    
                         clock uncertainty           -0.231    47.076    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.790    46.286    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.286    
                         arrival time                         -36.511    
  -------------------------------------------------------------------
                         slack                                  9.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.639ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.485ns  (logic 0.630ns (42.438%)  route 0.855ns (57.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 124.184 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.620   124.184    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.769 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=102, routed)         0.580   125.349    iCPU/regfile_inst/douta[24]
    SLICE_X61Y52         LUT6 (Prop_lut6_I2_O)        0.045   125.394 r  iCPU/regfile_inst/iMEM_i_35/O
                         net (fo=2, routed)           0.275   125.668    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[9]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.030    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.030    
                         arrival time                         125.668    
  -------------------------------------------------------------------
                         slack                                 75.639    

Slack (MET) :             75.668ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.514ns  (logic 0.630ns (41.620%)  route 0.884ns (58.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 124.184 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.620   124.184    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.769 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=102, routed)         0.681   125.450    iCPU/regfile_inst/douta[24]
    SLICE_X58Y55         LUT6 (Prop_lut6_I2_O)        0.045   125.495 r  iCPU/regfile_inst/iMEM_i_24/O
                         net (fo=2, routed)           0.203   125.697    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[4]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    50.030    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.030    
                         arrival time                         125.697    
  -------------------------------------------------------------------
                         slack                                 75.668    

Slack (MET) :             75.683ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.529ns  (logic 0.630ns (41.191%)  route 0.899ns (58.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 124.184 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.620   124.184    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.769 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=102, routed)         0.568   125.337    iCPU/regfile_inst/douta[24]
    SLICE_X51Y50         LUT6 (Prop_lut6_I2_O)        0.045   125.382 r  iCPU/regfile_inst/iMEM_i_33/O
                         net (fo=2, routed)           0.331   125.713    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[11]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.030    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.030    
                         arrival time                         125.713    
  -------------------------------------------------------------------
                         slack                                 75.683    

Slack (MET) :             75.691ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.537ns  (logic 0.630ns (41.000%)  route 0.907ns (59.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 124.184 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.620   124.184    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.769 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=102, routed)         0.568   125.337    iCPU/regfile_inst/douta[24]
    SLICE_X51Y50         LUT6 (Prop_lut6_I2_O)        0.045   125.382 r  iCPU/regfile_inst/iMEM_i_34/O
                         net (fo=2, routed)           0.338   125.720    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[10]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    50.030    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.030    
                         arrival time                         125.720    
  -------------------------------------------------------------------
                         slack                                 75.691    

Slack (MET) :             75.701ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.337ns  (logic 0.630ns (47.111%)  route 0.707ns (52.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 124.187 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.623   124.187    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585   124.772 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=10, routed)          0.285   125.056    iCPU/regfile_inst/douta[4]
    SLICE_X54Y43         LUT6 (Prop_lut6_I3_O)        0.045   125.101 r  iCPU/regfile_inst/iMEM_i_1/O
                         net (fo=37, routed)          0.422   125.524    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/web[0]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                      0.089    49.823    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.823    
                         arrival time                         125.524    
  -------------------------------------------------------------------
                         slack                                 75.701    

Slack (MET) :             75.701ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.337ns  (logic 0.630ns (47.111%)  route 0.707ns (52.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 124.187 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.623   124.187    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585   124.772 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=10, routed)          0.285   125.056    iCPU/regfile_inst/douta[4]
    SLICE_X54Y43         LUT6 (Prop_lut6_I3_O)        0.045   125.101 r  iCPU/regfile_inst/iMEM_i_1/O
                         net (fo=37, routed)          0.422   125.524    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/web[1]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                      0.089    49.823    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.823    
                         arrival time                         125.524    
  -------------------------------------------------------------------
                         slack                                 75.701    

Slack (MET) :             75.746ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.592ns  (logic 0.630ns (39.584%)  route 0.962ns (60.416%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 124.184 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.620   124.184    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.769 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=44, routed)          0.538   125.307    iCPU/regfile_inst/douta[23]
    SLICE_X53Y55         LUT6 (Prop_lut6_I4_O)        0.045   125.352 r  iCPU/regfile_inst/iMEM_i_30/O
                         net (fo=2, routed)           0.423   125.775    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[14]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.296    50.030    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.030    
                         arrival time                         125.775    
  -------------------------------------------------------------------
                         slack                                 75.746    

Slack (MET) :             75.752ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.388ns  (logic 0.630ns (45.374%)  route 0.758ns (54.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 124.187 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.623   124.187    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585   124.772 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=10, routed)          0.285   125.056    iCPU/regfile_inst/douta[4]
    SLICE_X54Y43         LUT6 (Prop_lut6_I3_O)        0.045   125.101 r  iCPU/regfile_inst/iMEM_i_1/O
                         net (fo=37, routed)          0.474   125.575    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/web[0]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                      0.089    49.823    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.823    
                         arrival time                         125.575    
  -------------------------------------------------------------------
                         slack                                 75.752    

Slack (MET) :             75.752ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.388ns  (logic 0.630ns (45.374%)  route 0.758ns (54.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.813ns = ( 124.187 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.623   124.187    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585   124.772 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=10, routed)          0.285   125.056    iCPU/regfile_inst/douta[4]
    SLICE_X54Y43         LUT6 (Prop_lut6_I3_O)        0.045   125.101 r  iCPU/regfile_inst/iMEM_i_1/O
                         net (fo=37, routed)          0.474   125.575    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/web[1]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                      0.089    49.823    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.823    
                         arrival time                         125.575    
  -------------------------------------------------------------------
                         slack                                 75.752    

Slack (MET) :             75.767ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.613ns  (logic 0.630ns (39.069%)  route 0.983ns (60.931%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns = ( 48.759 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.816ns = ( 124.184 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    Y9                   IBUF                         0.000   125.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421   123.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518   123.538    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026   123.564 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.620   124.184    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.769 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=102, routed)         0.598   125.367    iCPU/regfile_inst/douta[24]
    SLICE_X57Y59         LUT6 (Prop_lut6_I2_O)        0.045   125.412 r  iCPU/regfile_inst/iMEM_i_22/O
                         net (fo=2, routed)           0.385   125.796    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[6]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    Y9                   IBUF                         0.000    50.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    47.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    47.840    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    47.869 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.890    48.759    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.744    49.503    
                         clock uncertainty            0.231    49.734    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296    50.030    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.030    
                         arrival time                         125.796    
  -------------------------------------------------------------------
                         slack                                 75.767    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       22.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       74.557ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.243ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.518ns (31.534%)  route 1.125ns (68.466%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 22.088 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.725    -2.377    iCPU/clk0
    SLICE_X54Y46         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDCE (Prop_fdce_C_Q)         0.518    -1.859 r  iCPU/pc_reg[6]/Q
                         net (fo=3, routed)           1.125    -0.734    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.581    22.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.305    
                         clock uncertainty           -0.231    22.075    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.509    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.509    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                 22.243    

Slack (MET) :             22.280ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.518ns (32.262%)  route 1.088ns (67.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 22.088 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.725    -2.377    iCPU/clk0
    SLICE_X54Y45         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.518    -1.859 r  iCPU/pc_reg[4]/Q
                         net (fo=3, routed)           1.088    -0.771    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.581    22.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.305    
                         clock uncertainty           -0.231    22.075    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.509    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.509    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                 22.280    

Slack (MET) :             22.292ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.594ns  (logic 0.518ns (32.493%)  route 1.076ns (67.507%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 22.088 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.725    -2.377    iCPU/clk0
    SLICE_X54Y45         FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.518    -1.859 r  iCPU/pc_reg[3]/Q
                         net (fo=3, routed)           1.076    -0.783    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.581    22.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.305    
                         clock uncertainty           -0.231    22.075    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    21.509    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.509    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                 22.292    

Slack (MET) :             22.384ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.518ns (34.525%)  route 0.982ns (65.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 22.088 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.726    -2.376    iCPU/clk0
    SLICE_X54Y47         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDCE (Prop_fdce_C_Q)         0.518    -1.858 r  iCPU/pc_reg[11]/Q
                         net (fo=3, routed)           0.982    -0.876    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.581    22.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.305    
                         clock uncertainty           -0.231    22.075    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.509    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.509    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                 22.384    

Slack (MET) :             22.418ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.518ns (35.324%)  route 0.948ns (64.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 22.088 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.726    -2.376    iCPU/clk0
    SLICE_X54Y47         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDCE (Prop_fdce_C_Q)         0.518    -1.858 r  iCPU/pc_reg[10]/Q
                         net (fo=3, routed)           0.948    -0.910    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.581    22.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.305    
                         clock uncertainty           -0.231    22.075    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.509    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.509    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                 22.418    

Slack (MET) :             22.420ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.518ns (35.346%)  route 0.948ns (64.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 22.088 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.725    -2.377    iCPU/clk0
    SLICE_X54Y45         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.518    -1.859 r  iCPU/pc_reg[2]/Q
                         net (fo=3, routed)           0.948    -0.911    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.581    22.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.305    
                         clock uncertainty           -0.231    22.075    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.509    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.509    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                 22.420    

Slack (MET) :             22.433ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.518ns (35.664%)  route 0.934ns (64.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 22.088 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.725    -2.377    iCPU/clk0
    SLICE_X54Y46         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDCE (Prop_fdce_C_Q)         0.518    -1.859 r  iCPU/pc_reg[7]/Q
                         net (fo=3, routed)           0.934    -0.925    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.581    22.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.305    
                         clock uncertainty           -0.231    22.075    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.509    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.509    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                 22.433    

Slack (MET) :             22.433ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.518ns (35.664%)  route 0.934ns (64.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 22.088 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.725    -2.377    iCPU/clk0
    SLICE_X54Y45         FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.518    -1.859 r  iCPU/pc_reg[5]/Q
                         net (fo=3, routed)           0.934    -0.925    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.581    22.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.305    
                         clock uncertainty           -0.231    22.075    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    21.509    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.509    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                 22.433    

Slack (MET) :             22.434ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.451ns  (logic 0.518ns (35.698%)  route 0.933ns (64.302%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 22.088 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.376ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.726    -2.376    iCPU/clk0
    SLICE_X54Y47         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDCE (Prop_fdce_C_Q)         0.518    -1.858 r  iCPU/pc_reg[12]/Q
                         net (fo=3, routed)           0.933    -0.925    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.581    22.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.305    
                         clock uncertainty           -0.231    22.075    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    21.509    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.509    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                 22.434    

Slack (MET) :             22.560ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.518ns (39.088%)  route 0.807ns (60.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.912ns = ( 22.088 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        1.725    -2.377    iCPU/clk0
    SLICE_X54Y46         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDCE (Prop_fdce_C_Q)         0.518    -1.859 r  iCPU/pc_reg[8]/Q
                         net (fo=3, routed)           0.807    -1.052    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    18.724 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    20.415    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    20.506 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.581    22.088    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.218    22.305    
                         clock uncertainty           -0.231    22.075    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.509    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.509    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                 22.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.557ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.456%)  route 0.168ns (50.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 23.760 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 99.143 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.580    99.143    iCPU/clk0
    SLICE_X54Y46         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDCE (Prop_fdce_C_Q)         0.164    99.307 r  iCPU/pc_reg[9]/Q
                         net (fo=3, routed)           0.168    99.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.891    23.760    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.504    
                         clock uncertainty            0.231    24.735    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    24.918    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.918    
                         arrival time                          99.475    
  -------------------------------------------------------------------
                         slack                                 74.557    

Slack (MET) :             74.558ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.367%)  route 0.168ns (50.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 23.760 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 99.143 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.580    99.143    iCPU/clk0
    SLICE_X54Y46         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDCE (Prop_fdce_C_Q)         0.164    99.307 r  iCPU/pc_reg[8]/Q
                         net (fo=3, routed)           0.168    99.475    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.891    23.760    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.504    
                         clock uncertainty            0.231    24.735    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    24.918    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.918    
                         arrival time                          99.475    
  -------------------------------------------------------------------
                         slack                                 74.558    

Slack (MET) :             74.610ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.603%)  route 0.221ns (57.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 23.760 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 99.143 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.580    99.143    iCPU/clk0
    SLICE_X54Y45         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164    99.307 r  iCPU/pc_reg[2]/Q
                         net (fo=3, routed)           0.221    99.528    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.891    23.760    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.504    
                         clock uncertainty            0.231    24.735    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    24.918    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.918    
                         arrival time                          99.528    
  -------------------------------------------------------------------
                         slack                                 74.610    

Slack (MET) :             74.611ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.612%)  route 0.221ns (57.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 23.760 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 99.144 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.581    99.144    iCPU/clk0
    SLICE_X54Y47         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDCE (Prop_fdce_C_Q)         0.164    99.308 r  iCPU/pc_reg[10]/Q
                         net (fo=3, routed)           0.221    99.529    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.891    23.760    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.504    
                         clock uncertainty            0.231    24.735    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    24.918    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.918    
                         arrival time                          99.529    
  -------------------------------------------------------------------
                         slack                                 74.611    

Slack (MET) :             74.615ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.215%)  route 0.224ns (57.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 23.760 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 99.144 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.581    99.144    iCPU/clk0
    SLICE_X54Y47         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDCE (Prop_fdce_C_Q)         0.164    99.308 r  iCPU/pc_reg[12]/Q
                         net (fo=3, routed)           0.224    99.533    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.891    23.760    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.504    
                         clock uncertainty            0.231    24.735    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    24.918    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.918    
                         arrival time                          99.533    
  -------------------------------------------------------------------
                         slack                                 74.615    

Slack (MET) :             74.617ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.850%)  route 0.228ns (58.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 23.760 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 99.143 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.580    99.143    iCPU/clk0
    SLICE_X54Y45         FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y45         FDCE (Prop_fdce_C_Q)         0.164    99.307 r  iCPU/pc_reg[5]/Q
                         net (fo=3, routed)           0.228    99.535    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.891    23.760    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.504    
                         clock uncertainty            0.231    24.735    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    24.918    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.918    
                         arrival time                          99.535    
  -------------------------------------------------------------------
                         slack                                 74.617    

Slack (MET) :             74.617ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.848%)  route 0.228ns (58.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 23.760 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 99.143 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.580    99.143    iCPU/clk0
    SLICE_X54Y46         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDCE (Prop_fdce_C_Q)         0.164    99.307 r  iCPU/pc_reg[7]/Q
                         net (fo=3, routed)           0.228    99.535    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.891    23.760    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.504    
                         clock uncertainty            0.231    24.735    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    24.918    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.918    
                         arrival time                          99.535    
  -------------------------------------------------------------------
                         slack                                 74.617    

Slack (MET) :             74.621ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.585%)  route 0.230ns (58.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.240ns = ( 23.760 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 99.144 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.581    99.144    iCPU/clk0
    SLICE_X54Y47         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDCE (Prop_fdce_C_Q)         0.164    99.308 r  iCPU/pc_reg[11]/Q
                         net (fo=3, routed)           0.230    99.539    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.891    23.760    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y9          RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.504    
                         clock uncertainty            0.231    24.735    
    RAMB36_X3Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    24.918    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.918    
                         arrival time                          99.539    
  -------------------------------------------------------------------
                         slack                                 74.621    

Slack (MET) :             74.665ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.476%)  route 0.274ns (62.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 23.758 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 99.143 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.580    99.143    iCPU/clk0
    SLICE_X54Y46         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDCE (Prop_fdce_C_Q)         0.164    99.307 r  iCPU/pc_reg[9]/Q
                         net (fo=3, routed)           0.274    99.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.889    23.758    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.502    
                         clock uncertainty            0.231    24.733    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    24.916    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.916    
                         arrival time                          99.581    
  -------------------------------------------------------------------
                         slack                                 74.665    

Slack (MET) :             74.666ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.426%)  route 0.274ns (62.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 23.758 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.857ns = ( 99.143 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    Y9                   IBUF                         0.000   100.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    98.020 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    98.538    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    98.564 r  iPLL/inst/clkout1_buf/O
                         net (fo=1079, routed)        0.580    99.143    iCPU/clk0
    SLICE_X54Y46         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDCE (Prop_fdce_C_Q)         0.164    99.307 r  iCPU/pc_reg[8]/Q
                         net (fo=3, routed)           0.274    99.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    Y9                   IBUF                         0.000    25.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    22.276 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    22.840    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    22.869 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.889    23.758    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.744    24.502    
                         clock uncertainty            0.231    24.733    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    24.916    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.916    
                         arrival time                          99.581    
  -------------------------------------------------------------------
                         slack                                 74.666    





