

================================================================
== Vivado HLS Report for 'k2c_affine_matmul'
================================================================
* Date:           Wed Apr 24 12:32:46 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Resource_optimized
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.543|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |      ?|      ?|     17154|          -|          -|     ?|    no    |
        | + Loop 1.1      |  17152|  17152|       134|          -|          -|   128|    no    |
        |  ++ Loop 1.1.1  |     90|     90|        45|          -|          -|     2|    no    |
        |  ++ Loop 1.1.2  |     40|     40|        10|          -|          -|     4|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     591|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      8|     461|     461|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     497|
|Register         |        -|      -|     617|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      9|    1078|    1549|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |sample_fadd_32ns_hbi_U42  |sample_fadd_32ns_hbi  |        0|      2|  205|  203|
    |sample_fmul_32ns_ibs_U43  |sample_fmul_32ns_ibs  |        0|      3|  128|  129|
    |sample_fmul_32ns_ibs_U44  |sample_fmul_32ns_ibs  |        0|      3|  128|  129|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      8|  461|  461|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |sample_mul_mul_8nmb6_U45  |sample_mul_mul_8nmb6  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_39_fu_381_p2       |     +    |      0|  0|  71|          64|           1|
    |inneridx_fu_423_p2   |     +    |      0|  0|  16|           9|           9|
    |j_3_fu_466_p2        |     +    |      0|  0|  15|           8|           1|
    |k_2_fu_550_p2        |     +    |      0|  0|  15|           4|           5|
    |k_3_fu_766_p2        |     +    |      0|  0|  15|           5|           1|
    |sum11_fu_611_p2      |     +    |      0|  0|  16|           9|           9|
    |sum13_fu_644_p2      |     +    |      0|  0|  16|           9|           9|
    |sum15_fu_677_p2      |     +    |      0|  0|  16|           9|           9|
    |sum17_fu_710_p2      |     +    |      0|  0|  16|           9|           9|
    |sum19_fu_746_p2      |     +    |      0|  0|  16|           9|           9|
    |sum22_fu_496_p2      |     +    |      0|  0|  20|          13|          13|
    |sum24_fu_530_p2      |     +    |      0|  0|  20|          13|          13|
    |sum26_fu_569_p2      |     +    |      0|  0|  20|          13|          13|
    |sum28_fu_592_p2      |     +    |      0|  0|  20|          13|          13|
    |sum29_fu_625_p2      |     +    |      0|  0|  20|          13|          13|
    |sum30_fu_658_p2      |     +    |      0|  0|  20|          13|          13|
    |sum31_fu_691_p2      |     +    |      0|  0|  20|          13|          13|
    |sum32_fu_719_p2      |     +    |      0|  0|  20|          13|          13|
    |sum33_fu_756_p2      |     +    |      0|  0|  20|          13|          13|
    |sum3_fu_486_p2       |     +    |      0|  0|  16|           9|           9|
    |sum5_fu_506_p2       |     +    |      0|  0|  16|           9|           9|
    |sum7_fu_540_p2       |     +    |      0|  0|  16|           9|           9|
    |sum9_fu_545_p2       |     +    |      0|  0|  16|           9|           9|
    |sum_fu_772_p2        |     +    |      0|  0|  16|           9|           9|
    |exitcond1_fu_376_p2  |   icmp   |      0|  0|  29|          64|          64|
    |exitcond5_fu_740_p2  |   icmp   |      0|  0|  11|           5|           5|
    |exitcond_fu_460_p2   |   icmp   |      0|  0|  13|           8|           9|
    |tmp_s_fu_480_p2      |   icmp   |      0|  0|  11|           5|           4|
    |tmp11_fu_520_p2      |    or    |      0|  0|   4|           4|           1|
    |tmp39_fu_583_p2      |    or    |      0|  0|   4|           4|           2|
    |tmp40_fu_602_p2      |    or    |      0|  0|   4|           4|           3|
    |tmp41_fu_635_p2      |    or    |      0|  0|   4|           4|           3|
    |tmp42_fu_668_p2      |    or    |      0|  0|   4|           4|           3|
    |tmp43_fu_701_p2      |    or    |      0|  0|   4|           4|           3|
    |tmp_81_fu_429_p2     |    or    |      0|  0|   9|           9|           1|
    |tmp_82_fu_435_p2     |    or    |      0|  0|   9|           9|           2|
    |tmp_84_fu_441_p2     |    or    |      0|  0|   9|           9|           2|
    |tmp_fu_560_p2        |    or    |      0|  0|   4|           4|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 591|         434|         328|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |A_address0      |   33|          6|    7|         42|
    |A_address1      |   27|          5|    7|         35|
    |B_address0      |   33|          6|   12|         72|
    |B_address1      |   27|          5|   12|         60|
    |ap_NS_fsm       |  257|         60|    1|         60|
    |grp_fu_334_p0   |   27|          5|   32|        160|
    |grp_fu_334_p1   |   21|          4|   32|        128|
    |i_reg_268       |    9|          2|   64|        128|
    |j_reg_279       |    9|          2|    8|         16|
    |k_1_reg_323     |    9|          2|    5|         10|
    |k_reg_300       |    9|          2|    5|         10|
    |reg_348         |    9|          2|   32|         64|
    |reg_354         |    9|          2|   32|         64|
    |temp3_reg_290   |    9|          2|   32|         64|
    |temp_1_reg_311  |    9|          2|   32|         64|
    +----------------+-----+-----------+-----+-----------+
    |Total           |  497|        107|  313|        977|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |a1_reg_918         |  32|   0|   32|          0|
    |ap_CS_fsm          |  59|   0|   59|          0|
    |b1_reg_923         |  32|   0|   32|          0|
    |boffset_reg_852    |  13|   0|   13|          0|
    |i_39_reg_799       |  64|   0|   64|          0|
    |i_reg_268          |  64|   0|   64|          0|
    |inneridx_reg_809   |   7|   0|    9|          2|
    |j_3_reg_842        |   8|   0|    8|          0|
    |j_cast_reg_834     |   8|   0|    9|          1|
    |j_reg_279          |   8|   0|    8|          0|
    |k_1_reg_323        |   5|   0|    5|          0|
    |k_2_reg_913        |   5|   0|    5|          0|
    |k_3_reg_1021       |   5|   0|    5|          0|
    |k_reg_300          |   5|   0|    5|          0|
    |outrowidx_reg_804  |   2|   0|    9|          7|
    |reg_348            |  32|   0|   32|          0|
    |reg_354            |  32|   0|   32|          0|
    |reg_360            |  32|   0|   32|          0|
    |reg_366            |  32|   0|   32|          0|
    |sum17_reg_983      |   7|   0|    9|          2|
    |sum32_reg_988      |  13|   0|   13|          0|
    |sum7_reg_903       |   9|   0|    9|          0|
    |sum9_reg_908       |   9|   0|    9|          0|
    |temp3_reg_290      |  32|   0|   32|          0|
    |temp_1_reg_311     |  32|   0|   32|          0|
    |tmp_66_reg_928     |  32|   0|   32|          0|
    |tmp_80_reg_791     |  13|   0|   13|          0|
    |tmp_81_reg_819     |   7|   0|    9|          2|
    |tmp_82_reg_824     |   7|   0|    9|          2|
    |tmp_84_reg_829     |   7|   0|    9|          2|
    |tmp_88_reg_888     |   4|   0|    4|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 617|   0|  635|         18|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------+-----+-----+------------+-------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_start    |  in |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_done     | out |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_idle     | out |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_ready    | out |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|C_address0  | out |    7|  ap_memory |         C         |     array    |
|C_ce0       | out |    1|  ap_memory |         C         |     array    |
|C_we0       | out |    1|  ap_memory |         C         |     array    |
|C_d0        | out |   32|  ap_memory |         C         |     array    |
|A_address0  | out |    7|  ap_memory |         A         |     array    |
|A_ce0       | out |    1|  ap_memory |         A         |     array    |
|A_q0        |  in |   32|  ap_memory |         A         |     array    |
|A_address1  | out |    7|  ap_memory |         A         |     array    |
|A_ce1       | out |    1|  ap_memory |         A         |     array    |
|A_q1        |  in |   32|  ap_memory |         A         |     array    |
|B_address0  | out |   12|  ap_memory |         B         |     array    |
|B_ce0       | out |    1|  ap_memory |         B         |     array    |
|B_q0        |  in |   32|  ap_memory |         B         |     array    |
|B_address1  | out |   12|  ap_memory |         B         |     array    |
|B_ce1       | out |    1|  ap_memory |         B         |     array    |
|B_q1        |  in |   32|  ap_memory |         B         |     array    |
|d_address0  | out |    7|  ap_memory |         d         |     array    |
|d_ce0       | out |    1|  ap_memory |         d         |     array    |
|d_q0        |  in |   32|  ap_memory |         d         |     array    |
|outrows     |  in |   64|   ap_none  |      outrows      |    scalar    |
+------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 59
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / (tmp_s)
	50  / (!tmp_s)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	5  / true
50 --> 
	51  / (!exitcond5)
	3  / (exitcond5)
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	50  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%outrows_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %outrows)"   --->   Operation 60 'read' 'outrows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_80 = trunc i64 %outrows_read to i13" [Group_5/sample.c:1807]   --->   Operation 61 'trunc' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.35ns)   --->   "br label %.loopexit" [Group_5/sample.c:1800]   --->   Operation 62 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.99>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %0 ], [ %i_39, %.loopexit.loopexit ]"   --->   Operation 63 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (2.34ns)   --->   "%exitcond1 = icmp eq i64 %i, %outrows_read" [Group_5/sample.c:1800]   --->   Operation 64 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (2.99ns)   --->   "%i_39 = add i64 %i, 1" [Group_5/sample.c:1800]   --->   Operation 65 'add' 'i_39' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %8, label %1" [Group_5/sample.c:1800]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_85 = trunc i64 %i to i2" [Group_5/sample.c:1800]   --->   Operation 67 'trunc' 'tmp_85' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%outrowidx = call i9 @_ssdm_op_BitConcatenate.i9.i2.i7(i2 %tmp_85, i7 0)" [Group_5/sample.c:1801]   --->   Operation 68 'bitconcatenate' 'outrowidx' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_86 = trunc i64 %i to i5" [Group_5/sample.c:1800]   --->   Operation 69 'trunc' 'tmp_86' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_86, i4 0)" [Group_5/sample.c:1802]   --->   Operation 70 'bitconcatenate' 'p_shl' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i64 %i to i7" [Group_5/sample.c:1800]   --->   Operation 71 'trunc' 'tmp_87' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl4 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_87, i2 0)" [Group_5/sample.c:1802]   --->   Operation 72 'bitconcatenate' 'p_shl4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.73ns)   --->   "%inneridx = add i9 %p_shl4, %p_shl" [Group_5/sample.c:1802]   --->   Operation 73 'add' 'inneridx' <Predicate = (!exitcond1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_81 = or i9 %inneridx, 1" [Group_5/sample.c:1816]   --->   Operation 74 'or' 'tmp_81' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_82 = or i9 %inneridx, 2" [Group_5/sample.c:1818]   --->   Operation 75 'or' 'tmp_82' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_84 = or i9 %inneridx, 3" [Group_5/sample.c:1820]   --->   Operation 76 'or' 'tmp_84' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.35ns)   --->   "br label %2" [Group_5/sample.c:1805]   --->   Operation 77 'br' <Predicate = (!exitcond1)> <Delay = 1.35>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:1977]   --->   Operation 78 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.35>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%j = phi i8 [ 0, %1 ], [ %j_3, %7 ]"   --->   Operation 79 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%j_cast5 = zext i8 %j to i13" [Group_5/sample.c:1805]   --->   Operation 80 'zext' 'j_cast5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%j_cast6 = zext i8 %j to i64" [Group_5/sample.c:1805]   --->   Operation 81 'zext' 'j_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%j_cast = zext i8 %j to i9" [Group_5/sample.c:1805]   --->   Operation 82 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.24ns)   --->   "%exitcond = icmp eq i8 %j, -128" [Group_5/sample.c:1805]   --->   Operation 83 'icmp' 'exitcond' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 84 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.71ns)   --->   "%j_3 = add i8 %j, 1" [Group_5/sample.c:1805]   --->   Operation 85 'add' 'j_3' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %3" [Group_5/sample.c:1805]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%d_addr = getelementptr [128 x float]* %d, i64 0, i64 %j_cast6" [Group_5/sample.c:1806]   --->   Operation 87 'getelementptr' 'd_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (2.77ns)   --->   "%temp = load float* %d_addr, align 4" [Group_5/sample.c:1806]   --->   Operation 88 'load' 'temp' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_3 : Operation 89 [1/1] (6.35ns)   --->   "%boffset = mul i13 %j_cast5, %tmp_80" [Group_5/sample.c:1807]   --->   Operation 89 'mul' 'boffset' <Predicate = (!exitcond)> <Delay = 6.35> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 90 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.77>
ST_4 : Operation 91 [1/2] (2.77ns)   --->   "%temp = load float* %d_addr, align 4" [Group_5/sample.c:1806]   --->   Operation 91 'load' 'temp' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 92 [1/1] (1.35ns)   --->   "br label %4" [Group_5/sample.c:1811]   --->   Operation 92 'br' <Predicate = true> <Delay = 1.35>

State 5 <SV = 4> <Delay = 4.56>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%temp3 = phi float [ %temp, %3 ], [ %temp_2, %5 ]"   --->   Operation 93 'phi' 'temp3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %3 ], [ %k_2, %5 ]" [Group_5/sample.c:1811]   --->   Operation 94 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%k_cast2 = zext i5 %k to i13" [Group_5/sample.c:1811]   --->   Operation 95 'zext' 'k_cast2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%k_cast = zext i5 %k to i9" [Group_5/sample.c:1811]   --->   Operation 96 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (1.21ns)   --->   "%tmp_s = icmp ult i5 %k, 12" [Group_5/sample.c:1811]   --->   Operation 97 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 98 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %5, label %.preheader.preheader" [Group_5/sample.c:1811]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.73ns)   --->   "%sum3 = add i9 %inneridx, %k_cast" [Group_5/sample.c:1802]   --->   Operation 100 'add' 'sum3' <Predicate = (tmp_s)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sum3_cast = zext i9 %sum3 to i64" [Group_5/sample.c:1802]   --->   Operation 101 'zext' 'sum3_cast' <Predicate = (tmp_s)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [128 x float]* %A, i64 0, i64 %sum3_cast" [Group_5/sample.c:1814]   --->   Operation 102 'getelementptr' 'A_addr' <Predicate = (tmp_s)> <Delay = 0.00>
ST_5 : Operation 103 [2/2] (2.77ns)   --->   "%a0 = load float* %A_addr, align 4" [Group_5/sample.c:1814]   --->   Operation 103 'load' 'a0' <Predicate = (tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 104 [1/1] (1.79ns)   --->   "%sum22 = add i13 %boffset, %k_cast2" [Group_5/sample.c:1807]   --->   Operation 104 'add' 'sum22' <Predicate = (tmp_s)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%sum22_cast = zext i13 %sum22 to i64" [Group_5/sample.c:1807]   --->   Operation 105 'zext' 'sum22_cast' <Predicate = (tmp_s)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%B_addr23 = getelementptr [2560 x float]* %B, i64 0, i64 %sum22_cast" [Group_5/sample.c:1815]   --->   Operation 106 'getelementptr' 'B_addr23' <Predicate = (tmp_s)> <Delay = 0.00>
ST_5 : Operation 107 [2/2] (2.77ns)   --->   "%b0 = load float* %B_addr23, align 4" [Group_5/sample.c:1815]   --->   Operation 107 'load' 'b0' <Predicate = (tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 108 [1/1] (1.73ns)   --->   "%sum5 = add i9 %k_cast, %tmp_81" [Group_5/sample.c:1811]   --->   Operation 108 'add' 'sum5' <Predicate = (tmp_s)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%sum5_cast = zext i9 %sum5 to i64" [Group_5/sample.c:1811]   --->   Operation 109 'zext' 'sum5_cast' <Predicate = (tmp_s)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr [128 x float]* %A, i64 0, i64 %sum5_cast" [Group_5/sample.c:1816]   --->   Operation 110 'getelementptr' 'A_addr_16' <Predicate = (tmp_s)> <Delay = 0.00>
ST_5 : Operation 111 [2/2] (2.77ns)   --->   "%a1 = load float* %A_addr_16, align 4" [Group_5/sample.c:1816]   --->   Operation 111 'load' 'a1' <Predicate = (tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_88 = trunc i5 %k to i4" [Group_5/sample.c:1811]   --->   Operation 112 'trunc' 'tmp_88' <Predicate = (tmp_s)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node sum24)   --->   "%tmp11 = or i4 %tmp_88, 1" [Group_5/sample.c:1811]   --->   Operation 113 'or' 'tmp11' <Predicate = (tmp_s)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sum24)   --->   "%tmp11_cast = zext i4 %tmp11 to i13" [Group_5/sample.c:1811]   --->   Operation 114 'zext' 'tmp11_cast' <Predicate = (tmp_s)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (1.79ns) (out node of the LUT)   --->   "%sum24 = add i13 %boffset, %tmp11_cast" [Group_5/sample.c:1807]   --->   Operation 115 'add' 'sum24' <Predicate = (tmp_s)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%sum24_cast = zext i13 %sum24 to i64" [Group_5/sample.c:1807]   --->   Operation 116 'zext' 'sum24_cast' <Predicate = (tmp_s)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%B_addr = getelementptr [2560 x float]* %B, i64 0, i64 %sum24_cast" [Group_5/sample.c:1817]   --->   Operation 117 'getelementptr' 'B_addr' <Predicate = (tmp_s)> <Delay = 0.00>
ST_5 : Operation 118 [2/2] (2.77ns)   --->   "%b1 = load float* %B_addr, align 4" [Group_5/sample.c:1817]   --->   Operation 118 'load' 'b1' <Predicate = (tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 119 [1/1] (1.73ns)   --->   "%sum7 = add i9 %k_cast, %tmp_82" [Group_5/sample.c:1811]   --->   Operation 119 'add' 'sum7' <Predicate = (tmp_s)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (1.73ns)   --->   "%sum9 = add i9 %k_cast, %tmp_84" [Group_5/sample.c:1811]   --->   Operation 120 'add' 'sum9' <Predicate = (tmp_s)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (1.54ns)   --->   "%k_2 = add i5 8, %k" [Group_5/sample.c:1811]   --->   Operation 121 'add' 'k_2' <Predicate = (tmp_s)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (1.35ns)   --->   "br label %.preheader"   --->   Operation 122 'br' <Predicate = (!tmp_s)> <Delay = 1.35>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 123 [1/2] (2.77ns)   --->   "%a0 = load float* %A_addr, align 4" [Group_5/sample.c:1814]   --->   Operation 123 'load' 'a0' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 124 [1/2] (2.77ns)   --->   "%b0 = load float* %B_addr23, align 4" [Group_5/sample.c:1815]   --->   Operation 124 'load' 'b0' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 125 [1/2] (2.77ns)   --->   "%a1 = load float* %A_addr_16, align 4" [Group_5/sample.c:1816]   --->   Operation 125 'load' 'a1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 126 [1/2] (2.77ns)   --->   "%b1 = load float* %B_addr, align 4" [Group_5/sample.c:1817]   --->   Operation 126 'load' 'b1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 7 <SV = 6> <Delay = 8.54>
ST_7 : Operation 127 [3/3] (8.54ns)   --->   "%tmp_65 = fmul float %a0, %b0" [Group_5/sample.c:1832]   --->   Operation 127 'fmul' 'tmp_65' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [3/3] (8.54ns)   --->   "%tmp_66 = fmul float %a1, %b1" [Group_5/sample.c:1832]   --->   Operation 128 'fmul' 'tmp_66' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.54>
ST_8 : Operation 129 [2/3] (8.54ns)   --->   "%tmp_65 = fmul float %a0, %b0" [Group_5/sample.c:1832]   --->   Operation 129 'fmul' 'tmp_65' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [2/3] (8.54ns)   --->   "%tmp_66 = fmul float %a1, %b1" [Group_5/sample.c:1832]   --->   Operation 130 'fmul' 'tmp_66' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.54>
ST_9 : Operation 131 [1/3] (8.54ns)   --->   "%tmp_65 = fmul float %a0, %b0" [Group_5/sample.c:1832]   --->   Operation 131 'fmul' 'tmp_65' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/3] (8.54ns)   --->   "%tmp_66 = fmul float %a1, %b1" [Group_5/sample.c:1832]   --->   Operation 132 'fmul' 'tmp_66' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.51>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%sum7_cast = zext i9 %sum7 to i64" [Group_5/sample.c:1811]   --->   Operation 133 'zext' 'sum7_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr [128 x float]* %A, i64 0, i64 %sum7_cast" [Group_5/sample.c:1818]   --->   Operation 134 'getelementptr' 'A_addr_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [2/2] (2.77ns)   --->   "%a2 = load float* %A_addr_24, align 4" [Group_5/sample.c:1818]   --->   Operation 135 'load' 'a2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_10 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node sum26)   --->   "%tmp = or i4 %tmp_88, 2" [Group_5/sample.c:1811]   --->   Operation 136 'or' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node sum26)   --->   "%tmp112_cast = zext i4 %tmp to i13" [Group_5/sample.c:1811]   --->   Operation 137 'zext' 'tmp112_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (1.79ns) (out node of the LUT)   --->   "%sum26 = add i13 %boffset, %tmp112_cast" [Group_5/sample.c:1807]   --->   Operation 138 'add' 'sum26' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%sum26_cast = zext i13 %sum26 to i64" [Group_5/sample.c:1807]   --->   Operation 139 'zext' 'sum26_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%B_addr_23 = getelementptr [2560 x float]* %B, i64 0, i64 %sum26_cast" [Group_5/sample.c:1819]   --->   Operation 140 'getelementptr' 'B_addr_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [2/2] (2.77ns)   --->   "%b2 = load float* %B_addr_23, align 4" [Group_5/sample.c:1819]   --->   Operation 141 'load' 'b2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_10 : Operation 142 [5/5] (6.51ns)   --->   "%tmp_67 = fadd float %tmp_65, %tmp_66" [Group_5/sample.c:1832]   --->   Operation 142 'fadd' 'tmp_67' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.51>
ST_11 : Operation 143 [1/2] (2.77ns)   --->   "%a2 = load float* %A_addr_24, align 4" [Group_5/sample.c:1818]   --->   Operation 143 'load' 'a2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_11 : Operation 144 [1/2] (2.77ns)   --->   "%b2 = load float* %B_addr_23, align 4" [Group_5/sample.c:1819]   --->   Operation 144 'load' 'b2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_11 : Operation 145 [4/5] (6.51ns)   --->   "%tmp_67 = fadd float %tmp_65, %tmp_66" [Group_5/sample.c:1832]   --->   Operation 145 'fadd' 'tmp_67' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.54>
ST_12 : Operation 146 [3/5] (6.51ns)   --->   "%tmp_67 = fadd float %tmp_65, %tmp_66" [Group_5/sample.c:1832]   --->   Operation 146 'fadd' 'tmp_67' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [3/3] (8.54ns)   --->   "%tmp_68 = fmul float %a2, %b2" [Group_5/sample.c:1832]   --->   Operation 147 'fmul' 'tmp_68' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.54>
ST_13 : Operation 148 [2/5] (6.51ns)   --->   "%tmp_67 = fadd float %tmp_65, %tmp_66" [Group_5/sample.c:1832]   --->   Operation 148 'fadd' 'tmp_67' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 149 [2/3] (8.54ns)   --->   "%tmp_68 = fmul float %a2, %b2" [Group_5/sample.c:1832]   --->   Operation 149 'fmul' 'tmp_68' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.54>
ST_14 : Operation 150 [1/5] (6.51ns)   --->   "%tmp_67 = fadd float %tmp_65, %tmp_66" [Group_5/sample.c:1832]   --->   Operation 150 'fadd' 'tmp_67' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [1/3] (8.54ns)   --->   "%tmp_68 = fmul float %a2, %b2" [Group_5/sample.c:1832]   --->   Operation 151 'fmul' 'tmp_68' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.51>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%sum9_cast = zext i9 %sum9 to i64" [Group_5/sample.c:1811]   --->   Operation 152 'zext' 'sum9_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr [128 x float]* %A, i64 0, i64 %sum9_cast" [Group_5/sample.c:1820]   --->   Operation 153 'getelementptr' 'A_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [2/2] (2.77ns)   --->   "%a3 = load float* %A_addr_25, align 4" [Group_5/sample.c:1820]   --->   Operation 154 'load' 'a3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node sum28)   --->   "%tmp39 = or i4 %tmp_88, 3" [Group_5/sample.c:1811]   --->   Operation 155 'or' 'tmp39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node sum28)   --->   "%tmp213_cast = zext i4 %tmp39 to i13" [Group_5/sample.c:1811]   --->   Operation 156 'zext' 'tmp213_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (1.79ns) (out node of the LUT)   --->   "%sum28 = add i13 %boffset, %tmp213_cast" [Group_5/sample.c:1807]   --->   Operation 157 'add' 'sum28' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%sum28_cast = zext i13 %sum28 to i64" [Group_5/sample.c:1807]   --->   Operation 158 'zext' 'sum28_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%B_addr_24 = getelementptr [2560 x float]* %B, i64 0, i64 %sum28_cast" [Group_5/sample.c:1821]   --->   Operation 159 'getelementptr' 'B_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [2/2] (2.77ns)   --->   "%b3 = load float* %B_addr_24, align 4" [Group_5/sample.c:1821]   --->   Operation 160 'load' 'b3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 161 [5/5] (6.51ns)   --->   "%tmp_69 = fadd float %tmp_67, %tmp_68" [Group_5/sample.c:1832]   --->   Operation 161 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.51>
ST_16 : Operation 162 [1/2] (2.77ns)   --->   "%a3 = load float* %A_addr_25, align 4" [Group_5/sample.c:1820]   --->   Operation 162 'load' 'a3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 163 [1/2] (2.77ns)   --->   "%b3 = load float* %B_addr_24, align 4" [Group_5/sample.c:1821]   --->   Operation 163 'load' 'b3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 164 [4/5] (6.51ns)   --->   "%tmp_69 = fadd float %tmp_67, %tmp_68" [Group_5/sample.c:1832]   --->   Operation 164 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.54>
ST_17 : Operation 165 [3/5] (6.51ns)   --->   "%tmp_69 = fadd float %tmp_67, %tmp_68" [Group_5/sample.c:1832]   --->   Operation 165 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [3/3] (8.54ns)   --->   "%tmp_70 = fmul float %a3, %b3" [Group_5/sample.c:1832]   --->   Operation 166 'fmul' 'tmp_70' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.54>
ST_18 : Operation 167 [2/5] (6.51ns)   --->   "%tmp_69 = fadd float %tmp_67, %tmp_68" [Group_5/sample.c:1832]   --->   Operation 167 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 168 [2/3] (8.54ns)   --->   "%tmp_70 = fmul float %a3, %b3" [Group_5/sample.c:1832]   --->   Operation 168 'fmul' 'tmp_70' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.54>
ST_19 : Operation 169 [1/5] (6.51ns)   --->   "%tmp_69 = fadd float %tmp_67, %tmp_68" [Group_5/sample.c:1832]   --->   Operation 169 'fadd' 'tmp_69' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 170 [1/3] (8.54ns)   --->   "%tmp_70 = fmul float %a3, %b3" [Group_5/sample.c:1832]   --->   Operation 170 'fmul' 'tmp_70' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.51>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%tmp40 = or i4 %tmp_88, 4" [Group_5/sample.c:1811]   --->   Operation 171 'or' 'tmp40' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%tmp314_cast = zext i4 %tmp40 to i9" [Group_5/sample.c:1811]   --->   Operation 172 'zext' 'tmp314_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (1.73ns)   --->   "%sum11 = add i9 %inneridx, %tmp314_cast" [Group_5/sample.c:1802]   --->   Operation 173 'add' 'sum11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%sum11_cast = zext i9 %sum11 to i64" [Group_5/sample.c:1802]   --->   Operation 174 'zext' 'sum11_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr [128 x float]* %A, i64 0, i64 %sum11_cast" [Group_5/sample.c:1822]   --->   Operation 175 'getelementptr' 'A_addr_26' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 176 [2/2] (2.77ns)   --->   "%a4 = load float* %A_addr_26, align 4" [Group_5/sample.c:1822]   --->   Operation 176 'load' 'a4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 177 [1/1] (0.00ns)   --->   "%tmp415_cast = zext i4 %tmp40 to i13" [Group_5/sample.c:1811]   --->   Operation 177 'zext' 'tmp415_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 178 [1/1] (1.79ns)   --->   "%sum29 = add i13 %boffset, %tmp415_cast" [Group_5/sample.c:1807]   --->   Operation 178 'add' 'sum29' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%sum30_cast = zext i13 %sum29 to i64" [Group_5/sample.c:1807]   --->   Operation 179 'zext' 'sum30_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns)   --->   "%B_addr_25 = getelementptr [2560 x float]* %B, i64 0, i64 %sum30_cast" [Group_5/sample.c:1823]   --->   Operation 180 'getelementptr' 'B_addr_25' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 181 [2/2] (2.77ns)   --->   "%b4 = load float* %B_addr_25, align 4" [Group_5/sample.c:1823]   --->   Operation 181 'load' 'b4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_20 : Operation 182 [5/5] (6.51ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [Group_5/sample.c:1832]   --->   Operation 182 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.51>
ST_21 : Operation 183 [1/2] (2.77ns)   --->   "%a4 = load float* %A_addr_26, align 4" [Group_5/sample.c:1822]   --->   Operation 183 'load' 'a4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 184 [1/2] (2.77ns)   --->   "%b4 = load float* %B_addr_25, align 4" [Group_5/sample.c:1823]   --->   Operation 184 'load' 'b4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_21 : Operation 185 [4/5] (6.51ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [Group_5/sample.c:1832]   --->   Operation 185 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.54>
ST_22 : Operation 186 [3/5] (6.51ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [Group_5/sample.c:1832]   --->   Operation 186 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 187 [3/3] (8.54ns)   --->   "%tmp_72 = fmul float %a4, %b4" [Group_5/sample.c:1832]   --->   Operation 187 'fmul' 'tmp_72' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.54>
ST_23 : Operation 188 [2/5] (6.51ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [Group_5/sample.c:1832]   --->   Operation 188 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 189 [2/3] (8.54ns)   --->   "%tmp_72 = fmul float %a4, %b4" [Group_5/sample.c:1832]   --->   Operation 189 'fmul' 'tmp_72' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.54>
ST_24 : Operation 190 [1/5] (6.51ns)   --->   "%tmp_71 = fadd float %tmp_69, %tmp_70" [Group_5/sample.c:1832]   --->   Operation 190 'fadd' 'tmp_71' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [1/3] (8.54ns)   --->   "%tmp_72 = fmul float %a4, %b4" [Group_5/sample.c:1832]   --->   Operation 191 'fmul' 'tmp_72' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.51>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "%tmp41 = or i4 %tmp_88, 5" [Group_5/sample.c:1811]   --->   Operation 192 'or' 'tmp41' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%tmp516_cast = zext i4 %tmp41 to i9" [Group_5/sample.c:1811]   --->   Operation 193 'zext' 'tmp516_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 194 [1/1] (1.73ns)   --->   "%sum13 = add i9 %inneridx, %tmp516_cast" [Group_5/sample.c:1802]   --->   Operation 194 'add' 'sum13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%sum13_cast = zext i9 %sum13 to i64" [Group_5/sample.c:1802]   --->   Operation 195 'zext' 'sum13_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 196 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr [128 x float]* %A, i64 0, i64 %sum13_cast" [Group_5/sample.c:1824]   --->   Operation 196 'getelementptr' 'A_addr_27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 197 [2/2] (2.77ns)   --->   "%a5 = load float* %A_addr_27, align 4" [Group_5/sample.c:1824]   --->   Operation 197 'load' 'a5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 198 [1/1] (0.00ns)   --->   "%tmp617_cast = zext i4 %tmp41 to i13" [Group_5/sample.c:1811]   --->   Operation 198 'zext' 'tmp617_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 199 [1/1] (1.79ns)   --->   "%sum30 = add i13 %boffset, %tmp617_cast" [Group_5/sample.c:1807]   --->   Operation 199 'add' 'sum30' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%sum32_cast = zext i13 %sum30 to i64" [Group_5/sample.c:1807]   --->   Operation 200 'zext' 'sum32_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%B_addr_26 = getelementptr [2560 x float]* %B, i64 0, i64 %sum32_cast" [Group_5/sample.c:1825]   --->   Operation 201 'getelementptr' 'B_addr_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 202 [2/2] (2.77ns)   --->   "%b5 = load float* %B_addr_26, align 4" [Group_5/sample.c:1825]   --->   Operation 202 'load' 'b5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 203 [5/5] (6.51ns)   --->   "%tmp_73 = fadd float %tmp_71, %tmp_72" [Group_5/sample.c:1832]   --->   Operation 203 'fadd' 'tmp_73' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.51>
ST_26 : Operation 204 [1/2] (2.77ns)   --->   "%a5 = load float* %A_addr_27, align 4" [Group_5/sample.c:1824]   --->   Operation 204 'load' 'a5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 205 [1/2] (2.77ns)   --->   "%b5 = load float* %B_addr_26, align 4" [Group_5/sample.c:1825]   --->   Operation 205 'load' 'b5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 206 [4/5] (6.51ns)   --->   "%tmp_73 = fadd float %tmp_71, %tmp_72" [Group_5/sample.c:1832]   --->   Operation 206 'fadd' 'tmp_73' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.54>
ST_27 : Operation 207 [3/5] (6.51ns)   --->   "%tmp_73 = fadd float %tmp_71, %tmp_72" [Group_5/sample.c:1832]   --->   Operation 207 'fadd' 'tmp_73' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 208 [3/3] (8.54ns)   --->   "%tmp_74 = fmul float %a5, %b5" [Group_5/sample.c:1832]   --->   Operation 208 'fmul' 'tmp_74' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.54>
ST_28 : Operation 209 [2/5] (6.51ns)   --->   "%tmp_73 = fadd float %tmp_71, %tmp_72" [Group_5/sample.c:1832]   --->   Operation 209 'fadd' 'tmp_73' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 210 [2/3] (8.54ns)   --->   "%tmp_74 = fmul float %a5, %b5" [Group_5/sample.c:1832]   --->   Operation 210 'fmul' 'tmp_74' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.54>
ST_29 : Operation 211 [1/5] (6.51ns)   --->   "%tmp_73 = fadd float %tmp_71, %tmp_72" [Group_5/sample.c:1832]   --->   Operation 211 'fadd' 'tmp_73' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 212 [1/3] (8.54ns)   --->   "%tmp_74 = fmul float %a5, %b5" [Group_5/sample.c:1832]   --->   Operation 212 'fmul' 'tmp_74' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.51>
ST_30 : Operation 213 [1/1] (0.00ns)   --->   "%tmp42 = or i4 %tmp_88, 6" [Group_5/sample.c:1811]   --->   Operation 213 'or' 'tmp42' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 214 [1/1] (0.00ns)   --->   "%tmp718_cast = zext i4 %tmp42 to i9" [Group_5/sample.c:1811]   --->   Operation 214 'zext' 'tmp718_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 215 [1/1] (1.73ns)   --->   "%sum15 = add i9 %inneridx, %tmp718_cast" [Group_5/sample.c:1802]   --->   Operation 215 'add' 'sum15' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 216 [1/1] (0.00ns)   --->   "%sum15_cast = zext i9 %sum15 to i64" [Group_5/sample.c:1802]   --->   Operation 216 'zext' 'sum15_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 217 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr [128 x float]* %A, i64 0, i64 %sum15_cast" [Group_5/sample.c:1826]   --->   Operation 217 'getelementptr' 'A_addr_28' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 218 [2/2] (2.77ns)   --->   "%a6 = load float* %A_addr_28, align 4" [Group_5/sample.c:1826]   --->   Operation 218 'load' 'a6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_30 : Operation 219 [1/1] (0.00ns)   --->   "%tmp819_cast = zext i4 %tmp42 to i13" [Group_5/sample.c:1811]   --->   Operation 219 'zext' 'tmp819_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 220 [1/1] (1.79ns)   --->   "%sum31 = add i13 %boffset, %tmp819_cast" [Group_5/sample.c:1807]   --->   Operation 220 'add' 'sum31' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 221 [1/1] (0.00ns)   --->   "%sum34_cast = zext i13 %sum31 to i64" [Group_5/sample.c:1807]   --->   Operation 221 'zext' 'sum34_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 222 [1/1] (0.00ns)   --->   "%B_addr_27 = getelementptr [2560 x float]* %B, i64 0, i64 %sum34_cast" [Group_5/sample.c:1827]   --->   Operation 222 'getelementptr' 'B_addr_27' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 223 [2/2] (2.77ns)   --->   "%b6 = load float* %B_addr_27, align 4" [Group_5/sample.c:1827]   --->   Operation 223 'load' 'b6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_30 : Operation 224 [1/1] (0.00ns)   --->   "%tmp43 = or i4 %tmp_88, 7" [Group_5/sample.c:1811]   --->   Operation 224 'or' 'tmp43' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 225 [1/1] (0.00ns)   --->   "%tmp920_cast = zext i4 %tmp43 to i9" [Group_5/sample.c:1811]   --->   Operation 225 'zext' 'tmp920_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 226 [1/1] (1.73ns)   --->   "%sum17 = add i9 %inneridx, %tmp920_cast" [Group_5/sample.c:1802]   --->   Operation 226 'add' 'sum17' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 227 [1/1] (0.00ns)   --->   "%tmp1021_cast = zext i4 %tmp43 to i13" [Group_5/sample.c:1811]   --->   Operation 227 'zext' 'tmp1021_cast' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 228 [1/1] (1.79ns)   --->   "%sum32 = add i13 %boffset, %tmp1021_cast" [Group_5/sample.c:1807]   --->   Operation 228 'add' 'sum32' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 229 [5/5] (6.51ns)   --->   "%tmp_75 = fadd float %tmp_73, %tmp_74" [Group_5/sample.c:1832]   --->   Operation 229 'fadd' 'tmp_75' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.51>
ST_31 : Operation 230 [1/2] (2.77ns)   --->   "%a6 = load float* %A_addr_28, align 4" [Group_5/sample.c:1826]   --->   Operation 230 'load' 'a6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_31 : Operation 231 [1/2] (2.77ns)   --->   "%b6 = load float* %B_addr_27, align 4" [Group_5/sample.c:1827]   --->   Operation 231 'load' 'b6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_31 : Operation 232 [4/5] (6.51ns)   --->   "%tmp_75 = fadd float %tmp_73, %tmp_74" [Group_5/sample.c:1832]   --->   Operation 232 'fadd' 'tmp_75' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.54>
ST_32 : Operation 233 [3/5] (6.51ns)   --->   "%tmp_75 = fadd float %tmp_73, %tmp_74" [Group_5/sample.c:1832]   --->   Operation 233 'fadd' 'tmp_75' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 234 [3/3] (8.54ns)   --->   "%tmp_76 = fmul float %a6, %b6" [Group_5/sample.c:1832]   --->   Operation 234 'fmul' 'tmp_76' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.54>
ST_33 : Operation 235 [2/5] (6.51ns)   --->   "%tmp_75 = fadd float %tmp_73, %tmp_74" [Group_5/sample.c:1832]   --->   Operation 235 'fadd' 'tmp_75' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 236 [2/3] (8.54ns)   --->   "%tmp_76 = fmul float %a6, %b6" [Group_5/sample.c:1832]   --->   Operation 236 'fmul' 'tmp_76' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.54>
ST_34 : Operation 237 [1/5] (6.51ns)   --->   "%tmp_75 = fadd float %tmp_73, %tmp_74" [Group_5/sample.c:1832]   --->   Operation 237 'fadd' 'tmp_75' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 238 [1/3] (8.54ns)   --->   "%tmp_76 = fmul float %a6, %b6" [Group_5/sample.c:1832]   --->   Operation 238 'fmul' 'tmp_76' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.51>
ST_35 : Operation 239 [1/1] (0.00ns)   --->   "%sum17_cast = zext i9 %sum17 to i64" [Group_5/sample.c:1802]   --->   Operation 239 'zext' 'sum17_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 240 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr [128 x float]* %A, i64 0, i64 %sum17_cast" [Group_5/sample.c:1828]   --->   Operation 240 'getelementptr' 'A_addr_29' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 241 [2/2] (2.77ns)   --->   "%a7 = load float* %A_addr_29, align 4" [Group_5/sample.c:1828]   --->   Operation 241 'load' 'a7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_35 : Operation 242 [1/1] (0.00ns)   --->   "%sum35_cast = zext i13 %sum32 to i64" [Group_5/sample.c:1807]   --->   Operation 242 'zext' 'sum35_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 243 [1/1] (0.00ns)   --->   "%B_addr_28 = getelementptr [2560 x float]* %B, i64 0, i64 %sum35_cast" [Group_5/sample.c:1829]   --->   Operation 243 'getelementptr' 'B_addr_28' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 244 [2/2] (2.77ns)   --->   "%b7 = load float* %B_addr_28, align 4" [Group_5/sample.c:1829]   --->   Operation 244 'load' 'b7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_35 : Operation 245 [5/5] (6.51ns)   --->   "%tmp_77 = fadd float %tmp_75, %tmp_76" [Group_5/sample.c:1832]   --->   Operation 245 'fadd' 'tmp_77' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.51>
ST_36 : Operation 246 [1/2] (2.77ns)   --->   "%a7 = load float* %A_addr_29, align 4" [Group_5/sample.c:1828]   --->   Operation 246 'load' 'a7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_36 : Operation 247 [1/2] (2.77ns)   --->   "%b7 = load float* %B_addr_28, align 4" [Group_5/sample.c:1829]   --->   Operation 247 'load' 'b7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_36 : Operation 248 [4/5] (6.51ns)   --->   "%tmp_77 = fadd float %tmp_75, %tmp_76" [Group_5/sample.c:1832]   --->   Operation 248 'fadd' 'tmp_77' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.54>
ST_37 : Operation 249 [3/5] (6.51ns)   --->   "%tmp_77 = fadd float %tmp_75, %tmp_76" [Group_5/sample.c:1832]   --->   Operation 249 'fadd' 'tmp_77' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 250 [3/3] (8.54ns)   --->   "%tmp_78 = fmul float %a7, %b7" [Group_5/sample.c:1832]   --->   Operation 250 'fmul' 'tmp_78' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.54>
ST_38 : Operation 251 [2/5] (6.51ns)   --->   "%tmp_77 = fadd float %tmp_75, %tmp_76" [Group_5/sample.c:1832]   --->   Operation 251 'fadd' 'tmp_77' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 252 [2/3] (8.54ns)   --->   "%tmp_78 = fmul float %a7, %b7" [Group_5/sample.c:1832]   --->   Operation 252 'fmul' 'tmp_78' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.54>
ST_39 : Operation 253 [1/5] (6.51ns)   --->   "%tmp_77 = fadd float %tmp_75, %tmp_76" [Group_5/sample.c:1832]   --->   Operation 253 'fadd' 'tmp_77' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 254 [1/3] (8.54ns)   --->   "%tmp_78 = fmul float %a7, %b7" [Group_5/sample.c:1832]   --->   Operation 254 'fmul' 'tmp_78' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.51>
ST_40 : Operation 255 [5/5] (6.51ns)   --->   "%tmp_79 = fadd float %tmp_77, %tmp_78" [Group_5/sample.c:1832]   --->   Operation 255 'fadd' 'tmp_79' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.51>
ST_41 : Operation 256 [4/5] (6.51ns)   --->   "%tmp_79 = fadd float %tmp_77, %tmp_78" [Group_5/sample.c:1832]   --->   Operation 256 'fadd' 'tmp_79' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.51>
ST_42 : Operation 257 [3/5] (6.51ns)   --->   "%tmp_79 = fadd float %tmp_77, %tmp_78" [Group_5/sample.c:1832]   --->   Operation 257 'fadd' 'tmp_79' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.51>
ST_43 : Operation 258 [2/5] (6.51ns)   --->   "%tmp_79 = fadd float %tmp_77, %tmp_78" [Group_5/sample.c:1832]   --->   Operation 258 'fadd' 'tmp_79' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.51>
ST_44 : Operation 259 [1/5] (6.51ns)   --->   "%tmp_79 = fadd float %tmp_77, %tmp_78" [Group_5/sample.c:1832]   --->   Operation 259 'fadd' 'tmp_79' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.51>
ST_45 : Operation 260 [5/5] (6.51ns)   --->   "%temp_2 = fadd float %temp3, %tmp_79" [Group_5/sample.c:1832]   --->   Operation 260 'fadd' 'temp_2' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.51>
ST_46 : Operation 261 [4/5] (6.51ns)   --->   "%temp_2 = fadd float %temp3, %tmp_79" [Group_5/sample.c:1832]   --->   Operation 261 'fadd' 'temp_2' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.51>
ST_47 : Operation 262 [3/5] (6.51ns)   --->   "%temp_2 = fadd float %temp3, %tmp_79" [Group_5/sample.c:1832]   --->   Operation 262 'fadd' 'temp_2' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.51>
ST_48 : Operation 263 [2/5] (6.51ns)   --->   "%temp_2 = fadd float %temp3, %tmp_79" [Group_5/sample.c:1832]   --->   Operation 263 'fadd' 'temp_2' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.51>
ST_49 : Operation 264 [1/5] (6.51ns)   --->   "%temp_2 = fadd float %temp3, %tmp_79" [Group_5/sample.c:1832]   --->   Operation 264 'fadd' 'temp_2' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 265 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1811]   --->   Operation 265 'br' <Predicate = true> <Delay = 0.00>

State 50 <SV = 5> <Delay = 4.56>
ST_50 : Operation 266 [1/1] (0.00ns)   --->   "%temp_1 = phi float [ %temp_3, %6 ], [ %temp3, %.preheader.preheader ]"   --->   Operation 266 'phi' 'temp_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 267 [1/1] (0.00ns)   --->   "%k_1 = phi i5 [ %k_3, %6 ], [ -16, %.preheader.preheader ]"   --->   Operation 267 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 268 [1/1] (0.00ns)   --->   "%k_1_cast = zext i5 %k_1 to i13" [Group_5/sample.c:1837]   --->   Operation 268 'zext' 'k_1_cast' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 269 [1/1] (0.00ns)   --->   "%k_1_cast3 = zext i5 %k_1 to i9" [Group_5/sample.c:1837]   --->   Operation 269 'zext' 'k_1_cast3' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 270 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 270 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 271 [1/1] (1.21ns)   --->   "%exitcond5 = icmp eq i5 %k_1, -12" [Group_5/sample.c:1837]   --->   Operation 271 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 272 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %7, label %6" [Group_5/sample.c:1837]   --->   Operation 272 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 273 [1/1] (1.73ns)   --->   "%sum19 = add i9 %k_1_cast3, %inneridx" [Group_5/sample.c:1837]   --->   Operation 273 'add' 'sum19' <Predicate = (!exitcond5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 274 [1/1] (0.00ns)   --->   "%sum19_cast = zext i9 %sum19 to i64" [Group_5/sample.c:1837]   --->   Operation 274 'zext' 'sum19_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_50 : Operation 275 [1/1] (0.00ns)   --->   "%A_addr_30 = getelementptr [128 x float]* %A, i64 0, i64 %sum19_cast" [Group_5/sample.c:1839]   --->   Operation 275 'getelementptr' 'A_addr_30' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_50 : Operation 276 [2/2] (2.77ns)   --->   "%A_load = load float* %A_addr_30, align 4" [Group_5/sample.c:1839]   --->   Operation 276 'load' 'A_load' <Predicate = (!exitcond5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_50 : Operation 277 [1/1] (1.79ns)   --->   "%sum33 = add i13 %k_1_cast, %boffset" [Group_5/sample.c:1837]   --->   Operation 277 'add' 'sum33' <Predicate = (!exitcond5)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 278 [1/1] (0.00ns)   --->   "%sum36_cast = zext i13 %sum33 to i64" [Group_5/sample.c:1837]   --->   Operation 278 'zext' 'sum36_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_50 : Operation 279 [1/1] (0.00ns)   --->   "%B_addr_29 = getelementptr [2560 x float]* %B, i64 0, i64 %sum36_cast" [Group_5/sample.c:1839]   --->   Operation 279 'getelementptr' 'B_addr_29' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_50 : Operation 280 [2/2] (2.77ns)   --->   "%B_load = load float* %B_addr_29, align 4" [Group_5/sample.c:1839]   --->   Operation 280 'load' 'B_load' <Predicate = (!exitcond5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_50 : Operation 281 [1/1] (1.54ns)   --->   "%k_3 = add i5 %k_1, 1" [Group_5/sample.c:1837]   --->   Operation 281 'add' 'k_3' <Predicate = (!exitcond5)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 282 [1/1] (1.73ns)   --->   "%sum = add i9 %j_cast, %outrowidx" [Group_5/sample.c:1805]   --->   Operation 282 'add' 'sum' <Predicate = (exitcond5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 283 [1/1] (0.00ns)   --->   "%sum_cast = zext i9 %sum to i64" [Group_5/sample.c:1805]   --->   Operation 283 'zext' 'sum_cast' <Predicate = (exitcond5)> <Delay = 0.00>
ST_50 : Operation 284 [1/1] (0.00ns)   --->   "%C_addr = getelementptr [128 x float]* %C, i64 0, i64 %sum_cast" [Group_5/sample.c:1843]   --->   Operation 284 'getelementptr' 'C_addr' <Predicate = (exitcond5)> <Delay = 0.00>
ST_50 : Operation 285 [1/1] (2.77ns)   --->   "store float %temp_1, float* %C_addr, align 4" [Group_5/sample.c:1843]   --->   Operation 285 'store' <Predicate = (exitcond5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_50 : Operation 286 [1/1] (0.00ns)   --->   "br label %2" [Group_5/sample.c:1805]   --->   Operation 286 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 51 <SV = 6> <Delay = 2.77>
ST_51 : Operation 287 [1/2] (2.77ns)   --->   "%A_load = load float* %A_addr_30, align 4" [Group_5/sample.c:1839]   --->   Operation 287 'load' 'A_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_51 : Operation 288 [1/2] (2.77ns)   --->   "%B_load = load float* %B_addr_29, align 4" [Group_5/sample.c:1839]   --->   Operation 288 'load' 'B_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 52 <SV = 7> <Delay = 8.54>
ST_52 : Operation 289 [3/3] (8.54ns)   --->   "%tmp_83 = fmul float %A_load, %B_load" [Group_5/sample.c:1839]   --->   Operation 289 'fmul' 'tmp_83' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 8> <Delay = 8.54>
ST_53 : Operation 290 [2/3] (8.54ns)   --->   "%tmp_83 = fmul float %A_load, %B_load" [Group_5/sample.c:1839]   --->   Operation 290 'fmul' 'tmp_83' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 9> <Delay = 8.54>
ST_54 : Operation 291 [1/3] (8.54ns)   --->   "%tmp_83 = fmul float %A_load, %B_load" [Group_5/sample.c:1839]   --->   Operation 291 'fmul' 'tmp_83' <Predicate = true> <Delay = 8.54> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 2> <II = 1> <Delay = 8.54> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 10> <Delay = 6.51>
ST_55 : Operation 292 [5/5] (6.51ns)   --->   "%temp_3 = fadd float %temp_1, %tmp_83" [Group_5/sample.c:1839]   --->   Operation 292 'fadd' 'temp_3' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 11> <Delay = 6.51>
ST_56 : Operation 293 [4/5] (6.51ns)   --->   "%temp_3 = fadd float %temp_1, %tmp_83" [Group_5/sample.c:1839]   --->   Operation 293 'fadd' 'temp_3' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 12> <Delay = 6.51>
ST_57 : Operation 294 [3/5] (6.51ns)   --->   "%temp_3 = fadd float %temp_1, %tmp_83" [Group_5/sample.c:1839]   --->   Operation 294 'fadd' 'temp_3' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 13> <Delay = 6.51>
ST_58 : Operation 295 [2/5] (6.51ns)   --->   "%temp_3 = fadd float %temp_1, %tmp_83" [Group_5/sample.c:1839]   --->   Operation 295 'fadd' 'temp_3' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 14> <Delay = 6.51>
ST_59 : Operation 296 [1/5] (6.51ns)   --->   "%temp_3 = fadd float %temp_1, %tmp_83" [Group_5/sample.c:1839]   --->   Operation 296 'fadd' 'temp_3' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 297 [1/1] (0.00ns)   --->   "br label %.preheader" [Group_5/sample.c:1837]   --->   Operation 297 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ d]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ outrows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outrows_read (read             ) [ 001111111111111111111111111111111111111111111111111111111111]
tmp_80       (trunc            ) [ 001111111111111111111111111111111111111111111111111111111111]
StgValue_62  (br               ) [ 011111111111111111111111111111111111111111111111111111111111]
i            (phi              ) [ 001000000000000000000000000000000000000000000000000000000000]
exitcond1    (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111]
i_39         (add              ) [ 011111111111111111111111111111111111111111111111111111111111]
StgValue_66  (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_85       (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
outrowidx    (bitconcatenate   ) [ 000111111111111111111111111111111111111111111111111111111111]
tmp_86       (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
p_shl        (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_87       (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
p_shl4       (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000]
inneridx     (add              ) [ 000111111111111111111111111111111111111111111111111111111111]
tmp_81       (or               ) [ 000111111111111111111111111111111111111111111111111111111111]
tmp_82       (or               ) [ 000111111111111111111111111111111111111111111111111111111111]
tmp_84       (or               ) [ 000111111111111111111111111111111111111111111111111111111111]
StgValue_77  (br               ) [ 001111111111111111111111111111111111111111111111111111111111]
StgValue_78  (ret              ) [ 000000000000000000000000000000000000000000000000000000000000]
j            (phi              ) [ 000100000000000000000000000000000000000000000000000000000000]
j_cast5      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
j_cast6      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
j_cast       (zext             ) [ 000011111111111111111111111111111111111111111111111111111111]
exitcond     (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111]
empty        (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
j_3          (add              ) [ 001111111111111111111111111111111111111111111111111111111111]
StgValue_86  (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
d_addr       (getelementptr    ) [ 000010000000000000000000000000000000000000000000000000000000]
boffset      (mul              ) [ 000011111111111111111111111111111111111111111111111111111111]
StgValue_90  (br               ) [ 011111111111111111111111111111111111111111111111111111111111]
temp         (load             ) [ 001111111111111111111111111111111111111111111111111111111111]
StgValue_92  (br               ) [ 001111111111111111111111111111111111111111111111111111111111]
temp3        (phi              ) [ 000001111111111111111111111111111111111111111111111111111111]
k            (phi              ) [ 000001000000000000000000000000000000000000000000000000000000]
k_cast2      (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
k_cast       (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_s        (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111]
empty_26     (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
StgValue_99  (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
sum3         (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum3_cast    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
A_addr       (getelementptr    ) [ 000000100000000000000000000000000000000000000000000000000000]
sum22        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum22_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
B_addr23     (getelementptr    ) [ 000000100000000000000000000000000000000000000000000000000000]
sum5         (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum5_cast    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
A_addr_16    (getelementptr    ) [ 000000100000000000000000000000000000000000000000000000000000]
tmp_88       (trunc            ) [ 000000111111111111111111111111100000000000000000000000000000]
tmp11        (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp11_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum24        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum24_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
B_addr       (getelementptr    ) [ 000000100000000000000000000000000000000000000000000000000000]
sum7         (add              ) [ 000000111110000000000000000000000000000000000000000000000000]
sum9         (add              ) [ 000000111111111100000000000000000000000000000000000000000000]
k_2          (add              ) [ 001111111111111111111111111111111111111111111111111111111111]
StgValue_122 (br               ) [ 001111111111111111111111111111111111111111111111111111111111]
a0           (load             ) [ 000000011100000000000000000000000000000000000000000000000000]
b0           (load             ) [ 000000011100000000000000000000000000000000000000000000000000]
a1           (load             ) [ 000000011100000000000000000000000000000000000000000000000000]
b1           (load             ) [ 000000011100000000000000000000000000000000000000000000000000]
tmp_65       (fmul             ) [ 000000000011111000000000000000000000000000000000000000000000]
tmp_66       (fmul             ) [ 000000000011111000000000000000000000000000000000000000000000]
sum7_cast    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
A_addr_24    (getelementptr    ) [ 000000000001000000000000000000000000000000000000000000000000]
tmp          (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp112_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum26        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum26_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
B_addr_23    (getelementptr    ) [ 000000000001000000000000000000000000000000000000000000000000]
a2           (load             ) [ 000000000000111000000000000000000000000000000000000000000000]
b2           (load             ) [ 000000000000111000000000000000000000000000000000000000000000]
tmp_67       (fadd             ) [ 000000000000000111110000000000000000000000000000000000000000]
tmp_68       (fmul             ) [ 000000000000000111110000000000000000000000000000000000000000]
sum9_cast    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
A_addr_25    (getelementptr    ) [ 000000000000000010000000000000000000000000000000000000000000]
tmp39        (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp213_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum28        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum28_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
B_addr_24    (getelementptr    ) [ 000000000000000010000000000000000000000000000000000000000000]
a3           (load             ) [ 000000000000000001110000000000000000000000000000000000000000]
b3           (load             ) [ 000000000000000001110000000000000000000000000000000000000000]
tmp_69       (fadd             ) [ 000000000000000000001111100000000000000000000000000000000000]
tmp_70       (fmul             ) [ 000000000000000000001111100000000000000000000000000000000000]
tmp40        (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp314_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum11        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum11_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
A_addr_26    (getelementptr    ) [ 000000000000000000000100000000000000000000000000000000000000]
tmp415_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum29        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum30_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
B_addr_25    (getelementptr    ) [ 000000000000000000000100000000000000000000000000000000000000]
a4           (load             ) [ 000000000000000000000011100000000000000000000000000000000000]
b4           (load             ) [ 000000000000000000000011100000000000000000000000000000000000]
tmp_71       (fadd             ) [ 000000000000000000000000011111000000000000000000000000000000]
tmp_72       (fmul             ) [ 000000000000000000000000011111000000000000000000000000000000]
tmp41        (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp516_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum13        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum13_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
A_addr_27    (getelementptr    ) [ 000000000000000000000000001000000000000000000000000000000000]
tmp617_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum30        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum32_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
B_addr_26    (getelementptr    ) [ 000000000000000000000000001000000000000000000000000000000000]
a5           (load             ) [ 000000000000000000000000000111000000000000000000000000000000]
b5           (load             ) [ 000000000000000000000000000111000000000000000000000000000000]
tmp_73       (fadd             ) [ 000000000000000000000000000000111110000000000000000000000000]
tmp_74       (fmul             ) [ 000000000000000000000000000000111110000000000000000000000000]
tmp42        (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp718_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum15        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum15_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
A_addr_28    (getelementptr    ) [ 000000000000000000000000000000010000000000000000000000000000]
tmp819_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum31        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum34_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
B_addr_27    (getelementptr    ) [ 000000000000000000000000000000010000000000000000000000000000]
tmp43        (or               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp920_cast  (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum17        (add              ) [ 000000000000000000000000000000011111000000000000000000000000]
tmp1021_cast (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
sum32        (add              ) [ 000000000000000000000000000000011111000000000000000000000000]
a6           (load             ) [ 000000000000000000000000000000001110000000000000000000000000]
b6           (load             ) [ 000000000000000000000000000000001110000000000000000000000000]
tmp_75       (fadd             ) [ 000000000000000000000000000000000001111100000000000000000000]
tmp_76       (fmul             ) [ 000000000000000000000000000000000001111100000000000000000000]
sum17_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
A_addr_29    (getelementptr    ) [ 000000000000000000000000000000000000100000000000000000000000]
sum35_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
B_addr_28    (getelementptr    ) [ 000000000000000000000000000000000000100000000000000000000000]
a7           (load             ) [ 000000000000000000000000000000000000011100000000000000000000]
b7           (load             ) [ 000000000000000000000000000000000000011100000000000000000000]
tmp_77       (fadd             ) [ 000000000000000000000000000000000000000011111000000000000000]
tmp_78       (fmul             ) [ 000000000000000000000000000000000000000011111000000000000000]
tmp_79       (fadd             ) [ 000000000000000000000000000000000000000000000111110000000000]
temp_2       (fadd             ) [ 001111111111111111111111111111111111111111111111111111111111]
StgValue_265 (br               ) [ 001111111111111111111111111111111111111111111111111111111111]
temp_1       (phi              ) [ 000000000000000000000000000000000000000000000000001111111111]
k_1          (phi              ) [ 000000000000000000000000000000000000000000000000001000000000]
k_1_cast     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
k_1_cast3    (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
empty_27     (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
exitcond5    (icmp             ) [ 001111111111111111111111111111111111111111111111111111111111]
StgValue_272 (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
sum19        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum19_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
A_addr_30    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000100000000]
sum33        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum36_cast   (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
B_addr_29    (getelementptr    ) [ 000000000000000000000000000000000000000000000000000100000000]
k_3          (add              ) [ 001111111111111111111111111111111111111111111111111111111111]
sum          (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
sum_cast     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
C_addr       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
StgValue_285 (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
StgValue_286 (br               ) [ 001111111111111111111111111111111111111111111111111111111111]
A_load       (load             ) [ 000000000000000000000000000000000000000000000000000011100000]
B_load       (load             ) [ 000000000000000000000000000000000000000000000000000011100000]
tmp_83       (fmul             ) [ 000000000000000000000000000000000000000000000000000000011111]
temp_3       (fadd             ) [ 001111111111111111111111111111111111111111111111111111111111]
StgValue_297 (br               ) [ 001111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outrows">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outrows"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="outrows_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outrows_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="d_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="d_addr/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="A_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="9" slack="0"/>
<pin id="97" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="0"/>
<pin id="126" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="127" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="1"/>
<pin id="129" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a0/5 a1/5 a2/10 a3/15 a4/20 a5/25 a6/30 a7/35 A_load/50 "/>
</bind>
</comp>

<comp id="106" class="1004" name="B_addr23_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="13" slack="0"/>
<pin id="110" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr23/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="12" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="139" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="1"/>
<pin id="141" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b0/5 b1/5 b2/10 b3/15 b4/20 b5/25 b6/30 b7/35 B_load/50 "/>
</bind>
</comp>

<comp id="119" class="1004" name="A_addr_16_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="9" slack="0"/>
<pin id="123" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_16/5 "/>
</bind>
</comp>

<comp id="131" class="1004" name="B_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="13" slack="0"/>
<pin id="135" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="A_addr_24_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="9" slack="0"/>
<pin id="147" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_24/10 "/>
</bind>
</comp>

<comp id="151" class="1004" name="B_addr_23_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="13" slack="0"/>
<pin id="155" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_23/10 "/>
</bind>
</comp>

<comp id="159" class="1004" name="A_addr_25_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="9" slack="0"/>
<pin id="163" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_25/15 "/>
</bind>
</comp>

<comp id="167" class="1004" name="B_addr_24_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="13" slack="0"/>
<pin id="171" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_24/15 "/>
</bind>
</comp>

<comp id="175" class="1004" name="A_addr_26_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="9" slack="0"/>
<pin id="179" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_26/20 "/>
</bind>
</comp>

<comp id="183" class="1004" name="B_addr_25_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="13" slack="0"/>
<pin id="187" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_25/20 "/>
</bind>
</comp>

<comp id="191" class="1004" name="A_addr_27_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="9" slack="0"/>
<pin id="195" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_27/25 "/>
</bind>
</comp>

<comp id="199" class="1004" name="B_addr_26_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="13" slack="0"/>
<pin id="203" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_26/25 "/>
</bind>
</comp>

<comp id="207" class="1004" name="A_addr_28_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="9" slack="0"/>
<pin id="211" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_28/30 "/>
</bind>
</comp>

<comp id="215" class="1004" name="B_addr_27_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="13" slack="0"/>
<pin id="219" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_27/30 "/>
</bind>
</comp>

<comp id="223" class="1004" name="A_addr_29_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="9" slack="0"/>
<pin id="227" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_29/35 "/>
</bind>
</comp>

<comp id="231" class="1004" name="B_addr_28_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="13" slack="0"/>
<pin id="235" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_28/35 "/>
</bind>
</comp>

<comp id="239" class="1004" name="A_addr_30_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="9" slack="0"/>
<pin id="243" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_30/50 "/>
</bind>
</comp>

<comp id="247" class="1004" name="B_addr_29_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="13" slack="0"/>
<pin id="251" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_29/50 "/>
</bind>
</comp>

<comp id="255" class="1004" name="C_addr_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="9" slack="0"/>
<pin id="259" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/50 "/>
</bind>
</comp>

<comp id="262" class="1004" name="StgValue_285_access_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_285/50 "/>
</bind>
</comp>

<comp id="268" class="1005" name="i_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="1"/>
<pin id="270" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="64" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="j_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="1"/>
<pin id="281" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="j_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="8" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="290" class="1005" name="temp3_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp3 (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="temp3_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="32" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp3/5 "/>
</bind>
</comp>

<comp id="300" class="1005" name="k_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="1"/>
<pin id="302" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="k_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="311" class="1005" name="temp_1_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="5"/>
<pin id="313" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="temp_1 (phireg) "/>
</bind>
</comp>

<comp id="314" class="1004" name="temp_1_phi_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="32" slack="1"/>
<pin id="318" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_1/50 "/>
</bind>
</comp>

<comp id="323" class="1005" name="k_1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="1"/>
<pin id="325" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="k_1_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="5" slack="1"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/50 "/>
</bind>
</comp>

<comp id="334" class="1004" name="grp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="0" index="1" bw="32" slack="1"/>
<pin id="337" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_67/10 tmp_69/15 tmp_71/20 tmp_73/25 tmp_75/30 tmp_77/35 tmp_79/40 temp_2/45 temp_3/55 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="0" index="1" bw="32" slack="1"/>
<pin id="343" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_65/7 tmp_68/12 tmp_70/17 tmp_72/22 tmp_74/27 tmp_76/32 tmp_78/37 tmp_83/52 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="0" index="1" bw="32" slack="1"/>
<pin id="347" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_66/7 "/>
</bind>
</comp>

<comp id="348" class="1005" name="reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="1"/>
<pin id="350" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a0 a2 a3 a4 a5 a6 a7 A_load "/>
</bind>
</comp>

<comp id="354" class="1005" name="reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b0 b2 b3 b4 b5 b6 b7 B_load "/>
</bind>
</comp>

<comp id="360" class="1005" name="reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 tmp_68 tmp_70 tmp_72 tmp_74 tmp_76 tmp_78 tmp_83 "/>
</bind>
</comp>

<comp id="366" class="1005" name="reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 tmp_69 tmp_71 tmp_73 tmp_75 tmp_77 tmp_79 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_80_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="64" slack="0"/>
<pin id="374" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_80/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="exitcond1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="0"/>
<pin id="378" dir="0" index="1" bw="64" slack="1"/>
<pin id="379" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="i_39_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_39/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_85_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="0"/>
<pin id="389" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_85/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="outrowidx_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="9" slack="0"/>
<pin id="393" dir="0" index="1" bw="2" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="1" index="3" bw="9" slack="4"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="outrowidx/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_86_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="0"/>
<pin id="401" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_86/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_shl_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="0"/>
<pin id="405" dir="0" index="1" bw="5" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_87_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="0"/>
<pin id="413" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_87/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_shl4_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="9" slack="0"/>
<pin id="417" dir="0" index="1" bw="7" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="inneridx_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="9" slack="0"/>
<pin id="425" dir="0" index="1" bw="9" slack="0"/>
<pin id="426" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inneridx/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_81_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="0"/>
<pin id="431" dir="0" index="1" bw="9" slack="0"/>
<pin id="432" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_81/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_82_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="0"/>
<pin id="437" dir="0" index="1" bw="9" slack="0"/>
<pin id="438" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_82/2 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_84_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="9" slack="0"/>
<pin id="443" dir="0" index="1" bw="9" slack="0"/>
<pin id="444" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_84/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="j_cast5_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast5/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="j_cast6_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast6/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="j_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="8" slack="0"/>
<pin id="458" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="exitcond_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="j_3_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="k_cast2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="0"/>
<pin id="474" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast2/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="k_cast_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="5" slack="0"/>
<pin id="478" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_s_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="5" slack="0"/>
<pin id="482" dir="0" index="1" bw="5" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="486" class="1004" name="sum3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="9" slack="3"/>
<pin id="488" dir="0" index="1" bw="5" slack="0"/>
<pin id="489" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sum3_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="9" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sum22_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="13" slack="2"/>
<pin id="498" dir="0" index="1" bw="5" slack="0"/>
<pin id="499" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum22/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sum22_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="13" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum22_cast/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sum5_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="5" slack="0"/>
<pin id="508" dir="0" index="1" bw="9" slack="3"/>
<pin id="509" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum5/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sum5_cast_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="9" slack="0"/>
<pin id="513" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum5_cast/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_88_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="0"/>
<pin id="518" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_88/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp11_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="0" index="1" bw="4" slack="0"/>
<pin id="523" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp11/5 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp11_cast_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp11_cast/5 "/>
</bind>
</comp>

<comp id="530" class="1004" name="sum24_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="13" slack="2"/>
<pin id="532" dir="0" index="1" bw="4" slack="0"/>
<pin id="533" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum24/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sum24_cast_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="13" slack="0"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum24_cast/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="sum7_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="0"/>
<pin id="542" dir="0" index="1" bw="9" slack="3"/>
<pin id="543" dir="1" index="2" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum7/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="sum9_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="0"/>
<pin id="547" dir="0" index="1" bw="9" slack="3"/>
<pin id="548" dir="1" index="2" bw="9" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum9/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="k_2_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="0" index="1" bw="5" slack="0"/>
<pin id="553" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="sum7_cast_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="9" slack="5"/>
<pin id="558" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum7_cast/10 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="4" slack="5"/>
<pin id="562" dir="0" index="1" bw="4" slack="0"/>
<pin id="563" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp112_cast_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="0"/>
<pin id="567" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp112_cast/10 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sum26_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="13" slack="7"/>
<pin id="571" dir="0" index="1" bw="4" slack="0"/>
<pin id="572" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum26/10 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sum26_cast_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="13" slack="0"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum26_cast/10 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sum9_cast_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="9" slack="10"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum9_cast/15 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp39_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="10"/>
<pin id="585" dir="0" index="1" bw="4" slack="0"/>
<pin id="586" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp39/15 "/>
</bind>
</comp>

<comp id="588" class="1004" name="tmp213_cast_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="4" slack="0"/>
<pin id="590" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp213_cast/15 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sum28_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="13" slack="12"/>
<pin id="594" dir="0" index="1" bw="4" slack="0"/>
<pin id="595" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum28/15 "/>
</bind>
</comp>

<comp id="597" class="1004" name="sum28_cast_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="13" slack="0"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum28_cast/15 "/>
</bind>
</comp>

<comp id="602" class="1004" name="tmp40_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="15"/>
<pin id="604" dir="0" index="1" bw="4" slack="0"/>
<pin id="605" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp40/20 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp314_cast_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="4" slack="0"/>
<pin id="609" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp314_cast/20 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sum11_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="9" slack="18"/>
<pin id="613" dir="0" index="1" bw="4" slack="0"/>
<pin id="614" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum11/20 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sum11_cast_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="9" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum11_cast/20 "/>
</bind>
</comp>

<comp id="621" class="1004" name="tmp415_cast_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="4" slack="0"/>
<pin id="623" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp415_cast/20 "/>
</bind>
</comp>

<comp id="625" class="1004" name="sum29_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="13" slack="17"/>
<pin id="627" dir="0" index="1" bw="4" slack="0"/>
<pin id="628" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum29/20 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sum30_cast_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="13" slack="0"/>
<pin id="632" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum30_cast/20 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp41_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="4" slack="20"/>
<pin id="637" dir="0" index="1" bw="4" slack="0"/>
<pin id="638" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp41/25 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp516_cast_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="4" slack="0"/>
<pin id="642" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp516_cast/25 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sum13_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="9" slack="23"/>
<pin id="646" dir="0" index="1" bw="4" slack="0"/>
<pin id="647" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum13/25 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sum13_cast_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="9" slack="0"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum13_cast/25 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp617_cast_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="4" slack="0"/>
<pin id="656" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp617_cast/25 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sum30_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="13" slack="22"/>
<pin id="660" dir="0" index="1" bw="4" slack="0"/>
<pin id="661" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum30/25 "/>
</bind>
</comp>

<comp id="663" class="1004" name="sum32_cast_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="13" slack="0"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum32_cast/25 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp42_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="4" slack="25"/>
<pin id="670" dir="0" index="1" bw="4" slack="0"/>
<pin id="671" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp42/30 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp718_cast_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="4" slack="0"/>
<pin id="675" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp718_cast/30 "/>
</bind>
</comp>

<comp id="677" class="1004" name="sum15_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="9" slack="28"/>
<pin id="679" dir="0" index="1" bw="4" slack="0"/>
<pin id="680" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum15/30 "/>
</bind>
</comp>

<comp id="682" class="1004" name="sum15_cast_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="9" slack="0"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum15_cast/30 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp819_cast_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="0"/>
<pin id="689" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp819_cast/30 "/>
</bind>
</comp>

<comp id="691" class="1004" name="sum31_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="13" slack="27"/>
<pin id="693" dir="0" index="1" bw="4" slack="0"/>
<pin id="694" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum31/30 "/>
</bind>
</comp>

<comp id="696" class="1004" name="sum34_cast_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="13" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum34_cast/30 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp43_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="25"/>
<pin id="703" dir="0" index="1" bw="4" slack="0"/>
<pin id="704" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp43/30 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp920_cast_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="4" slack="0"/>
<pin id="708" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp920_cast/30 "/>
</bind>
</comp>

<comp id="710" class="1004" name="sum17_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="9" slack="28"/>
<pin id="712" dir="0" index="1" bw="4" slack="0"/>
<pin id="713" dir="1" index="2" bw="9" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum17/30 "/>
</bind>
</comp>

<comp id="715" class="1004" name="tmp1021_cast_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="0"/>
<pin id="717" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1021_cast/30 "/>
</bind>
</comp>

<comp id="719" class="1004" name="sum32_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="13" slack="27"/>
<pin id="721" dir="0" index="1" bw="4" slack="0"/>
<pin id="722" dir="1" index="2" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum32/30 "/>
</bind>
</comp>

<comp id="724" class="1004" name="sum17_cast_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="9" slack="5"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum17_cast/35 "/>
</bind>
</comp>

<comp id="728" class="1004" name="sum35_cast_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="13" slack="5"/>
<pin id="730" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum35_cast/35 "/>
</bind>
</comp>

<comp id="732" class="1004" name="k_1_cast_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="5" slack="0"/>
<pin id="734" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_1_cast/50 "/>
</bind>
</comp>

<comp id="736" class="1004" name="k_1_cast3_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="5" slack="0"/>
<pin id="738" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_1_cast3/50 "/>
</bind>
</comp>

<comp id="740" class="1004" name="exitcond5_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="5" slack="0"/>
<pin id="742" dir="0" index="1" bw="5" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/50 "/>
</bind>
</comp>

<comp id="746" class="1004" name="sum19_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="5" slack="0"/>
<pin id="748" dir="0" index="1" bw="9" slack="4"/>
<pin id="749" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum19/50 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sum19_cast_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="9" slack="0"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum19_cast/50 "/>
</bind>
</comp>

<comp id="756" class="1004" name="sum33_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="5" slack="0"/>
<pin id="758" dir="0" index="1" bw="13" slack="3"/>
<pin id="759" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum33/50 "/>
</bind>
</comp>

<comp id="761" class="1004" name="sum36_cast_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="13" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum36_cast/50 "/>
</bind>
</comp>

<comp id="766" class="1004" name="k_3_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="5" slack="0"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/50 "/>
</bind>
</comp>

<comp id="772" class="1004" name="sum_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="3"/>
<pin id="774" dir="0" index="1" bw="9" slack="4"/>
<pin id="775" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/50 "/>
</bind>
</comp>

<comp id="776" class="1004" name="sum_cast_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="9" slack="0"/>
<pin id="778" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/50 "/>
</bind>
</comp>

<comp id="781" class="1007" name="boffset_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="8" slack="0"/>
<pin id="783" dir="0" index="1" bw="13" slack="2"/>
<pin id="784" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="boffset/3 "/>
</bind>
</comp>

<comp id="786" class="1005" name="outrows_read_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="64" slack="1"/>
<pin id="788" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outrows_read "/>
</bind>
</comp>

<comp id="791" class="1005" name="tmp_80_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="13" slack="2"/>
<pin id="793" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="799" class="1005" name="i_39_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="64" slack="0"/>
<pin id="801" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_39 "/>
</bind>
</comp>

<comp id="804" class="1005" name="outrowidx_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="9" slack="4"/>
<pin id="806" dir="1" index="1" bw="9" slack="4"/>
</pin_list>
<bind>
<opset="outrowidx "/>
</bind>
</comp>

<comp id="809" class="1005" name="inneridx_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="9" slack="3"/>
<pin id="811" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="inneridx "/>
</bind>
</comp>

<comp id="819" class="1005" name="tmp_81_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="9" slack="3"/>
<pin id="821" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="824" class="1005" name="tmp_82_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="9" slack="3"/>
<pin id="826" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_82 "/>
</bind>
</comp>

<comp id="829" class="1005" name="tmp_84_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="9" slack="3"/>
<pin id="831" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_84 "/>
</bind>
</comp>

<comp id="834" class="1005" name="j_cast_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="9" slack="3"/>
<pin id="836" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="842" class="1005" name="j_3_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="847" class="1005" name="d_addr_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="7" slack="1"/>
<pin id="849" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="d_addr "/>
</bind>
</comp>

<comp id="852" class="1005" name="boffset_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="13" slack="2"/>
<pin id="854" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="boffset "/>
</bind>
</comp>

<comp id="865" class="1005" name="temp_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="1"/>
<pin id="867" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="873" class="1005" name="A_addr_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="7" slack="1"/>
<pin id="875" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="878" class="1005" name="B_addr23_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="12" slack="1"/>
<pin id="880" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr23 "/>
</bind>
</comp>

<comp id="883" class="1005" name="A_addr_16_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="7" slack="1"/>
<pin id="885" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_16 "/>
</bind>
</comp>

<comp id="888" class="1005" name="tmp_88_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="4" slack="5"/>
<pin id="890" dir="1" index="1" bw="4" slack="5"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="898" class="1005" name="B_addr_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="12" slack="1"/>
<pin id="900" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="903" class="1005" name="sum7_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="9" slack="5"/>
<pin id="905" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="sum7 "/>
</bind>
</comp>

<comp id="908" class="1005" name="sum9_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="9" slack="10"/>
<pin id="910" dir="1" index="1" bw="9" slack="10"/>
</pin_list>
<bind>
<opset="sum9 "/>
</bind>
</comp>

<comp id="913" class="1005" name="k_2_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="5" slack="0"/>
<pin id="915" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="918" class="1005" name="a1_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="1"/>
<pin id="920" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a1 "/>
</bind>
</comp>

<comp id="923" class="1005" name="b1_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="1"/>
<pin id="925" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b1 "/>
</bind>
</comp>

<comp id="928" class="1005" name="tmp_66_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="1"/>
<pin id="930" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_66 "/>
</bind>
</comp>

<comp id="933" class="1005" name="A_addr_24_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="7" slack="1"/>
<pin id="935" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_24 "/>
</bind>
</comp>

<comp id="938" class="1005" name="B_addr_23_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="12" slack="1"/>
<pin id="940" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_23 "/>
</bind>
</comp>

<comp id="943" class="1005" name="A_addr_25_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="7" slack="1"/>
<pin id="945" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_25 "/>
</bind>
</comp>

<comp id="948" class="1005" name="B_addr_24_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="12" slack="1"/>
<pin id="950" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_24 "/>
</bind>
</comp>

<comp id="953" class="1005" name="A_addr_26_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="7" slack="1"/>
<pin id="955" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_26 "/>
</bind>
</comp>

<comp id="958" class="1005" name="B_addr_25_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="12" slack="1"/>
<pin id="960" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_25 "/>
</bind>
</comp>

<comp id="963" class="1005" name="A_addr_27_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="7" slack="1"/>
<pin id="965" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_27 "/>
</bind>
</comp>

<comp id="968" class="1005" name="B_addr_26_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="12" slack="1"/>
<pin id="970" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_26 "/>
</bind>
</comp>

<comp id="973" class="1005" name="A_addr_28_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="7" slack="1"/>
<pin id="975" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_28 "/>
</bind>
</comp>

<comp id="978" class="1005" name="B_addr_27_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="12" slack="1"/>
<pin id="980" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_27 "/>
</bind>
</comp>

<comp id="983" class="1005" name="sum17_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="9" slack="5"/>
<pin id="985" dir="1" index="1" bw="9" slack="5"/>
</pin_list>
<bind>
<opset="sum17 "/>
</bind>
</comp>

<comp id="988" class="1005" name="sum32_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="13" slack="5"/>
<pin id="990" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="sum32 "/>
</bind>
</comp>

<comp id="993" class="1005" name="A_addr_29_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="7" slack="1"/>
<pin id="995" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_29 "/>
</bind>
</comp>

<comp id="998" class="1005" name="B_addr_28_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="12" slack="1"/>
<pin id="1000" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_28 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="temp_2_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="32" slack="1"/>
<pin id="1005" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_2 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="A_addr_30_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="7" slack="1"/>
<pin id="1013" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_30 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="B_addr_29_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="12" slack="1"/>
<pin id="1018" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_29 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="k_3_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="5" slack="0"/>
<pin id="1023" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="temp_3_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="32" slack="1"/>
<pin id="1028" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="119" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="131" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="164"><net_src comp="2" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="167" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="175" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="183" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="191" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="204"><net_src comp="4" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="199" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="207" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="220"><net_src comp="4" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="100" pin=2"/></net>

<net id="236"><net_src comp="4" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="244"><net_src comp="2" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="239" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="252"><net_src comp="4" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="12" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="247" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="260"><net_src comp="0" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="12" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="255" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="12" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="299"><net_src comp="293" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="320"><net_src comp="290" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="321"><net_src comp="314" pin="4"/><net_sink comp="262" pin=1"/></net>

<net id="322"><net_src comp="314" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="326"><net_src comp="66" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="290" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="311" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="351"><net_src comp="100" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="353"><net_src comp="100" pin="7"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="113" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="359"><net_src comp="113" pin="7"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="340" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="369"><net_src comp="334" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="375"><net_src comp="74" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="272" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="272" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="14" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="272" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="16" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="18" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="272" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="20" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="399" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="22" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="272" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="24" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="411" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="26" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="403" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="28" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="423" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="30" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="423" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="32" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="283" pin="4"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="283" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="459"><net_src comp="283" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="283" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="36" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="283" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="42" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="304" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="304" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="304" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="46" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="476" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="486" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="500"><net_src comp="472" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="496" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="510"><net_src comp="476" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="506" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="519"><net_src comp="304" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="50" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="526" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="530" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="544"><net_src comp="476" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="476" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="52" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="304" pin="4"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="556" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="564"><net_src comp="54" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="560" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="577"><net_src comp="569" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="582"><net_src comp="579" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="587"><net_src comp="56" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="591"><net_src comp="583" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="592" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="606"><net_src comp="58" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="610"><net_src comp="602" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="607" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="611" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="624"><net_src comp="602" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="621" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="633"><net_src comp="625" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="639"><net_src comp="60" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="643"><net_src comp="635" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="648"><net_src comp="640" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="652"><net_src comp="644" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="657"><net_src comp="635" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="654" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="658" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="672"><net_src comp="62" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="676"><net_src comp="668" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="673" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="685"><net_src comp="677" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="690"><net_src comp="668" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="695"><net_src comp="687" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="699"><net_src comp="691" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="705"><net_src comp="64" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="701" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="718"><net_src comp="701" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="723"><net_src comp="715" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="727"><net_src comp="724" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="731"><net_src comp="728" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="735"><net_src comp="327" pin="4"/><net_sink comp="732" pin=0"/></net>

<net id="739"><net_src comp="327" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="327" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="70" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="736" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="754"><net_src comp="746" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="760"><net_src comp="732" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="756" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="770"><net_src comp="327" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="72" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="779"><net_src comp="772" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="785"><net_src comp="447" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="789"><net_src comp="74" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="794"><net_src comp="372" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="802"><net_src comp="381" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="807"><net_src comp="391" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="812"><net_src comp="423" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="815"><net_src comp="809" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="816"><net_src comp="809" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="817"><net_src comp="809" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="818"><net_src comp="809" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="822"><net_src comp="429" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="827"><net_src comp="435" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="832"><net_src comp="441" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="837"><net_src comp="456" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="845"><net_src comp="466" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="850"><net_src comp="80" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="855"><net_src comp="781" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="858"><net_src comp="852" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="859"><net_src comp="852" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="860"><net_src comp="852" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="861"><net_src comp="852" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="862"><net_src comp="852" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="863"><net_src comp="852" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="864"><net_src comp="852" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="868"><net_src comp="87" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="876"><net_src comp="93" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="881"><net_src comp="106" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="886"><net_src comp="119" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="891"><net_src comp="516" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="893"><net_src comp="888" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="894"><net_src comp="888" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="895"><net_src comp="888" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="896"><net_src comp="888" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="897"><net_src comp="888" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="901"><net_src comp="131" pin="3"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="906"><net_src comp="540" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="911"><net_src comp="545" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="916"><net_src comp="550" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="921"><net_src comp="100" pin="7"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="926"><net_src comp="113" pin="7"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="931"><net_src comp="344" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="936"><net_src comp="143" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="941"><net_src comp="151" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="946"><net_src comp="159" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="951"><net_src comp="167" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="956"><net_src comp="175" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="961"><net_src comp="183" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="966"><net_src comp="191" pin="3"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="971"><net_src comp="199" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="976"><net_src comp="207" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="981"><net_src comp="215" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="986"><net_src comp="710" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="991"><net_src comp="719" pin="2"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="996"><net_src comp="223" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="1001"><net_src comp="231" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="1006"><net_src comp="334" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="1014"><net_src comp="239" pin="3"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="1019"><net_src comp="247" pin="3"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="1024"><net_src comp="766" pin="2"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="1029"><net_src comp="334" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="314" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {50 }
	Port: A | {}
	Port: B | {}
	Port: d | {}
 - Input state : 
	Port: k2c_affine_matmul : C | {}
	Port: k2c_affine_matmul : A | {5 6 10 11 15 16 20 21 25 26 30 31 35 36 50 51 }
	Port: k2c_affine_matmul : B | {5 6 10 11 15 16 20 21 25 26 30 31 35 36 50 51 }
	Port: k2c_affine_matmul : d | {3 4 }
	Port: k2c_affine_matmul : outrows | {1 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_39 : 1
		StgValue_66 : 2
		tmp_85 : 1
		outrowidx : 2
		tmp_86 : 1
		p_shl : 2
		tmp_87 : 1
		p_shl4 : 2
		inneridx : 3
		tmp_81 : 4
		tmp_82 : 4
		tmp_84 : 4
	State 3
		j_cast5 : 1
		j_cast6 : 1
		j_cast : 1
		exitcond : 1
		j_3 : 1
		StgValue_86 : 2
		d_addr : 2
		temp : 3
		boffset : 2
	State 4
	State 5
		k_cast2 : 1
		k_cast : 1
		tmp_s : 1
		StgValue_99 : 2
		sum3 : 2
		sum3_cast : 3
		A_addr : 4
		a0 : 5
		sum22 : 2
		sum22_cast : 3
		B_addr23 : 4
		b0 : 5
		sum5 : 2
		sum5_cast : 3
		A_addr_16 : 4
		a1 : 5
		tmp_88 : 1
		tmp11 : 2
		tmp11_cast : 2
		sum24 : 3
		sum24_cast : 4
		B_addr : 5
		b1 : 6
		sum7 : 2
		sum9 : 2
		k_2 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
		A_addr_24 : 1
		a2 : 2
		sum26 : 1
		sum26_cast : 2
		B_addr_23 : 3
		b2 : 4
	State 11
	State 12
	State 13
	State 14
	State 15
		A_addr_25 : 1
		a3 : 2
		sum28 : 1
		sum28_cast : 2
		B_addr_24 : 3
		b3 : 4
	State 16
	State 17
	State 18
	State 19
	State 20
		sum11 : 1
		sum11_cast : 2
		A_addr_26 : 3
		a4 : 4
		sum29 : 1
		sum30_cast : 2
		B_addr_25 : 3
		b4 : 4
	State 21
	State 22
	State 23
	State 24
	State 25
		sum13 : 1
		sum13_cast : 2
		A_addr_27 : 3
		a5 : 4
		sum30 : 1
		sum32_cast : 2
		B_addr_26 : 3
		b5 : 4
	State 26
	State 27
	State 28
	State 29
	State 30
		sum15 : 1
		sum15_cast : 2
		A_addr_28 : 3
		a6 : 4
		sum31 : 1
		sum34_cast : 2
		B_addr_27 : 3
		b6 : 4
		sum17 : 1
		sum32 : 1
	State 31
	State 32
	State 33
	State 34
	State 35
		A_addr_29 : 1
		a7 : 2
		B_addr_28 : 1
		b7 : 2
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
		k_1_cast : 1
		k_1_cast3 : 1
		exitcond5 : 1
		StgValue_272 : 2
		sum19 : 2
		sum19_cast : 3
		A_addr_30 : 4
		A_load : 5
		sum33 : 2
		sum36_cast : 3
		B_addr_29 : 4
		B_load : 5
		k_3 : 1
		sum_cast : 1
		C_addr : 2
		StgValue_285 : 3
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_340       |    3    |   128   |   129   |
|          |        grp_fu_344       |    3    |   128   |   129   |
|----------|-------------------------|---------|---------|---------|
|          |       i_39_fu_381       |    0    |    0    |    71   |
|          |     inneridx_fu_423     |    0    |    0    |    16   |
|          |        j_3_fu_466       |    0    |    0    |    15   |
|          |       sum3_fu_486       |    0    |    0    |    16   |
|          |       sum22_fu_496      |    0    |    0    |    20   |
|          |       sum5_fu_506       |    0    |    0    |    16   |
|          |       sum24_fu_530      |    0    |    0    |    20   |
|          |       sum7_fu_540       |    0    |    0    |    16   |
|          |       sum9_fu_545       |    0    |    0    |    16   |
|          |        k_2_fu_550       |    0    |    0    |    15   |
|          |       sum26_fu_569      |    0    |    0    |    20   |
|    add   |       sum28_fu_592      |    0    |    0    |    20   |
|          |       sum11_fu_611      |    0    |    0    |    16   |
|          |       sum29_fu_625      |    0    |    0    |    20   |
|          |       sum13_fu_644      |    0    |    0    |    16   |
|          |       sum30_fu_658      |    0    |    0    |    20   |
|          |       sum15_fu_677      |    0    |    0    |    16   |
|          |       sum31_fu_691      |    0    |    0    |    20   |
|          |       sum17_fu_710      |    0    |    0    |    16   |
|          |       sum32_fu_719      |    0    |    0    |    20   |
|          |       sum19_fu_746      |    0    |    0    |    16   |
|          |       sum33_fu_756      |    0    |    0    |    20   |
|          |        k_3_fu_766       |    0    |    0    |    15   |
|          |        sum_fu_772       |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_334       |    2    |   205   |   203   |
|----------|-------------------------|---------|---------|---------|
|          |     exitcond1_fu_376    |    0    |    0    |    29   |
|   icmp   |     exitcond_fu_460     |    0    |    0    |    11   |
|          |       tmp_s_fu_480      |    0    |    0    |    11   |
|          |     exitcond5_fu_740    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|    mul   |      boffset_fu_781     |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   | outrows_read_read_fu_74 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_80_fu_372      |    0    |    0    |    0    |
|          |      tmp_85_fu_387      |    0    |    0    |    0    |
|   trunc  |      tmp_86_fu_399      |    0    |    0    |    0    |
|          |      tmp_87_fu_411      |    0    |    0    |    0    |
|          |      tmp_88_fu_516      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     outrowidx_fu_391    |    0    |    0    |    0    |
|bitconcatenate|       p_shl_fu_403      |    0    |    0    |    0    |
|          |      p_shl4_fu_415      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_81_fu_429      |    0    |    0    |    0    |
|          |      tmp_82_fu_435      |    0    |    0    |    0    |
|          |      tmp_84_fu_441      |    0    |    0    |    0    |
|          |       tmp11_fu_520      |    0    |    0    |    0    |
|    or    |        tmp_fu_560       |    0    |    0    |    0    |
|          |       tmp39_fu_583      |    0    |    0    |    0    |
|          |       tmp40_fu_602      |    0    |    0    |    0    |
|          |       tmp41_fu_635      |    0    |    0    |    0    |
|          |       tmp42_fu_668      |    0    |    0    |    0    |
|          |       tmp43_fu_701      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      j_cast5_fu_447     |    0    |    0    |    0    |
|          |      j_cast6_fu_451     |    0    |    0    |    0    |
|          |      j_cast_fu_456      |    0    |    0    |    0    |
|          |      k_cast2_fu_472     |    0    |    0    |    0    |
|          |      k_cast_fu_476      |    0    |    0    |    0    |
|          |     sum3_cast_fu_491    |    0    |    0    |    0    |
|          |    sum22_cast_fu_501    |    0    |    0    |    0    |
|          |     sum5_cast_fu_511    |    0    |    0    |    0    |
|          |    tmp11_cast_fu_526    |    0    |    0    |    0    |
|          |    sum24_cast_fu_535    |    0    |    0    |    0    |
|          |     sum7_cast_fu_556    |    0    |    0    |    0    |
|          |    tmp112_cast_fu_565   |    0    |    0    |    0    |
|          |    sum26_cast_fu_574    |    0    |    0    |    0    |
|          |     sum9_cast_fu_579    |    0    |    0    |    0    |
|          |    tmp213_cast_fu_588   |    0    |    0    |    0    |
|          |    sum28_cast_fu_597    |    0    |    0    |    0    |
|          |    tmp314_cast_fu_607   |    0    |    0    |    0    |
|          |    sum11_cast_fu_616    |    0    |    0    |    0    |
|   zext   |    tmp415_cast_fu_621   |    0    |    0    |    0    |
|          |    sum30_cast_fu_630    |    0    |    0    |    0    |
|          |    tmp516_cast_fu_640   |    0    |    0    |    0    |
|          |    sum13_cast_fu_649    |    0    |    0    |    0    |
|          |    tmp617_cast_fu_654   |    0    |    0    |    0    |
|          |    sum32_cast_fu_663    |    0    |    0    |    0    |
|          |    tmp718_cast_fu_673   |    0    |    0    |    0    |
|          |    sum15_cast_fu_682    |    0    |    0    |    0    |
|          |    tmp819_cast_fu_687   |    0    |    0    |    0    |
|          |    sum34_cast_fu_696    |    0    |    0    |    0    |
|          |    tmp920_cast_fu_706   |    0    |    0    |    0    |
|          |   tmp1021_cast_fu_715   |    0    |    0    |    0    |
|          |    sum17_cast_fu_724    |    0    |    0    |    0    |
|          |    sum35_cast_fu_728    |    0    |    0    |    0    |
|          |     k_1_cast_fu_732     |    0    |    0    |    0    |
|          |     k_1_cast3_fu_736    |    0    |    0    |    0    |
|          |    sum19_cast_fu_751    |    0    |    0    |    0    |
|          |    sum36_cast_fu_761    |    0    |    0    |    0    |
|          |     sum_cast_fu_776     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    9    |   461   |   995   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  A_addr_16_reg_883 |    7   |
|  A_addr_24_reg_933 |    7   |
|  A_addr_25_reg_943 |    7   |
|  A_addr_26_reg_953 |    7   |
|  A_addr_27_reg_963 |    7   |
|  A_addr_28_reg_973 |    7   |
|  A_addr_29_reg_993 |    7   |
| A_addr_30_reg_1011 |    7   |
|   A_addr_reg_873   |    7   |
|  B_addr23_reg_878  |   12   |
|  B_addr_23_reg_938 |   12   |
|  B_addr_24_reg_948 |   12   |
|  B_addr_25_reg_958 |   12   |
|  B_addr_26_reg_968 |   12   |
|  B_addr_27_reg_978 |   12   |
|  B_addr_28_reg_998 |   12   |
| B_addr_29_reg_1016 |   12   |
|   B_addr_reg_898   |   12   |
|     a1_reg_918     |   32   |
|     b1_reg_923     |   32   |
|   boffset_reg_852  |   13   |
|   d_addr_reg_847   |    7   |
|    i_39_reg_799    |   64   |
|      i_reg_268     |   64   |
|  inneridx_reg_809  |    9   |
|     j_3_reg_842    |    8   |
|   j_cast_reg_834   |    9   |
|      j_reg_279     |    8   |
|     k_1_reg_323    |    5   |
|     k_2_reg_913    |    5   |
|    k_3_reg_1021    |    5   |
|      k_reg_300     |    5   |
|  outrowidx_reg_804 |    9   |
|outrows_read_reg_786|   64   |
|       reg_348      |   32   |
|       reg_354      |   32   |
|       reg_360      |   32   |
|       reg_366      |   32   |
|    sum17_reg_983   |    9   |
|    sum32_reg_988   |   13   |
|    sum7_reg_903    |    9   |
|    sum9_reg_908    |    9   |
|    temp3_reg_290   |   32   |
|   temp_1_reg_311   |   32   |
|   temp_2_reg_1003  |   32   |
|   temp_3_reg_1026  |   32   |
|    temp_reg_865    |   32   |
|   tmp_66_reg_928   |   32   |
|   tmp_80_reg_791   |   13   |
|   tmp_81_reg_819   |    9   |
|   tmp_82_reg_824   |    9   |
|   tmp_84_reg_829   |    9   |
|   tmp_88_reg_888   |    4   |
+--------------------+--------+
|        Total       |   914  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_87 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_100 |  p0  |  10  |   7  |   70   ||    47   |
| grp_access_fu_100 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_113 |  p0  |  10  |  12  |   120  ||    47   |
| grp_access_fu_113 |  p2  |   8  |   0  |    0   ||    41   |
|     grp_fu_334    |  p0  |   4  |  32  |   128  ||    21   |
|     grp_fu_334    |  p1  |   3  |  32  |   96   ||    15   |
|      reg_348      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_354      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   556  || 14.3437 ||   239   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |   461  |   995  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   239  |
|  Register |    -   |    -   |   914  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   14   |  1375  |  1234  |
+-----------+--------+--------+--------+--------+
