// Seed: 2150623119
module module_0 (
    output wor id_0,
    input supply1 id_1,
    input uwire id_2,
    output wor id_3,
    input uwire id_4,
    output tri0 id_5,
    output wor id_6,
    output wor id_7,
    input wor id_8,
    input wire id_9,
    input tri id_10,
    output wor id_11,
    input wor id_12,
    input tri1 id_13,
    output tri1 id_14
);
  logic [1 'b0 : 1] id_16 = 1;
  assign id_16 = 1;
  assign id_0  = id_2;
endmodule
module module_1 (
    input  tri1  id_0,
    output wand  id_1,
    output tri0  id_2,
    input  wor   id_3,
    input  uwire id_4
    , id_11,
    output wand  id_5,
    input  tri0  id_6,
    output tri0  id_7,
    output tri0  id_8,
    input  wor   id_9
);
  logic id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_9,
      id_5,
      id_6,
      id_5,
      id_5,
      id_7,
      id_6,
      id_0,
      id_0,
      id_1,
      id_3,
      id_0,
      id_5
  );
  assign modCall_1.id_2 = 0;
  wire id_13;
  assign id_5 = id_3;
endmodule
