
Aquarium.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a2c8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005f0  0800a468  0800a468  0001a468  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa58  0800aa58  0002020c  2**0
                  CONTENTS
  4 .ARM          00000008  0800aa58  0800aa58  0001aa58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aa60  0800aa60  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa60  0800aa60  0001aa60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aa64  0800aa64  0001aa64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  0800aa68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007fc  2000020c  0800ac74  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000a08  0800ac74  00020a08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bddc  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003ece  00000000  00000000  0003c018  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001350  00000000  00000000  0003fee8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001178  00000000  00000000  00041238  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001ade9  00000000  00000000  000423b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014d83  00000000  00000000  0005d199  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00090b0e  00000000  00000000  00071f1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00102a2a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a70  00000000  00000000  00102aa8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000020c 	.word	0x2000020c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a450 	.word	0x0800a450

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000210 	.word	0x20000210
 80001dc:	0800a450 	.word	0x0800a450

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_uldivmod>:
 8000cb8:	b953      	cbnz	r3, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cba:	b94a      	cbnz	r2, 8000cd0 <__aeabi_uldivmod+0x18>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bf08      	it	eq
 8000cc0:	2800      	cmpeq	r0, #0
 8000cc2:	bf1c      	itt	ne
 8000cc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000ccc:	f000 b972 	b.w	8000fb4 <__aeabi_idiv0>
 8000cd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd8:	f000 f806 	bl	8000ce8 <__udivmoddi4>
 8000cdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce4:	b004      	add	sp, #16
 8000ce6:	4770      	bx	lr

08000ce8 <__udivmoddi4>:
 8000ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cec:	9e08      	ldr	r6, [sp, #32]
 8000cee:	4604      	mov	r4, r0
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d14b      	bne.n	8000d8e <__udivmoddi4+0xa6>
 8000cf6:	428a      	cmp	r2, r1
 8000cf8:	4615      	mov	r5, r2
 8000cfa:	d967      	bls.n	8000dcc <__udivmoddi4+0xe4>
 8000cfc:	fab2 f282 	clz	r2, r2
 8000d00:	b14a      	cbz	r2, 8000d16 <__udivmoddi4+0x2e>
 8000d02:	f1c2 0720 	rsb	r7, r2, #32
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d0e:	4095      	lsls	r5, r2
 8000d10:	ea47 0803 	orr.w	r8, r7, r3
 8000d14:	4094      	lsls	r4, r2
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	0c23      	lsrs	r3, r4, #16
 8000d1c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d20:	fa1f fc85 	uxth.w	ip, r5
 8000d24:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d28:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d2c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d30:	4299      	cmp	r1, r3
 8000d32:	d909      	bls.n	8000d48 <__udivmoddi4+0x60>
 8000d34:	18eb      	adds	r3, r5, r3
 8000d36:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d3a:	f080 811b 	bcs.w	8000f74 <__udivmoddi4+0x28c>
 8000d3e:	4299      	cmp	r1, r3
 8000d40:	f240 8118 	bls.w	8000f74 <__udivmoddi4+0x28c>
 8000d44:	3f02      	subs	r7, #2
 8000d46:	442b      	add	r3, r5
 8000d48:	1a5b      	subs	r3, r3, r1
 8000d4a:	b2a4      	uxth	r4, r4
 8000d4c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d50:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d58:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d5c:	45a4      	cmp	ip, r4
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x8c>
 8000d60:	192c      	adds	r4, r5, r4
 8000d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d66:	f080 8107 	bcs.w	8000f78 <__udivmoddi4+0x290>
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	f240 8104 	bls.w	8000f78 <__udivmoddi4+0x290>
 8000d70:	3802      	subs	r0, #2
 8000d72:	442c      	add	r4, r5
 8000d74:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d78:	eba4 040c 	sub.w	r4, r4, ip
 8000d7c:	2700      	movs	r7, #0
 8000d7e:	b11e      	cbz	r6, 8000d88 <__udivmoddi4+0xa0>
 8000d80:	40d4      	lsrs	r4, r2
 8000d82:	2300      	movs	r3, #0
 8000d84:	e9c6 4300 	strd	r4, r3, [r6]
 8000d88:	4639      	mov	r1, r7
 8000d8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0xbe>
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	f000 80eb 	beq.w	8000f6e <__udivmoddi4+0x286>
 8000d98:	2700      	movs	r7, #0
 8000d9a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d9e:	4638      	mov	r0, r7
 8000da0:	4639      	mov	r1, r7
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f783 	clz	r7, r3
 8000daa:	2f00      	cmp	r7, #0
 8000dac:	d147      	bne.n	8000e3e <__udivmoddi4+0x156>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0xd0>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80fa 	bhi.w	8000fac <__udivmoddi4+0x2c4>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0303 	sbc.w	r3, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	4698      	mov	r8, r3
 8000dc2:	2e00      	cmp	r6, #0
 8000dc4:	d0e0      	beq.n	8000d88 <__udivmoddi4+0xa0>
 8000dc6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dca:	e7dd      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000dcc:	b902      	cbnz	r2, 8000dd0 <__udivmoddi4+0xe8>
 8000dce:	deff      	udf	#255	; 0xff
 8000dd0:	fab2 f282 	clz	r2, r2
 8000dd4:	2a00      	cmp	r2, #0
 8000dd6:	f040 808f 	bne.w	8000ef8 <__udivmoddi4+0x210>
 8000dda:	1b49      	subs	r1, r1, r5
 8000ddc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000de0:	fa1f f885 	uxth.w	r8, r5
 8000de4:	2701      	movs	r7, #1
 8000de6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dea:	0c23      	lsrs	r3, r4, #16
 8000dec:	fb0e 111c 	mls	r1, lr, ip, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb08 f10c 	mul.w	r1, r8, ip
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	d907      	bls.n	8000e0c <__udivmoddi4+0x124>
 8000dfc:	18eb      	adds	r3, r5, r3
 8000dfe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e02:	d202      	bcs.n	8000e0a <__udivmoddi4+0x122>
 8000e04:	4299      	cmp	r1, r3
 8000e06:	f200 80cd 	bhi.w	8000fa4 <__udivmoddi4+0x2bc>
 8000e0a:	4684      	mov	ip, r0
 8000e0c:	1a59      	subs	r1, r3, r1
 8000e0e:	b2a3      	uxth	r3, r4
 8000e10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e14:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e18:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e1c:	fb08 f800 	mul.w	r8, r8, r0
 8000e20:	45a0      	cmp	r8, r4
 8000e22:	d907      	bls.n	8000e34 <__udivmoddi4+0x14c>
 8000e24:	192c      	adds	r4, r5, r4
 8000e26:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e2a:	d202      	bcs.n	8000e32 <__udivmoddi4+0x14a>
 8000e2c:	45a0      	cmp	r8, r4
 8000e2e:	f200 80b6 	bhi.w	8000f9e <__udivmoddi4+0x2b6>
 8000e32:	4618      	mov	r0, r3
 8000e34:	eba4 0408 	sub.w	r4, r4, r8
 8000e38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e3c:	e79f      	b.n	8000d7e <__udivmoddi4+0x96>
 8000e3e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e42:	40bb      	lsls	r3, r7
 8000e44:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e48:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e4c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e50:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e54:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e58:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e5c:	4325      	orrs	r5, r4
 8000e5e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e62:	0c2c      	lsrs	r4, r5, #16
 8000e64:	fb08 3319 	mls	r3, r8, r9, r3
 8000e68:	fa1f fa8e 	uxth.w	sl, lr
 8000e6c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e70:	fb09 f40a 	mul.w	r4, r9, sl
 8000e74:	429c      	cmp	r4, r3
 8000e76:	fa02 f207 	lsl.w	r2, r2, r7
 8000e7a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e7e:	d90b      	bls.n	8000e98 <__udivmoddi4+0x1b0>
 8000e80:	eb1e 0303 	adds.w	r3, lr, r3
 8000e84:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e88:	f080 8087 	bcs.w	8000f9a <__udivmoddi4+0x2b2>
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	f240 8084 	bls.w	8000f9a <__udivmoddi4+0x2b2>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4473      	add	r3, lr
 8000e98:	1b1b      	subs	r3, r3, r4
 8000e9a:	b2ad      	uxth	r5, r5
 8000e9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ea0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ea4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000ea8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000eac:	45a2      	cmp	sl, r4
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x1da>
 8000eb0:	eb1e 0404 	adds.w	r4, lr, r4
 8000eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000eb8:	d26b      	bcs.n	8000f92 <__udivmoddi4+0x2aa>
 8000eba:	45a2      	cmp	sl, r4
 8000ebc:	d969      	bls.n	8000f92 <__udivmoddi4+0x2aa>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4474      	add	r4, lr
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eca:	eba4 040a 	sub.w	r4, r4, sl
 8000ece:	454c      	cmp	r4, r9
 8000ed0:	46c2      	mov	sl, r8
 8000ed2:	464b      	mov	r3, r9
 8000ed4:	d354      	bcc.n	8000f80 <__udivmoddi4+0x298>
 8000ed6:	d051      	beq.n	8000f7c <__udivmoddi4+0x294>
 8000ed8:	2e00      	cmp	r6, #0
 8000eda:	d069      	beq.n	8000fb0 <__udivmoddi4+0x2c8>
 8000edc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ee0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ee4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ee8:	40fd      	lsrs	r5, r7
 8000eea:	40fc      	lsrs	r4, r7
 8000eec:	ea4c 0505 	orr.w	r5, ip, r5
 8000ef0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ef4:	2700      	movs	r7, #0
 8000ef6:	e747      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000ef8:	f1c2 0320 	rsb	r3, r2, #32
 8000efc:	fa20 f703 	lsr.w	r7, r0, r3
 8000f00:	4095      	lsls	r5, r2
 8000f02:	fa01 f002 	lsl.w	r0, r1, r2
 8000f06:	fa21 f303 	lsr.w	r3, r1, r3
 8000f0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f0e:	4338      	orrs	r0, r7
 8000f10:	0c01      	lsrs	r1, r0, #16
 8000f12:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f16:	fa1f f885 	uxth.w	r8, r5
 8000f1a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f22:	fb07 f308 	mul.w	r3, r7, r8
 8000f26:	428b      	cmp	r3, r1
 8000f28:	fa04 f402 	lsl.w	r4, r4, r2
 8000f2c:	d907      	bls.n	8000f3e <__udivmoddi4+0x256>
 8000f2e:	1869      	adds	r1, r5, r1
 8000f30:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f34:	d22f      	bcs.n	8000f96 <__udivmoddi4+0x2ae>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d92d      	bls.n	8000f96 <__udivmoddi4+0x2ae>
 8000f3a:	3f02      	subs	r7, #2
 8000f3c:	4429      	add	r1, r5
 8000f3e:	1acb      	subs	r3, r1, r3
 8000f40:	b281      	uxth	r1, r0
 8000f42:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f46:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f4a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f4e:	fb00 f308 	mul.w	r3, r0, r8
 8000f52:	428b      	cmp	r3, r1
 8000f54:	d907      	bls.n	8000f66 <__udivmoddi4+0x27e>
 8000f56:	1869      	adds	r1, r5, r1
 8000f58:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f5c:	d217      	bcs.n	8000f8e <__udivmoddi4+0x2a6>
 8000f5e:	428b      	cmp	r3, r1
 8000f60:	d915      	bls.n	8000f8e <__udivmoddi4+0x2a6>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4429      	add	r1, r5
 8000f66:	1ac9      	subs	r1, r1, r3
 8000f68:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f6c:	e73b      	b.n	8000de6 <__udivmoddi4+0xfe>
 8000f6e:	4637      	mov	r7, r6
 8000f70:	4630      	mov	r0, r6
 8000f72:	e709      	b.n	8000d88 <__udivmoddi4+0xa0>
 8000f74:	4607      	mov	r7, r0
 8000f76:	e6e7      	b.n	8000d48 <__udivmoddi4+0x60>
 8000f78:	4618      	mov	r0, r3
 8000f7a:	e6fb      	b.n	8000d74 <__udivmoddi4+0x8c>
 8000f7c:	4541      	cmp	r1, r8
 8000f7e:	d2ab      	bcs.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f80:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f84:	eb69 020e 	sbc.w	r2, r9, lr
 8000f88:	3801      	subs	r0, #1
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	e7a4      	b.n	8000ed8 <__udivmoddi4+0x1f0>
 8000f8e:	4660      	mov	r0, ip
 8000f90:	e7e9      	b.n	8000f66 <__udivmoddi4+0x27e>
 8000f92:	4618      	mov	r0, r3
 8000f94:	e795      	b.n	8000ec2 <__udivmoddi4+0x1da>
 8000f96:	4667      	mov	r7, ip
 8000f98:	e7d1      	b.n	8000f3e <__udivmoddi4+0x256>
 8000f9a:	4681      	mov	r9, r0
 8000f9c:	e77c      	b.n	8000e98 <__udivmoddi4+0x1b0>
 8000f9e:	3802      	subs	r0, #2
 8000fa0:	442c      	add	r4, r5
 8000fa2:	e747      	b.n	8000e34 <__udivmoddi4+0x14c>
 8000fa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fa8:	442b      	add	r3, r5
 8000faa:	e72f      	b.n	8000e0c <__udivmoddi4+0x124>
 8000fac:	4638      	mov	r0, r7
 8000fae:	e708      	b.n	8000dc2 <__udivmoddi4+0xda>
 8000fb0:	4637      	mov	r7, r6
 8000fb2:	e6e9      	b.n	8000d88 <__udivmoddi4+0xa0>

08000fb4 <__aeabi_idiv0>:
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop

08000fb8 <apInit>:
void lcdMain(void);



void apInit(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
	cliOpen(_DEF_UART1, 57600);
 8000fbc:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8000fc0:	2000      	movs	r0, #0
 8000fc2:	f000 fe3d 	bl	8001c40 <cliOpen>
	LCD_CLEAR();
 8000fc6:	f000 fd5c 	bl	8001a82 <LCD_CLEAR>
	LCD_XY(6, 0); LCD_PUTS((char *)"AQUARIUM");
 8000fca:	2100      	movs	r1, #0
 8000fcc:	2006      	movs	r0, #6
 8000fce:	f000 fd25 	bl	8001a1c <LCD_XY>
 8000fd2:	4802      	ldr	r0, [pc, #8]	; (8000fdc <apInit+0x24>)
 8000fd4:	f000 fd5f 	bl	8001a96 <LCD_PUTS>
}
 8000fd8:	bf00      	nop
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	0800a468 	.word	0x0800a468

08000fe0 <apMain>:

void apMain(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  pre_time = millis();
 8000fe6:	f000 f894 	bl	8001112 <millis>
 8000fea:	6078      	str	r0, [r7, #4]
  while(1)
  {
    if (millis()-pre_time >= 1000)
 8000fec:	f000 f891 	bl	8001112 <millis>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	1ad3      	subs	r3, r2, r3
 8000ff6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000ffa:	d302      	bcc.n	8001002 <apMain+0x22>
    {
      pre_time = millis();
 8000ffc:	f000 f889 	bl	8001112 <millis>
 8001000:	6078      	str	r0, [r7, #4]

    }
    Ds18b20_ManualConvert();
 8001002:	f001 fd99 	bl	8002b38 <Ds18b20_ManualConvert>

    measure();
 8001006:	f003 f9a3 	bl	8004350 <measure>

    LCD_XY(1, 1); LCD_PUTS((char *)"WTR_T : ");
 800100a:	2101      	movs	r1, #1
 800100c:	2001      	movs	r0, #1
 800100e:	f000 fd05 	bl	8001a1c <LCD_XY>
 8001012:	4820      	ldr	r0, [pc, #128]	; (8001094 <apMain+0xb4>)
 8001014:	f000 fd3f 	bl	8001a96 <LCD_PUTS>
    LCD_XY(8, 1); output_TEMP(ds18b20[0].Temperature*10);
 8001018:	2101      	movs	r1, #1
 800101a:	2008      	movs	r0, #8
 800101c:	f000 fcfe 	bl	8001a1c <LCD_XY>
 8001020:	4b1d      	ldr	r3, [pc, #116]	; (8001098 <apMain+0xb8>)
 8001022:	edd3 7a02 	vldr	s15, [r3, #8]
 8001026:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800102a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800102e:	eeb0 0a67 	vmov.f32	s0, s15
 8001032:	f000 fd45 	bl	8001ac0 <output_TEMP>
    LCD_XY(13, 1); LCD_print_SC(223);
 8001036:	2101      	movs	r1, #1
 8001038:	200d      	movs	r0, #13
 800103a:	f000 fcef 	bl	8001a1c <LCD_XY>
 800103e:	20df      	movs	r0, #223	; 0xdf
 8001040:	f000 fca4 	bl	800198c <LCD_print_SC>
    LCD_XY(1, 2); LCD_PUTS((char *)"WTR_L : ");
 8001044:	2102      	movs	r1, #2
 8001046:	2001      	movs	r0, #1
 8001048:	f000 fce8 	bl	8001a1c <LCD_XY>
 800104c:	4813      	ldr	r0, [pc, #76]	; (800109c <apMain+0xbc>)
 800104e:	f000 fd22 	bl	8001a96 <LCD_PUTS>
    LCD_XY(9, 2); output_DISTANCE(sonar_tbl[0].filter_distance_cm);
 8001052:	2102      	movs	r1, #2
 8001054:	2009      	movs	r0, #9
 8001056:	f000 fce1 	bl	8001a1c <LCD_XY>
 800105a:	4b11      	ldr	r3, [pc, #68]	; (80010a0 <apMain+0xc0>)
 800105c:	8a1b      	ldrh	r3, [r3, #16]
 800105e:	4618      	mov	r0, r3
 8001060:	f000 fd74 	bl	8001b4c <output_DISTANCE>
    LCD_XY(4, 3); LCD_PUTS((char *)"I LOVE YUJIN");
 8001064:	2103      	movs	r1, #3
 8001066:	2004      	movs	r0, #4
 8001068:	f000 fcd8 	bl	8001a1c <LCD_XY>
 800106c:	480d      	ldr	r0, [pc, #52]	; (80010a4 <apMain+0xc4>)
 800106e:	f000 fd12 	bl	8001a96 <LCD_PUTS>
    //LCD_CMD(0x18);

    if(buttonGetPressed(_DEF_BUTTON1))
 8001072:	2000      	movs	r0, #0
 8001074:	f000 fab4 	bl	80015e0 <buttonGetPressed>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d003      	beq.n	8001086 <apMain+0xa6>
    {
    	ledOn(_DEF_LED1);
 800107e:	2000      	movs	r0, #0
 8001080:	f002 fa50 	bl	8003524 <ledOn>
 8001084:	e002      	b.n	800108c <apMain+0xac>
    }
    else
    {
    	ledOff(_DEF_LED1);
 8001086:	2000      	movs	r0, #0
 8001088:	f002 fa6c 	bl	8003564 <ledOff>
    }

    cliMain();
 800108c:	f000 fe90 	bl	8001db0 <cliMain>
    if (millis()-pre_time >= 1000)
 8001090:	e7ac      	b.n	8000fec <apMain+0xc>
 8001092:	bf00      	nop
 8001094:	0800a474 	.word	0x0800a474
 8001098:	200007d0 	.word	0x200007d0
 800109c:	0800a480 	.word	0x0800a480
 80010a0:	2000034c 	.word	0x2000034c
 80010a4:	0800a48c 	.word	0x0800a48c

080010a8 <bspInit>:

void SystemClock_Config(void);


void bspInit(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
  HAL_Init();
 80010ae:	f003 faad 	bl	800460c <HAL_Init>
  SystemClock_Config();
 80010b2:	f000 f835 	bl	8001120 <SystemClock_Config>

  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	607b      	str	r3, [r7, #4]
 80010ba:	4b0f      	ldr	r3, [pc, #60]	; (80010f8 <bspInit+0x50>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010be:	4a0e      	ldr	r2, [pc, #56]	; (80010f8 <bspInit+0x50>)
 80010c0:	f043 0304 	orr.w	r3, r3, #4
 80010c4:	6313      	str	r3, [r2, #48]	; 0x30
 80010c6:	4b0c      	ldr	r3, [pc, #48]	; (80010f8 <bspInit+0x50>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ca:	f003 0304 	and.w	r3, r3, #4
 80010ce:	607b      	str	r3, [r7, #4]
 80010d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	603b      	str	r3, [r7, #0]
 80010d6:	4b08      	ldr	r3, [pc, #32]	; (80010f8 <bspInit+0x50>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010da:	4a07      	ldr	r2, [pc, #28]	; (80010f8 <bspInit+0x50>)
 80010dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010e0:	6313      	str	r3, [r2, #48]	; 0x30
 80010e2:	4b05      	ldr	r3, [pc, #20]	; (80010f8 <bspInit+0x50>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010ea:	603b      	str	r3, [r7, #0]
 80010ec:	683b      	ldr	r3, [r7, #0]
}
 80010ee:	bf00      	nop
 80010f0:	3708      	adds	r7, #8
 80010f2:	46bd      	mov	sp, r7
 80010f4:	bd80      	pop	{r7, pc}
 80010f6:	bf00      	nop
 80010f8:	40023800 	.word	0x40023800

080010fc <delay>:

void delay(uint32_t ms)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  else
  {
    HAL_Delay(ms);
  }
#else
  HAL_Delay(ms);
 8001104:	6878      	ldr	r0, [r7, #4]
 8001106:	f003 faf3 	bl	80046f0 <HAL_Delay>
#endif
}
 800110a:	bf00      	nop
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}

08001112 <millis>:

uint32_t millis(void)
{
 8001112:	b580      	push	{r7, lr}
 8001114:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001116:	f003 fadf 	bl	80046d8 <HAL_GetTick>
 800111a:	4603      	mov	r3, r0
}
 800111c:	4618      	mov	r0, r3
 800111e:	bd80      	pop	{r7, pc}

08001120 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b094      	sub	sp, #80	; 0x50
 8001124:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001126:	f107 0320 	add.w	r3, r7, #32
 800112a:	2230      	movs	r2, #48	; 0x30
 800112c:	2100      	movs	r1, #0
 800112e:	4618      	mov	r0, r3
 8001130:	f006 fecd 	bl	8007ece <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001134:	f107 030c 	add.w	r3, r7, #12
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	60da      	str	r2, [r3, #12]
 8001142:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001144:	2300      	movs	r3, #0
 8001146:	60bb      	str	r3, [r7, #8]
 8001148:	4b27      	ldr	r3, [pc, #156]	; (80011e8 <SystemClock_Config+0xc8>)
 800114a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800114c:	4a26      	ldr	r2, [pc, #152]	; (80011e8 <SystemClock_Config+0xc8>)
 800114e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001152:	6413      	str	r3, [r2, #64]	; 0x40
 8001154:	4b24      	ldr	r3, [pc, #144]	; (80011e8 <SystemClock_Config+0xc8>)
 8001156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001158:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800115c:	60bb      	str	r3, [r7, #8]
 800115e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001160:	2300      	movs	r3, #0
 8001162:	607b      	str	r3, [r7, #4]
 8001164:	4b21      	ldr	r3, [pc, #132]	; (80011ec <SystemClock_Config+0xcc>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a20      	ldr	r2, [pc, #128]	; (80011ec <SystemClock_Config+0xcc>)
 800116a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800116e:	6013      	str	r3, [r2, #0]
 8001170:	4b1e      	ldr	r3, [pc, #120]	; (80011ec <SystemClock_Config+0xcc>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001178:	607b      	str	r3, [r7, #4]
 800117a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800117c:	2302      	movs	r3, #2
 800117e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001180:	2301      	movs	r3, #1
 8001182:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001184:	2310      	movs	r3, #16
 8001186:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001188:	2302      	movs	r3, #2
 800118a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800118c:	2300      	movs	r3, #0
 800118e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001190:	2308      	movs	r3, #8
 8001192:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001194:	2364      	movs	r3, #100	; 0x64
 8001196:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001198:	2302      	movs	r3, #2
 800119a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800119c:	2304      	movs	r3, #4
 800119e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011a0:	f107 0320 	add.w	r3, r7, #32
 80011a4:	4618      	mov	r0, r3
 80011a6:	f004 faa5 	bl	80056f4 <HAL_RCC_OscConfig>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011b0:	f000 f81e 	bl	80011f0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011b4:	230f      	movs	r3, #15
 80011b6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011b8:	2302      	movs	r3, #2
 80011ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011bc:	2300      	movs	r3, #0
 80011be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80011ca:	f107 030c 	add.w	r3, r7, #12
 80011ce:	2103      	movs	r1, #3
 80011d0:	4618      	mov	r0, r3
 80011d2:	f004 fcff 	bl	8005bd4 <HAL_RCC_ClockConfig>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80011dc:	f000 f808 	bl	80011f0 <Error_Handler>
  }
}
 80011e0:	bf00      	nop
 80011e2:	3750      	adds	r7, #80	; 0x50
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40023800 	.word	0x40023800
 80011ec:	40007000 	.word	0x40007000

080011f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011f4:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011f6:	e7fe      	b.n	80011f6 <Error_Handler+0x6>

080011f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b083      	sub	sp, #12
 80011fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011fe:	2300      	movs	r3, #0
 8001200:	607b      	str	r3, [r7, #4]
 8001202:	4b10      	ldr	r3, [pc, #64]	; (8001244 <HAL_MspInit+0x4c>)
 8001204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001206:	4a0f      	ldr	r2, [pc, #60]	; (8001244 <HAL_MspInit+0x4c>)
 8001208:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800120c:	6453      	str	r3, [r2, #68]	; 0x44
 800120e:	4b0d      	ldr	r3, [pc, #52]	; (8001244 <HAL_MspInit+0x4c>)
 8001210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001212:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800121a:	2300      	movs	r3, #0
 800121c:	603b      	str	r3, [r7, #0]
 800121e:	4b09      	ldr	r3, [pc, #36]	; (8001244 <HAL_MspInit+0x4c>)
 8001220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001222:	4a08      	ldr	r2, [pc, #32]	; (8001244 <HAL_MspInit+0x4c>)
 8001224:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001228:	6413      	str	r3, [r2, #64]	; 0x40
 800122a:	4b06      	ldr	r3, [pc, #24]	; (8001244 <HAL_MspInit+0x4c>)
 800122c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800122e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001232:	603b      	str	r3, [r7, #0]
 8001234:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001236:	bf00      	nop
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	40023800 	.word	0x40023800

08001248 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001248:	b480      	push	{r7}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800124c:	e7fe      	b.n	800124c <NMI_Handler+0x4>

0800124e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800124e:	b480      	push	{r7}
 8001250:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001252:	e7fe      	b.n	8001252 <HardFault_Handler+0x4>

08001254 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001258:	e7fe      	b.n	8001258 <MemManage_Handler+0x4>

0800125a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800125a:	b480      	push	{r7}
 800125c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800125e:	e7fe      	b.n	800125e <BusFault_Handler+0x4>

08001260 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001264:	e7fe      	b.n	8001264 <UsageFault_Handler+0x4>

08001266 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001266:	b480      	push	{r7}
 8001268:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800126a:	bf00      	nop
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001278:	bf00      	nop
 800127a:	46bd      	mov	sp, r7
 800127c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001280:	4770      	bx	lr

08001282 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001282:	b480      	push	{r7}
 8001284:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001286:	bf00      	nop
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr

08001290 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001294:	f003 fa0c 	bl	80046b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001298:	bf00      	nop
 800129a:	bd80      	pop	{r7, pc}

0800129c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80012a0:	4802      	ldr	r0, [pc, #8]	; (80012ac <TIM3_IRQHandler+0x10>)
 80012a2:	f005 f83f 	bl	8006324 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	200009c0 	.word	0x200009c0

080012b0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80012b4:	4802      	ldr	r0, [pc, #8]	; (80012c0 <SPI1_IRQHandler+0x10>)
 80012b6:	f004 fe59 	bl	8005f6c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000808 	.word	0x20000808

080012c4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80012c8:	4802      	ldr	r0, [pc, #8]	; (80012d4 <USART1_IRQHandler+0x10>)
 80012ca:	f005 ff21 	bl	8007110 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20000980 	.word	0x20000980

080012d8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80012dc:	4802      	ldr	r0, [pc, #8]	; (80012e8 <DMA2_Stream2_IRQHandler+0x10>)
 80012de:	f003 fcf1 	bl	8004cc4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80012e2:	bf00      	nop
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	20000920 	.word	0x20000920

080012ec <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80012f0:	4802      	ldr	r0, [pc, #8]	; (80012fc <DMA2_Stream3_IRQHandler+0x10>)
 80012f2:	f003 fce7 	bl	8004cc4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	20000860 	.word	0x20000860

08001300 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001304:	4802      	ldr	r0, [pc, #8]	; (8001310 <DMA2_Stream7_IRQHandler+0x10>)
 8001306:	f003 fcdd 	bl	8004cc4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800130a:	bf00      	nop
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	200008c0 	.word	0x200008c0

08001314 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b086      	sub	sp, #24
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800131c:	4a14      	ldr	r2, [pc, #80]	; (8001370 <_sbrk+0x5c>)
 800131e:	4b15      	ldr	r3, [pc, #84]	; (8001374 <_sbrk+0x60>)
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001328:	4b13      	ldr	r3, [pc, #76]	; (8001378 <_sbrk+0x64>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d102      	bne.n	8001336 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001330:	4b11      	ldr	r3, [pc, #68]	; (8001378 <_sbrk+0x64>)
 8001332:	4a12      	ldr	r2, [pc, #72]	; (800137c <_sbrk+0x68>)
 8001334:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001336:	4b10      	ldr	r3, [pc, #64]	; (8001378 <_sbrk+0x64>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4413      	add	r3, r2
 800133e:	693a      	ldr	r2, [r7, #16]
 8001340:	429a      	cmp	r2, r3
 8001342:	d207      	bcs.n	8001354 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001344:	f006 fd8e 	bl	8007e64 <__errno>
 8001348:	4602      	mov	r2, r0
 800134a:	230c      	movs	r3, #12
 800134c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800134e:	f04f 33ff 	mov.w	r3, #4294967295
 8001352:	e009      	b.n	8001368 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001354:	4b08      	ldr	r3, [pc, #32]	; (8001378 <_sbrk+0x64>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800135a:	4b07      	ldr	r3, [pc, #28]	; (8001378 <_sbrk+0x64>)
 800135c:	681a      	ldr	r2, [r3, #0]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	4413      	add	r3, r2
 8001362:	4a05      	ldr	r2, [pc, #20]	; (8001378 <_sbrk+0x64>)
 8001364:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001366:	68fb      	ldr	r3, [r7, #12]
}
 8001368:	4618      	mov	r0, r3
 800136a:	3718      	adds	r7, #24
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	20020000 	.word	0x20020000
 8001374:	00000400 	.word	0x00000400
 8001378:	20000228 	.word	0x20000228
 800137c:	20000a08 	.word	0x20000a08

08001380 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001384:	4b08      	ldr	r3, [pc, #32]	; (80013a8 <SystemInit+0x28>)
 8001386:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800138a:	4a07      	ldr	r2, [pc, #28]	; (80013a8 <SystemInit+0x28>)
 800138c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001390:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001394:	4b04      	ldr	r3, [pc, #16]	; (80013a8 <SystemInit+0x28>)
 8001396:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800139a:	609a      	str	r2, [r3, #8]
#endif
}
 800139c:	bf00      	nop
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	e000ed00 	.word	0xe000ed00

080013ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80013ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013e4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80013b0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80013b2:	e003      	b.n	80013bc <LoopCopyDataInit>

080013b4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80013b4:	4b0c      	ldr	r3, [pc, #48]	; (80013e8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80013b6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80013b8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80013ba:	3104      	adds	r1, #4

080013bc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80013bc:	480b      	ldr	r0, [pc, #44]	; (80013ec <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80013be:	4b0c      	ldr	r3, [pc, #48]	; (80013f0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80013c0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80013c2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80013c4:	d3f6      	bcc.n	80013b4 <CopyDataInit>
  ldr  r2, =_sbss
 80013c6:	4a0b      	ldr	r2, [pc, #44]	; (80013f4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80013c8:	e002      	b.n	80013d0 <LoopFillZerobss>

080013ca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80013ca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80013cc:	f842 3b04 	str.w	r3, [r2], #4

080013d0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80013d0:	4b09      	ldr	r3, [pc, #36]	; (80013f8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80013d2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80013d4:	d3f9      	bcc.n	80013ca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80013d6:	f7ff ffd3 	bl	8001380 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013da:	f006 fd49 	bl	8007e70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013de:	f006 fd35 	bl	8007e4c <main>
  bx  lr    
 80013e2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80013e4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80013e8:	0800aa68 	.word	0x0800aa68
  ldr  r0, =_sdata
 80013ec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80013f0:	2000020c 	.word	0x2000020c
  ldr  r2, =_sbss
 80013f4:	2000020c 	.word	0x2000020c
  ldr  r3, = _ebss
 80013f8:	20000a08 	.word	0x20000a08

080013fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013fc:	e7fe      	b.n	80013fc <ADC_IRQHandler>

080013fe <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 80013fe:	b480      	push	{r7}
 8001400:	b087      	sub	sp, #28
 8001402:	af00      	add	r7, sp, #0
 8001404:	60f8      	str	r0, [r7, #12]
 8001406:	60b9      	str	r1, [r7, #8]
 8001408:	607a      	str	r2, [r7, #4]
  bool ret = true;
 800140a:	2301      	movs	r3, #1
 800140c:	75fb      	strb	r3, [r7, #23]

  p_node->in    = 0;
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	2200      	movs	r2, #0
 8001412:	601a      	str	r2, [r3, #0]
  p_node->out   = 0;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	2200      	movs	r2, #0
 8001418:	605a      	str	r2, [r3, #4]
  p_node->len   = length;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	68ba      	ldr	r2, [r7, #8]
 8001424:	60da      	str	r2, [r3, #12]

  return ret;
 8001426:	7dfb      	ldrb	r3, [r7, #23]
}
 8001428:	4618      	mov	r0, r3
 800142a:	371c      	adds	r7, #28
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr

08001434 <qbufferRead>:

  return ret;
}

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 8001434:	b480      	push	{r7}
 8001436:	b087      	sub	sp, #28
 8001438:	af00      	add	r7, sp, #0
 800143a:	60f8      	str	r0, [r7, #12]
 800143c:	60b9      	str	r1, [r7, #8]
 800143e:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8001440:	2301      	movs	r3, #1
 8001442:	75fb      	strb	r3, [r7, #23]


  for (int i=0; i<length; i++)
 8001444:	2300      	movs	r3, #0
 8001446:	613b      	str	r3, [r7, #16]
 8001448:	e026      	b.n	8001498 <qbufferRead+0x64>
  {
    if (p_node->p_buf != NULL)
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	68db      	ldr	r3, [r3, #12]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d009      	beq.n	8001466 <qbufferRead+0x32>
    {
      p_data[i] = p_node->p_buf[p_node->out];
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	68da      	ldr	r2, [r3, #12]
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	441a      	add	r2, r3
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	68b9      	ldr	r1, [r7, #8]
 8001460:	440b      	add	r3, r1
 8001462:	7812      	ldrb	r2, [r2, #0]
 8001464:	701a      	strb	r2, [r3, #0]
    }

    if (p_node->out != p_node->in)
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	685a      	ldr	r2, [r3, #4]
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	429a      	cmp	r2, r3
 8001470:	d00c      	beq.n	800148c <qbufferRead+0x58>
    {
      p_node->out = (p_node->out + 1) % p_node->len;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	3301      	adds	r3, #1
 8001478:	68fa      	ldr	r2, [r7, #12]
 800147a:	6892      	ldr	r2, [r2, #8]
 800147c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001480:	fb02 f201 	mul.w	r2, r2, r1
 8001484:	1a9a      	subs	r2, r3, r2
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	605a      	str	r2, [r3, #4]
 800148a:	e002      	b.n	8001492 <qbufferRead+0x5e>
    }
    else
    {
      ret = false;
 800148c:	2300      	movs	r3, #0
 800148e:	75fb      	strb	r3, [r7, #23]
      break;
 8001490:	e006      	b.n	80014a0 <qbufferRead+0x6c>
  for (int i=0; i<length; i++)
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	3301      	adds	r3, #1
 8001496:	613b      	str	r3, [r7, #16]
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	429a      	cmp	r2, r3
 800149e:	d8d4      	bhi.n	800144a <qbufferRead+0x16>
    }
  }

  return ret;
 80014a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	371c      	adds	r7, #28
 80014a6:	46bd      	mov	sp, r7
 80014a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ac:	4770      	bx	lr

080014ae <qbufferAvailable>:

uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 80014ae:	b480      	push	{r7}
 80014b0:	b085      	sub	sp, #20
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	6078      	str	r0, [r7, #4]
  uint32_t ret;


  ret = (p_node->in - p_node->out) % p_node->len;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	1ad3      	subs	r3, r2, r3
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	6892      	ldr	r2, [r2, #8]
 80014c4:	fbb3 f1f2 	udiv	r1, r3, r2
 80014c8:	fb02 f201 	mul.w	r2, r2, r1
 80014cc:	1a9b      	subs	r3, r3, r2
 80014ce:	60fb      	str	r3, [r7, #12]

  return ret;
 80014d0:	68fb      	ldr	r3, [r7, #12]
}
 80014d2:	4618      	mov	r0, r3
 80014d4:	3714      	adds	r7, #20
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
	...

080014e0 <DWT_Delay_Init>:
 *  Created on: 2021. 8. 16.
 *      Author: WANG
 */
#include "user_delay.h"

uint32_t DWT_Delay_Init(void) {
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80014e4:	4b14      	ldr	r3, [pc, #80]	; (8001538 <DWT_Delay_Init+0x58>)
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	4a13      	ldr	r2, [pc, #76]	; (8001538 <DWT_Delay_Init+0x58>)
 80014ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80014ee:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80014f0:	4b11      	ldr	r3, [pc, #68]	; (8001538 <DWT_Delay_Init+0x58>)
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	4a10      	ldr	r2, [pc, #64]	; (8001538 <DWT_Delay_Init+0x58>)
 80014f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80014fa:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80014fc:	4b0f      	ldr	r3, [pc, #60]	; (800153c <DWT_Delay_Init+0x5c>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a0e      	ldr	r2, [pc, #56]	; (800153c <DWT_Delay_Init+0x5c>)
 8001502:	f023 0301 	bic.w	r3, r3, #1
 8001506:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001508:	4b0c      	ldr	r3, [pc, #48]	; (800153c <DWT_Delay_Init+0x5c>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a0b      	ldr	r2, [pc, #44]	; (800153c <DWT_Delay_Init+0x5c>)
 800150e:	f043 0301 	orr.w	r3, r3, #1
 8001512:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8001514:	4b09      	ldr	r3, [pc, #36]	; (800153c <DWT_Delay_Init+0x5c>)
 8001516:	2200      	movs	r2, #0
 8001518:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 800151a:	bf00      	nop
     __ASM volatile ("NOP");
 800151c:	bf00      	nop
     __ASM volatile ("NOP");
 800151e:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8001520:	4b06      	ldr	r3, [pc, #24]	; (800153c <DWT_Delay_Init+0x5c>)
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8001528:	2300      	movs	r3, #0
 800152a:	e000      	b.n	800152e <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 800152c:	2301      	movs	r3, #1
  }
}
 800152e:	4618      	mov	r0, r3
 8001530:	46bd      	mov	sp, r7
 8001532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001536:	4770      	bx	lr
 8001538:	e000edf0 	.word	0xe000edf0
 800153c:	e0001000 	.word	0xe0001000

08001540 <buttonInit>:
static void cliButton(cli_args_t *args);
#endif


bool buttonInit(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b088      	sub	sp, #32
 8001544:	af00      	add	r7, sp, #0
  bool ret = true;
 8001546:	2301      	movs	r3, #1
 8001548:	76fb      	strb	r3, [r7, #27]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800154a:	1d3b      	adds	r3, r7, #4
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
 8001550:	605a      	str	r2, [r3, #4]
 8001552:	609a      	str	r2, [r3, #8]
 8001554:	60da      	str	r2, [r3, #12]
 8001556:	611a      	str	r2, [r3, #16]


  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001558:	2300      	movs	r3, #0
 800155a:	603b      	str	r3, [r7, #0]
 800155c:	4b1c      	ldr	r3, [pc, #112]	; (80015d0 <buttonInit+0x90>)
 800155e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001560:	4a1b      	ldr	r2, [pc, #108]	; (80015d0 <buttonInit+0x90>)
 8001562:	f043 0301 	orr.w	r3, r3, #1
 8001566:	6313      	str	r3, [r2, #48]	; 0x30
 8001568:	4b19      	ldr	r3, [pc, #100]	; (80015d0 <buttonInit+0x90>)
 800156a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156c:	f003 0301 	and.w	r3, r3, #1
 8001570:	603b      	str	r3, [r7, #0]
 8001572:	683b      	ldr	r3, [r7, #0]


  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001574:	2300      	movs	r3, #0
 8001576:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001578:	2301      	movs	r3, #1
 800157a:	60fb      	str	r3, [r7, #12]

  for (int i=0; i<BUTTON_MAX_CH; i++)
 800157c:	2300      	movs	r3, #0
 800157e:	61fb      	str	r3, [r7, #28]
 8001580:	e019      	b.n	80015b6 <buttonInit+0x76>
  {
    GPIO_InitStruct.Pin = button_tbl[i].pin;
 8001582:	4914      	ldr	r1, [pc, #80]	; (80015d4 <buttonInit+0x94>)
 8001584:	69fa      	ldr	r2, [r7, #28]
 8001586:	4613      	mov	r3, r2
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	4413      	add	r3, r2
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	440b      	add	r3, r1
 8001590:	3304      	adds	r3, #4
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(button_tbl[i].port, &GPIO_InitStruct);
 8001596:	490f      	ldr	r1, [pc, #60]	; (80015d4 <buttonInit+0x94>)
 8001598:	69fa      	ldr	r2, [r7, #28]
 800159a:	4613      	mov	r3, r2
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	4413      	add	r3, r2
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	440b      	add	r3, r1
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	1d3a      	adds	r2, r7, #4
 80015a8:	4611      	mov	r1, r2
 80015aa:	4618      	mov	r0, r3
 80015ac:	f003 fdf2 	bl	8005194 <HAL_GPIO_Init>
  for (int i=0; i<BUTTON_MAX_CH; i++)
 80015b0:	69fb      	ldr	r3, [r7, #28]
 80015b2:	3301      	adds	r3, #1
 80015b4:	61fb      	str	r3, [r7, #28]
 80015b6:	69fb      	ldr	r3, [r7, #28]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	dde2      	ble.n	8001582 <buttonInit+0x42>
  }

#ifdef _USE_HW_CLI
  cliAdd("button", cliButton);
 80015bc:	4906      	ldr	r1, [pc, #24]	; (80015d8 <buttonInit+0x98>)
 80015be:	4807      	ldr	r0, [pc, #28]	; (80015dc <buttonInit+0x9c>)
 80015c0:	f001 f916 	bl	80027f0 <cliAdd>
#endif

  return ret;
 80015c4:	7efb      	ldrb	r3, [r7, #27]
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	3720      	adds	r7, #32
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	40023800 	.word	0x40023800
 80015d4:	20000004 	.word	0x20000004
 80015d8:	080016c5 	.word	0x080016c5
 80015dc:	0800a49c 	.word	0x0800a49c

080015e0 <buttonGetPressed>:

bool buttonGetPressed(uint8_t ch)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b084      	sub	sp, #16
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80015ea:	2300      	movs	r3, #0
 80015ec:	73fb      	strb	r3, [r7, #15]
  button_tbl_t *button;
  button = &button_tbl[ch];
 80015ee:	79fa      	ldrb	r2, [r7, #7]
 80015f0:	4613      	mov	r3, r2
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	4413      	add	r3, r2
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	4a31      	ldr	r2, [pc, #196]	; (80016c0 <buttonGetPressed+0xe0>)
 80015fa:	4413      	add	r3, r2
 80015fc:	60bb      	str	r3, [r7, #8]

  if (ch >= BUTTON_MAX_CH)
 80015fe:	79fb      	ldrb	r3, [r7, #7]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <buttonGetPressed+0x28>
  {
    return false;
 8001604:	2300      	movs	r3, #0
 8001606:	e057      	b.n	80016b8 <buttonGetPressed+0xd8>
  }

  switch(button->State)
 8001608:	68bb      	ldr	r3, [r7, #8]
 800160a:	7a9b      	ldrb	r3, [r3, #10]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d002      	beq.n	8001616 <buttonGetPressed+0x36>
 8001610:	2b01      	cmp	r3, #1
 8001612:	d01b      	beq.n	800164c <buttonGetPressed+0x6c>
 8001614:	e04f      	b.n	80016b6 <buttonGetPressed+0xd6>
  {
  	  case BUTTON_IDLE:
  		  if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 8001616:	68bb      	ldr	r3, [r7, #8]
 8001618:	681a      	ldr	r2, [r3, #0]
 800161a:	68bb      	ldr	r3, [r7, #8]
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	b29b      	uxth	r3, r3
 8001620:	4619      	mov	r1, r3
 8001622:	4610      	mov	r0, r2
 8001624:	f004 f81a 	bl	800565c <HAL_GPIO_ReadPin>
 8001628:	4603      	mov	r3, r0
 800162a:	461a      	mov	r2, r3
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	7a1b      	ldrb	r3, [r3, #8]
 8001630:	429a      	cmp	r2, r3
 8001632:	d13d      	bne.n	80016b0 <buttonGetPressed+0xd0>
  		  {
  			  button->lastDebounceTime = millis();
 8001634:	f7ff fd6d 	bl	8001112 <millis>
 8001638:	4602      	mov	r2, r0
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	611a      	str	r2, [r3, #16]
  			  button->State = BUTTON_Pressed;
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	2201      	movs	r2, #1
 8001642:	729a      	strb	r2, [r3, #10]
  			  button->PinState = GPIO_PIN_SET;
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	2201      	movs	r2, #1
 8001648:	725a      	strb	r2, [r3, #9]
  		  }
  		  break;
 800164a:	e031      	b.n	80016b0 <buttonGetPressed+0xd0>

  	  case BUTTON_Pressed:
		  if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	681a      	ldr	r2, [r3, #0]
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	b29b      	uxth	r3, r3
 8001656:	4619      	mov	r1, r3
 8001658:	4610      	mov	r0, r2
 800165a:	f003 ffff 	bl	800565c <HAL_GPIO_ReadPin>
 800165e:	4603      	mov	r3, r0
 8001660:	461a      	mov	r2, r3
 8001662:	68bb      	ldr	r3, [r7, #8]
 8001664:	7a1b      	ldrb	r3, [r3, #8]
 8001666:	429a      	cmp	r2, r3
 8001668:	d114      	bne.n	8001694 <buttonGetPressed+0xb4>
		  {
			  if ((millis() - button->lastDebounceTime) > button->debounceDelay)
 800166a:	f7ff fd52 	bl	8001112 <millis>
 800166e:	4602      	mov	r2, r0
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	691b      	ldr	r3, [r3, #16]
 8001674:	1ad2      	subs	r2, r2, r3
 8001676:	68bb      	ldr	r3, [r7, #8]
 8001678:	68db      	ldr	r3, [r3, #12]
 800167a:	429a      	cmp	r2, r3
 800167c:	d91a      	bls.n	80016b4 <buttonGetPressed+0xd4>
	  		  {
				  button->PinState = GPIO_PIN_SET;
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	2201      	movs	r2, #1
 8001682:	725a      	strb	r2, [r3, #9]
				  ret = button->PinState;
 8001684:	68bb      	ldr	r3, [r7, #8]
 8001686:	7a5b      	ldrb	r3, [r3, #9]
 8001688:	2b00      	cmp	r3, #0
 800168a:	bf14      	ite	ne
 800168c:	2301      	movne	r3, #1
 800168e:	2300      	moveq	r3, #0
 8001690:	73fb      	strb	r3, [r7, #15]
		  {
			  button->State = BUTTON_IDLE;
			  button->PinState = GPIO_PIN_RESET;
			  ret = button->PinState;
		  }
		  break;
 8001692:	e00f      	b.n	80016b4 <buttonGetPressed+0xd4>
			  button->State = BUTTON_IDLE;
 8001694:	68bb      	ldr	r3, [r7, #8]
 8001696:	2200      	movs	r2, #0
 8001698:	729a      	strb	r2, [r3, #10]
			  button->PinState = GPIO_PIN_RESET;
 800169a:	68bb      	ldr	r3, [r7, #8]
 800169c:	2200      	movs	r2, #0
 800169e:	725a      	strb	r2, [r3, #9]
			  ret = button->PinState;
 80016a0:	68bb      	ldr	r3, [r7, #8]
 80016a2:	7a5b      	ldrb	r3, [r3, #9]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	bf14      	ite	ne
 80016a8:	2301      	movne	r3, #1
 80016aa:	2300      	moveq	r3, #0
 80016ac:	73fb      	strb	r3, [r7, #15]
		  break;
 80016ae:	e001      	b.n	80016b4 <buttonGetPressed+0xd4>
  		  break;
 80016b0:	bf00      	nop
 80016b2:	e000      	b.n	80016b6 <buttonGetPressed+0xd6>
		  break;
 80016b4:	bf00      	nop
  }
  return ret;
 80016b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3710      	adds	r7, #16
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20000004 	.word	0x20000004

080016c4 <cliButton>:


#ifdef _USE_HW_CLI

void cliButton(cli_args_t *args)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b084      	sub	sp, #16
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80016cc:	2300      	movs	r3, #0
 80016ce:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "show"))
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	881b      	ldrh	r3, [r3, #0]
 80016d4:	2b01      	cmp	r3, #1
 80016d6:	d128      	bne.n	800172a <cliButton+0x66>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	695b      	ldr	r3, [r3, #20]
 80016dc:	4919      	ldr	r1, [pc, #100]	; (8001744 <cliButton+0x80>)
 80016de:	2000      	movs	r0, #0
 80016e0:	4798      	blx	r3
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d020      	beq.n	800172a <cliButton+0x66>
  {
    while(cliKeepLoop())
 80016e8:	e018      	b.n	800171c <cliButton+0x58>
    {
      for (int i=0; i<BUTTON_MAX_CH; i++)
 80016ea:	2300      	movs	r3, #0
 80016ec:	60bb      	str	r3, [r7, #8]
 80016ee:	e00c      	b.n	800170a <cliButton+0x46>
      {
        cliPrintf("%d", buttonGetPressed(i));
 80016f0:	68bb      	ldr	r3, [r7, #8]
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff ff73 	bl	80015e0 <buttonGetPressed>
 80016fa:	4603      	mov	r3, r0
 80016fc:	4619      	mov	r1, r3
 80016fe:	4812      	ldr	r0, [pc, #72]	; (8001748 <cliButton+0x84>)
 8001700:	f000 ff66 	bl	80025d0 <cliPrintf>
      for (int i=0; i<BUTTON_MAX_CH; i++)
 8001704:	68bb      	ldr	r3, [r7, #8]
 8001706:	3301      	adds	r3, #1
 8001708:	60bb      	str	r3, [r7, #8]
 800170a:	68bb      	ldr	r3, [r7, #8]
 800170c:	2b00      	cmp	r3, #0
 800170e:	ddef      	ble.n	80016f0 <cliButton+0x2c>
      }
      cliPrintf("\n");
 8001710:	480e      	ldr	r0, [pc, #56]	; (800174c <cliButton+0x88>)
 8001712:	f000 ff5d 	bl	80025d0 <cliPrintf>

      delay(100);
 8001716:	2064      	movs	r0, #100	; 0x64
 8001718:	f7ff fcf0 	bl	80010fc <delay>
    while(cliKeepLoop())
 800171c:	f001 f852 	bl	80027c4 <cliKeepLoop>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d1e1      	bne.n	80016ea <cliButton+0x26>
    }

    ret = true;
 8001726:	2301      	movs	r3, #1
 8001728:	73fb      	strb	r3, [r7, #15]
  }


  if (ret != true)
 800172a:	7bfb      	ldrb	r3, [r7, #15]
 800172c:	f083 0301 	eor.w	r3, r3, #1
 8001730:	b2db      	uxtb	r3, r3
 8001732:	2b00      	cmp	r3, #0
 8001734:	d002      	beq.n	800173c <cliButton+0x78>
  {
    cliPrintf("button show\n");
 8001736:	4806      	ldr	r0, [pc, #24]	; (8001750 <cliButton+0x8c>)
 8001738:	f000 ff4a 	bl	80025d0 <cliPrintf>
  }
}
 800173c:	bf00      	nop
 800173e:	3710      	adds	r7, #16
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	0800a4a4 	.word	0x0800a4a4
 8001748:	0800a4ac 	.word	0x0800a4ac
 800174c:	0800a4b0 	.word	0x0800a4b0
 8001750:	0800a4b4 	.word	0x0800a4b4

08001754 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 800175c:	4b0c      	ldr	r3, [pc, #48]	; (8001790 <DWT_Delay_us+0x3c>)
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8001762:	f004 fbcf 	bl	8005f04 <HAL_RCC_GetHCLKFreq>
 8001766:	4602      	mov	r2, r0
 8001768:	4b0a      	ldr	r3, [pc, #40]	; (8001794 <DWT_Delay_us+0x40>)
 800176a:	fba3 2302 	umull	r2, r3, r3, r2
 800176e:	0c9b      	lsrs	r3, r3, #18
 8001770:	687a      	ldr	r2, [r7, #4]
 8001772:	fb02 f303 	mul.w	r3, r2, r3
 8001776:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8001778:	bf00      	nop
 800177a:	4b05      	ldr	r3, [pc, #20]	; (8001790 <DWT_Delay_us+0x3c>)
 800177c:	685a      	ldr	r2, [r3, #4]
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	1ad2      	subs	r2, r2, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	429a      	cmp	r2, r3
 8001786:	d3f8      	bcc.n	800177a <DWT_Delay_us+0x26>
}
 8001788:	bf00      	nop
 800178a:	3710      	adds	r7, #16
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	e0001000 	.word	0xe0001000
 8001794:	431bde83 	.word	0x431bde83

08001798 <digit1000>:

uint32_t Data_pin[4] = {GPIO_PIN_15, GPIO_PIN_14, GPIO_PIN_13, GPIO_PIN_12};  // MSBFIRST
// RS-B7, R/W-B9, EN-B8, D4-B12, D5-B13, D6-B14, D7-B15

char digit10000(uint16_t v) {return '0' + v / 10000;}
char digit1000(uint16_t v) {return '0' + v / 1000 - (v/10000) * 10;}
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	4603      	mov	r3, r0
 80017a0:	80fb      	strh	r3, [r7, #6]
 80017a2:	88fb      	ldrh	r3, [r7, #6]
 80017a4:	4a0e      	ldr	r2, [pc, #56]	; (80017e0 <digit1000+0x48>)
 80017a6:	fba2 2303 	umull	r2, r3, r2, r3
 80017aa:	099b      	lsrs	r3, r3, #6
 80017ac:	b29b      	uxth	r3, r3
 80017ae:	b2da      	uxtb	r2, r3
 80017b0:	88fb      	ldrh	r3, [r7, #6]
 80017b2:	490c      	ldr	r1, [pc, #48]	; (80017e4 <digit1000+0x4c>)
 80017b4:	fba1 1303 	umull	r1, r3, r1, r3
 80017b8:	0b5b      	lsrs	r3, r3, #13
 80017ba:	b29b      	uxth	r3, r3
 80017bc:	b2db      	uxtb	r3, r3
 80017be:	4619      	mov	r1, r3
 80017c0:	0149      	lsls	r1, r1, #5
 80017c2:	1ac9      	subs	r1, r1, r3
 80017c4:	0089      	lsls	r1, r1, #2
 80017c6:	1acb      	subs	r3, r1, r3
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	4413      	add	r3, r2
 80017ce:	b2db      	uxtb	r3, r3
 80017d0:	3330      	adds	r3, #48	; 0x30
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	4618      	mov	r0, r3
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	10624dd3 	.word	0x10624dd3
 80017e4:	d1b71759 	.word	0xd1b71759

080017e8 <digit100>:
char digit100(uint16_t v) {return '0' + v / 100 - (v/1000) * 10;}
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	80fb      	strh	r3, [r7, #6]
 80017f2:	88fb      	ldrh	r3, [r7, #6]
 80017f4:	4a0e      	ldr	r2, [pc, #56]	; (8001830 <digit100+0x48>)
 80017f6:	fba2 2303 	umull	r2, r3, r2, r3
 80017fa:	095b      	lsrs	r3, r3, #5
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	b2da      	uxtb	r2, r3
 8001800:	88fb      	ldrh	r3, [r7, #6]
 8001802:	490c      	ldr	r1, [pc, #48]	; (8001834 <digit100+0x4c>)
 8001804:	fba1 1303 	umull	r1, r3, r1, r3
 8001808:	099b      	lsrs	r3, r3, #6
 800180a:	b29b      	uxth	r3, r3
 800180c:	b2db      	uxtb	r3, r3
 800180e:	4619      	mov	r1, r3
 8001810:	0149      	lsls	r1, r1, #5
 8001812:	1ac9      	subs	r1, r1, r3
 8001814:	0089      	lsls	r1, r1, #2
 8001816:	1acb      	subs	r3, r1, r3
 8001818:	005b      	lsls	r3, r3, #1
 800181a:	b2db      	uxtb	r3, r3
 800181c:	4413      	add	r3, r2
 800181e:	b2db      	uxtb	r3, r3
 8001820:	3330      	adds	r3, #48	; 0x30
 8001822:	b2db      	uxtb	r3, r3
 8001824:	4618      	mov	r0, r3
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr
 8001830:	51eb851f 	.word	0x51eb851f
 8001834:	10624dd3 	.word	0x10624dd3

08001838 <digit10>:
char digit10(uint16_t v) {return '0' + v / 10 - (v/100) * 10;}
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	80fb      	strh	r3, [r7, #6]
 8001842:	88fb      	ldrh	r3, [r7, #6]
 8001844:	4a0e      	ldr	r2, [pc, #56]	; (8001880 <digit10+0x48>)
 8001846:	fba2 2303 	umull	r2, r3, r2, r3
 800184a:	08db      	lsrs	r3, r3, #3
 800184c:	b29b      	uxth	r3, r3
 800184e:	b2da      	uxtb	r2, r3
 8001850:	88fb      	ldrh	r3, [r7, #6]
 8001852:	490c      	ldr	r1, [pc, #48]	; (8001884 <digit10+0x4c>)
 8001854:	fba1 1303 	umull	r1, r3, r1, r3
 8001858:	095b      	lsrs	r3, r3, #5
 800185a:	b29b      	uxth	r3, r3
 800185c:	b2db      	uxtb	r3, r3
 800185e:	4619      	mov	r1, r3
 8001860:	0149      	lsls	r1, r1, #5
 8001862:	1ac9      	subs	r1, r1, r3
 8001864:	0089      	lsls	r1, r1, #2
 8001866:	1acb      	subs	r3, r1, r3
 8001868:	005b      	lsls	r3, r3, #1
 800186a:	b2db      	uxtb	r3, r3
 800186c:	4413      	add	r3, r2
 800186e:	b2db      	uxtb	r3, r3
 8001870:	3330      	adds	r3, #48	; 0x30
 8001872:	b2db      	uxtb	r3, r3
 8001874:	4618      	mov	r0, r3
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	cccccccd 	.word	0xcccccccd
 8001884:	51eb851f 	.word	0x51eb851f

08001888 <digit1>:
char digit1(uint16_t v) {return '0' + v - (v/10) * 10;}
 8001888:	b480      	push	{r7}
 800188a:	b083      	sub	sp, #12
 800188c:	af00      	add	r7, sp, #0
 800188e:	4603      	mov	r3, r0
 8001890:	80fb      	strh	r3, [r7, #6]
 8001892:	88fb      	ldrh	r3, [r7, #6]
 8001894:	b2da      	uxtb	r2, r3
 8001896:	88fb      	ldrh	r3, [r7, #6]
 8001898:	490b      	ldr	r1, [pc, #44]	; (80018c8 <digit1+0x40>)
 800189a:	fba1 1303 	umull	r1, r3, r1, r3
 800189e:	08db      	lsrs	r3, r3, #3
 80018a0:	b29b      	uxth	r3, r3
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	4619      	mov	r1, r3
 80018a6:	0149      	lsls	r1, r1, #5
 80018a8:	1ac9      	subs	r1, r1, r3
 80018aa:	0089      	lsls	r1, r1, #2
 80018ac:	1acb      	subs	r3, r1, r3
 80018ae:	005b      	lsls	r3, r3, #1
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	4413      	add	r3, r2
 80018b4:	b2db      	uxtb	r3, r3
 80018b6:	3330      	adds	r3, #48	; 0x30
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	4618      	mov	r0, r3
 80018bc:	370c      	adds	r7, #12
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	cccccccd 	.word	0xcccccccd

080018cc <EN_PULSE>:

void EN_PULSE(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
	EN_H;
 80018d0:	2201      	movs	r2, #1
 80018d2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018d6:	4808      	ldr	r0, [pc, #32]	; (80018f8 <EN_PULSE+0x2c>)
 80018d8:	f003 fed8 	bl	800568c <HAL_GPIO_WritePin>
	DWT_Delay_us(50);//250
 80018dc:	2032      	movs	r0, #50	; 0x32
 80018de:	f7ff ff39 	bl	8001754 <DWT_Delay_us>
	EN_L;
 80018e2:	2200      	movs	r2, #0
 80018e4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80018e8:	4803      	ldr	r0, [pc, #12]	; (80018f8 <EN_PULSE+0x2c>)
 80018ea:	f003 fecf 	bl	800568c <HAL_GPIO_WritePin>
	DWT_Delay_us(50);
 80018ee:	2032      	movs	r0, #50	; 0x32
 80018f0:	f7ff ff30 	bl	8001754 <DWT_Delay_us>
}
 80018f4:	bf00      	nop
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	40020400 	.word	0x40020400

080018fc <write_4bit>:

void write_4bit(uint8_t data)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	71fb      	strb	r3, [r7, #7]
	GPIOB->BSRR = 0xF0000000|((data&0x0F)<<12);
 8001906:	79fb      	ldrb	r3, [r7, #7]
 8001908:	031b      	lsls	r3, r3, #12
 800190a:	b29b      	uxth	r3, r3
 800190c:	4a04      	ldr	r2, [pc, #16]	; (8001920 <write_4bit+0x24>)
 800190e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8001912:	6193      	str	r3, [r2, #24]
	EN_PULSE();
 8001914:	f7ff ffda 	bl	80018cc <EN_PULSE>
}
 8001918:	bf00      	nop
 800191a:	3708      	adds	r7, #8
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}
 8001920:	40020400 	.word	0x40020400

08001924 <LCD_CMD>:
  //GPIOB->CRH = (GPIOB->CRH & 0x0000FFFF)|(0x22220000);

	return temp;
}

void LCD_CMD(char cmd) {
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	71fb      	strb	r3, [r7, #7]
  RS_L;
 800192e:	2200      	movs	r2, #0
 8001930:	2180      	movs	r1, #128	; 0x80
 8001932:	4808      	ldr	r0, [pc, #32]	; (8001954 <LCD_CMD+0x30>)
 8001934:	f003 feaa 	bl	800568c <HAL_GPIO_WritePin>
	//while(LCD_readCMD() == 0x80)
	write_4bit(cmd>>4);
 8001938:	79fb      	ldrb	r3, [r7, #7]
 800193a:	091b      	lsrs	r3, r3, #4
 800193c:	b2db      	uxtb	r3, r3
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff ffdc 	bl	80018fc <write_4bit>
	//while(LCD_readCMD() == 0x80)
	write_4bit(cmd);
 8001944:	79fb      	ldrb	r3, [r7, #7]
 8001946:	4618      	mov	r0, r3
 8001948:	f7ff ffd8 	bl	80018fc <write_4bit>
}
 800194c:	bf00      	nop
 800194e:	3708      	adds	r7, #8
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	40020400 	.word	0x40020400

08001958 <LCD_DATA>:

void LCD_DATA(char data) {
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	71fb      	strb	r3, [r7, #7]
  RS_H;
 8001962:	2201      	movs	r2, #1
 8001964:	2180      	movs	r1, #128	; 0x80
 8001966:	4808      	ldr	r0, [pc, #32]	; (8001988 <LCD_DATA+0x30>)
 8001968:	f003 fe90 	bl	800568c <HAL_GPIO_WritePin>
	//while(LCD_readCMD() == 0x80)
	write_4bit(data>>4);
 800196c:	79fb      	ldrb	r3, [r7, #7]
 800196e:	091b      	lsrs	r3, r3, #4
 8001970:	b2db      	uxtb	r3, r3
 8001972:	4618      	mov	r0, r3
 8001974:	f7ff ffc2 	bl	80018fc <write_4bit>
	//while(LCD_readCMD() == 0x80)
	write_4bit(data);
 8001978:	79fb      	ldrb	r3, [r7, #7]
 800197a:	4618      	mov	r0, r3
 800197c:	f7ff ffbe 	bl	80018fc <write_4bit>
}
 8001980:	bf00      	nop
 8001982:	3708      	adds	r7, #8
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	40020400 	.word	0x40020400

0800198c <LCD_print_SC>:
	write_4bit(data>>4);
	//while(LCD_readCMD() == 0x80)
	write_4bit(data);
}

void LCD_print_SC(uint8_t data) {
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	4603      	mov	r3, r0
 8001994:	71fb      	strb	r3, [r7, #7]
  RS_H;
 8001996:	2201      	movs	r2, #1
 8001998:	2180      	movs	r1, #128	; 0x80
 800199a:	4808      	ldr	r0, [pc, #32]	; (80019bc <LCD_print_SC+0x30>)
 800199c:	f003 fe76 	bl	800568c <HAL_GPIO_WritePin>
	//while(LCD_readCMD() == 0x80)
	write_4bit(data>>4);
 80019a0:	79fb      	ldrb	r3, [r7, #7]
 80019a2:	091b      	lsrs	r3, r3, #4
 80019a4:	b2db      	uxtb	r3, r3
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff ffa8 	bl	80018fc <write_4bit>
	//while(LCD_readCMD() == 0x80)
	write_4bit(data);
 80019ac:	79fb      	ldrb	r3, [r7, #7]
 80019ae:	4618      	mov	r0, r3
 80019b0:	f7ff ffa4 	bl	80018fc <write_4bit>
}
 80019b4:	bf00      	nop
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	40020400 	.word	0x40020400

080019c0 <LCD_INIT>:
{
	LCD_CMD(0x0C);
}

void LCD_INIT(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
   HAL_Delay(100);
 80019c4:	2064      	movs	r0, #100	; 0x64
 80019c6:	f002 fe93 	bl	80046f0 <HAL_Delay>
   LCD_CMD(0x03); HAL_Delay(45);// 4 bits, 2 line, 5x8 font
 80019ca:	2003      	movs	r0, #3
 80019cc:	f7ff ffaa 	bl	8001924 <LCD_CMD>
 80019d0:	202d      	movs	r0, #45	; 0x2d
 80019d2:	f002 fe8d 	bl	80046f0 <HAL_Delay>
   LCD_CMD(0x03); HAL_Delay(45);
 80019d6:	2003      	movs	r0, #3
 80019d8:	f7ff ffa4 	bl	8001924 <LCD_CMD>
 80019dc:	202d      	movs	r0, #45	; 0x2d
 80019de:	f002 fe87 	bl	80046f0 <HAL_Delay>
   LCD_CMD(0x03); HAL_Delay(45);
 80019e2:	2003      	movs	r0, #3
 80019e4:	f7ff ff9e 	bl	8001924 <LCD_CMD>
 80019e8:	202d      	movs	r0, #45	; 0x2d
 80019ea:	f002 fe81 	bl	80046f0 <HAL_Delay>
   LCD_CMD(0x02); HAL_Delay(100);
 80019ee:	2002      	movs	r0, #2
 80019f0:	f7ff ff98 	bl	8001924 <LCD_CMD>
 80019f4:	2064      	movs	r0, #100	; 0x64
 80019f6:	f002 fe7b 	bl	80046f0 <HAL_Delay>
   LCD_CMD(0x28);//4bit mode, 5x8Dot, 2Line
 80019fa:	2028      	movs	r0, #40	; 0x28
 80019fc:	f7ff ff92 	bl	8001924 <LCD_CMD>
   LCD_CMD(0x0C);//Display on
 8001a00:	200c      	movs	r0, #12
 8001a02:	f7ff ff8f 	bl	8001924 <LCD_CMD>
   LCD_CMD(0x06);//font direction left
 8001a06:	2006      	movs	r0, #6
 8001a08:	f7ff ff8c 	bl	8001924 <LCD_CMD>
   LCD_CMD(0x01);//Display Clear
 8001a0c:	2001      	movs	r0, #1
 8001a0e:	f7ff ff89 	bl	8001924 <LCD_CMD>
   HAL_Delay(100);
 8001a12:	2064      	movs	r0, #100	; 0x64
 8001a14:	f002 fe6c 	bl	80046f0 <HAL_Delay>
}
 8001a18:	bf00      	nop
 8001a1a:	bd80      	pop	{r7, pc}

08001a1c <LCD_XY>:

void LCD_XY(char x, char y) {
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	4603      	mov	r3, r0
 8001a24:	460a      	mov	r2, r1
 8001a26:	71fb      	strb	r3, [r7, #7]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	71bb      	strb	r3, [r7, #6]
  if     (y==0) LCD_CMD(0x80 + x);
 8001a2c:	79bb      	ldrb	r3, [r7, #6]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d106      	bne.n	8001a40 <LCD_XY+0x24>
 8001a32:	79fb      	ldrb	r3, [r7, #7]
 8001a34:	3b80      	subs	r3, #128	; 0x80
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff ff73 	bl	8001924 <LCD_CMD>
  else if(y==1) LCD_CMD(0xC0 + x);
  else if(y==2) LCD_CMD(0x94 + x);
  else if(y==3) LCD_CMD(0xD4 + x);
}
 8001a3e:	e01c      	b.n	8001a7a <LCD_XY+0x5e>
  else if(y==1) LCD_CMD(0xC0 + x);
 8001a40:	79bb      	ldrb	r3, [r7, #6]
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d106      	bne.n	8001a54 <LCD_XY+0x38>
 8001a46:	79fb      	ldrb	r3, [r7, #7]
 8001a48:	3b40      	subs	r3, #64	; 0x40
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	f7ff ff69 	bl	8001924 <LCD_CMD>
}
 8001a52:	e012      	b.n	8001a7a <LCD_XY+0x5e>
  else if(y==2) LCD_CMD(0x94 + x);
 8001a54:	79bb      	ldrb	r3, [r7, #6]
 8001a56:	2b02      	cmp	r3, #2
 8001a58:	d106      	bne.n	8001a68 <LCD_XY+0x4c>
 8001a5a:	79fb      	ldrb	r3, [r7, #7]
 8001a5c:	3b6c      	subs	r3, #108	; 0x6c
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7ff ff5f 	bl	8001924 <LCD_CMD>
}
 8001a66:	e008      	b.n	8001a7a <LCD_XY+0x5e>
  else if(y==3) LCD_CMD(0xD4 + x);
 8001a68:	79bb      	ldrb	r3, [r7, #6]
 8001a6a:	2b03      	cmp	r3, #3
 8001a6c:	d105      	bne.n	8001a7a <LCD_XY+0x5e>
 8001a6e:	79fb      	ldrb	r3, [r7, #7]
 8001a70:	3b2c      	subs	r3, #44	; 0x2c
 8001a72:	b2db      	uxtb	r3, r3
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7ff ff55 	bl	8001924 <LCD_CMD>
}
 8001a7a:	bf00      	nop
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <LCD_CLEAR>:

void LCD_CLEAR(void) { LCD_CMD(0x01); HAL_Delay(3); }
 8001a82:	b580      	push	{r7, lr}
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	2001      	movs	r0, #1
 8001a88:	f7ff ff4c 	bl	8001924 <LCD_CMD>
 8001a8c:	2003      	movs	r0, #3
 8001a8e:	f002 fe2f 	bl	80046f0 <HAL_Delay>
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <LCD_PUTS>:

void LCD_PUTS(char *str) { while(*str) LCD_DATA(*str++); }
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b082      	sub	sp, #8
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	6078      	str	r0, [r7, #4]
 8001a9e:	e006      	b.n	8001aae <LCD_PUTS+0x18>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	1c5a      	adds	r2, r3, #1
 8001aa4:	607a      	str	r2, [r7, #4]
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff ff55 	bl	8001958 <LCD_DATA>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d1f4      	bne.n	8001aa0 <LCD_PUTS+0xa>
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
	...

08001ac0 <output_TEMP>:
  line[12] = '0' + v              - (v/10)         * 10;
  LCD_PUTS(line);
}

void output_TEMP(float temp)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	ed87 0a01 	vstr	s0, [r7, #4]
	static char line[5] = "---.-";
    //                     01234
	if(temp < 0)
 8001aca:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ace:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ad2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ad6:	d503      	bpl.n	8001ae0 <output_TEMP+0x20>
	{
		line[0] = '-';
 8001ad8:	4b1b      	ldr	r3, [pc, #108]	; (8001b48 <output_TEMP+0x88>)
 8001ada:	222d      	movs	r2, #45	; 0x2d
 8001adc:	701a      	strb	r2, [r3, #0]
 8001ade:	e002      	b.n	8001ae6 <output_TEMP+0x26>
	}else
	{
		line[0] = ' ';
 8001ae0:	4b19      	ldr	r3, [pc, #100]	; (8001b48 <output_TEMP+0x88>)
 8001ae2:	2220      	movs	r2, #32
 8001ae4:	701a      	strb	r2, [r3, #0]
	}

	line[1] = digit100(temp);
 8001ae6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001aea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001aee:	ee17 3a90 	vmov	r3, s15
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7ff fe77 	bl	80017e8 <digit100>
 8001afa:	4603      	mov	r3, r0
 8001afc:	461a      	mov	r2, r3
 8001afe:	4b12      	ldr	r3, [pc, #72]	; (8001b48 <output_TEMP+0x88>)
 8001b00:	705a      	strb	r2, [r3, #1]
	line[2] = digit10(temp);
 8001b02:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b0a:	ee17 3a90 	vmov	r3, s15
 8001b0e:	b29b      	uxth	r3, r3
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff fe91 	bl	8001838 <digit10>
 8001b16:	4603      	mov	r3, r0
 8001b18:	461a      	mov	r2, r3
 8001b1a:	4b0b      	ldr	r3, [pc, #44]	; (8001b48 <output_TEMP+0x88>)
 8001b1c:	709a      	strb	r2, [r3, #2]
    line[4] = digit1(temp);
 8001b1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b26:	ee17 3a90 	vmov	r3, s15
 8001b2a:	b29b      	uxth	r3, r3
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7ff feab 	bl	8001888 <digit1>
 8001b32:	4603      	mov	r3, r0
 8001b34:	461a      	mov	r2, r3
 8001b36:	4b04      	ldr	r3, [pc, #16]	; (8001b48 <output_TEMP+0x88>)
 8001b38:	711a      	strb	r2, [r3, #4]
	LCD_PUTS(line);
 8001b3a:	4803      	ldr	r0, [pc, #12]	; (8001b48 <output_TEMP+0x88>)
 8001b3c:	f7ff ffab 	bl	8001a96 <LCD_PUTS>
}
 8001b40:	bf00      	nop
 8001b42:	3708      	adds	r7, #8
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20000018 	.word	0x20000018

08001b4c <output_DISTANCE>:

void output_DISTANCE(uint16_t temp)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b082      	sub	sp, #8
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	4603      	mov	r3, r0
 8001b54:	80fb      	strh	r3, [r7, #6]
	static char line[7] = "---.-cm";
    //                     01234

	line[0] = digit1000(temp);
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7ff fe1d 	bl	8001798 <digit1000>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	461a      	mov	r2, r3
 8001b62:	4b10      	ldr	r3, [pc, #64]	; (8001ba4 <output_DISTANCE+0x58>)
 8001b64:	701a      	strb	r2, [r3, #0]
	line[1] = digit100(temp);
 8001b66:	88fb      	ldrh	r3, [r7, #6]
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7ff fe3d 	bl	80017e8 <digit100>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	461a      	mov	r2, r3
 8001b72:	4b0c      	ldr	r3, [pc, #48]	; (8001ba4 <output_DISTANCE+0x58>)
 8001b74:	705a      	strb	r2, [r3, #1]
	line[2] = digit10(temp);
 8001b76:	88fb      	ldrh	r3, [r7, #6]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff fe5d 	bl	8001838 <digit10>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	461a      	mov	r2, r3
 8001b82:	4b08      	ldr	r3, [pc, #32]	; (8001ba4 <output_DISTANCE+0x58>)
 8001b84:	709a      	strb	r2, [r3, #2]
    line[4] = digit1(temp);
 8001b86:	88fb      	ldrh	r3, [r7, #6]
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff fe7d 	bl	8001888 <digit1>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	461a      	mov	r2, r3
 8001b92:	4b04      	ldr	r3, [pc, #16]	; (8001ba4 <output_DISTANCE+0x58>)
 8001b94:	711a      	strb	r2, [r3, #4]
	LCD_PUTS(line);
 8001b96:	4803      	ldr	r0, [pc, #12]	; (8001ba4 <output_DISTANCE+0x58>)
 8001b98:	f7ff ff7d 	bl	8001a96 <LCD_PUTS>
}
 8001b9c:	bf00      	nop
 8001b9e:	3708      	adds	r7, #8
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20000020 	.word	0x20000020

08001ba8 <cliInit>:
void cliShowList(cli_args_t *args);
void cliMemoryDump(cli_args_t *args);


bool cliInit(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0
  cli_node.is_open = false;
 8001bac:	4b1b      	ldr	r3, [pc, #108]	; (8001c1c <cliInit+0x74>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	721a      	strb	r2, [r3, #8]
  cli_node.is_log  = false;
 8001bb2:	4b1a      	ldr	r3, [pc, #104]	; (8001c1c <cliInit+0x74>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	725a      	strb	r2, [r3, #9]
  cli_node.state   = CLI_RX_IDLE;
 8001bb8:	4b18      	ldr	r3, [pc, #96]	; (8001c1c <cliInit+0x74>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	741a      	strb	r2, [r3, #16]

  cli_node.hist_line_i     = 0;
 8001bbe:	4b17      	ldr	r3, [pc, #92]	; (8001c1c <cliInit+0x74>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  cli_node.hist_line_last  = 0;
 8001bc6:	4b15      	ldr	r3, [pc, #84]	; (8001c1c <cliInit+0x74>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  cli_node.hist_line_count = 0;
 8001bce:	4b13      	ldr	r3, [pc, #76]	; (8001c1c <cliInit+0x74>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  cli_node.hist_line_new   = false;
 8001bd6:	4b11      	ldr	r3, [pc, #68]	; (8001c1c <cliInit+0x74>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194

  cli_node.cmd_args.getData  = cliArgsGetData;
 8001bde:	4b0f      	ldr	r3, [pc, #60]	; (8001c1c <cliInit+0x74>)
 8001be0:	4a0f      	ldr	r2, [pc, #60]	; (8001c20 <cliInit+0x78>)
 8001be2:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
  cli_node.cmd_args.getFloat = cliArgsGetFloat;
 8001be6:	4b0d      	ldr	r3, [pc, #52]	; (8001c1c <cliInit+0x74>)
 8001be8:	4a0e      	ldr	r2, [pc, #56]	; (8001c24 <cliInit+0x7c>)
 8001bea:	f8c3 2438 	str.w	r2, [r3, #1080]	; 0x438
  cli_node.cmd_args.getStr   = cliArgsGetStr;
 8001bee:	4b0b      	ldr	r3, [pc, #44]	; (8001c1c <cliInit+0x74>)
 8001bf0:	4a0d      	ldr	r2, [pc, #52]	; (8001c28 <cliInit+0x80>)
 8001bf2:	f8c3 243c 	str.w	r2, [r3, #1084]	; 0x43c
  cli_node.cmd_args.isStr    = cliArgsIsStr;
 8001bf6:	4b09      	ldr	r3, [pc, #36]	; (8001c1c <cliInit+0x74>)
 8001bf8:	4a0c      	ldr	r2, [pc, #48]	; (8001c2c <cliInit+0x84>)
 8001bfa:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440

  cliLineClean(&cli_node);
 8001bfe:	4807      	ldr	r0, [pc, #28]	; (8001c1c <cliInit+0x74>)
 8001c00:	f000 fb5c 	bl	80022bc <cliLineClean>


  cliAdd("help", cliShowList);
 8001c04:	490a      	ldr	r1, [pc, #40]	; (8001c30 <cliInit+0x88>)
 8001c06:	480b      	ldr	r0, [pc, #44]	; (8001c34 <cliInit+0x8c>)
 8001c08:	f000 fdf2 	bl	80027f0 <cliAdd>
  cliAdd("md"  , cliMemoryDump);
 8001c0c:	490a      	ldr	r1, [pc, #40]	; (8001c38 <cliInit+0x90>)
 8001c0e:	480b      	ldr	r0, [pc, #44]	; (8001c3c <cliInit+0x94>)
 8001c10:	f000 fdee 	bl	80027f0 <cliAdd>

  return true;
 8001c14:	2301      	movs	r3, #1
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	20000388 	.word	0x20000388
 8001c20:	08002681 	.word	0x08002681
 8001c24:	080026d1 	.word	0x080026d1
 8001c28:	08002729 	.word	0x08002729
 8001c2c:	08002771 	.word	0x08002771
 8001c30:	08002885 	.word	0x08002885
 8001c34:	0800a4c4 	.word	0x0800a4c4
 8001c38:	080028f5 	.word	0x080028f5
 8001c3c:	0800a4cc 	.word	0x0800a4cc

08001c40 <cliOpen>:

bool cliOpen(uint8_t ch, uint32_t baud)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	4603      	mov	r3, r0
 8001c48:	6039      	str	r1, [r7, #0]
 8001c4a:	71fb      	strb	r3, [r7, #7]
  cli_node.ch = ch;
 8001c4c:	4a0a      	ldr	r2, [pc, #40]	; (8001c78 <cliOpen+0x38>)
 8001c4e:	79fb      	ldrb	r3, [r7, #7]
 8001c50:	7013      	strb	r3, [r2, #0]
  cli_node.baud = baud;
 8001c52:	4a09      	ldr	r2, [pc, #36]	; (8001c78 <cliOpen+0x38>)
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	6053      	str	r3, [r2, #4]

  cli_node.is_open = uartOpen(ch, baud);
 8001c58:	79fb      	ldrb	r3, [r7, #7]
 8001c5a:	6839      	ldr	r1, [r7, #0]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f002 f805 	bl	8003c6c <uartOpen>
 8001c62:	4603      	mov	r3, r0
 8001c64:	461a      	mov	r2, r3
 8001c66:	4b04      	ldr	r3, [pc, #16]	; (8001c78 <cliOpen+0x38>)
 8001c68:	721a      	strb	r2, [r3, #8]

  return cli_node.is_open;
 8001c6a:	4b03      	ldr	r3, [pc, #12]	; (8001c78 <cliOpen+0x38>)
 8001c6c:	7a1b      	ldrb	r3, [r3, #8]
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	20000388 	.word	0x20000388

08001c7c <cliShowLog>:
  cli_node.is_log = false;
  return true;
}

void cliShowLog(cli_t *p_cli)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  if (cli_node.is_log == true)
 8001c84:	4b34      	ldr	r3, [pc, #208]	; (8001d58 <cliShowLog+0xdc>)
 8001c86:	7a5b      	ldrb	r3, [r3, #9]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d061      	beq.n	8001d50 <cliShowLog+0xd4>
  {
    uartPrintf(p_cli->log_ch, "Cursor  : %d\n", p_cli->line.cursor);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	7a98      	ldrb	r0, [r3, #10]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 8001c96:	461a      	mov	r2, r3
 8001c98:	4930      	ldr	r1, [pc, #192]	; (8001d5c <cliShowLog+0xe0>)
 8001c9a:	f002 f99d 	bl	8003fd8 <uartPrintf>
    uartPrintf(p_cli->log_ch, "Count   : %d\n", p_cli->line.count);
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	7a98      	ldrb	r0, [r3, #10]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 8001ca8:	461a      	mov	r2, r3
 8001caa:	492d      	ldr	r1, [pc, #180]	; (8001d60 <cliShowLog+0xe4>)
 8001cac:	f002 f994 	bl	8003fd8 <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf_len : %d\n", p_cli->line.buf_len);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	7a98      	ldrb	r0, [r3, #10]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 8001cba:	461a      	mov	r2, r3
 8001cbc:	4929      	ldr	r1, [pc, #164]	; (8001d64 <cliShowLog+0xe8>)
 8001cbe:	f002 f98b 	bl	8003fd8 <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf     : %s\n", p_cli->line.buf);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	7a98      	ldrb	r0, [r3, #10]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 8001ccc:	461a      	mov	r2, r3
 8001cce:	4926      	ldr	r1, [pc, #152]	; (8001d68 <cliShowLog+0xec>)
 8001cd0:	f002 f982 	bl	8003fd8 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_i  : %d\n", p_cli->hist_line_i);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	7a98      	ldrb	r0, [r3, #10]
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8001cde:	461a      	mov	r2, r3
 8001ce0:	4922      	ldr	r1, [pc, #136]	; (8001d6c <cliShowLog+0xf0>)
 8001ce2:	f002 f979 	bl	8003fd8 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_lt : %d\n", p_cli->hist_line_last);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	7a98      	ldrb	r0, [r3, #10]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	491f      	ldr	r1, [pc, #124]	; (8001d70 <cliShowLog+0xf4>)
 8001cf4:	f002 f970 	bl	8003fd8 <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_c  : %d\n", p_cli->hist_line_count);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	7a98      	ldrb	r0, [r3, #10]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001d02:	461a      	mov	r2, r3
 8001d04:	491b      	ldr	r1, [pc, #108]	; (8001d74 <cliShowLog+0xf8>)
 8001d06:	f002 f967 	bl	8003fd8 <uartPrintf>

    for (int i=0; i<p_cli->hist_line_count; i++)
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60fb      	str	r3, [r7, #12]
 8001d0e:	e012      	b.n	8001d36 <cliShowLog+0xba>
    {
      uartPrintf(p_cli->log_ch, "buf %d   : %s\n", i, p_cli->line_buf[i].buf);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	7a98      	ldrb	r0, [r3, #10]
 8001d14:	68fa      	ldr	r2, [r7, #12]
 8001d16:	4613      	mov	r3, r2
 8001d18:	015b      	lsls	r3, r3, #5
 8001d1a:	4413      	add	r3, r2
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	4413      	add	r3, r2
 8001d20:	f503 73cc 	add.w	r3, r3, #408	; 0x198
 8001d24:	687a      	ldr	r2, [r7, #4]
 8001d26:	4413      	add	r3, r2
 8001d28:	68fa      	ldr	r2, [r7, #12]
 8001d2a:	4913      	ldr	r1, [pc, #76]	; (8001d78 <cliShowLog+0xfc>)
 8001d2c:	f002 f954 	bl	8003fd8 <uartPrintf>
    for (int i=0; i<p_cli->hist_line_count; i++)
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	3301      	adds	r3, #1
 8001d34:	60fb      	str	r3, [r7, #12]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	4293      	cmp	r3, r2
 8001d42:	dbe5      	blt.n	8001d10 <cliShowLog+0x94>
    }
    uartPrintf(p_cli->log_ch, "\n");
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	7a9b      	ldrb	r3, [r3, #10]
 8001d48:	490c      	ldr	r1, [pc, #48]	; (8001d7c <cliShowLog+0x100>)
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f002 f944 	bl	8003fd8 <uartPrintf>
  }
}
 8001d50:	bf00      	nop
 8001d52:	3710      	adds	r7, #16
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	20000388 	.word	0x20000388
 8001d5c:	0800a4d0 	.word	0x0800a4d0
 8001d60:	0800a4e0 	.word	0x0800a4e0
 8001d64:	0800a4f0 	.word	0x0800a4f0
 8001d68:	0800a500 	.word	0x0800a500
 8001d6c:	0800a510 	.word	0x0800a510
 8001d70:	0800a520 	.word	0x0800a520
 8001d74:	0800a530 	.word	0x0800a530
 8001d78:	0800a540 	.word	0x0800a540
 8001d7c:	0800a550 	.word	0x0800a550

08001d80 <cliShowPrompt>:

void cliShowPrompt(cli_t *p_cli)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  uartPrintf(p_cli->ch, "\n\r");
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	4906      	ldr	r1, [pc, #24]	; (8001da8 <cliShowPrompt+0x28>)
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f002 f922 	bl	8003fd8 <uartPrintf>
  uartPrintf(p_cli->ch, CLI_PROMPT_STR);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	4904      	ldr	r1, [pc, #16]	; (8001dac <cliShowPrompt+0x2c>)
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f002 f91c 	bl	8003fd8 <uartPrintf>
}
 8001da0:	bf00      	nop
 8001da2:	3708      	adds	r7, #8
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	0800a554 	.word	0x0800a554
 8001dac:	0800a558 	.word	0x0800a558

08001db0 <cliMain>:

bool cliMain(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	af00      	add	r7, sp, #0
  if (cli_node.is_open != true)
 8001db4:	4b0e      	ldr	r3, [pc, #56]	; (8001df0 <cliMain+0x40>)
 8001db6:	7a1b      	ldrb	r3, [r3, #8]
 8001db8:	f083 0301 	eor.w	r3, r3, #1
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <cliMain+0x16>
  {
    return false;
 8001dc2:	2300      	movs	r3, #0
 8001dc4:	e012      	b.n	8001dec <cliMain+0x3c>
  }

  if (uartAvailable(cli_node.ch) > 0)
 8001dc6:	4b0a      	ldr	r3, [pc, #40]	; (8001df0 <cliMain+0x40>)
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f002 f860 	bl	8003e90 <uartAvailable>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d009      	beq.n	8001dea <cliMain+0x3a>
  {
    cliUpdate(&cli_node, uartRead(cli_node.ch));
 8001dd6:	4b06      	ldr	r3, [pc, #24]	; (8001df0 <cliMain+0x40>)
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f002 f89e 	bl	8003f1c <uartRead>
 8001de0:	4603      	mov	r3, r0
 8001de2:	4619      	mov	r1, r3
 8001de4:	4802      	ldr	r0, [pc, #8]	; (8001df0 <cliMain+0x40>)
 8001de6:	f000 f805 	bl	8001df4 <cliUpdate>
  }

  return true;
 8001dea:	2301      	movs	r3, #1
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	20000388 	.word	0x20000388

08001df4 <cliUpdate>:
{
  return uartWrite(cli_node.ch, p_data, length);
}

bool cliUpdate(cli_t *p_cli, uint8_t rx_data)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b08c      	sub	sp, #48	; 0x30
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	460b      	mov	r3, r1
 8001dfe:	70fb      	strb	r3, [r7, #3]
  bool ret = false;
 8001e00:	2300      	movs	r3, #0
 8001e02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t tx_buf[8];
  cli_line_t *line;

  line = &p_cli->line;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 8001e0c:	61fb      	str	r3, [r7, #28]


  if (p_cli->state == CLI_RX_IDLE)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	7c1b      	ldrb	r3, [r3, #16]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	f040 8165 	bne.w	80020e2 <cliUpdate+0x2ee>
  {
    switch(rx_data)
 8001e18:	78fb      	ldrb	r3, [r7, #3]
 8001e1a:	2b0d      	cmp	r3, #13
 8001e1c:	d009      	beq.n	8001e32 <cliUpdate+0x3e>
 8001e1e:	2b0d      	cmp	r3, #13
 8001e20:	dc02      	bgt.n	8001e28 <cliUpdate+0x34>
 8001e22:	2b08      	cmp	r3, #8
 8001e24:	d065      	beq.n	8001ef2 <cliUpdate+0xfe>
 8001e26:	e0d4      	b.n	8001fd2 <cliUpdate+0x1de>
 8001e28:	2b1b      	cmp	r3, #27
 8001e2a:	d01c      	beq.n	8001e66 <cliUpdate+0x72>
 8001e2c:	2b7f      	cmp	r3, #127	; 0x7f
 8001e2e:	d01e      	beq.n	8001e6e <cliUpdate+0x7a>
 8001e30:	e0cf      	b.n	8001fd2 <cliUpdate+0x1de>
    {
      // 
      //
      case CLI_KEY_ENTER:
        if (line->count > 0)
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d005      	beq.n	8001e48 <cliUpdate+0x54>
        {
          cliLineAdd(p_cli);
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f000 fa57 	bl	80022f0 <cliLineAdd>
          cliRunCmd(p_cli);
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f000 fb22 	bl	800248c <cliRunCmd>
        }

        line->count = 0;
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        line->cursor = 0;
 8001e50:	69fb      	ldr	r3, [r7, #28]
 8001e52:	2200      	movs	r2, #0
 8001e54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        line->buf[0] = 0;
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	701a      	strb	r2, [r3, #0]
        cliShowPrompt(p_cli);
 8001e5e:	6878      	ldr	r0, [r7, #4]
 8001e60:	f7ff ff8e 	bl	8001d80 <cliShowPrompt>
        break;
 8001e64:	e144      	b.n	80020f0 <cliUpdate+0x2fc>


      case CLI_KEY_ESC:
        p_cli->state = CLI_RX_SP1;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2201      	movs	r2, #1
 8001e6a:	741a      	strb	r2, [r3, #16]
        break;
 8001e6c:	e140      	b.n	80020f0 <cliUpdate+0x2fc>


      // DEL
      //
      case CLI_KEY_DEL:
        if (line->cursor < line->count)
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001e7a:	429a      	cmp	r2, r3
 8001e7c:	f080 8133 	bcs.w	80020e6 <cliUpdate+0x2f2>
        {
          uint8_t mov_len;

          mov_len = line->count - line->cursor;
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8001e86:	69fb      	ldr	r3, [r7, #28]
 8001e88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	76fb      	strb	r3, [r7, #27]
          for (int i=1; i<mov_len; i++)
 8001e90:	2301      	movs	r3, #1
 8001e92:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e94:	e013      	b.n	8001ebe <cliUpdate+0xca>
          {
            line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 8001e96:	69fb      	ldr	r3, [r7, #28]
 8001e98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ea0:	441a      	add	r2, r3
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001eac:	440b      	add	r3, r1
 8001eae:	3b01      	subs	r3, #1
 8001eb0:	69f9      	ldr	r1, [r7, #28]
 8001eb2:	5c89      	ldrb	r1, [r1, r2]
 8001eb4:	69fa      	ldr	r2, [r7, #28]
 8001eb6:	54d1      	strb	r1, [r2, r3]
          for (int i=1; i<mov_len; i++)
 8001eb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001eba:	3301      	adds	r3, #1
 8001ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ebe:	7efb      	ldrb	r3, [r7, #27]
 8001ec0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	dbe7      	blt.n	8001e96 <cliUpdate+0xa2>
          }

          line->count--;
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001ecc:	3b01      	subs	r3, #1
 8001ece:	b2da      	uxtb	r2, r3
 8001ed0:	69fb      	ldr	r3, [r7, #28]
 8001ed2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          line->buf[line->count] = 0;
 8001ed6:	69fb      	ldr	r3, [r7, #28]
 8001ed8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001edc:	461a      	mov	r2, r3
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	5499      	strb	r1, [r3, r2]

          uartPrintf(p_cli->ch, "\x1B[1P");
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	781b      	ldrb	r3, [r3, #0]
 8001ee8:	498e      	ldr	r1, [pc, #568]	; (8002124 <cliUpdate+0x330>)
 8001eea:	4618      	mov	r0, r3
 8001eec:	f002 f874 	bl	8003fd8 <uartPrintf>
        }
        break;
 8001ef0:	e0f9      	b.n	80020e6 <cliUpdate+0x2f2>


      // 
      //
      case CLI_KEY_BACK:
        if (line->count > 0 && line->cursor > 0)
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d055      	beq.n	8001fa8 <cliUpdate+0x1b4>
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d050      	beq.n	8001fa8 <cliUpdate+0x1b4>
        {
          if (line->cursor == line->count)
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001f0c:	69fb      	ldr	r3, [r7, #28]
 8001f0e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001f12:	429a      	cmp	r2, r3
 8001f14:	d10e      	bne.n	8001f34 <cliUpdate+0x140>
          {
            line->count--;
 8001f16:	69fb      	ldr	r3, [r7, #28]
 8001f18:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001f1c:	3b01      	subs	r3, #1
 8001f1e:	b2da      	uxtb	r2, r3
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->buf[line->count] = 0;
 8001f26:	69fb      	ldr	r3, [r7, #28]
 8001f28:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	2100      	movs	r1, #0
 8001f32:	5499      	strb	r1, [r3, r2]
          }

          if (line->cursor < line->count)
 8001f34:	69fb      	ldr	r3, [r7, #28]
 8001f36:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d231      	bcs.n	8001fa8 <cliUpdate+0x1b4>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f50:	1ad3      	subs	r3, r2, r3
 8001f52:	76bb      	strb	r3, [r7, #26]

            for (int i=0; i<mov_len; i++)
 8001f54:	2300      	movs	r3, #0
 8001f56:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f58:	e013      	b.n	8001f82 <cliUpdate+0x18e>
            {
              line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f60:	461a      	mov	r2, r3
 8001f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f64:	441a      	add	r2, r3
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f70:	440b      	add	r3, r1
 8001f72:	3b01      	subs	r3, #1
 8001f74:	69f9      	ldr	r1, [r7, #28]
 8001f76:	5c89      	ldrb	r1, [r1, r2]
 8001f78:	69fa      	ldr	r2, [r7, #28]
 8001f7a:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 8001f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f7e:	3301      	adds	r3, #1
 8001f80:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f82:	7ebb      	ldrb	r3, [r7, #26]
 8001f84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f86:	429a      	cmp	r2, r3
 8001f88:	dbe7      	blt.n	8001f5a <cliUpdate+0x166>
            }

            line->count--;
 8001f8a:	69fb      	ldr	r3, [r7, #28]
 8001f8c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001f90:	3b01      	subs	r3, #1
 8001f92:	b2da      	uxtb	r2, r3
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->buf[line->count] = 0;
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001fa0:	461a      	mov	r2, r3
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	5499      	strb	r1, [r3, r2]
          }
        }

        if (line->cursor > 0)
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	f000 809b 	beq.w	80020ea <cliUpdate+0x2f6>
        {
          line->cursor--;
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001fba:	3b01      	subs	r3, #1
 8001fbc:	b2da      	uxtb	r2, r3
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          uartPrintf(p_cli->ch, "\b \b\x1B[1P");
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	4957      	ldr	r1, [pc, #348]	; (8002128 <cliUpdate+0x334>)
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f002 f804 	bl	8003fd8 <uartPrintf>
        }
        break;
 8001fd0:	e08b      	b.n	80020ea <cliUpdate+0x2f6>


      default:
        if ((line->count + 1) < line->buf_len)
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001fd8:	3301      	adds	r3, #1
 8001fda:	69fa      	ldr	r2, [r7, #28]
 8001fdc:	f892 2040 	ldrb.w	r2, [r2, #64]	; 0x40
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	f280 8084 	bge.w	80020ee <cliUpdate+0x2fa>
        {
          if (line->cursor == line->count)
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001ff2:	429a      	cmp	r2, r3
 8001ff4:	d124      	bne.n	8002040 <cliUpdate+0x24c>
          {
            uartWrite(p_cli->ch, &rx_data, 1);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	1cf9      	adds	r1, r7, #3
 8001ffc:	2201      	movs	r2, #1
 8001ffe:	4618      	mov	r0, r3
 8002000:	f001 ffb2 	bl	8003f68 <uartWrite>

            line->buf[line->cursor] = rx_data;
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800200a:	461a      	mov	r2, r3
 800200c:	78f9      	ldrb	r1, [r7, #3]
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	5499      	strb	r1, [r3, r2]
            line->count++;
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002018:	3301      	adds	r3, #1
 800201a:	b2da      	uxtb	r2, r3
 800201c:	69fb      	ldr	r3, [r7, #28]
 800201e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->cursor++;
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002028:	3301      	adds	r3, #1
 800202a:	b2da      	uxtb	r2, r3
 800202c:	69fb      	ldr	r3, [r7, #28]
 800202e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            line->buf[line->count] = 0;
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002038:	461a      	mov	r2, r3
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	2100      	movs	r1, #0
 800203e:	5499      	strb	r1, [r3, r2]
          }
          if (line->cursor < line->count)
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8002046:	69fb      	ldr	r3, [r7, #28]
 8002048:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800204c:	429a      	cmp	r2, r3
 800204e:	d24e      	bcs.n	80020ee <cliUpdate+0x2fa>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 8002050:	69fb      	ldr	r3, [r7, #28]
 8002052:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	767b      	strb	r3, [r7, #25]
            for (int i=0; i<mov_len; i++)
 8002060:	2300      	movs	r3, #0
 8002062:	627b      	str	r3, [r7, #36]	; 0x24
 8002064:	e013      	b.n	800208e <cliUpdate+0x29a>
            {
              line->buf[line->count - i] = line->buf[line->count - i - 1];
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800206c:	461a      	mov	r2, r3
 800206e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	1e5a      	subs	r2, r3, #1
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800207a:	4619      	mov	r1, r3
 800207c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800207e:	1acb      	subs	r3, r1, r3
 8002080:	69f9      	ldr	r1, [r7, #28]
 8002082:	5c89      	ldrb	r1, [r1, r2]
 8002084:	69fa      	ldr	r2, [r7, #28]
 8002086:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 8002088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800208a:	3301      	adds	r3, #1
 800208c:	627b      	str	r3, [r7, #36]	; 0x24
 800208e:	7e7b      	ldrb	r3, [r7, #25]
 8002090:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002092:	429a      	cmp	r2, r3
 8002094:	dbe7      	blt.n	8002066 <cliUpdate+0x272>
            }
            line->buf[line->cursor] = rx_data;
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800209c:	461a      	mov	r2, r3
 800209e:	78f9      	ldrb	r1, [r7, #3]
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	5499      	strb	r1, [r3, r2]
            line->count++;
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80020aa:	3301      	adds	r3, #1
 80020ac:	b2da      	uxtb	r2, r3
 80020ae:	69fb      	ldr	r3, [r7, #28]
 80020b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
            line->cursor++;
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80020ba:	3301      	adds	r3, #1
 80020bc:	b2da      	uxtb	r2, r3
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
            line->buf[line->count] = 0;
 80020c4:	69fb      	ldr	r3, [r7, #28]
 80020c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80020ca:	461a      	mov	r2, r3
 80020cc:	69fb      	ldr	r3, [r7, #28]
 80020ce:	2100      	movs	r1, #0
 80020d0:	5499      	strb	r1, [r3, r2]

            uartPrintf(p_cli->ch, "\x1B[4h%c\x1B[4l", rx_data);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	78fa      	ldrb	r2, [r7, #3]
 80020d8:	4914      	ldr	r1, [pc, #80]	; (800212c <cliUpdate+0x338>)
 80020da:	4618      	mov	r0, r3
 80020dc:	f001 ff7c 	bl	8003fd8 <uartPrintf>
          }
        }
        break;
 80020e0:	e005      	b.n	80020ee <cliUpdate+0x2fa>
    }
  }
 80020e2:	bf00      	nop
 80020e4:	e004      	b.n	80020f0 <cliUpdate+0x2fc>
        break;
 80020e6:	bf00      	nop
 80020e8:	e002      	b.n	80020f0 <cliUpdate+0x2fc>
        break;
 80020ea:	bf00      	nop
 80020ec:	e000      	b.n	80020f0 <cliUpdate+0x2fc>
        break;
 80020ee:	bf00      	nop

  switch(p_cli->state)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	7c1b      	ldrb	r3, [r3, #16]
 80020f4:	3b01      	subs	r3, #1
 80020f6:	2b03      	cmp	r3, #3
 80020f8:	f200 80d3 	bhi.w	80022a2 <cliUpdate+0x4ae>
 80020fc:	a201      	add	r2, pc, #4	; (adr r2, 8002104 <cliUpdate+0x310>)
 80020fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002102:	bf00      	nop
 8002104:	08002115 	.word	0x08002115
 8002108:	0800211d 	.word	0x0800211d
 800210c:	08002131 	.word	0x08002131
 8002110:	08002299 	.word	0x08002299
  {
    case CLI_RX_SP1:
      p_cli->state = CLI_RX_SP2;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2202      	movs	r2, #2
 8002118:	741a      	strb	r2, [r3, #16]
      break;
 800211a:	e0c2      	b.n	80022a2 <cliUpdate+0x4ae>

    case CLI_RX_SP2:
      p_cli->state = CLI_RX_SP3;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2203      	movs	r2, #3
 8002120:	741a      	strb	r2, [r3, #16]
      break;
 8002122:	e0be      	b.n	80022a2 <cliUpdate+0x4ae>
 8002124:	0800a560 	.word	0x0800a560
 8002128:	0800a568 	.word	0x0800a568
 800212c:	0800a570 	.word	0x0800a570

    case CLI_RX_SP3:
      p_cli->state = CLI_RX_IDLE;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	741a      	strb	r2, [r3, #16]

      if (rx_data == CLI_KEY_LEFT)
 8002136:	78fb      	ldrb	r3, [r7, #3]
 8002138:	2b44      	cmp	r3, #68	; 0x44
 800213a:	d11a      	bne.n	8002172 <cliUpdate+0x37e>
      {
        if (line->cursor > 0)
 800213c:	69fb      	ldr	r3, [r7, #28]
 800213e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002142:	2b00      	cmp	r3, #0
 8002144:	d015      	beq.n	8002172 <cliUpdate+0x37e>
        {
          line->cursor--;
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800214c:	3b01      	subs	r3, #1
 800214e:	b2da      	uxtb	r2, r3
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          tx_buf[0] = 0x1B;
 8002156:	231b      	movs	r3, #27
 8002158:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 800215a:	235b      	movs	r3, #91	; 0x5b
 800215c:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 800215e:	78fb      	ldrb	r3, [r7, #3]
 8002160:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	f107 010c 	add.w	r1, r7, #12
 800216a:	2203      	movs	r2, #3
 800216c:	4618      	mov	r0, r3
 800216e:	f001 fefb 	bl	8003f68 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_RIGHT)
 8002172:	78fb      	ldrb	r3, [r7, #3]
 8002174:	2b43      	cmp	r3, #67	; 0x43
 8002176:	d11d      	bne.n	80021b4 <cliUpdate+0x3c0>
      {
        if (line->cursor < line->count)
 8002178:	69fb      	ldr	r3, [r7, #28]
 800217a:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002184:	429a      	cmp	r2, r3
 8002186:	d215      	bcs.n	80021b4 <cliUpdate+0x3c0>
        {
          line->cursor++;
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800218e:	3301      	adds	r3, #1
 8002190:	b2da      	uxtb	r2, r3
 8002192:	69fb      	ldr	r3, [r7, #28]
 8002194:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

          tx_buf[0] = 0x1B;
 8002198:	231b      	movs	r3, #27
 800219a:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 800219c:	235b      	movs	r3, #91	; 0x5b
 800219e:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 80021a0:	78fb      	ldrb	r3, [r7, #3]
 80021a2:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	f107 010c 	add.w	r1, r7, #12
 80021ac:	2203      	movs	r2, #3
 80021ae:	4618      	mov	r0, r3
 80021b0:	f001 feda 	bl	8003f68 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_UP)
 80021b4:	78fb      	ldrb	r3, [r7, #3]
 80021b6:	2b41      	cmp	r3, #65	; 0x41
 80021b8:	d10c      	bne.n	80021d4 <cliUpdate+0x3e0>
      {
        cliLineChange(p_cli, true);
 80021ba:	2101      	movs	r1, #1
 80021bc:	6878      	ldr	r0, [r7, #4]
 80021be:	f000 f8db 	bl	8002378 <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	781a      	ldrb	r2, [r3, #0]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 80021cc:	4619      	mov	r1, r3
 80021ce:	4610      	mov	r0, r2
 80021d0:	f001 ff02 	bl	8003fd8 <uartPrintf>
      }

      if (rx_data == CLI_KEY_DOWN)
 80021d4:	78fb      	ldrb	r3, [r7, #3]
 80021d6:	2b42      	cmp	r3, #66	; 0x42
 80021d8:	d10c      	bne.n	80021f4 <cliUpdate+0x400>
      {
        cliLineChange(p_cli, false);
 80021da:	2100      	movs	r1, #0
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f000 f8cb 	bl	8002378 <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	781a      	ldrb	r2, [r3, #0]
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 80021ec:	4619      	mov	r1, r3
 80021ee:	4610      	mov	r0, r2
 80021f0:	f001 fef2 	bl	8003fd8 <uartPrintf>
      }

      if (rx_data == CLI_KEY_HOME)
 80021f4:	78fb      	ldrb	r3, [r7, #3]
 80021f6:	2b31      	cmp	r3, #49	; 0x31
 80021f8:	d10f      	bne.n	800221a <cliUpdate+0x426>
      {
        uartPrintf(p_cli->ch, "\x1B[%dD", line->cursor);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	7818      	ldrb	r0, [r3, #0]
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002204:	461a      	mov	r2, r3
 8002206:	492b      	ldr	r1, [pc, #172]	; (80022b4 <cliUpdate+0x4c0>)
 8002208:	f001 fee6 	bl	8003fd8 <uartPrintf>
        line->cursor = 0;
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	2200      	movs	r2, #0
 8002210:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        p_cli->state = CLI_RX_SP4;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2204      	movs	r2, #4
 8002218:	741a      	strb	r2, [r3, #16]
      }

      if (rx_data == CLI_KEY_END)
 800221a:	78fb      	ldrb	r3, [r7, #3]
 800221c:	2b34      	cmp	r3, #52	; 0x34
 800221e:	d13f      	bne.n	80022a0 <cliUpdate+0x4ac>
      {
        uint16_t mov_len;

        if (line->cursor < line->count)
 8002220:	69fb      	ldr	r3, [r7, #28]
 8002222:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800222c:	429a      	cmp	r2, r3
 800222e:	d210      	bcs.n	8002252 <cliUpdate+0x45e>
        {
          mov_len = line->count - line->cursor;
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002236:	b29a      	uxth	r2, r3
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800223e:	b29b      	uxth	r3, r3
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dC", mov_len);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	8afa      	ldrh	r2, [r7, #22]
 800224a:	491b      	ldr	r1, [pc, #108]	; (80022b8 <cliUpdate+0x4c4>)
 800224c:	4618      	mov	r0, r3
 800224e:	f001 fec3 	bl	8003fd8 <uartPrintf>
        }
        if (line->cursor > line->count)
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	f893 2041 	ldrb.w	r2, [r3, #65]	; 0x41
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800225e:	429a      	cmp	r2, r3
 8002260:	d910      	bls.n	8002284 <cliUpdate+0x490>
        {
          mov_len = line->cursor - line->count;
 8002262:	69fb      	ldr	r3, [r7, #28]
 8002264:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002268:	b29a      	uxth	r2, r3
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002270:	b29b      	uxth	r3, r3
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dD", mov_len);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	781b      	ldrb	r3, [r3, #0]
 800227a:	8afa      	ldrh	r2, [r7, #22]
 800227c:	490d      	ldr	r1, [pc, #52]	; (80022b4 <cliUpdate+0x4c0>)
 800227e:	4618      	mov	r0, r3
 8002280:	f001 feaa 	bl	8003fd8 <uartPrintf>
        }
        line->cursor = line->count;
 8002284:	69fb      	ldr	r3, [r7, #28]
 8002286:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        p_cli->state = CLI_RX_SP4;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2204      	movs	r2, #4
 8002294:	741a      	strb	r2, [r3, #16]
      }
      break;
 8002296:	e003      	b.n	80022a0 <cliUpdate+0x4ac>

    case CLI_RX_SP4:
      p_cli->state = CLI_RX_IDLE;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2200      	movs	r2, #0
 800229c:	741a      	strb	r2, [r3, #16]
      break;
 800229e:	e000      	b.n	80022a2 <cliUpdate+0x4ae>
      break;
 80022a0:	bf00      	nop
  }



  cliShowLog(p_cli);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f7ff fcea 	bl	8001c7c <cliShowLog>

  return ret;
 80022a8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	3730      	adds	r7, #48	; 0x30
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bd80      	pop	{r7, pc}
 80022b4:	0800a57c 	.word	0x0800a57c
 80022b8:	0800a584 	.word	0x0800a584

080022bc <cliLineClean>:

void cliLineClean(cli_t *p_cli)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  p_cli->line.count   = 0;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
  p_cli->line.cursor  = 0;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2200      	movs	r2, #0
 80022d0:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5
  p_cli->line.buf_len = CLI_LINE_BUF_MAX - 1;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	223f      	movs	r2, #63	; 0x3f
 80022d8:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
  p_cli->line.buf[0]  = 0;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
}
 80022e4:	bf00      	nop
 80022e6:	370c      	adds	r7, #12
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <cliLineAdd>:

void cliLineAdd(cli_t *p_cli)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]

  p_cli->line_buf[p_cli->hist_line_last] = p_cli->line;
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 80022fe:	461a      	mov	r2, r3
 8002300:	6879      	ldr	r1, [r7, #4]
 8002302:	4613      	mov	r3, r2
 8002304:	015b      	lsls	r3, r3, #5
 8002306:	4413      	add	r3, r2
 8002308:	005b      	lsls	r3, r3, #1
 800230a:	4413      	add	r3, r2
 800230c:	440b      	add	r3, r1
 800230e:	f503 72cc 	add.w	r2, r3, #408	; 0x198
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4610      	mov	r0, r2
 8002316:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 800231a:	2243      	movs	r2, #67	; 0x43
 800231c:	4619      	mov	r1, r3
 800231e:	f005 fdcb 	bl	8007eb8 <memcpy>

  if (p_cli->hist_line_count < CLI_LINE_HIS_MAX)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8002328:	2b03      	cmp	r3, #3
 800232a:	d807      	bhi.n	800233c <cliLineAdd+0x4c>
  {
    p_cli->hist_line_count++;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 8002332:	3301      	adds	r3, #1
 8002334:	b2da      	uxtb	r2, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  }

  p_cli->hist_line_i    = p_cli->hist_line_last;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8002342:	b25a      	sxtb	r2, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  p_cli->hist_line_last = (p_cli->hist_line_last + 1) % CLI_LINE_HIS_MAX;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 8002350:	3301      	adds	r3, #1
 8002352:	425a      	negs	r2, r3
 8002354:	f003 0303 	and.w	r3, r3, #3
 8002358:	f002 0203 	and.w	r2, r2, #3
 800235c:	bf58      	it	pl
 800235e:	4253      	negpl	r3, r2
 8002360:	b2da      	uxtb	r2, r3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  p_cli->hist_line_new  = true;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2201      	movs	r2, #1
 800236c:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
}
 8002370:	bf00      	nop
 8002372:	3708      	adds	r7, #8
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}

08002378 <cliLineChange>:

void cliLineChange(cli_t *p_cli, int8_t key_up)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	460b      	mov	r3, r1
 8002382:	70fb      	strb	r3, [r7, #3]
  uint8_t change_i;


  if (p_cli->hist_line_count == 0)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 800238a:	2b00      	cmp	r3, #0
 800238c:	d076      	beq.n	800247c <cliLineChange+0x104>
  {
    return;
  }


  if (p_cli->line.cursor > 0)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 8002394:	2b00      	cmp	r3, #0
 8002396:	d008      	beq.n	80023aa <cliLineChange+0x32>
  {
    uartPrintf(p_cli->ch, "\x1B[%dD", p_cli->line.cursor);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	7818      	ldrb	r0, [r3, #0]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f893 32e5 	ldrb.w	r3, [r3, #741]	; 0x2e5
 80023a2:	461a      	mov	r2, r3
 80023a4:	4937      	ldr	r1, [pc, #220]	; (8002484 <cliLineChange+0x10c>)
 80023a6:	f001 fe17 	bl	8003fd8 <uartPrintf>
  }
  if (p_cli->line.count > 0)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d008      	beq.n	80023c6 <cliLineChange+0x4e>
  {
    uartPrintf(p_cli->ch, "\x1B[%dP", p_cli->line.count);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	7818      	ldrb	r0, [r3, #0]
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f893 32e6 	ldrb.w	r3, [r3, #742]	; 0x2e6
 80023be:	461a      	mov	r2, r3
 80023c0:	4931      	ldr	r1, [pc, #196]	; (8002488 <cliLineChange+0x110>)
 80023c2:	f001 fe09 	bl	8003fd8 <uartPrintf>
  }


  if (key_up == true)
 80023c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80023ca:	2b01      	cmp	r3, #1
 80023cc:	d125      	bne.n	800241a <cliLineChange+0xa2>
  {
    if (p_cli->hist_line_new == true)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f893 3194 	ldrb.w	r3, [r3, #404]	; 0x194
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d006      	beq.n	80023e6 <cliLineChange+0x6e>
    {
      p_cli->hist_line_i = p_cli->hist_line_last;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 80023de:	b25a      	sxtb	r2, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    }
    p_cli->hist_line_i = (p_cli->hist_line_i + p_cli->hist_line_count - 1) % p_cli->hist_line_count;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 80023ec:	461a      	mov	r2, r3
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 80023f4:	4413      	add	r3, r2
 80023f6:	3b01      	subs	r3, #1
 80023f8:	687a      	ldr	r2, [r7, #4]
 80023fa:	f892 2197 	ldrb.w	r2, [r2, #407]	; 0x197
 80023fe:	fb93 f1f2 	sdiv	r1, r3, r2
 8002402:	fb02 f201 	mul.w	r2, r2, r1
 8002406:	1a9b      	subs	r3, r3, r2
 8002408:	b25a      	sxtb	r2, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    change_i = p_cli->hist_line_i;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8002416:	73fb      	strb	r3, [r7, #15]
 8002418:	e013      	b.n	8002442 <cliLineChange+0xca>
  }
  else
  {
    p_cli->hist_line_i = (p_cli->hist_line_i + 1) % p_cli->hist_line_count;
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8002420:	3301      	adds	r3, #1
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	f892 2197 	ldrb.w	r2, [r2, #407]	; 0x197
 8002428:	fb93 f1f2 	sdiv	r1, r3, r2
 800242c:	fb02 f201 	mul.w	r2, r2, r1
 8002430:	1a9b      	subs	r3, r3, r2
 8002432:	b25a      	sxtb	r2, r3
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
    change_i = p_cli->hist_line_i;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	f993 3195 	ldrsb.w	r3, [r3, #405]	; 0x195
 8002440:	73fb      	strb	r3, [r7, #15]
  }

  p_cli->line = p_cli->line_buf[change_i];
 8002442:	7bfa      	ldrb	r2, [r7, #15]
 8002444:	6879      	ldr	r1, [r7, #4]
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	4613      	mov	r3, r2
 800244a:	015b      	lsls	r3, r3, #5
 800244c:	4413      	add	r3, r2
 800244e:	005b      	lsls	r3, r3, #1
 8002450:	4413      	add	r3, r2
 8002452:	4403      	add	r3, r0
 8002454:	f503 72cc 	add.w	r2, r3, #408	; 0x198
 8002458:	f501 7329 	add.w	r3, r1, #676	; 0x2a4
 800245c:	4611      	mov	r1, r2
 800245e:	2243      	movs	r2, #67	; 0x43
 8002460:	4618      	mov	r0, r3
 8002462:	f005 fd29 	bl	8007eb8 <memcpy>
  p_cli->line.cursor = p_cli->line.count;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f893 22e6 	ldrb.w	r2, [r3, #742]	; 0x2e6
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5

  p_cli->hist_line_new = false;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2200      	movs	r2, #0
 8002476:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194
 800247a:	e000      	b.n	800247e <cliLineChange+0x106>
    return;
 800247c:	bf00      	nop
}
 800247e:	3710      	adds	r7, #16
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	0800a57c 	.word	0x0800a57c
 8002488:	0800a58c 	.word	0x0800a58c

0800248c <cliRunCmd>:

bool cliRunCmd(cli_t *p_cli)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8002494:	2300      	movs	r3, #0
 8002496:	72fb      	strb	r3, [r7, #11]


  if (cliParseArgs(p_cli) == true)
 8002498:	6878      	ldr	r0, [r7, #4]
 800249a:	f000 f851 	bl	8002540 <cliParseArgs>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d046      	beq.n	8002532 <cliRunCmd+0xa6>
  {
    cliPrintf("\r\n");
 80024a4:	4825      	ldr	r0, [pc, #148]	; (800253c <cliRunCmd+0xb0>)
 80024a6:	f000 f893 	bl	80025d0 <cliPrintf>

    cliToUpper(p_cli->argv[0]);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80024b0:	4618      	mov	r0, r3
 80024b2:	f000 f8b1 	bl	8002618 <cliToUpper>

    for (int i=0; i<p_cli->cmd_count; i++)
 80024b6:	2300      	movs	r3, #0
 80024b8:	60fb      	str	r3, [r7, #12]
 80024ba:	e033      	b.n	8002524 <cliRunCmd+0x98>
    {
      if (strcmp(p_cli->argv[0], p_cli->cmd_list[i].cmd_str) == 0)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
 80024c2:	68fa      	ldr	r2, [r7, #12]
 80024c4:	4613      	mov	r3, r2
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	4413      	add	r3, r2
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	4413      	add	r3, r2
 80024d4:	3304      	adds	r3, #4
 80024d6:	4619      	mov	r1, r3
 80024d8:	f7fd fe82 	bl	80001e0 <strcmp>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d11d      	bne.n	800251e <cliRunCmd+0x92>
      {
        p_cli->cmd_args.argc =  p_cli->argc - 1;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f8b3 3112 	ldrh.w	r3, [r3, #274]	; 0x112
 80024e8:	3b01      	subs	r3, #1
 80024ea:	b29a      	uxth	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f8a3 242c 	strh.w	r2, [r3, #1068]	; 0x42c
        p_cli->cmd_args.argv = &p_cli->argv[1];
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f503 728c 	add.w	r2, r3, #280	; 0x118
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
        p_cli->cmd_list[i].cmd_func(&p_cli->cmd_args);
 80024fe:	6879      	ldr	r1, [r7, #4]
 8002500:	68fa      	ldr	r2, [r7, #12]
 8002502:	4613      	mov	r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	4413      	add	r3, r2
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	440b      	add	r3, r1
 800250c:	f503 733f 	add.w	r3, r3, #764	; 0x2fc
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	f202 422c 	addw	r2, r2, #1068	; 0x42c
 8002518:	4610      	mov	r0, r2
 800251a:	4798      	blx	r3
        break;
 800251c:	e009      	b.n	8002532 <cliRunCmd+0xa6>
    for (int i=0; i<p_cli->cmd_count; i++)
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	3301      	adds	r3, #1
 8002522:	60fb      	str	r3, [r7, #12]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 800252a:	461a      	mov	r2, r3
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	4293      	cmp	r3, r2
 8002530:	dbc4      	blt.n	80024bc <cliRunCmd+0x30>
      }
    }
  }

  return ret;
 8002532:	7afb      	ldrb	r3, [r7, #11]
}
 8002534:	4618      	mov	r0, r3
 8002536:	3710      	adds	r7, #16
 8002538:	46bd      	mov	sp, r7
 800253a:	bd80      	pop	{r7, pc}
 800253c:	0800a594 	.word	0x0800a594

08002540 <cliParseArgs>:

bool cliParseArgs(cli_t *p_cli)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b088      	sub	sp, #32
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8002548:	2300      	movs	r3, #0
 800254a:	77fb      	strb	r3, [r7, #31]
  char *tok;
  char *next_ptr;
  uint16_t argc = 0;
 800254c:	2300      	movs	r3, #0
 800254e:	82fb      	strh	r3, [r7, #22]
  static const char *delim = " \f\n\r\t\v";
  char *cmdline;
  char **argv;

  p_cli->argc = 0;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112

  cmdline = (char *)p_cli->line.buf;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	f503 7329 	add.w	r3, r3, #676	; 0x2a4
 800255e:	613b      	str	r3, [r7, #16]
  argv    = p_cli->argv;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f503 738a 	add.w	r3, r3, #276	; 0x114
 8002566:	60fb      	str	r3, [r7, #12]

  argv[argc] = NULL;
 8002568:	8afb      	ldrh	r3, [r7, #22]
 800256a:	009b      	lsls	r3, r3, #2
 800256c:	68fa      	ldr	r2, [r7, #12]
 800256e:	4413      	add	r3, r2
 8002570:	2200      	movs	r2, #0
 8002572:	601a      	str	r2, [r3, #0]

  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 8002574:	4b15      	ldr	r3, [pc, #84]	; (80025cc <cliParseArgs+0x8c>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f107 0208 	add.w	r2, r7, #8
 800257c:	4619      	mov	r1, r3
 800257e:	6938      	ldr	r0, [r7, #16]
 8002580:	f006 fb44 	bl	8008c0c <strtok_r>
 8002584:	61b8      	str	r0, [r7, #24]
 8002586:	e010      	b.n	80025aa <cliParseArgs+0x6a>
  {
    argv[argc++] = tok;
 8002588:	8afb      	ldrh	r3, [r7, #22]
 800258a:	1c5a      	adds	r2, r3, #1
 800258c:	82fa      	strh	r2, [r7, #22]
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	68fa      	ldr	r2, [r7, #12]
 8002592:	4413      	add	r3, r2
 8002594:	69ba      	ldr	r2, [r7, #24]
 8002596:	601a      	str	r2, [r3, #0]
  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 8002598:	4b0c      	ldr	r3, [pc, #48]	; (80025cc <cliParseArgs+0x8c>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f107 0208 	add.w	r2, r7, #8
 80025a0:	4619      	mov	r1, r3
 80025a2:	2000      	movs	r0, #0
 80025a4:	f006 fb32 	bl	8008c0c <strtok_r>
 80025a8:	61b8      	str	r0, [r7, #24]
 80025aa:	69bb      	ldr	r3, [r7, #24]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d1eb      	bne.n	8002588 <cliParseArgs+0x48>
  }

  p_cli->argc = argc;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	8afa      	ldrh	r2, [r7, #22]
 80025b4:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112

  if (argc > 0)
 80025b8:	8afb      	ldrh	r3, [r7, #22]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <cliParseArgs+0x82>
  {
    ret = true;
 80025be:	2301      	movs	r3, #1
 80025c0:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 80025c2:	7ffb      	ldrb	r3, [r7, #31]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3720      	adds	r7, #32
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	20000028 	.word	0x20000028

080025d0 <cliPrintf>:

void cliPrintf(const char *fmt, ...)
{
 80025d0:	b40f      	push	{r0, r1, r2, r3}
 80025d2:	b580      	push	{r7, lr}
 80025d4:	b084      	sub	sp, #16
 80025d6:	af00      	add	r7, sp, #0
  va_list arg;
  va_start (arg, fmt);
 80025d8:	f107 031c 	add.w	r3, r7, #28
 80025dc:	607b      	str	r3, [r7, #4]
  int32_t len;
  cli_t *p_cli = &cli_node;
 80025de:	4b0d      	ldr	r3, [pc, #52]	; (8002614 <cliPrintf+0x44>)
 80025e0:	60fb      	str	r3, [r7, #12]


  len = vsnprintf(p_cli->print_buffer, 256, fmt, arg);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	f103 0011 	add.w	r0, r3, #17
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	69ba      	ldr	r2, [r7, #24]
 80025ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025f0:	f006 fbcc 	bl	8008d8c <vsniprintf>
 80025f4:	60b8      	str	r0, [r7, #8]
  va_end (arg);

  uartWrite(p_cli->ch, (uint8_t *)p_cli->print_buffer, len);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	7818      	ldrb	r0, [r3, #0]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	3311      	adds	r3, #17
 80025fe:	68ba      	ldr	r2, [r7, #8]
 8002600:	4619      	mov	r1, r3
 8002602:	f001 fcb1 	bl	8003f68 <uartWrite>
}
 8002606:	bf00      	nop
 8002608:	3710      	adds	r7, #16
 800260a:	46bd      	mov	sp, r7
 800260c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002610:	b004      	add	sp, #16
 8002612:	4770      	bx	lr
 8002614:	20000388 	.word	0x20000388

08002618 <cliToUpper>:

void cliToUpper(char *str)
{
 8002618:	b480      	push	{r7}
 800261a:	b085      	sub	sp, #20
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8002620:	2300      	movs	r3, #0
 8002622:	81fb      	strh	r3, [r7, #14]
 8002624:	e018      	b.n	8002658 <cliToUpper+0x40>
  {
    str_ch = str[i];
 8002626:	89fb      	ldrh	r3, [r7, #14]
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	4413      	add	r3, r2
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 8002630:	7b7b      	ldrb	r3, [r7, #13]
 8002632:	2b00      	cmp	r3, #0
 8002634:	d014      	beq.n	8002660 <cliToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 8002636:	7b7b      	ldrb	r3, [r7, #13]
 8002638:	2b60      	cmp	r3, #96	; 0x60
 800263a:	d905      	bls.n	8002648 <cliToUpper+0x30>
 800263c:	7b7b      	ldrb	r3, [r7, #13]
 800263e:	2b7a      	cmp	r3, #122	; 0x7a
 8002640:	d802      	bhi.n	8002648 <cliToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 8002642:	7b7b      	ldrb	r3, [r7, #13]
 8002644:	3b20      	subs	r3, #32
 8002646:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 8002648:	89fb      	ldrh	r3, [r7, #14]
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	4413      	add	r3, r2
 800264e:	7b7a      	ldrb	r2, [r7, #13]
 8002650:	701a      	strb	r2, [r3, #0]
  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8002652:	89fb      	ldrh	r3, [r7, #14]
 8002654:	3301      	adds	r3, #1
 8002656:	81fb      	strh	r3, [r7, #14]
 8002658:	89fb      	ldrh	r3, [r7, #14]
 800265a:	2b0f      	cmp	r3, #15
 800265c:	d9e3      	bls.n	8002626 <cliToUpper+0xe>
 800265e:	e000      	b.n	8002662 <cliToUpper+0x4a>
      break;
 8002660:	bf00      	nop
  }

  if (i == CLI_CMD_NAME_MAX)
 8002662:	89fb      	ldrh	r3, [r7, #14]
 8002664:	2b10      	cmp	r3, #16
 8002666:	d105      	bne.n	8002674 <cliToUpper+0x5c>
  {
    str[i-1] = 0;
 8002668:	89fb      	ldrh	r3, [r7, #14]
 800266a:	3b01      	subs	r3, #1
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	4413      	add	r3, r2
 8002670:	2200      	movs	r2, #0
 8002672:	701a      	strb	r2, [r3, #0]
  }
}
 8002674:	bf00      	nop
 8002676:	3714      	adds	r7, #20
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <cliArgsGetData>:

int32_t cliArgsGetData(uint8_t index)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
 8002686:	4603      	mov	r3, r0
 8002688:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 800268a:	2300      	movs	r3, #0
 800268c:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 800268e:	4b0f      	ldr	r3, [pc, #60]	; (80026cc <cliArgsGetData+0x4c>)
 8002690:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8002692:	79fb      	ldrb	r3, [r7, #7]
 8002694:	b29a      	uxth	r2, r3
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 800269c:	429a      	cmp	r2, r3
 800269e:	d301      	bcc.n	80026a4 <cliArgsGetData+0x24>
  {
    return 0;
 80026a0:	2300      	movs	r3, #0
 80026a2:	e00e      	b.n	80026c2 <cliArgsGetData+0x42>
  }

  ret = (int32_t)strtoul((const char * ) p_cli->cmd_args.argv[index], (char **)NULL, (int) 0);
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80026aa:	79fb      	ldrb	r3, [r7, #7]
 80026ac:	009b      	lsls	r3, r3, #2
 80026ae:	4413      	add	r3, r2
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2200      	movs	r2, #0
 80026b4:	2100      	movs	r1, #0
 80026b6:	4618      	mov	r0, r3
 80026b8:	f006 fb26 	bl	8008d08 <strtoul>
 80026bc:	4603      	mov	r3, r0
 80026be:	60fb      	str	r3, [r7, #12]

  return ret;
 80026c0:	68fb      	ldr	r3, [r7, #12]
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3710      	adds	r7, #16
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	20000388 	.word	0x20000388

080026d0 <cliArgsGetFloat>:

float cliArgsGetFloat(uint8_t index)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 80026da:	f04f 0300 	mov.w	r3, #0
 80026de:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 80026e0:	4b10      	ldr	r3, [pc, #64]	; (8002724 <cliArgsGetFloat+0x54>)
 80026e2:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 80026e4:	79fb      	ldrb	r3, [r7, #7]
 80026e6:	b29a      	uxth	r2, r3
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 80026ee:	429a      	cmp	r2, r3
 80026f0:	d302      	bcc.n	80026f8 <cliArgsGetFloat+0x28>
  {
    return 0;
 80026f2:	f04f 0300 	mov.w	r3, #0
 80026f6:	e00d      	b.n	8002714 <cliArgsGetFloat+0x44>
  }

  ret = (float)strtof((const char * ) p_cli->cmd_args.argv[index], (char **)NULL);
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80026fe:	79fb      	ldrb	r3, [r7, #7]
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	4413      	add	r3, r2
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2100      	movs	r1, #0
 8002708:	4618      	mov	r0, r3
 800270a:	f006 fa01 	bl	8008b10 <strtof>
 800270e:	ed87 0a03 	vstr	s0, [r7, #12]

  return ret;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	ee07 3a90 	vmov	s15, r3
}
 8002718:	eeb0 0a67 	vmov.f32	s0, s15
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	20000388 	.word	0x20000388

08002728 <cliArgsGetStr>:

char *cliArgsGetStr(uint8_t index)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	4603      	mov	r3, r0
 8002730:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 8002732:	2300      	movs	r3, #0
 8002734:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8002736:	4b0d      	ldr	r3, [pc, #52]	; (800276c <cliArgsGetStr+0x44>)
 8002738:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 800273a:	79fb      	ldrb	r3, [r7, #7]
 800273c:	b29a      	uxth	r2, r3
 800273e:	68bb      	ldr	r3, [r7, #8]
 8002740:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 8002744:	429a      	cmp	r2, r3
 8002746:	d301      	bcc.n	800274c <cliArgsGetStr+0x24>
  {
    return 0;
 8002748:	2300      	movs	r3, #0
 800274a:	e008      	b.n	800275e <cliArgsGetStr+0x36>
  }

  ret = p_cli->cmd_args.argv[index];
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8002752:	79fb      	ldrb	r3, [r7, #7]
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	4413      	add	r3, r2
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	60fb      	str	r3, [r7, #12]

  return ret;
 800275c:	68fb      	ldr	r3, [r7, #12]
}
 800275e:	4618      	mov	r0, r3
 8002760:	3714      	adds	r7, #20
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	20000388 	.word	0x20000388

08002770 <cliArgsIsStr>:

bool cliArgsIsStr(uint8_t index, char *p_str)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	4603      	mov	r3, r0
 8002778:	6039      	str	r1, [r7, #0]
 800277a:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 800277c:	2300      	movs	r3, #0
 800277e:	73fb      	strb	r3, [r7, #15]
  cli_t *p_cli = &cli_node;
 8002780:	4b0f      	ldr	r3, [pc, #60]	; (80027c0 <cliArgsIsStr+0x50>)
 8002782:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8002784:	79fb      	ldrb	r3, [r7, #7]
 8002786:	b29a      	uxth	r2, r3
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 800278e:	429a      	cmp	r2, r3
 8002790:	d301      	bcc.n	8002796 <cliArgsIsStr+0x26>
  {
    return 0;
 8002792:	2300      	movs	r3, #0
 8002794:	e010      	b.n	80027b8 <cliArgsIsStr+0x48>
  }

  if(strcmp(p_str, p_cli->cmd_args.argv[index]) == 0)
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800279c:	79fb      	ldrb	r3, [r7, #7]
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	4413      	add	r3, r2
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4619      	mov	r1, r3
 80027a6:	6838      	ldr	r0, [r7, #0]
 80027a8:	f7fd fd1a 	bl	80001e0 <strcmp>
 80027ac:	4603      	mov	r3, r0
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <cliArgsIsStr+0x46>
  {
    ret = true;
 80027b2:	2301      	movs	r3, #1
 80027b4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80027b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3710      	adds	r7, #16
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	20000388 	.word	0x20000388

080027c4 <cliKeepLoop>:

bool cliKeepLoop(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
  cli_t *p_cli = &cli_node;
 80027ca:	4b08      	ldr	r3, [pc, #32]	; (80027ec <cliKeepLoop+0x28>)
 80027cc:	607b      	str	r3, [r7, #4]


  if (uartAvailable(p_cli->ch) == 0)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	781b      	ldrb	r3, [r3, #0]
 80027d2:	4618      	mov	r0, r3
 80027d4:	f001 fb5c 	bl	8003e90 <uartAvailable>
 80027d8:	4603      	mov	r3, r0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <cliKeepLoop+0x1e>
  {
    return true;
 80027de:	2301      	movs	r3, #1
 80027e0:	e000      	b.n	80027e4 <cliKeepLoop+0x20>
  }
  else
  {
    return false;
 80027e2:	2300      	movs	r3, #0
  }
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	20000388 	.word	0x20000388

080027f0 <cliAdd>:

bool cliAdd(const char *cmd_str, void (*p_func)(cli_args_t *))
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b086      	sub	sp, #24
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	6039      	str	r1, [r7, #0]
  bool ret = true;
 80027fa:	2301      	movs	r3, #1
 80027fc:	75fb      	strb	r3, [r7, #23]
  cli_t *p_cli = &cli_node;
 80027fe:	4b20      	ldr	r3, [pc, #128]	; (8002880 <cliAdd+0x90>)
 8002800:	613b      	str	r3, [r7, #16]
  uint16_t index;

  if (p_cli->cmd_count >= CLI_CMD_LIST_MAX)
 8002802:	693b      	ldr	r3, [r7, #16]
 8002804:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 8002808:	2b0f      	cmp	r3, #15
 800280a:	d901      	bls.n	8002810 <cliAdd+0x20>
  {
    return false;
 800280c:	2300      	movs	r3, #0
 800280e:	e032      	b.n	8002876 <cliAdd+0x86>
  }

  index = p_cli->cmd_count;
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 8002816:	81fb      	strh	r3, [r7, #14]

  strcpy(p_cli->cmd_list[index].cmd_str, cmd_str);
 8002818:	89fa      	ldrh	r2, [r7, #14]
 800281a:	4613      	mov	r3, r2
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	4413      	add	r3, r2
 8002820:	009b      	lsls	r3, r3, #2
 8002822:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 8002826:	693a      	ldr	r2, [r7, #16]
 8002828:	4413      	add	r3, r2
 800282a:	3304      	adds	r3, #4
 800282c:	6879      	ldr	r1, [r7, #4]
 800282e:	4618      	mov	r0, r3
 8002830:	f005 fb55 	bl	8007ede <strcpy>
  p_cli->cmd_list[index].cmd_func = p_func;
 8002834:	89fa      	ldrh	r2, [r7, #14]
 8002836:	6939      	ldr	r1, [r7, #16]
 8002838:	4613      	mov	r3, r2
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	4413      	add	r3, r2
 800283e:	009b      	lsls	r3, r3, #2
 8002840:	440b      	add	r3, r1
 8002842:	f503 733f 	add.w	r3, r3, #764	; 0x2fc
 8002846:	683a      	ldr	r2, [r7, #0]
 8002848:	601a      	str	r2, [r3, #0]

  cliToUpper(p_cli->cmd_list[index].cmd_str);
 800284a:	89fa      	ldrh	r2, [r7, #14]
 800284c:	4613      	mov	r3, r2
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	4413      	add	r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	4413      	add	r3, r2
 800285c:	3304      	adds	r3, #4
 800285e:	4618      	mov	r0, r3
 8002860:	f7ff feda 	bl	8002618 <cliToUpper>

  p_cli->cmd_count++;
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 800286a:	3301      	adds	r3, #1
 800286c:	b29a      	uxth	r2, r3
 800286e:	693b      	ldr	r3, [r7, #16]
 8002870:	f8a3 22e8 	strh.w	r2, [r3, #744]	; 0x2e8

  return ret;
 8002874:	7dfb      	ldrb	r3, [r7, #23]
}
 8002876:	4618      	mov	r0, r3
 8002878:	3718      	adds	r7, #24
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	20000388 	.word	0x20000388

08002884 <cliShowList>:

void cliShowList(cli_args_t *args)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  cli_t *p_cli = &cli_node;
 800288c:	4b15      	ldr	r3, [pc, #84]	; (80028e4 <cliShowList+0x60>)
 800288e:	60bb      	str	r3, [r7, #8]


  cliPrintf("\r\n");
 8002890:	4815      	ldr	r0, [pc, #84]	; (80028e8 <cliShowList+0x64>)
 8002892:	f7ff fe9d 	bl	80025d0 <cliPrintf>
  cliPrintf("---------- cmd list ---------\r\n");
 8002896:	4815      	ldr	r0, [pc, #84]	; (80028ec <cliShowList+0x68>)
 8002898:	f7ff fe9a 	bl	80025d0 <cliPrintf>

  for (int i=0; i<p_cli->cmd_count; i++)
 800289c:	2300      	movs	r3, #0
 800289e:	60fb      	str	r3, [r7, #12]
 80028a0:	e012      	b.n	80028c8 <cliShowList+0x44>
  {
    cliPrintf(p_cli->cmd_list[i].cmd_str);
 80028a2:	68fa      	ldr	r2, [r7, #12]
 80028a4:	4613      	mov	r3, r2
 80028a6:	009b      	lsls	r3, r3, #2
 80028a8:	4413      	add	r3, r2
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 80028b0:	68ba      	ldr	r2, [r7, #8]
 80028b2:	4413      	add	r3, r2
 80028b4:	3304      	adds	r3, #4
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7ff fe8a 	bl	80025d0 <cliPrintf>
    cliPrintf("\r\n");
 80028bc:	480a      	ldr	r0, [pc, #40]	; (80028e8 <cliShowList+0x64>)
 80028be:	f7ff fe87 	bl	80025d0 <cliPrintf>
  for (int i=0; i<p_cli->cmd_count; i++)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	3301      	adds	r3, #1
 80028c6:	60fb      	str	r3, [r7, #12]
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 80028ce:	461a      	mov	r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	4293      	cmp	r3, r2
 80028d4:	dbe5      	blt.n	80028a2 <cliShowList+0x1e>
  }

  cliPrintf("-----------------------------\r\n");
 80028d6:	4806      	ldr	r0, [pc, #24]	; (80028f0 <cliShowList+0x6c>)
 80028d8:	f7ff fe7a 	bl	80025d0 <cliPrintf>
}
 80028dc:	bf00      	nop
 80028de:	3710      	adds	r7, #16
 80028e0:	46bd      	mov	sp, r7
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	20000388 	.word	0x20000388
 80028e8:	0800a594 	.word	0x0800a594
 80028ec:	0800a598 	.word	0x0800a598
 80028f0:	0800a5b8 	.word	0x0800a5b8

080028f4 <cliMemoryDump>:

void cliMemoryDump(cli_args_t *args)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b08c      	sub	sp, #48	; 0x30
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  int idx, size = 16;
 80028fc:	2310      	movs	r3, #16
 80028fe:	62bb      	str	r3, [r7, #40]	; 0x28
  unsigned int *addr;
  int idx1, i;
  unsigned int *ascptr;
  unsigned char asc[4];

  int    argc = args->argc;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	881b      	ldrh	r3, [r3, #0]
 8002904:	617b      	str	r3, [r7, #20]
  char **argv = args->argv;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	613b      	str	r3, [r7, #16]


  if(args->argc < 1)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	881b      	ldrh	r3, [r3, #0]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d103      	bne.n	800291c <cliMemoryDump+0x28>
  {
    cliPrintf(">> md addr [size] \n");
 8002914:	4840      	ldr	r0, [pc, #256]	; (8002a18 <cliMemoryDump+0x124>)
 8002916:	f7ff fe5b 	bl	80025d0 <cliPrintf>
 800291a:	e07a      	b.n	8002a12 <cliMemoryDump+0x11e>
    return;
  }

  if(argc > 1)
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	2b01      	cmp	r3, #1
 8002920:	dd09      	ble.n	8002936 <cliMemoryDump+0x42>
  {
    size = (int)strtoul((const char * ) argv[1], (char **)NULL, (int) 0);
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	3304      	adds	r3, #4
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	2200      	movs	r2, #0
 800292a:	2100      	movs	r1, #0
 800292c:	4618      	mov	r0, r3
 800292e:	f006 f9eb 	bl	8008d08 <strtoul>
 8002932:	4603      	mov	r3, r0
 8002934:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  addr   = (unsigned int *)strtoul((const char * ) argv[0], (char **)NULL, (int) 0);
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	2200      	movs	r2, #0
 800293c:	2100      	movs	r1, #0
 800293e:	4618      	mov	r0, r3
 8002940:	f006 f9e2 	bl	8008d08 <strtoul>
 8002944:	4603      	mov	r3, r0
 8002946:	627b      	str	r3, [r7, #36]	; 0x24
  ascptr = (unsigned int *)addr;
 8002948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294a:	61bb      	str	r3, [r7, #24]

  cliPrintf("\n   ");
 800294c:	4833      	ldr	r0, [pc, #204]	; (8002a1c <cliMemoryDump+0x128>)
 800294e:	f7ff fe3f 	bl	80025d0 <cliPrintf>
  for (idx = 0; idx<size; idx++)
 8002952:	2300      	movs	r3, #0
 8002954:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002956:	e058      	b.n	8002a0a <cliMemoryDump+0x116>
  {
    if((idx%4) == 0)
 8002958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800295a:	f003 0303 	and.w	r3, r3, #3
 800295e:	2b00      	cmp	r3, #0
 8002960:	d104      	bne.n	800296c <cliMemoryDump+0x78>
    {
      cliPrintf(" 0x%08X: ", (unsigned int)addr);
 8002962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002964:	4619      	mov	r1, r3
 8002966:	482e      	ldr	r0, [pc, #184]	; (8002a20 <cliMemoryDump+0x12c>)
 8002968:	f7ff fe32 	bl	80025d0 <cliPrintf>
    }
    cliPrintf(" 0x%08X", *(addr));
 800296c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4619      	mov	r1, r3
 8002972:	482c      	ldr	r0, [pc, #176]	; (8002a24 <cliMemoryDump+0x130>)
 8002974:	f7ff fe2c 	bl	80025d0 <cliPrintf>

    if ((idx%4) == 3)
 8002978:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800297a:	425a      	negs	r2, r3
 800297c:	f003 0303 	and.w	r3, r3, #3
 8002980:	f002 0203 	and.w	r2, r2, #3
 8002984:	bf58      	it	pl
 8002986:	4253      	negpl	r3, r2
 8002988:	2b03      	cmp	r3, #3
 800298a:	d138      	bne.n	80029fe <cliMemoryDump+0x10a>
    {
      cliPrintf ("  |");
 800298c:	4826      	ldr	r0, [pc, #152]	; (8002a28 <cliMemoryDump+0x134>)
 800298e:	f7ff fe1f 	bl	80025d0 <cliPrintf>
      for (idx1= 0; idx1< 4; idx1++)
 8002992:	2300      	movs	r3, #0
 8002994:	623b      	str	r3, [r7, #32]
 8002996:	e02c      	b.n	80029f2 <cliMemoryDump+0xfe>
      {
        memcpy((char *)asc, (char *)ascptr, 4);
 8002998:	69bb      	ldr	r3, [r7, #24]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	60fb      	str	r3, [r7, #12]
        for (i=0;i<4;i++)
 800299e:	2300      	movs	r3, #0
 80029a0:	61fb      	str	r3, [r7, #28]
 80029a2:	e01d      	b.n	80029e0 <cliMemoryDump+0xec>
        {
          if (asc[i] > 0x1f && asc[i] < 0x7f)
 80029a4:	f107 020c 	add.w	r2, r7, #12
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	4413      	add	r3, r2
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	2b1f      	cmp	r3, #31
 80029b0:	d910      	bls.n	80029d4 <cliMemoryDump+0xe0>
 80029b2:	f107 020c 	add.w	r2, r7, #12
 80029b6:	69fb      	ldr	r3, [r7, #28]
 80029b8:	4413      	add	r3, r2
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	2b7e      	cmp	r3, #126	; 0x7e
 80029be:	d809      	bhi.n	80029d4 <cliMemoryDump+0xe0>
          {
            cliPrintf("%c", asc[i]);
 80029c0:	f107 020c 	add.w	r2, r7, #12
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	4413      	add	r3, r2
 80029c8:	781b      	ldrb	r3, [r3, #0]
 80029ca:	4619      	mov	r1, r3
 80029cc:	4817      	ldr	r0, [pc, #92]	; (8002a2c <cliMemoryDump+0x138>)
 80029ce:	f7ff fdff 	bl	80025d0 <cliPrintf>
 80029d2:	e002      	b.n	80029da <cliMemoryDump+0xe6>
          }
          else
          {
            cliPrintf(".");
 80029d4:	4816      	ldr	r0, [pc, #88]	; (8002a30 <cliMemoryDump+0x13c>)
 80029d6:	f7ff fdfb 	bl	80025d0 <cliPrintf>
        for (i=0;i<4;i++)
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	3301      	adds	r3, #1
 80029de:	61fb      	str	r3, [r7, #28]
 80029e0:	69fb      	ldr	r3, [r7, #28]
 80029e2:	2b03      	cmp	r3, #3
 80029e4:	ddde      	ble.n	80029a4 <cliMemoryDump+0xb0>
          }
        }
        ascptr+=1;
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	3304      	adds	r3, #4
 80029ea:	61bb      	str	r3, [r7, #24]
      for (idx1= 0; idx1< 4; idx1++)
 80029ec:	6a3b      	ldr	r3, [r7, #32]
 80029ee:	3301      	adds	r3, #1
 80029f0:	623b      	str	r3, [r7, #32]
 80029f2:	6a3b      	ldr	r3, [r7, #32]
 80029f4:	2b03      	cmp	r3, #3
 80029f6:	ddcf      	ble.n	8002998 <cliMemoryDump+0xa4>
      }
      cliPrintf("|\n   ");
 80029f8:	480e      	ldr	r0, [pc, #56]	; (8002a34 <cliMemoryDump+0x140>)
 80029fa:	f7ff fde9 	bl	80025d0 <cliPrintf>
    }
    addr++;
 80029fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a00:	3304      	adds	r3, #4
 8002a02:	627b      	str	r3, [r7, #36]	; 0x24
  for (idx = 0; idx<size; idx++)
 8002a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a06:	3301      	adds	r3, #1
 8002a08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	dba2      	blt.n	8002958 <cliMemoryDump+0x64>
  }
}
 8002a12:	3730      	adds	r7, #48	; 0x30
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	0800a5d8 	.word	0x0800a5d8
 8002a1c:	0800a5ec 	.word	0x0800a5ec
 8002a20:	0800a5f4 	.word	0x0800a5f4
 8002a24:	0800a600 	.word	0x0800a600
 8002a28:	0800a608 	.word	0x0800a608
 8002a2c:	0800a60c 	.word	0x0800a60c
 8002a30:	0800a610 	.word	0x0800a610
 8002a34:	0800a614 	.word	0x0800a614

08002a38 <Ds18b20_Init>:
	osThreadDef(myTask_Ds18b20, Task_Ds18b20, Priority, 0, 128);
  Ds18b20Handle = osThreadCreate(osThread(myTask_Ds18b20), NULL);
}
#else
bool	Ds18b20_Init(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
	uint8_t	Ds18b20TryToFind=5;
 8002a3e:	2305      	movs	r3, #5
 8002a40:	71fb      	strb	r3, [r7, #7]
	do
	{
		OneWire_Init(&OneWire, HW_DS18B20_GPIOX , HW_DS18B20_PINX);
 8002a42:	2201      	movs	r2, #1
 8002a44:	4937      	ldr	r1, [pc, #220]	; (8002b24 <Ds18b20_Init+0xec>)
 8002a46:	4838      	ldr	r0, [pc, #224]	; (8002b28 <Ds18b20_Init+0xf0>)
 8002a48:	f000 fe8b 	bl	8003762 <OneWire_Init>
		TempSensorCount = 0;
 8002a4c:	4b37      	ldr	r3, [pc, #220]	; (8002b2c <Ds18b20_Init+0xf4>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	701a      	strb	r2, [r3, #0]
		while(HAL_GetTick() < 3000)
 8002a52:	e002      	b.n	8002a5a <Ds18b20_Init+0x22>
			HAL_Delay(100);
 8002a54:	2064      	movs	r0, #100	; 0x64
 8002a56:	f001 fe4b 	bl	80046f0 <HAL_Delay>
		while(HAL_GetTick() < 3000)
 8002a5a:	f001 fe3d 	bl	80046d8 <HAL_GetTick>
 8002a5e:	4602      	mov	r2, r0
 8002a60:	f640 33b7 	movw	r3, #2999	; 0xbb7
 8002a64:	429a      	cmp	r2, r3
 8002a66:	d9f5      	bls.n	8002a54 <Ds18b20_Init+0x1c>
		OneWireDevices = OneWire_First(&OneWire);
 8002a68:	482f      	ldr	r0, [pc, #188]	; (8002b28 <Ds18b20_Init+0xf0>)
 8002a6a:	f000 ff67 	bl	800393c <OneWire_First>
 8002a6e:	4603      	mov	r3, r0
 8002a70:	461a      	mov	r2, r3
 8002a72:	4b2f      	ldr	r3, [pc, #188]	; (8002b30 <Ds18b20_Init+0xf8>)
 8002a74:	701a      	strb	r2, [r3, #0]
		while (OneWireDevices)
 8002a76:	e019      	b.n	8002aac <Ds18b20_Init+0x74>
		{
			HAL_Delay(100);
 8002a78:	2064      	movs	r0, #100	; 0x64
 8002a7a:	f001 fe39 	bl	80046f0 <HAL_Delay>
			TempSensorCount++;
 8002a7e:	4b2b      	ldr	r3, [pc, #172]	; (8002b2c <Ds18b20_Init+0xf4>)
 8002a80:	781b      	ldrb	r3, [r3, #0]
 8002a82:	3301      	adds	r3, #1
 8002a84:	b2da      	uxtb	r2, r3
 8002a86:	4b29      	ldr	r3, [pc, #164]	; (8002b2c <Ds18b20_Init+0xf4>)
 8002a88:	701a      	strb	r2, [r3, #0]
			OneWire_GetFullROM(&OneWire, ds18b20[TempSensorCount-1].Address);
 8002a8a:	4b28      	ldr	r3, [pc, #160]	; (8002b2c <Ds18b20_Init+0xf4>)
 8002a8c:	781b      	ldrb	r3, [r3, #0]
 8002a8e:	3b01      	subs	r3, #1
 8002a90:	011b      	lsls	r3, r3, #4
 8002a92:	4a28      	ldr	r2, [pc, #160]	; (8002b34 <Ds18b20_Init+0xfc>)
 8002a94:	4413      	add	r3, r2
 8002a96:	4619      	mov	r1, r3
 8002a98:	4823      	ldr	r0, [pc, #140]	; (8002b28 <Ds18b20_Init+0xf0>)
 8002a9a:	f001 f863 	bl	8003b64 <OneWire_GetFullROM>
			OneWireDevices = OneWire_Next(&OneWire);
 8002a9e:	4822      	ldr	r0, [pc, #136]	; (8002b28 <Ds18b20_Init+0xf0>)
 8002aa0:	f000 ff5c 	bl	800395c <OneWire_Next>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	461a      	mov	r2, r3
 8002aa8:	4b21      	ldr	r3, [pc, #132]	; (8002b30 <Ds18b20_Init+0xf8>)
 8002aaa:	701a      	strb	r2, [r3, #0]
		while (OneWireDevices)
 8002aac:	4b20      	ldr	r3, [pc, #128]	; (8002b30 <Ds18b20_Init+0xf8>)
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1e1      	bne.n	8002a78 <Ds18b20_Init+0x40>
		}
		if(TempSensorCount>0)
 8002ab4:	4b1d      	ldr	r3, [pc, #116]	; (8002b2c <Ds18b20_Init+0xf4>)
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d106      	bne.n	8002aca <Ds18b20_Init+0x92>
			break;
		Ds18b20TryToFind--;
 8002abc:	79fb      	ldrb	r3, [r7, #7]
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	71fb      	strb	r3, [r7, #7]
	}while(Ds18b20TryToFind>0);
 8002ac2:	79fb      	ldrb	r3, [r7, #7]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d1bc      	bne.n	8002a42 <Ds18b20_Init+0xa>
 8002ac8:	e000      	b.n	8002acc <Ds18b20_Init+0x94>
			break;
 8002aca:	bf00      	nop
	if(Ds18b20TryToFind==0)
 8002acc:	79fb      	ldrb	r3, [r7, #7]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d101      	bne.n	8002ad6 <Ds18b20_Init+0x9e>
		return false;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	e022      	b.n	8002b1c <Ds18b20_Init+0xe4>
	for (uint8_t i = 0; i < TempSensorCount; i++)
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	71bb      	strb	r3, [r7, #6]
 8002ada:	e019      	b.n	8002b10 <Ds18b20_Init+0xd8>
	{
		HAL_Delay(50);
 8002adc:	2032      	movs	r0, #50	; 0x32
 8002ade:	f001 fe07 	bl	80046f0 <HAL_Delay>
		DS18B20_SetResolution(&OneWire, ds18b20[i].Address, DS18B20_Resolution_12bits);
 8002ae2:	79bb      	ldrb	r3, [r7, #6]
 8002ae4:	011b      	lsls	r3, r3, #4
 8002ae6:	4a13      	ldr	r2, [pc, #76]	; (8002b34 <Ds18b20_Init+0xfc>)
 8002ae8:	4413      	add	r3, r2
 8002aea:	220c      	movs	r2, #12
 8002aec:	4619      	mov	r1, r3
 8002aee:	480e      	ldr	r0, [pc, #56]	; (8002b28 <Ds18b20_Init+0xf0>)
 8002af0:	f000 f9c4 	bl	8002e7c <DS18B20_SetResolution>
		HAL_Delay(50);
 8002af4:	2032      	movs	r0, #50	; 0x32
 8002af6:	f001 fdfb 	bl	80046f0 <HAL_Delay>
		DS18B20_DisableAlarmTemperature(&OneWire,  ds18b20[i].Address);
 8002afa:	79bb      	ldrb	r3, [r7, #6]
 8002afc:	011b      	lsls	r3, r3, #4
 8002afe:	4a0d      	ldr	r2, [pc, #52]	; (8002b34 <Ds18b20_Init+0xfc>)
 8002b00:	4413      	add	r3, r2
 8002b02:	4619      	mov	r1, r3
 8002b04:	4808      	ldr	r0, [pc, #32]	; (8002b28 <Ds18b20_Init+0xf0>)
 8002b06:	f000 fa52 	bl	8002fae <DS18B20_DisableAlarmTemperature>
	for (uint8_t i = 0; i < TempSensorCount; i++)
 8002b0a:	79bb      	ldrb	r3, [r7, #6]
 8002b0c:	3301      	adds	r3, #1
 8002b0e:	71bb      	strb	r3, [r7, #6]
 8002b10:	4b06      	ldr	r3, [pc, #24]	; (8002b2c <Ds18b20_Init+0xf4>)
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	79ba      	ldrb	r2, [r7, #6]
 8002b16:	429a      	cmp	r2, r3
 8002b18:	d3e0      	bcc.n	8002adc <Ds18b20_Init+0xa4>
	}
	return true;
 8002b1a:	2301      	movs	r3, #1
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3708      	adds	r7, #8
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	40020400 	.word	0x40020400
 8002b28:	200007e0 	.word	0x200007e0
 8002b2c:	2000022c 	.word	0x2000022c
 8002b30:	200007cc 	.word	0x200007cc
 8002b34:	200007d0 	.word	0x200007d0

08002b38 <Ds18b20_ManualConvert>:
#endif
//###########################################################################################
bool Ds18b20_ManualConvert(void)
{
 8002b38:	b590      	push	{r4, r7, lr}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
	if(Ds18b20Timeout==0)
		return false;
	else
		return true;
	#else
	  switch(state)
 8002b3e:	4b3f      	ldr	r3, [pc, #252]	; (8002c3c <Ds18b20_ManualConvert+0x104>)
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d002      	beq.n	8002b4c <Ds18b20_ManualConvert+0x14>
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d013      	beq.n	8002b72 <Ds18b20_ManualConvert+0x3a>
 8002b4a:	e072      	b.n	8002c32 <Ds18b20_ManualConvert+0xfa>
	  {
	  	  case 0:
	  		  Ds18b20Timeout = HW_DS18B20_CONVERT_TIMEOUT_MS/10;
 8002b4c:	4b3c      	ldr	r3, [pc, #240]	; (8002c40 <Ds18b20_ManualConvert+0x108>)
 8002b4e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002b52:	801a      	strh	r2, [r3, #0]
	  		  DS18B20_StartAll(&OneWire);
 8002b54:	483b      	ldr	r0, [pc, #236]	; (8002c44 <Ds18b20_ManualConvert+0x10c>)
 8002b56:	f000 f87d 	bl	8002c54 <DS18B20_StartAll>
	  		  pre_time = millis();
 8002b5a:	f7fe fada 	bl	8001112 <millis>
 8002b5e:	4602      	mov	r2, r0
 8002b60:	4b39      	ldr	r3, [pc, #228]	; (8002c48 <Ds18b20_ManualConvert+0x110>)
 8002b62:	601a      	str	r2, [r3, #0]
	  		  state++;
 8002b64:	4b35      	ldr	r3, [pc, #212]	; (8002c3c <Ds18b20_ManualConvert+0x104>)
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	b2da      	uxtb	r2, r3
 8002b6c:	4b33      	ldr	r3, [pc, #204]	; (8002c3c <Ds18b20_ManualConvert+0x104>)
 8002b6e:	701a      	strb	r2, [r3, #0]
	  		  break;
 8002b70:	e05f      	b.n	8002c32 <Ds18b20_ManualConvert+0xfa>

	  	  case 1:
	  		  if(millis() - pre_time >= 10)
 8002b72:	f7fe face 	bl	8001112 <millis>
 8002b76:	4602      	mov	r2, r0
 8002b78:	4b33      	ldr	r3, [pc, #204]	; (8002c48 <Ds18b20_ManualConvert+0x110>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	2b09      	cmp	r3, #9
 8002b80:	d956      	bls.n	8002c30 <Ds18b20_ManualConvert+0xf8>
	  		  {
	  			  if(!DS18B20_AllDone(&OneWire))
 8002b82:	4830      	ldr	r0, [pc, #192]	; (8002c44 <Ds18b20_ManualConvert+0x10c>)
 8002b84:	f000 fa6e 	bl	8003064 <DS18B20_AllDone>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d112      	bne.n	8002bb4 <Ds18b20_ManualConvert+0x7c>
				  {
	  		  		pre_time = millis();
 8002b8e:	f7fe fac0 	bl	8001112 <millis>
 8002b92:	4602      	mov	r2, r0
 8002b94:	4b2c      	ldr	r3, [pc, #176]	; (8002c48 <Ds18b20_ManualConvert+0x110>)
 8002b96:	601a      	str	r2, [r3, #0]
					Ds18b20Timeout-=1;
 8002b98:	4b29      	ldr	r3, [pc, #164]	; (8002c40 <Ds18b20_ManualConvert+0x108>)
 8002b9a:	881b      	ldrh	r3, [r3, #0]
 8002b9c:	3b01      	subs	r3, #1
 8002b9e:	b29a      	uxth	r2, r3
 8002ba0:	4b27      	ldr	r3, [pc, #156]	; (8002c40 <Ds18b20_ManualConvert+0x108>)
 8002ba2:	801a      	strh	r2, [r3, #0]
					if(Ds18b20Timeout==0)
 8002ba4:	4b26      	ldr	r3, [pc, #152]	; (8002c40 <Ds18b20_ManualConvert+0x108>)
 8002ba6:	881b      	ldrh	r3, [r3, #0]
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d141      	bne.n	8002c30 <Ds18b20_ManualConvert+0xf8>
					{
						state = 0;
 8002bac:	4b23      	ldr	r3, [pc, #140]	; (8002c3c <Ds18b20_ManualConvert+0x104>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	701a      	strb	r2, [r3, #0]
						break;
 8002bb2:	e03e      	b.n	8002c32 <Ds18b20_ManualConvert+0xfa>
					}
				  }
	  			  else
	  			  {
	  				  if(Ds18b20Timeout>0)
 8002bb4:	4b22      	ldr	r3, [pc, #136]	; (8002c40 <Ds18b20_ManualConvert+0x108>)
 8002bb6:	881b      	ldrh	r3, [r3, #0]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d024      	beq.n	8002c06 <Ds18b20_ManualConvert+0xce>
	  				  {
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	71fb      	strb	r3, [r7, #7]
 8002bc0:	e01b      	b.n	8002bfa <Ds18b20_ManualConvert+0xc2>
	  					{
	  						//HAL_Delay(100);
	  						ds18b20[i].DataIsValid = DS18B20_Read(&OneWire, ds18b20[i].Address, &ds18b20[i].Temperature);
 8002bc2:	79fb      	ldrb	r3, [r7, #7]
 8002bc4:	011b      	lsls	r3, r3, #4
 8002bc6:	4a21      	ldr	r2, [pc, #132]	; (8002c4c <Ds18b20_ManualConvert+0x114>)
 8002bc8:	1899      	adds	r1, r3, r2
 8002bca:	79fb      	ldrb	r3, [r7, #7]
 8002bcc:	011b      	lsls	r3, r3, #4
 8002bce:	3308      	adds	r3, #8
 8002bd0:	4a1e      	ldr	r2, [pc, #120]	; (8002c4c <Ds18b20_ManualConvert+0x114>)
 8002bd2:	4413      	add	r3, r2
 8002bd4:	79fc      	ldrb	r4, [r7, #7]
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	481a      	ldr	r0, [pc, #104]	; (8002c44 <Ds18b20_ManualConvert+0x10c>)
 8002bda:	f000 f84f 	bl	8002c7c <DS18B20_Read>
 8002bde:	4603      	mov	r3, r0
 8002be0:	4619      	mov	r1, r3
 8002be2:	4a1a      	ldr	r2, [pc, #104]	; (8002c4c <Ds18b20_ManualConvert+0x114>)
 8002be4:	0123      	lsls	r3, r4, #4
 8002be6:	4413      	add	r3, r2
 8002be8:	330c      	adds	r3, #12
 8002bea:	460a      	mov	r2, r1
 8002bec:	701a      	strb	r2, [r3, #0]
	  						state = 0;
 8002bee:	4b13      	ldr	r3, [pc, #76]	; (8002c3c <Ds18b20_ManualConvert+0x104>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	701a      	strb	r2, [r3, #0]
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8002bf4:	79fb      	ldrb	r3, [r7, #7]
 8002bf6:	3301      	adds	r3, #1
 8002bf8:	71fb      	strb	r3, [r7, #7]
 8002bfa:	4b15      	ldr	r3, [pc, #84]	; (8002c50 <Ds18b20_ManualConvert+0x118>)
 8002bfc:	781b      	ldrb	r3, [r3, #0]
 8002bfe:	79fa      	ldrb	r2, [r7, #7]
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d3de      	bcc.n	8002bc2 <Ds18b20_ManualConvert+0x8a>
	  						state = 0;
	  					}
	  				  }
	  			  }
	  		  }
			  break;
 8002c04:	e014      	b.n	8002c30 <Ds18b20_ManualConvert+0xf8>
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8002c06:	2300      	movs	r3, #0
 8002c08:	71bb      	strb	r3, [r7, #6]
 8002c0a:	e00c      	b.n	8002c26 <Ds18b20_ManualConvert+0xee>
	  						ds18b20[i].DataIsValid = false;
 8002c0c:	79bb      	ldrb	r3, [r7, #6]
 8002c0e:	4a0f      	ldr	r2, [pc, #60]	; (8002c4c <Ds18b20_ManualConvert+0x114>)
 8002c10:	011b      	lsls	r3, r3, #4
 8002c12:	4413      	add	r3, r2
 8002c14:	330c      	adds	r3, #12
 8002c16:	2200      	movs	r2, #0
 8002c18:	701a      	strb	r2, [r3, #0]
	  						state = 0;
 8002c1a:	4b08      	ldr	r3, [pc, #32]	; (8002c3c <Ds18b20_ManualConvert+0x104>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	701a      	strb	r2, [r3, #0]
	  					for (uint8_t i = 0; i < TempSensorCount; i++)
 8002c20:	79bb      	ldrb	r3, [r7, #6]
 8002c22:	3301      	adds	r3, #1
 8002c24:	71bb      	strb	r3, [r7, #6]
 8002c26:	4b0a      	ldr	r3, [pc, #40]	; (8002c50 <Ds18b20_ManualConvert+0x118>)
 8002c28:	781b      	ldrb	r3, [r3, #0]
 8002c2a:	79ba      	ldrb	r2, [r7, #6]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d3ed      	bcc.n	8002c0c <Ds18b20_ManualConvert+0xd4>
			  break;
 8002c30:	bf00      	nop
	  }
	#endif
	  return true;
 8002c32:	2301      	movs	r3, #1
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd90      	pop	{r4, r7, pc}
 8002c3c:	20000230 	.word	0x20000230
 8002c40:	2000022e 	.word	0x2000022e
 8002c44:	200007e0 	.word	0x200007e0
 8002c48:	20000234 	.word	0x20000234
 8002c4c:	200007d0 	.word	0x200007d0
 8002c50:	2000022c 	.word	0x2000022c

08002c54 <DS18B20_StartAll>:

	return 1;
}

void DS18B20_StartAll(OneWire_t* OneWire)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
	/* Reset pulse */
	OneWire_Reset(OneWire);
 8002c5c:	6878      	ldr	r0, [r7, #4]
 8002c5e:	f000 fda9 	bl	80037b4 <OneWire_Reset>
	/* Skip rom */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_SKIPROM);
 8002c62:	21cc      	movs	r1, #204	; 0xcc
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f000 fe2b 	bl	80038c0 <OneWire_WriteByte>
	/* Start conversion on all connected devices */
	OneWire_WriteByte(OneWire, DS18B20_CMD_CONVERTTEMP);
 8002c6a:	2144      	movs	r1, #68	; 0x44
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	f000 fe27 	bl	80038c0 <OneWire_WriteByte>
}
 8002c72:	bf00      	nop
 8002c74:	3708      	adds	r7, #8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
	...

08002c7c <DS18B20_Read>:

bool DS18B20_Read(OneWire_t* OneWire, uint8_t *ROM, float *destination)
{
 8002c7c:	b590      	push	{r4, r7, lr}
 8002c7e:	b08b      	sub	sp, #44	; 0x2c
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	60f8      	str	r0, [r7, #12]
 8002c84:	60b9      	str	r1, [r7, #8]
 8002c86:	607a      	str	r2, [r7, #4]
	uint16_t temperature;
	uint8_t resolution;
	int8_t digit, minus = 0;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	float decimal;
	uint8_t i = 0;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	77fb      	strb	r3, [r7, #31]
	uint8_t data[9];
	uint8_t crc;

	/* Check if device is DS18B20 */
	if (!DS18B20_Is(ROM)) {
 8002c92:	68b8      	ldr	r0, [r7, #8]
 8002c94:	f000 f97a 	bl	8002f8c <DS18B20_Is>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d101      	bne.n	8002ca2 <DS18B20_Read+0x26>
		return false;
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	e0e1      	b.n	8002e66 <DS18B20_Read+0x1ea>
	}

	/* Check if line is released, if it is, then conversion is complete */
	if (!OneWire_ReadBit(OneWire))
 8002ca2:	68f8      	ldr	r0, [r7, #12]
 8002ca4:	f000 fde2 	bl	800386c <OneWire_ReadBit>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d101      	bne.n	8002cb2 <DS18B20_Read+0x36>
	{
		/* Conversion is not finished yet */
		return false;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	e0d9      	b.n	8002e66 <DS18B20_Read+0x1ea>
	}

	/* Reset line */
	OneWire_Reset(OneWire);
 8002cb2:	68f8      	ldr	r0, [r7, #12]
 8002cb4:	f000 fd7e 	bl	80037b4 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002cb8:	68b9      	ldr	r1, [r7, #8]
 8002cba:	68f8      	ldr	r0, [r7, #12]
 8002cbc:	f000 ff34 	bl	8003b28 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8002cc0:	21be      	movs	r1, #190	; 0xbe
 8002cc2:	68f8      	ldr	r0, [r7, #12]
 8002cc4:	f000 fdfc 	bl	80038c0 <OneWire_WriteByte>

	/* Get data */
	for (i = 0; i < 9; i++)
 8002cc8:	2300      	movs	r3, #0
 8002cca:	77fb      	strb	r3, [r7, #31]
 8002ccc:	e00d      	b.n	8002cea <DS18B20_Read+0x6e>
	{
		/* Read byte by byte */
		data[i] = OneWire_ReadByte(OneWire);
 8002cce:	7ffc      	ldrb	r4, [r7, #31]
 8002cd0:	68f8      	ldr	r0, [r7, #12]
 8002cd2:	f000 fe12 	bl	80038fa <OneWire_ReadByte>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	461a      	mov	r2, r3
 8002cda:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002cde:	4423      	add	r3, r4
 8002ce0:	f803 2c14 	strb.w	r2, [r3, #-20]
	for (i = 0; i < 9; i++)
 8002ce4:	7ffb      	ldrb	r3, [r7, #31]
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	77fb      	strb	r3, [r7, #31]
 8002cea:	7ffb      	ldrb	r3, [r7, #31]
 8002cec:	2b08      	cmp	r3, #8
 8002cee:	d9ee      	bls.n	8002cce <DS18B20_Read+0x52>
	}

	/* Calculate CRC */
	crc = OneWire_CRC8(data, 8);
 8002cf0:	f107 0314 	add.w	r3, r7, #20
 8002cf4:	2108      	movs	r1, #8
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f000 ff50 	bl	8003b9c <OneWire_CRC8>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	77bb      	strb	r3, [r7, #30]

	/* Check if CRC is ok */
	if (crc != data[8])
 8002d00:	7f3b      	ldrb	r3, [r7, #28]
 8002d02:	7fba      	ldrb	r2, [r7, #30]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d001      	beq.n	8002d0c <DS18B20_Read+0x90>
		/* CRC invalid */
		return 0;
 8002d08:	2300      	movs	r3, #0
 8002d0a:	e0ac      	b.n	8002e66 <DS18B20_Read+0x1ea>


	/* First two bytes of scratchpad are temperature values */
	temperature = data[0] | (data[1] << 8);
 8002d0c:	7d3b      	ldrb	r3, [r7, #20]
 8002d0e:	b21a      	sxth	r2, r3
 8002d10:	7d7b      	ldrb	r3, [r7, #21]
 8002d12:	021b      	lsls	r3, r3, #8
 8002d14:	b21b      	sxth	r3, r3
 8002d16:	4313      	orrs	r3, r2
 8002d18:	b21b      	sxth	r3, r3
 8002d1a:	84fb      	strh	r3, [r7, #38]	; 0x26

	/* Reset line */
	OneWire_Reset(OneWire);
 8002d1c:	68f8      	ldr	r0, [r7, #12]
 8002d1e:	f000 fd49 	bl	80037b4 <OneWire_Reset>

	/* Check if temperature is negative */
	if (temperature & 0x8000)
 8002d22:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	da05      	bge.n	8002d36 <DS18B20_Read+0xba>
	{
		/* Two's complement, temperature is negative */
		temperature = ~temperature + 1;
 8002d2a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002d2c:	425b      	negs	r3, r3
 8002d2e:	84fb      	strh	r3, [r7, #38]	; 0x26
		minus = 1;
 8002d30:	2301      	movs	r3, #1
 8002d32:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	}


	/* Get sensor resolution */
	resolution = ((data[4] & 0x60) >> 5) + 9;
 8002d36:	7e3b      	ldrb	r3, [r7, #24]
 8002d38:	115b      	asrs	r3, r3, #5
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	f003 0303 	and.w	r3, r3, #3
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	3309      	adds	r3, #9
 8002d44:	777b      	strb	r3, [r7, #29]


	/* Store temperature integer digits and decimal digits */
	digit = temperature >> 4;
 8002d46:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002d48:	091b      	lsrs	r3, r3, #4
 8002d4a:	b29b      	uxth	r3, r3
 8002d4c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	digit |= ((temperature >> 8) & 0x7) << 4;
 8002d50:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002d52:	0a1b      	lsrs	r3, r3, #8
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	011b      	lsls	r3, r3, #4
 8002d58:	b25b      	sxtb	r3, r3
 8002d5a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002d5e:	b25a      	sxtb	r2, r3
 8002d60:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002d64:	4313      	orrs	r3, r2
 8002d66:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	/* Store decimal digits */
	switch (resolution)
 8002d6a:	7f7b      	ldrb	r3, [r7, #29]
 8002d6c:	3b09      	subs	r3, #9
 8002d6e:	2b03      	cmp	r3, #3
 8002d70:	d858      	bhi.n	8002e24 <DS18B20_Read+0x1a8>
 8002d72:	a201      	add	r2, pc, #4	; (adr r2, 8002d78 <DS18B20_Read+0xfc>)
 8002d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d78:	08002d89 	.word	0x08002d89
 8002d7c:	08002db1 	.word	0x08002db1
 8002d80:	08002dd9 	.word	0x08002dd9
 8002d84:	08002e01 	.word	0x08002e01
	{
		case 9:
			decimal = (temperature >> 3) & 0x01;
 8002d88:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002d8a:	08db      	lsrs	r3, r3, #3
 8002d8c:	b29b      	uxth	r3, r3
 8002d8e:	f003 0301 	and.w	r3, r3, #1
 8002d92:	ee07 3a90 	vmov	s15, r3
 8002d96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002d9a:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_9BIT;
 8002d9e:	edd7 7a08 	vldr	s15, [r7, #32]
 8002da2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002da6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002daa:	edc7 7a08 	vstr	s15, [r7, #32]
		break;
 8002dae:	e03e      	b.n	8002e2e <DS18B20_Read+0x1b2>
		case 10:
			decimal = (temperature >> 2) & 0x03;
 8002db0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002db2:	089b      	lsrs	r3, r3, #2
 8002db4:	b29b      	uxth	r3, r3
 8002db6:	f003 0303 	and.w	r3, r3, #3
 8002dba:	ee07 3a90 	vmov	s15, r3
 8002dbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002dc2:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_10BIT;
 8002dc6:	edd7 7a08 	vldr	s15, [r7, #32]
 8002dca:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8002dce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dd2:	edc7 7a08 	vstr	s15, [r7, #32]
		 break;
 8002dd6:	e02a      	b.n	8002e2e <DS18B20_Read+0x1b2>
		case 11:
			decimal = (temperature >> 1) & 0x07;
 8002dd8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002dda:	085b      	lsrs	r3, r3, #1
 8002ddc:	b29b      	uxth	r3, r3
 8002dde:	f003 0307 	and.w	r3, r3, #7
 8002de2:	ee07 3a90 	vmov	s15, r3
 8002de6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002dea:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_11BIT;
 8002dee:	edd7 7a08 	vldr	s15, [r7, #32]
 8002df2:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8002df6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dfa:	edc7 7a08 	vstr	s15, [r7, #32]
		break;
 8002dfe:	e016      	b.n	8002e2e <DS18B20_Read+0x1b2>
		case 12:
			decimal = temperature & 0x0F;
 8002e00:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002e02:	f003 030f 	and.w	r3, r3, #15
 8002e06:	ee07 3a90 	vmov	s15, r3
 8002e0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e0e:	edc7 7a08 	vstr	s15, [r7, #32]
			decimal *= (float)DS18B20_DECIMAL_STEPS_12BIT;
 8002e12:	edd7 7a08 	vldr	s15, [r7, #32]
 8002e16:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002e70 <DS18B20_Read+0x1f4>
 8002e1a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e1e:	edc7 7a08 	vstr	s15, [r7, #32]
		 break;
 8002e22:	e004      	b.n	8002e2e <DS18B20_Read+0x1b2>
		default:
			decimal = 0xFF;
 8002e24:	4b13      	ldr	r3, [pc, #76]	; (8002e74 <DS18B20_Read+0x1f8>)
 8002e26:	623b      	str	r3, [r7, #32]
			digit = 0;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	}

	/* Check for negative part */
	decimal = digit + decimal;
 8002e2e:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8002e32:	ee07 3a90 	vmov	s15, r3
 8002e36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e3a:	ed97 7a08 	vldr	s14, [r7, #32]
 8002e3e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e42:	edc7 7a08 	vstr	s15, [r7, #32]
	if (minus)
 8002e46:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d007      	beq.n	8002e5e <DS18B20_Read+0x1e2>
		decimal = 0 - decimal;
 8002e4e:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002e78 <DS18B20_Read+0x1fc>
 8002e52:	edd7 7a08 	vldr	s15, [r7, #32]
 8002e56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e5a:	edc7 7a08 	vstr	s15, [r7, #32]


	/* Set to pointer */
	*destination = decimal;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6a3a      	ldr	r2, [r7, #32]
 8002e62:	601a      	str	r2, [r3, #0]

	/* Return 1, temperature valid */
	return true;
 8002e64:	2301      	movs	r3, #1
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	372c      	adds	r7, #44	; 0x2c
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd90      	pop	{r4, r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	3d800000 	.word	0x3d800000
 8002e74:	437f0000 	.word	0x437f0000
 8002e78:	00000000 	.word	0x00000000

08002e7c <DS18B20_SetResolution>:
	/* Return 9 - 12 value according to number of bits */
	return ((conf & 0x60) >> 5) + 9;
}

uint8_t DS18B20_SetResolution(OneWire_t* OneWire, uint8_t *ROM, DS18B20_Resolution_t resolution)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	60b9      	str	r1, [r7, #8]
 8002e86:	4613      	mov	r3, r2
 8002e88:	71fb      	strb	r3, [r7, #7]
	uint8_t th, tl, conf;
	if (!DS18B20_Is(ROM))
 8002e8a:	68b8      	ldr	r0, [r7, #8]
 8002e8c:	f000 f87e 	bl	8002f8c <DS18B20_Is>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d101      	bne.n	8002e9a <DS18B20_SetResolution+0x1e>
		return 0;
 8002e96:	2300      	movs	r3, #0
 8002e98:	e074      	b.n	8002f84 <DS18B20_SetResolution+0x108>


	/* Reset line */
	OneWire_Reset(OneWire);
 8002e9a:	68f8      	ldr	r0, [r7, #12]
 8002e9c:	f000 fc8a 	bl	80037b4 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002ea0:	68b9      	ldr	r1, [r7, #8]
 8002ea2:	68f8      	ldr	r0, [r7, #12]
 8002ea4:	f000 fe40 	bl	8003b28 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8002ea8:	21be      	movs	r1, #190	; 0xbe
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f000 fd08 	bl	80038c0 <OneWire_WriteByte>

	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 8002eb0:	68f8      	ldr	r0, [r7, #12]
 8002eb2:	f000 fd22 	bl	80038fa <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 8002eb6:	68f8      	ldr	r0, [r7, #12]
 8002eb8:	f000 fd1f 	bl	80038fa <OneWire_ReadByte>

	th = OneWire_ReadByte(OneWire);
 8002ebc:	68f8      	ldr	r0, [r7, #12]
 8002ebe:	f000 fd1c 	bl	80038fa <OneWire_ReadByte>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	75bb      	strb	r3, [r7, #22]
	tl = OneWire_ReadByte(OneWire);
 8002ec6:	68f8      	ldr	r0, [r7, #12]
 8002ec8:	f000 fd17 	bl	80038fa <OneWire_ReadByte>
 8002ecc:	4603      	mov	r3, r0
 8002ece:	757b      	strb	r3, [r7, #21]
	conf = OneWire_ReadByte(OneWire);
 8002ed0:	68f8      	ldr	r0, [r7, #12]
 8002ed2:	f000 fd12 	bl	80038fa <OneWire_ReadByte>
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	75fb      	strb	r3, [r7, #23]

	if (resolution == DS18B20_Resolution_9bits)
 8002eda:	79fb      	ldrb	r3, [r7, #7]
 8002edc:	2b09      	cmp	r3, #9
 8002ede:	d108      	bne.n	8002ef2 <DS18B20_SetResolution+0x76>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8002ee0:	7dfb      	ldrb	r3, [r7, #23]
 8002ee2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ee6:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8002ee8:	7dfb      	ldrb	r3, [r7, #23]
 8002eea:	f023 0320 	bic.w	r3, r3, #32
 8002eee:	75fb      	strb	r3, [r7, #23]
 8002ef0:	e022      	b.n	8002f38 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_10bits)
 8002ef2:	79fb      	ldrb	r3, [r7, #7]
 8002ef4:	2b0a      	cmp	r3, #10
 8002ef6:	d108      	bne.n	8002f0a <DS18B20_SetResolution+0x8e>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8002ef8:	7dfb      	ldrb	r3, [r7, #23]
 8002efa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002efe:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8002f00:	7dfb      	ldrb	r3, [r7, #23]
 8002f02:	f043 0320 	orr.w	r3, r3, #32
 8002f06:	75fb      	strb	r3, [r7, #23]
 8002f08:	e016      	b.n	8002f38 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 8002f0a:	79fb      	ldrb	r3, [r7, #7]
 8002f0c:	2b0b      	cmp	r3, #11
 8002f0e:	d108      	bne.n	8002f22 <DS18B20_SetResolution+0xa6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8002f10:	7dfb      	ldrb	r3, [r7, #23]
 8002f12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f16:	75fb      	strb	r3, [r7, #23]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8002f18:	7dfb      	ldrb	r3, [r7, #23]
 8002f1a:	f023 0320 	bic.w	r3, r3, #32
 8002f1e:	75fb      	strb	r3, [r7, #23]
 8002f20:	e00a      	b.n	8002f38 <DS18B20_SetResolution+0xbc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 8002f22:	79fb      	ldrb	r3, [r7, #7]
 8002f24:	2b0c      	cmp	r3, #12
 8002f26:	d107      	bne.n	8002f38 <DS18B20_SetResolution+0xbc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8002f28:	7dfb      	ldrb	r3, [r7, #23]
 8002f2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002f2e:	75fb      	strb	r3, [r7, #23]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8002f30:	7dfb      	ldrb	r3, [r7, #23]
 8002f32:	f043 0320 	orr.w	r3, r3, #32
 8002f36:	75fb      	strb	r3, [r7, #23]
	}

	/* Reset line */
	OneWire_Reset(OneWire);
 8002f38:	68f8      	ldr	r0, [r7, #12]
 8002f3a:	f000 fc3b 	bl	80037b4 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002f3e:	68b9      	ldr	r1, [r7, #8]
 8002f40:	68f8      	ldr	r0, [r7, #12]
 8002f42:	f000 fdf1 	bl	8003b28 <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 8002f46:	214e      	movs	r1, #78	; 0x4e
 8002f48:	68f8      	ldr	r0, [r7, #12]
 8002f4a:	f000 fcb9 	bl	80038c0 <OneWire_WriteByte>

	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 8002f4e:	7dbb      	ldrb	r3, [r7, #22]
 8002f50:	4619      	mov	r1, r3
 8002f52:	68f8      	ldr	r0, [r7, #12]
 8002f54:	f000 fcb4 	bl	80038c0 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 8002f58:	7d7b      	ldrb	r3, [r7, #21]
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	68f8      	ldr	r0, [r7, #12]
 8002f5e:	f000 fcaf 	bl	80038c0 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 8002f62:	7dfb      	ldrb	r3, [r7, #23]
 8002f64:	4619      	mov	r1, r3
 8002f66:	68f8      	ldr	r0, [r7, #12]
 8002f68:	f000 fcaa 	bl	80038c0 <OneWire_WriteByte>

	/* Reset line */
	OneWire_Reset(OneWire);
 8002f6c:	68f8      	ldr	r0, [r7, #12]
 8002f6e:	f000 fc21 	bl	80037b4 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002f72:	68b9      	ldr	r1, [r7, #8]
 8002f74:	68f8      	ldr	r0, [r7, #12]
 8002f76:	f000 fdd7 	bl	8003b28 <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8002f7a:	2148      	movs	r1, #72	; 0x48
 8002f7c:	68f8      	ldr	r0, [r7, #12]
 8002f7e:	f000 fc9f 	bl	80038c0 <OneWire_WriteByte>

	return 1;
 8002f82:	2301      	movs	r3, #1
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3718      	adds	r7, #24
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}

08002f8c <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t *ROM)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
	/* Checks if first byte is equal to DS18B20's family code */
	if (*ROM == DS18B20_FAMILY_CODE)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	2b28      	cmp	r3, #40	; 0x28
 8002f9a:	d101      	bne.n	8002fa0 <DS18B20_Is+0x14>
		return 1;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e000      	b.n	8002fa2 <DS18B20_Is+0x16>

	return 0;
 8002fa0:	2300      	movs	r3, #0
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr

08002fae <DS18B20_DisableAlarmTemperature>:

	return 1;
}

uint8_t DS18B20_DisableAlarmTemperature(OneWire_t* OneWire, uint8_t *ROM)
{
 8002fae:	b580      	push	{r7, lr}
 8002fb0:	b084      	sub	sp, #16
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
 8002fb6:	6039      	str	r1, [r7, #0]
	uint8_t tl, th, conf;
	if (!DS18B20_Is(ROM))
 8002fb8:	6838      	ldr	r0, [r7, #0]
 8002fba:	f7ff ffe7 	bl	8002f8c <DS18B20_Is>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d101      	bne.n	8002fc8 <DS18B20_DisableAlarmTemperature+0x1a>
		return 0;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	e049      	b.n	800305c <DS18B20_DisableAlarmTemperature+0xae>

	/* Reset line */
	OneWire_Reset(OneWire);
 8002fc8:	6878      	ldr	r0, [r7, #4]
 8002fca:	f000 fbf3 	bl	80037b4 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8002fce:	6839      	ldr	r1, [r7, #0]
 8002fd0:	6878      	ldr	r0, [r7, #4]
 8002fd2:	f000 fda9 	bl	8003b28 <OneWire_SelectWithPointer>
	/* Read scratchpad command by onewire protocol */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_RSCRATCHPAD);
 8002fd6:	21be      	movs	r1, #190	; 0xbe
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	f000 fc71 	bl	80038c0 <OneWire_WriteByte>

	/* Ignore first 2 bytes */
	OneWire_ReadByte(OneWire);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f000 fc8b 	bl	80038fa <OneWire_ReadByte>
	OneWire_ReadByte(OneWire);
 8002fe4:	6878      	ldr	r0, [r7, #4]
 8002fe6:	f000 fc88 	bl	80038fa <OneWire_ReadByte>

	th = OneWire_ReadByte(OneWire);
 8002fea:	6878      	ldr	r0, [r7, #4]
 8002fec:	f000 fc85 	bl	80038fa <OneWire_ReadByte>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	73fb      	strb	r3, [r7, #15]
	tl = OneWire_ReadByte(OneWire);
 8002ff4:	6878      	ldr	r0, [r7, #4]
 8002ff6:	f000 fc80 	bl	80038fa <OneWire_ReadByte>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	73bb      	strb	r3, [r7, #14]
	conf = OneWire_ReadByte(OneWire);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f000 fc7b 	bl	80038fa <OneWire_ReadByte>
 8003004:	4603      	mov	r3, r0
 8003006:	737b      	strb	r3, [r7, #13]

	th = 125;
 8003008:	237d      	movs	r3, #125	; 0x7d
 800300a:	73fb      	strb	r3, [r7, #15]
	tl = (uint8_t)-55;
 800300c:	23c9      	movs	r3, #201	; 0xc9
 800300e:	73bb      	strb	r3, [r7, #14]

	/* Reset line */
	OneWire_Reset(OneWire);
 8003010:	6878      	ldr	r0, [r7, #4]
 8003012:	f000 fbcf 	bl	80037b4 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 8003016:	6839      	ldr	r1, [r7, #0]
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f000 fd85 	bl	8003b28 <OneWire_SelectWithPointer>
	/* Write scratchpad command by onewire protocol, only th, tl and conf register can be written */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_WSCRATCHPAD);
 800301e:	214e      	movs	r1, #78	; 0x4e
 8003020:	6878      	ldr	r0, [r7, #4]
 8003022:	f000 fc4d 	bl	80038c0 <OneWire_WriteByte>

	/* Write bytes */
	OneWire_WriteByte(OneWire, th);
 8003026:	7bfb      	ldrb	r3, [r7, #15]
 8003028:	4619      	mov	r1, r3
 800302a:	6878      	ldr	r0, [r7, #4]
 800302c:	f000 fc48 	bl	80038c0 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, tl);
 8003030:	7bbb      	ldrb	r3, [r7, #14]
 8003032:	4619      	mov	r1, r3
 8003034:	6878      	ldr	r0, [r7, #4]
 8003036:	f000 fc43 	bl	80038c0 <OneWire_WriteByte>
	OneWire_WriteByte(OneWire, conf);
 800303a:	7b7b      	ldrb	r3, [r7, #13]
 800303c:	4619      	mov	r1, r3
 800303e:	6878      	ldr	r0, [r7, #4]
 8003040:	f000 fc3e 	bl	80038c0 <OneWire_WriteByte>

	/* Reset line */
	OneWire_Reset(OneWire);
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f000 fbb5 	bl	80037b4 <OneWire_Reset>
	/* Select ROM number */
	OneWire_SelectWithPointer(OneWire, ROM);
 800304a:	6839      	ldr	r1, [r7, #0]
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f000 fd6b 	bl	8003b28 <OneWire_SelectWithPointer>
	/* Copy scratchpad to EEPROM of DS18B20 */
	OneWire_WriteByte(OneWire, ONEWIRE_CMD_CPYSCRATCHPAD);
 8003052:	2148      	movs	r1, #72	; 0x48
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	f000 fc33 	bl	80038c0 <OneWire_WriteByte>

	return 1;
 800305a:	2301      	movs	r3, #1
}
 800305c:	4618      	mov	r0, r3
 800305e:	3710      	adds	r7, #16
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}

08003064 <DS18B20_AllDone>:
	/* Start alarm search */
	return OneWire_Search(OneWire, DS18B20_CMD_ALARMSEARCH);
}

uint8_t DS18B20_AllDone(OneWire_t* OneWire)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
	/* If read bit is low, then device is not finished yet with calculation temperature */
	return OneWire_ReadBit(OneWire);
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f000 fbfd 	bl	800386c <OneWire_ReadBit>
 8003072:	4603      	mov	r3, r0
}
 8003074:	4618      	mov	r0, r3
 8003076:	3708      	adds	r7, #8
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}

0800307c <gpioInit>:
#endif



bool gpioInit(void)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b084      	sub	sp, #16
 8003080:	af00      	add	r7, sp, #0
  bool ret = true;
 8003082:	2301      	movs	r3, #1
 8003084:	72fb      	strb	r3, [r7, #11]


  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003086:	2300      	movs	r3, #0
 8003088:	607b      	str	r3, [r7, #4]
 800308a:	4b24      	ldr	r3, [pc, #144]	; (800311c <gpioInit+0xa0>)
 800308c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308e:	4a23      	ldr	r2, [pc, #140]	; (800311c <gpioInit+0xa0>)
 8003090:	f043 0301 	orr.w	r3, r3, #1
 8003094:	6313      	str	r3, [r2, #48]	; 0x30
 8003096:	4b21      	ldr	r3, [pc, #132]	; (800311c <gpioInit+0xa0>)
 8003098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800309a:	f003 0301 	and.w	r3, r3, #1
 800309e:	607b      	str	r3, [r7, #4]
 80030a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030a2:	2300      	movs	r3, #0
 80030a4:	603b      	str	r3, [r7, #0]
 80030a6:	4b1d      	ldr	r3, [pc, #116]	; (800311c <gpioInit+0xa0>)
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030aa:	4a1c      	ldr	r2, [pc, #112]	; (800311c <gpioInit+0xa0>)
 80030ac:	f043 0302 	orr.w	r3, r3, #2
 80030b0:	6313      	str	r3, [r2, #48]	; 0x30
 80030b2:	4b1a      	ldr	r3, [pc, #104]	; (800311c <gpioInit+0xa0>)
 80030b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b6:	f003 0302 	and.w	r3, r3, #2
 80030ba:	603b      	str	r3, [r7, #0]
 80030bc:	683b      	ldr	r3, [r7, #0]

  for (int i=0; i<GPIO_MAX_CH; i++)
 80030be:	2300      	movs	r3, #0
 80030c0:	60fb      	str	r3, [r7, #12]
 80030c2:	e01e      	b.n	8003102 <gpioInit+0x86>
  {
    gpioPinMode(i, gpio_tbl[i].mode);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	b2d8      	uxtb	r0, r3
 80030c8:	4915      	ldr	r1, [pc, #84]	; (8003120 <gpioInit+0xa4>)
 80030ca:	68fa      	ldr	r2, [r7, #12]
 80030cc:	4613      	mov	r3, r2
 80030ce:	005b      	lsls	r3, r3, #1
 80030d0:	4413      	add	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	440b      	add	r3, r1
 80030d6:	3308      	adds	r3, #8
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	4619      	mov	r1, r3
 80030dc:	f000 f826 	bl	800312c <gpioPinMode>
    gpioPinWrite(i, gpio_tbl[i].init_value);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	b2d8      	uxtb	r0, r3
 80030e4:	490e      	ldr	r1, [pc, #56]	; (8003120 <gpioInit+0xa4>)
 80030e6:	68fa      	ldr	r2, [r7, #12]
 80030e8:	4613      	mov	r3, r2
 80030ea:	005b      	lsls	r3, r3, #1
 80030ec:	4413      	add	r3, r2
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	440b      	add	r3, r1
 80030f2:	330b      	adds	r3, #11
 80030f4:	781b      	ldrb	r3, [r3, #0]
 80030f6:	4619      	mov	r1, r3
 80030f8:	f000 f88a 	bl	8003210 <gpioPinWrite>
  for (int i=0; i<GPIO_MAX_CH; i++)
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	3301      	adds	r3, #1
 8003100:	60fb      	str	r3, [r7, #12]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2b0f      	cmp	r3, #15
 8003106:	dddd      	ble.n	80030c4 <gpioInit+0x48>
  }

#ifdef _USE_HW_CLI
  cliAdd("gpio", cliGpio);
 8003108:	4906      	ldr	r1, [pc, #24]	; (8003124 <gpioInit+0xa8>)
 800310a:	4807      	ldr	r0, [pc, #28]	; (8003128 <gpioInit+0xac>)
 800310c:	f7ff fb70 	bl	80027f0 <cliAdd>
#endif

  return ret;
 8003110:	7afb      	ldrb	r3, [r7, #11]
}
 8003112:	4618      	mov	r0, r3
 8003114:	3710      	adds	r7, #16
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}
 800311a:	bf00      	nop
 800311c:	40023800 	.word	0x40023800
 8003120:	0800a6f4 	.word	0x0800a6f4
 8003124:	08003329 	.word	0x08003329
 8003128:	0800a624 	.word	0x0800a624

0800312c <gpioPinMode>:

bool gpioPinMode(uint8_t ch, uint8_t mode)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b088      	sub	sp, #32
 8003130:	af00      	add	r7, sp, #0
 8003132:	4603      	mov	r3, r0
 8003134:	460a      	mov	r2, r1
 8003136:	71fb      	strb	r3, [r7, #7]
 8003138:	4613      	mov	r3, r2
 800313a:	71bb      	strb	r3, [r7, #6]
  bool ret = true;
 800313c:	2301      	movs	r3, #1
 800313e:	77fb      	strb	r3, [r7, #31]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003140:	f107 0308 	add.w	r3, r7, #8
 8003144:	2200      	movs	r2, #0
 8003146:	601a      	str	r2, [r3, #0]
 8003148:	605a      	str	r2, [r3, #4]
 800314a:	609a      	str	r2, [r3, #8]
 800314c:	60da      	str	r2, [r3, #12]
 800314e:	611a      	str	r2, [r3, #16]


  if (ch >= GPIO_MAX_CH)
 8003150:	79fb      	ldrb	r3, [r7, #7]
 8003152:	2b0f      	cmp	r3, #15
 8003154:	d901      	bls.n	800315a <gpioPinMode+0x2e>
  {
    return false;
 8003156:	2300      	movs	r3, #0
 8003158:	e054      	b.n	8003204 <gpioPinMode+0xd8>
  }

  switch(mode)
 800315a:	79bb      	ldrb	r3, [r7, #6]
 800315c:	2b06      	cmp	r3, #6
 800315e:	d838      	bhi.n	80031d2 <gpioPinMode+0xa6>
 8003160:	a201      	add	r2, pc, #4	; (adr r2, 8003168 <gpioPinMode+0x3c>)
 8003162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003166:	bf00      	nop
 8003168:	08003185 	.word	0x08003185
 800316c:	0800318f 	.word	0x0800318f
 8003170:	08003199 	.word	0x08003199
 8003174:	080031a3 	.word	0x080031a3
 8003178:	080031ad 	.word	0x080031ad
 800317c:	080031b7 	.word	0x080031b7
 8003180:	080031c1 	.word	0x080031c1
  {
    case _DEF_INPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003184:	2300      	movs	r3, #0
 8003186:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003188:	2300      	movs	r3, #0
 800318a:	613b      	str	r3, [r7, #16]
      break;
 800318c:	e021      	b.n	80031d2 <gpioPinMode+0xa6>

    case _DEF_INPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800318e:	2300      	movs	r3, #0
 8003190:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003192:	2301      	movs	r3, #1
 8003194:	613b      	str	r3, [r7, #16]
      break;
 8003196:	e01c      	b.n	80031d2 <gpioPinMode+0xa6>

    case _DEF_INPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003198:	2300      	movs	r3, #0
 800319a:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800319c:	2302      	movs	r3, #2
 800319e:	613b      	str	r3, [r7, #16]
      break;
 80031a0:	e017      	b.n	80031d2 <gpioPinMode+0xa6>

    case _DEF_OUTPUT:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031a2:	2301      	movs	r3, #1
 80031a4:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a6:	2300      	movs	r3, #0
 80031a8:	613b      	str	r3, [r7, #16]
      break;
 80031aa:	e012      	b.n	80031d2 <gpioPinMode+0xa6>

    case _DEF_OUTPUT_PULLUP:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031ac:	2301      	movs	r3, #1
 80031ae:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLUP;
 80031b0:	2301      	movs	r3, #1
 80031b2:	613b      	str	r3, [r7, #16]
      break;
 80031b4:	e00d      	b.n	80031d2 <gpioPinMode+0xa6>

    case _DEF_OUTPUT_PULLDOWN:
      GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031b6:	2301      	movs	r3, #1
 80031b8:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80031ba:	2302      	movs	r3, #2
 80031bc:	613b      	str	r3, [r7, #16]
      break;
 80031be:	e008      	b.n	80031d2 <gpioPinMode+0xa6>

    case _DEF_INPUT_AF_PP:
      GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031c0:	2302      	movs	r3, #2
 80031c2:	60fb      	str	r3, [r7, #12]
      GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c4:	2300      	movs	r3, #0
 80031c6:	613b      	str	r3, [r7, #16]
      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031c8:	2300      	movs	r3, #0
 80031ca:	617b      	str	r3, [r7, #20]
      GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80031cc:	2302      	movs	r3, #2
 80031ce:	61bb      	str	r3, [r7, #24]
      break;
 80031d0:	bf00      	nop
  }

  GPIO_InitStruct.Pin = gpio_tbl[ch].pin;
 80031d2:	79fa      	ldrb	r2, [r7, #7]
 80031d4:	490d      	ldr	r1, [pc, #52]	; (800320c <gpioPinMode+0xe0>)
 80031d6:	4613      	mov	r3, r2
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	4413      	add	r3, r2
 80031dc:	009b      	lsls	r3, r3, #2
 80031de:	440b      	add	r3, r1
 80031e0:	3304      	adds	r3, #4
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(gpio_tbl[ch].port, &GPIO_InitStruct);
 80031e6:	79fa      	ldrb	r2, [r7, #7]
 80031e8:	4908      	ldr	r1, [pc, #32]	; (800320c <gpioPinMode+0xe0>)
 80031ea:	4613      	mov	r3, r2
 80031ec:	005b      	lsls	r3, r3, #1
 80031ee:	4413      	add	r3, r2
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	440b      	add	r3, r1
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f107 0208 	add.w	r2, r7, #8
 80031fa:	4611      	mov	r1, r2
 80031fc:	4618      	mov	r0, r3
 80031fe:	f001 ffc9 	bl	8005194 <HAL_GPIO_Init>

  return ret;
 8003202:	7ffb      	ldrb	r3, [r7, #31]
}
 8003204:	4618      	mov	r0, r3
 8003206:	3720      	adds	r7, #32
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	0800a6f4 	.word	0x0800a6f4

08003210 <gpioPinWrite>:

void gpioPinWrite(uint8_t ch, bool value)
{
 8003210:	b590      	push	{r4, r7, lr}
 8003212:	b083      	sub	sp, #12
 8003214:	af00      	add	r7, sp, #0
 8003216:	4603      	mov	r3, r0
 8003218:	460a      	mov	r2, r1
 800321a:	71fb      	strb	r3, [r7, #7]
 800321c:	4613      	mov	r3, r2
 800321e:	71bb      	strb	r3, [r7, #6]
  if (ch >= GPIO_MAX_CH)
 8003220:	79fb      	ldrb	r3, [r7, #7]
 8003222:	2b0f      	cmp	r3, #15
 8003224:	d842      	bhi.n	80032ac <gpioPinWrite+0x9c>
  {
    return;
  }

  if (value)
 8003226:	79bb      	ldrb	r3, [r7, #6]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d01f      	beq.n	800326c <gpioPinWrite+0x5c>
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].on_state);
 800322c:	79fa      	ldrb	r2, [r7, #7]
 800322e:	4921      	ldr	r1, [pc, #132]	; (80032b4 <gpioPinWrite+0xa4>)
 8003230:	4613      	mov	r3, r2
 8003232:	005b      	lsls	r3, r3, #1
 8003234:	4413      	add	r3, r2
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	440b      	add	r3, r1
 800323a:	6818      	ldr	r0, [r3, #0]
 800323c:	79fa      	ldrb	r2, [r7, #7]
 800323e:	491d      	ldr	r1, [pc, #116]	; (80032b4 <gpioPinWrite+0xa4>)
 8003240:	4613      	mov	r3, r2
 8003242:	005b      	lsls	r3, r3, #1
 8003244:	4413      	add	r3, r2
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	440b      	add	r3, r1
 800324a:	3304      	adds	r3, #4
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	b29c      	uxth	r4, r3
 8003250:	79fa      	ldrb	r2, [r7, #7]
 8003252:	4918      	ldr	r1, [pc, #96]	; (80032b4 <gpioPinWrite+0xa4>)
 8003254:	4613      	mov	r3, r2
 8003256:	005b      	lsls	r3, r3, #1
 8003258:	4413      	add	r3, r2
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	440b      	add	r3, r1
 800325e:	3309      	adds	r3, #9
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	461a      	mov	r2, r3
 8003264:	4621      	mov	r1, r4
 8003266:	f002 fa11 	bl	800568c <HAL_GPIO_WritePin>
 800326a:	e020      	b.n	80032ae <gpioPinWrite+0x9e>
  }
  else
  {
    HAL_GPIO_WritePin(gpio_tbl[ch].port, gpio_tbl[ch].pin, gpio_tbl[ch].off_state);
 800326c:	79fa      	ldrb	r2, [r7, #7]
 800326e:	4911      	ldr	r1, [pc, #68]	; (80032b4 <gpioPinWrite+0xa4>)
 8003270:	4613      	mov	r3, r2
 8003272:	005b      	lsls	r3, r3, #1
 8003274:	4413      	add	r3, r2
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	440b      	add	r3, r1
 800327a:	6818      	ldr	r0, [r3, #0]
 800327c:	79fa      	ldrb	r2, [r7, #7]
 800327e:	490d      	ldr	r1, [pc, #52]	; (80032b4 <gpioPinWrite+0xa4>)
 8003280:	4613      	mov	r3, r2
 8003282:	005b      	lsls	r3, r3, #1
 8003284:	4413      	add	r3, r2
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	440b      	add	r3, r1
 800328a:	3304      	adds	r3, #4
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	b29c      	uxth	r4, r3
 8003290:	79fa      	ldrb	r2, [r7, #7]
 8003292:	4908      	ldr	r1, [pc, #32]	; (80032b4 <gpioPinWrite+0xa4>)
 8003294:	4613      	mov	r3, r2
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	4413      	add	r3, r2
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	440b      	add	r3, r1
 800329e:	330a      	adds	r3, #10
 80032a0:	781b      	ldrb	r3, [r3, #0]
 80032a2:	461a      	mov	r2, r3
 80032a4:	4621      	mov	r1, r4
 80032a6:	f002 f9f1 	bl	800568c <HAL_GPIO_WritePin>
 80032aa:	e000      	b.n	80032ae <gpioPinWrite+0x9e>
    return;
 80032ac:	bf00      	nop
  }
}
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd90      	pop	{r4, r7, pc}
 80032b4:	0800a6f4 	.word	0x0800a6f4

080032b8 <gpioPinRead>:

bool gpioPinRead(uint8_t ch)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b084      	sub	sp, #16
 80032bc:	af00      	add	r7, sp, #0
 80032be:	4603      	mov	r3, r0
 80032c0:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80032c2:	2300      	movs	r3, #0
 80032c4:	73fb      	strb	r3, [r7, #15]

  if (ch >= GPIO_MAX_CH)
 80032c6:	79fb      	ldrb	r3, [r7, #7]
 80032c8:	2b0f      	cmp	r3, #15
 80032ca:	d901      	bls.n	80032d0 <gpioPinRead+0x18>
  {
    return false;
 80032cc:	2300      	movs	r3, #0
 80032ce:	e024      	b.n	800331a <gpioPinRead+0x62>
  }

  if (HAL_GPIO_ReadPin(gpio_tbl[ch].port, gpio_tbl[ch].pin) == gpio_tbl[ch].on_state)
 80032d0:	79fa      	ldrb	r2, [r7, #7]
 80032d2:	4914      	ldr	r1, [pc, #80]	; (8003324 <gpioPinRead+0x6c>)
 80032d4:	4613      	mov	r3, r2
 80032d6:	005b      	lsls	r3, r3, #1
 80032d8:	4413      	add	r3, r2
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	440b      	add	r3, r1
 80032de:	6818      	ldr	r0, [r3, #0]
 80032e0:	79fa      	ldrb	r2, [r7, #7]
 80032e2:	4910      	ldr	r1, [pc, #64]	; (8003324 <gpioPinRead+0x6c>)
 80032e4:	4613      	mov	r3, r2
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	4413      	add	r3, r2
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	440b      	add	r3, r1
 80032ee:	3304      	adds	r3, #4
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	4619      	mov	r1, r3
 80032f6:	f002 f9b1 	bl	800565c <HAL_GPIO_ReadPin>
 80032fa:	4603      	mov	r3, r0
 80032fc:	4618      	mov	r0, r3
 80032fe:	79fa      	ldrb	r2, [r7, #7]
 8003300:	4908      	ldr	r1, [pc, #32]	; (8003324 <gpioPinRead+0x6c>)
 8003302:	4613      	mov	r3, r2
 8003304:	005b      	lsls	r3, r3, #1
 8003306:	4413      	add	r3, r2
 8003308:	009b      	lsls	r3, r3, #2
 800330a:	440b      	add	r3, r1
 800330c:	3309      	adds	r3, #9
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	4298      	cmp	r0, r3
 8003312:	d101      	bne.n	8003318 <gpioPinRead+0x60>
  {
    ret = true;
 8003314:	2301      	movs	r3, #1
 8003316:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8003318:	7bfb      	ldrb	r3, [r7, #15]
}
 800331a:	4618      	mov	r0, r3
 800331c:	3710      	adds	r7, #16
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}
 8003322:	bf00      	nop
 8003324:	0800a6f4 	.word	0x0800a6f4

08003328 <cliGpio>:



#ifdef _USE_HW_CLI
void cliGpio(cli_args_t *args)
{
 8003328:	b590      	push	{r4, r7, lr}
 800332a:	b087      	sub	sp, #28
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8003330:	2300      	movs	r3, #0
 8003332:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 1 && args->isStr(0, "show") == true)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	881b      	ldrh	r3, [r3, #0]
 8003338:	2b01      	cmp	r3, #1
 800333a:	d128      	bne.n	800338e <cliGpio+0x66>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	695b      	ldr	r3, [r3, #20]
 8003340:	4947      	ldr	r1, [pc, #284]	; (8003460 <cliGpio+0x138>)
 8003342:	2000      	movs	r0, #0
 8003344:	4798      	blx	r3
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d020      	beq.n	800338e <cliGpio+0x66>
  {
    while(cliKeepLoop())
 800334c:	e018      	b.n	8003380 <cliGpio+0x58>
    {
      for (int i=0; i<GPIO_MAX_CH; i++)
 800334e:	2300      	movs	r3, #0
 8003350:	613b      	str	r3, [r7, #16]
 8003352:	e00c      	b.n	800336e <cliGpio+0x46>
      {
        cliPrintf("%d", gpioPinRead(i));
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	b2db      	uxtb	r3, r3
 8003358:	4618      	mov	r0, r3
 800335a:	f7ff ffad 	bl	80032b8 <gpioPinRead>
 800335e:	4603      	mov	r3, r0
 8003360:	4619      	mov	r1, r3
 8003362:	4840      	ldr	r0, [pc, #256]	; (8003464 <cliGpio+0x13c>)
 8003364:	f7ff f934 	bl	80025d0 <cliPrintf>
      for (int i=0; i<GPIO_MAX_CH; i++)
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	3301      	adds	r3, #1
 800336c:	613b      	str	r3, [r7, #16]
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	2b0f      	cmp	r3, #15
 8003372:	ddef      	ble.n	8003354 <cliGpio+0x2c>
      }
      cliPrintf("\n");
 8003374:	483c      	ldr	r0, [pc, #240]	; (8003468 <cliGpio+0x140>)
 8003376:	f7ff f92b 	bl	80025d0 <cliPrintf>
      delay(100);
 800337a:	2064      	movs	r0, #100	; 0x64
 800337c:	f7fd febe 	bl	80010fc <delay>
    while(cliKeepLoop())
 8003380:	f7ff fa20 	bl	80027c4 <cliKeepLoop>
 8003384:	4603      	mov	r3, r0
 8003386:	2b00      	cmp	r3, #0
 8003388:	d1e1      	bne.n	800334e <cliGpio+0x26>
    }
    ret = true;
 800338a:	2301      	movs	r3, #1
 800338c:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 2 && args->isStr(0, "read") == true)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	881b      	ldrh	r3, [r3, #0]
 8003392:	2b02      	cmp	r3, #2
 8003394:	d123      	bne.n	80033de <cliGpio+0xb6>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	4934      	ldr	r1, [pc, #208]	; (800346c <cliGpio+0x144>)
 800339c:	2000      	movs	r0, #0
 800339e:	4798      	blx	r3
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d01b      	beq.n	80033de <cliGpio+0xb6>
  {
    uint8_t ch;

    ch = (uint8_t)args->getData(1);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	689b      	ldr	r3, [r3, #8]
 80033aa:	2001      	movs	r0, #1
 80033ac:	4798      	blx	r3
 80033ae:	4603      	mov	r3, r0
 80033b0:	73fb      	strb	r3, [r7, #15]

    while(cliKeepLoop())
 80033b2:	e00d      	b.n	80033d0 <cliGpio+0xa8>
    {
      cliPrintf("gpio read %d : %d\n", ch, gpioPinRead(ch));
 80033b4:	7bfc      	ldrb	r4, [r7, #15]
 80033b6:	7bfb      	ldrb	r3, [r7, #15]
 80033b8:	4618      	mov	r0, r3
 80033ba:	f7ff ff7d 	bl	80032b8 <gpioPinRead>
 80033be:	4603      	mov	r3, r0
 80033c0:	461a      	mov	r2, r3
 80033c2:	4621      	mov	r1, r4
 80033c4:	482a      	ldr	r0, [pc, #168]	; (8003470 <cliGpio+0x148>)
 80033c6:	f7ff f903 	bl	80025d0 <cliPrintf>
      delay(100);
 80033ca:	2064      	movs	r0, #100	; 0x64
 80033cc:	f7fd fe96 	bl	80010fc <delay>
    while(cliKeepLoop())
 80033d0:	f7ff f9f8 	bl	80027c4 <cliKeepLoop>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d1ec      	bne.n	80033b4 <cliGpio+0x8c>
    }

    ret = true;
 80033da:	2301      	movs	r3, #1
 80033dc:	75fb      	strb	r3, [r7, #23]
  }

  if (args->argc == 3 && args->isStr(0, "write") == true)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	881b      	ldrh	r3, [r3, #0]
 80033e2:	2b03      	cmp	r3, #3
 80033e4:	d126      	bne.n	8003434 <cliGpio+0x10c>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	695b      	ldr	r3, [r3, #20]
 80033ea:	4922      	ldr	r1, [pc, #136]	; (8003474 <cliGpio+0x14c>)
 80033ec:	2000      	movs	r0, #0
 80033ee:	4798      	blx	r3
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d01e      	beq.n	8003434 <cliGpio+0x10c>
  {
    uint8_t ch;
    uint8_t data;

    ch   = (uint8_t)args->getData(1);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	689b      	ldr	r3, [r3, #8]
 80033fa:	2001      	movs	r0, #1
 80033fc:	4798      	blx	r3
 80033fe:	4603      	mov	r3, r0
 8003400:	73bb      	strb	r3, [r7, #14]
    data = (uint8_t)args->getData(2);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	2002      	movs	r0, #2
 8003408:	4798      	blx	r3
 800340a:	4603      	mov	r3, r0
 800340c:	737b      	strb	r3, [r7, #13]

    gpioPinWrite(ch, data);
 800340e:	7b7b      	ldrb	r3, [r7, #13]
 8003410:	2b00      	cmp	r3, #0
 8003412:	bf14      	ite	ne
 8003414:	2301      	movne	r3, #1
 8003416:	2300      	moveq	r3, #0
 8003418:	b2da      	uxtb	r2, r3
 800341a:	7bbb      	ldrb	r3, [r7, #14]
 800341c:	4611      	mov	r1, r2
 800341e:	4618      	mov	r0, r3
 8003420:	f7ff fef6 	bl	8003210 <gpioPinWrite>

    cliPrintf("gpio write %d : %d\n", ch, data);
 8003424:	7bbb      	ldrb	r3, [r7, #14]
 8003426:	7b7a      	ldrb	r2, [r7, #13]
 8003428:	4619      	mov	r1, r3
 800342a:	4813      	ldr	r0, [pc, #76]	; (8003478 <cliGpio+0x150>)
 800342c:	f7ff f8d0 	bl	80025d0 <cliPrintf>
    ret = true;
 8003430:	2301      	movs	r3, #1
 8003432:	75fb      	strb	r3, [r7, #23]
  }

  if (ret != true)
 8003434:	7dfb      	ldrb	r3, [r7, #23]
 8003436:	f083 0301 	eor.w	r3, r3, #1
 800343a:	b2db      	uxtb	r3, r3
 800343c:	2b00      	cmp	r3, #0
 800343e:	d00a      	beq.n	8003456 <cliGpio+0x12e>
  {
    cliPrintf("gpio show\n");
 8003440:	480e      	ldr	r0, [pc, #56]	; (800347c <cliGpio+0x154>)
 8003442:	f7ff f8c5 	bl	80025d0 <cliPrintf>
    cliPrintf("gpio read ch[0~%d]\n", GPIO_MAX_CH-1);
 8003446:	210f      	movs	r1, #15
 8003448:	480d      	ldr	r0, [pc, #52]	; (8003480 <cliGpio+0x158>)
 800344a:	f7ff f8c1 	bl	80025d0 <cliPrintf>
    cliPrintf("gpio write ch[0~%d] 0:1\n", GPIO_MAX_CH-1);
 800344e:	210f      	movs	r1, #15
 8003450:	480c      	ldr	r0, [pc, #48]	; (8003484 <cliGpio+0x15c>)
 8003452:	f7ff f8bd 	bl	80025d0 <cliPrintf>
  }
}
 8003456:	bf00      	nop
 8003458:	371c      	adds	r7, #28
 800345a:	46bd      	mov	sp, r7
 800345c:	bd90      	pop	{r4, r7, pc}
 800345e:	bf00      	nop
 8003460:	0800a62c 	.word	0x0800a62c
 8003464:	0800a634 	.word	0x0800a634
 8003468:	0800a638 	.word	0x0800a638
 800346c:	0800a63c 	.word	0x0800a63c
 8003470:	0800a644 	.word	0x0800a644
 8003474:	0800a658 	.word	0x0800a658
 8003478:	0800a660 	.word	0x0800a660
 800347c:	0800a674 	.word	0x0800a674
 8003480:	0800a680 	.word	0x0800a680
 8003484:	0800a694 	.word	0x0800a694

08003488 <ledInit>:
static void cliLed(cli_args_t *args);
#endif


bool ledInit(void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b088      	sub	sp, #32
 800348c:	af00      	add	r7, sp, #0
  bool ret = true;
 800348e:	2301      	movs	r3, #1
 8003490:	76fb      	strb	r3, [r7, #27]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003492:	1d3b      	adds	r3, r7, #4
 8003494:	2200      	movs	r2, #0
 8003496:	601a      	str	r2, [r3, #0]
 8003498:	605a      	str	r2, [r3, #4]
 800349a:	609a      	str	r2, [r3, #8]
 800349c:	60da      	str	r2, [r3, #12]
 800349e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80034a0:	2300      	movs	r3, #0
 80034a2:	603b      	str	r3, [r7, #0]
 80034a4:	4b1b      	ldr	r3, [pc, #108]	; (8003514 <ledInit+0x8c>)
 80034a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a8:	4a1a      	ldr	r2, [pc, #104]	; (8003514 <ledInit+0x8c>)
 80034aa:	f043 0304 	orr.w	r3, r3, #4
 80034ae:	6313      	str	r3, [r2, #48]	; 0x30
 80034b0:	4b18      	ldr	r3, [pc, #96]	; (8003514 <ledInit+0x8c>)
 80034b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034b4:	f003 0304 	and.w	r3, r3, #4
 80034b8:	603b      	str	r3, [r7, #0]
 80034ba:	683b      	ldr	r3, [r7, #0]


  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80034bc:	2301      	movs	r3, #1
 80034be:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c0:	2300      	movs	r3, #0
 80034c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034c4:	2300      	movs	r3, #0
 80034c6:	613b      	str	r3, [r7, #16]

  for (int i=0; i<LED_MAX_CH; i++)
 80034c8:	2300      	movs	r3, #0
 80034ca:	61fb      	str	r3, [r7, #28]
 80034cc:	e016      	b.n	80034fc <ledInit+0x74>
  {
    GPIO_InitStruct.Pin = led_tbl[i].pin;
 80034ce:	4a12      	ldr	r2, [pc, #72]	; (8003518 <ledInit+0x90>)
 80034d0:	69fb      	ldr	r3, [r7, #28]
 80034d2:	00db      	lsls	r3, r3, #3
 80034d4:	4413      	add	r3, r2
 80034d6:	889b      	ldrh	r3, [r3, #4]
 80034d8:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 80034da:	4a0f      	ldr	r2, [pc, #60]	; (8003518 <ledInit+0x90>)
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80034e2:	1d3a      	adds	r2, r7, #4
 80034e4:	4611      	mov	r1, r2
 80034e6:	4618      	mov	r0, r3
 80034e8:	f001 fe54 	bl	8005194 <HAL_GPIO_Init>

    ledOff(i);
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	b2db      	uxtb	r3, r3
 80034f0:	4618      	mov	r0, r3
 80034f2:	f000 f837 	bl	8003564 <ledOff>
  for (int i=0; i<LED_MAX_CH; i++)
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	3301      	adds	r3, #1
 80034fa:	61fb      	str	r3, [r7, #28]
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	dde5      	ble.n	80034ce <ledInit+0x46>
  }

#ifdef _USE_HW_CLI
  cliAdd("led", cliLed);
 8003502:	4906      	ldr	r1, [pc, #24]	; (800351c <ledInit+0x94>)
 8003504:	4806      	ldr	r0, [pc, #24]	; (8003520 <ledInit+0x98>)
 8003506:	f7ff f973 	bl	80027f0 <cliAdd>
#endif

  return ret;
 800350a:	7efb      	ldrb	r3, [r7, #27]
}
 800350c:	4618      	mov	r0, r3
 800350e:	3720      	adds	r7, #32
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}
 8003514:	40023800 	.word	0x40023800
 8003518:	2000002c 	.word	0x2000002c
 800351c:	080035dd 	.word	0x080035dd
 8003520:	0800a6b0 	.word	0x0800a6b0

08003524 <ledOn>:

void ledOn(uint8_t ch)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0
 800352a:	4603      	mov	r3, r0
 800352c:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 800352e:	79fb      	ldrb	r3, [r7, #7]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d111      	bne.n	8003558 <ledOn+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
 8003534:	79fb      	ldrb	r3, [r7, #7]
 8003536:	4a0a      	ldr	r2, [pc, #40]	; (8003560 <ledOn+0x3c>)
 8003538:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800353c:	79fb      	ldrb	r3, [r7, #7]
 800353e:	4a08      	ldr	r2, [pc, #32]	; (8003560 <ledOn+0x3c>)
 8003540:	00db      	lsls	r3, r3, #3
 8003542:	4413      	add	r3, r2
 8003544:	8899      	ldrh	r1, [r3, #4]
 8003546:	79fb      	ldrb	r3, [r7, #7]
 8003548:	4a05      	ldr	r2, [pc, #20]	; (8003560 <ledOn+0x3c>)
 800354a:	00db      	lsls	r3, r3, #3
 800354c:	4413      	add	r3, r2
 800354e:	799b      	ldrb	r3, [r3, #6]
 8003550:	461a      	mov	r2, r3
 8003552:	f002 f89b 	bl	800568c <HAL_GPIO_WritePin>
 8003556:	e000      	b.n	800355a <ledOn+0x36>
  if (ch >= LED_MAX_CH) return;
 8003558:	bf00      	nop
}
 800355a:	3708      	adds	r7, #8
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}
 8003560:	2000002c 	.word	0x2000002c

08003564 <ledOff>:

void ledOff(uint8_t ch)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b082      	sub	sp, #8
 8003568:	af00      	add	r7, sp, #0
 800356a:	4603      	mov	r3, r0
 800356c:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 800356e:	79fb      	ldrb	r3, [r7, #7]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d111      	bne.n	8003598 <ledOff+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8003574:	79fb      	ldrb	r3, [r7, #7]
 8003576:	4a0a      	ldr	r2, [pc, #40]	; (80035a0 <ledOff+0x3c>)
 8003578:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 800357c:	79fb      	ldrb	r3, [r7, #7]
 800357e:	4a08      	ldr	r2, [pc, #32]	; (80035a0 <ledOff+0x3c>)
 8003580:	00db      	lsls	r3, r3, #3
 8003582:	4413      	add	r3, r2
 8003584:	8899      	ldrh	r1, [r3, #4]
 8003586:	79fb      	ldrb	r3, [r7, #7]
 8003588:	4a05      	ldr	r2, [pc, #20]	; (80035a0 <ledOff+0x3c>)
 800358a:	00db      	lsls	r3, r3, #3
 800358c:	4413      	add	r3, r2
 800358e:	79db      	ldrb	r3, [r3, #7]
 8003590:	461a      	mov	r2, r3
 8003592:	f002 f87b 	bl	800568c <HAL_GPIO_WritePin>
 8003596:	e000      	b.n	800359a <ledOff+0x36>
  if (ch >= LED_MAX_CH) return;
 8003598:	bf00      	nop
}
 800359a:	3708      	adds	r7, #8
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	2000002c 	.word	0x2000002c

080035a4 <ledToggle>:

void ledToggle(uint8_t ch)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	4603      	mov	r3, r0
 80035ac:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 80035ae:	79fb      	ldrb	r3, [r7, #7]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d10c      	bne.n	80035ce <ledToggle+0x2a>

  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 80035b4:	79fb      	ldrb	r3, [r7, #7]
 80035b6:	4a08      	ldr	r2, [pc, #32]	; (80035d8 <ledToggle+0x34>)
 80035b8:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80035bc:	79fb      	ldrb	r3, [r7, #7]
 80035be:	4a06      	ldr	r2, [pc, #24]	; (80035d8 <ledToggle+0x34>)
 80035c0:	00db      	lsls	r3, r3, #3
 80035c2:	4413      	add	r3, r2
 80035c4:	889b      	ldrh	r3, [r3, #4]
 80035c6:	4619      	mov	r1, r3
 80035c8:	f002 f879 	bl	80056be <HAL_GPIO_TogglePin>
 80035cc:	e000      	b.n	80035d0 <ledToggle+0x2c>
  if (ch >= LED_MAX_CH) return;
 80035ce:	bf00      	nop
}
 80035d0:	3708      	adds	r7, #8
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	2000002c 	.word	0x2000002c

080035dc <cliLed>:


#ifdef _USE_HW_CLI

void cliLed(cli_args_t *args)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b086      	sub	sp, #24
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80035e4:	2300      	movs	r3, #0
 80035e6:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 3 && args->isStr(0, "toggle") == true)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	881b      	ldrh	r3, [r3, #0]
 80035ec:	2b03      	cmp	r3, #3
 80035ee:	d133      	bne.n	8003658 <cliLed+0x7c>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	695b      	ldr	r3, [r3, #20]
 80035f4:	491f      	ldr	r1, [pc, #124]	; (8003674 <cliLed+0x98>)
 80035f6:	2000      	movs	r0, #0
 80035f8:	4798      	blx	r3
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d02b      	beq.n	8003658 <cliLed+0x7c>
  {
    uint8_t  led_ch;
    uint32_t toggle_time;
    uint32_t pre_time;

    led_ch      = (uint8_t)args->getData(1);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	2001      	movs	r0, #1
 8003606:	4798      	blx	r3
 8003608:	4603      	mov	r3, r0
 800360a:	75bb      	strb	r3, [r7, #22]
    toggle_time = (uint32_t)args->getData(2);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	2002      	movs	r0, #2
 8003612:	4798      	blx	r3
 8003614:	4603      	mov	r3, r0
 8003616:	60fb      	str	r3, [r7, #12]

    if (led_ch > 0)
 8003618:	7dbb      	ldrb	r3, [r7, #22]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d002      	beq.n	8003624 <cliLed+0x48>
    {
      led_ch--;
 800361e:	7dbb      	ldrb	r3, [r7, #22]
 8003620:	3b01      	subs	r3, #1
 8003622:	75bb      	strb	r3, [r7, #22]
    }

    pre_time = millis();
 8003624:	f7fd fd75 	bl	8001112 <millis>
 8003628:	6138      	str	r0, [r7, #16]
    while(cliKeepLoop())
 800362a:	e00e      	b.n	800364a <cliLed+0x6e>
    {
      if (millis()-pre_time >= toggle_time)
 800362c:	f7fd fd71 	bl	8001112 <millis>
 8003630:	4602      	mov	r2, r0
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	68fa      	ldr	r2, [r7, #12]
 8003638:	429a      	cmp	r2, r3
 800363a:	d806      	bhi.n	800364a <cliLed+0x6e>
      {
        pre_time = millis();
 800363c:	f7fd fd69 	bl	8001112 <millis>
 8003640:	6138      	str	r0, [r7, #16]
        ledToggle(led_ch);
 8003642:	7dbb      	ldrb	r3, [r7, #22]
 8003644:	4618      	mov	r0, r3
 8003646:	f7ff ffad 	bl	80035a4 <ledToggle>
    while(cliKeepLoop())
 800364a:	f7ff f8bb 	bl	80027c4 <cliKeepLoop>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d1eb      	bne.n	800362c <cliLed+0x50>
      }
    }

    ret = true;
 8003654:	2301      	movs	r3, #1
 8003656:	75fb      	strb	r3, [r7, #23]
  }


  if (ret != true)
 8003658:	7dfb      	ldrb	r3, [r7, #23]
 800365a:	f083 0301 	eor.w	r3, r3, #1
 800365e:	b2db      	uxtb	r3, r3
 8003660:	2b00      	cmp	r3, #0
 8003662:	d003      	beq.n	800366c <cliLed+0x90>
  {
    cliPrintf("led toggle ch[1~%d] time_ms\n", LED_MAX_CH);
 8003664:	2101      	movs	r1, #1
 8003666:	4804      	ldr	r0, [pc, #16]	; (8003678 <cliLed+0x9c>)
 8003668:	f7fe ffb2 	bl	80025d0 <cliPrintf>
  }
}
 800366c:	bf00      	nop
 800366e:	3718      	adds	r7, #24
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	0800a6b4 	.word	0x0800a6b4
 8003678:	0800a6bc 	.word	0x0800a6bc

0800367c <DWT_Delay_us>:
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b084      	sub	sp, #16
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8003684:	4b0c      	ldr	r3, [pc, #48]	; (80036b8 <DWT_Delay_us+0x3c>)
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	60fb      	str	r3, [r7, #12]
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 800368a:	f002 fc3b 	bl	8005f04 <HAL_RCC_GetHCLKFreq>
 800368e:	4602      	mov	r2, r0
 8003690:	4b0a      	ldr	r3, [pc, #40]	; (80036bc <DWT_Delay_us+0x40>)
 8003692:	fba3 2302 	umull	r2, r3, r3, r2
 8003696:	0c9b      	lsrs	r3, r3, #18
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	fb02 f303 	mul.w	r3, r2, r3
 800369e:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 80036a0:	bf00      	nop
 80036a2:	4b05      	ldr	r3, [pc, #20]	; (80036b8 <DWT_Delay_us+0x3c>)
 80036a4:	685a      	ldr	r2, [r3, #4]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	1ad2      	subs	r2, r2, r3
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d3f8      	bcc.n	80036a2 <DWT_Delay_us+0x26>
}
 80036b0:	bf00      	nop
 80036b2:	3710      	adds	r7, #16
 80036b4:	46bd      	mov	sp, r7
 80036b6:	bd80      	pop	{r7, pc}
 80036b8:	e0001000 	.word	0xe0001000
 80036bc:	431bde83 	.word	0x431bde83

080036c0 <ONEWIRE_LOW>:
#include "user_delay.h"
#include "gpio.h"


void ONEWIRE_LOW(OneWire_t *gp)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin<<16;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	889b      	ldrh	r3, [r3, #4]
 80036cc:	041a      	lsls	r2, r3, #16
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	619a      	str	r2, [r3, #24]
}
 80036d4:	bf00      	nop
 80036d6:	370c      	adds	r7, #12
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <ONEWIRE_HIGH>:
void ONEWIRE_HIGH(OneWire_t *gp)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
	gp->GPIOx->BSRR = gp->GPIO_Pin;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	889a      	ldrh	r2, [r3, #4]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	619a      	str	r2, [r3, #24]
}
 80036f2:	bf00      	nop
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr

080036fe <ONEWIRE_INPUT>:
void ONEWIRE_INPUT(OneWire_t *gp)
{
 80036fe:	b580      	push	{r7, lr}
 8003700:	b088      	sub	sp, #32
 8003702:	af00      	add	r7, sp, #0
 8003704:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_INPUT;
 8003706:	2300      	movs	r3, #0
 8003708:	613b      	str	r3, [r7, #16]
	gpinit.Pull = GPIO_NOPULL;
 800370a:	2300      	movs	r3, #0
 800370c:	617b      	str	r3, [r7, #20]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 800370e:	2302      	movs	r3, #2
 8003710:	61bb      	str	r3, [r7, #24]
	gpinit.Pin = gp->GPIO_Pin;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	889b      	ldrh	r3, [r3, #4]
 8003716:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f107 020c 	add.w	r2, r7, #12
 8003720:	4611      	mov	r1, r2
 8003722:	4618      	mov	r0, r3
 8003724:	f001 fd36 	bl	8005194 <HAL_GPIO_Init>
}
 8003728:	bf00      	nop
 800372a:	3720      	adds	r7, #32
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <ONEWIRE_OUTPUT>:
void ONEWIRE_OUTPUT(OneWire_t *gp)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b088      	sub	sp, #32
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	gpinit;
	gpinit.Mode = GPIO_MODE_OUTPUT_OD;
 8003738:	2311      	movs	r3, #17
 800373a:	613b      	str	r3, [r7, #16]
	gpinit.Pull = GPIO_NOPULL;
 800373c:	2300      	movs	r3, #0
 800373e:	617b      	str	r3, [r7, #20]
	gpinit.Speed = GPIO_SPEED_FREQ_HIGH;
 8003740:	2302      	movs	r3, #2
 8003742:	61bb      	str	r3, [r7, #24]
	gpinit.Pin = gp->GPIO_Pin;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	889b      	ldrh	r3, [r3, #4]
 8003748:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(gp->GPIOx,&gpinit);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f107 020c 	add.w	r2, r7, #12
 8003752:	4611      	mov	r1, r2
 8003754:	4618      	mov	r0, r3
 8003756:	f001 fd1d 	bl	8005194 <HAL_GPIO_Init>

}
 800375a:	bf00      	nop
 800375c:	3720      	adds	r7, #32
 800375e:	46bd      	mov	sp, r7
 8003760:	bd80      	pop	{r7, pc}

08003762 <OneWire_Init>:
void OneWire_Init(OneWire_t* OneWireStruct, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003762:	b580      	push	{r7, lr}
 8003764:	b084      	sub	sp, #16
 8003766:	af00      	add	r7, sp, #0
 8003768:	60f8      	str	r0, [r7, #12]
 800376a:	60b9      	str	r1, [r7, #8]
 800376c:	4613      	mov	r3, r2
 800376e:	80fb      	strh	r3, [r7, #6]
	OneWireStruct->GPIOx = GPIOx;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	68ba      	ldr	r2, [r7, #8]
 8003774:	601a      	str	r2, [r3, #0]
	OneWireStruct->GPIO_Pin = GPIO_Pin;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	88fa      	ldrh	r2, [r7, #6]
 800377a:	809a      	strh	r2, [r3, #4]
	ONEWIRE_OUTPUT(OneWireStruct);
 800377c:	68f8      	ldr	r0, [r7, #12]
 800377e:	f7ff ffd7 	bl	8003730 <ONEWIRE_OUTPUT>
	ONEWIRE_HIGH(OneWireStruct);
 8003782:	68f8      	ldr	r0, [r7, #12]
 8003784:	f7ff ffac 	bl	80036e0 <ONEWIRE_HIGH>
	DWT_Delay_us(1000);
 8003788:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800378c:	f7ff ff76 	bl	800367c <DWT_Delay_us>
	ONEWIRE_LOW(OneWireStruct);
 8003790:	68f8      	ldr	r0, [r7, #12]
 8003792:	f7ff ff95 	bl	80036c0 <ONEWIRE_LOW>
	DWT_Delay_us(1000);
 8003796:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800379a:	f7ff ff6f 	bl	800367c <DWT_Delay_us>
	ONEWIRE_HIGH(OneWireStruct);
 800379e:	68f8      	ldr	r0, [r7, #12]
 80037a0:	f7ff ff9e 	bl	80036e0 <ONEWIRE_HIGH>
	DWT_Delay_us(2000);
 80037a4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80037a8:	f7ff ff68 	bl	800367c <DWT_Delay_us>
}
 80037ac:	bf00      	nop
 80037ae:	3710      	adds	r7, #16
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}

080037b4 <OneWire_Reset>:

inline uint8_t OneWire_Reset(OneWire_t* OneWireStruct)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
	uint8_t i;

	/* Line low, and wait 480us */
	ONEWIRE_LOW(OneWireStruct);
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f7ff ff7f 	bl	80036c0 <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 80037c2:	6878      	ldr	r0, [r7, #4]
 80037c4:	f7ff ffb4 	bl	8003730 <ONEWIRE_OUTPUT>
	DWT_Delay_us(480);
 80037c8:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 80037cc:	f7ff ff56 	bl	800367c <DWT_Delay_us>
	DWT_Delay_us(20);
 80037d0:	2014      	movs	r0, #20
 80037d2:	f7ff ff53 	bl	800367c <DWT_Delay_us>
	/* Release line and wait for 70us */
	ONEWIRE_INPUT(OneWireStruct);
 80037d6:	6878      	ldr	r0, [r7, #4]
 80037d8:	f7ff ff91 	bl	80036fe <ONEWIRE_INPUT>
	DWT_Delay_us(70);
 80037dc:	2046      	movs	r0, #70	; 0x46
 80037de:	f7ff ff4d 	bl	800367c <DWT_Delay_us>
	/* Check bit value */
	i = HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	889b      	ldrh	r3, [r3, #4]
 80037ea:	4619      	mov	r1, r3
 80037ec:	4610      	mov	r0, r2
 80037ee:	f001 ff35 	bl	800565c <HAL_GPIO_ReadPin>
 80037f2:	4603      	mov	r3, r0
 80037f4:	73fb      	strb	r3, [r7, #15]

	/* Delay for 410 us */
	DWT_Delay_us(410);
 80037f6:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 80037fa:	f7ff ff3f 	bl	800367c <DWT_Delay_us>
	/* Return value of presence pulse, 0 = OK, 1 = ERROR */
	return i;
 80037fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003800:	4618      	mov	r0, r3
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}

08003808 <OneWire_WriteBit>:

inline void OneWire_WriteBit(OneWire_t* OneWireStruct, uint8_t bit)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
 8003810:	460b      	mov	r3, r1
 8003812:	70fb      	strb	r3, [r7, #3]
	if (bit)
 8003814:	78fb      	ldrb	r3, [r7, #3]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d012      	beq.n	8003840 <OneWire_WriteBit+0x38>
	{
		/* Set line low */
		ONEWIRE_LOW(OneWireStruct);
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f7ff ff50 	bl	80036c0 <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f7ff ff85 	bl	8003730 <ONEWIRE_OUTPUT>
		DWT_Delay_us(10);
 8003826:	200a      	movs	r0, #10
 8003828:	f7ff ff28 	bl	800367c <DWT_Delay_us>

		/* Bit high */
		ONEWIRE_INPUT(OneWireStruct);
 800382c:	6878      	ldr	r0, [r7, #4]
 800382e:	f7ff ff66 	bl	80036fe <ONEWIRE_INPUT>

		/* Wait for 55 us and release the line */
		DWT_Delay_us(55);
 8003832:	2037      	movs	r0, #55	; 0x37
 8003834:	f7ff ff22 	bl	800367c <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f7ff ff60 	bl	80036fe <ONEWIRE_INPUT>
		/* Wait for 5 us and release the line */
		DWT_Delay_us(5);
		ONEWIRE_INPUT(OneWireStruct);
	}

}
 800383e:	e011      	b.n	8003864 <OneWire_WriteBit+0x5c>
		ONEWIRE_LOW(OneWireStruct);
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f7ff ff3d 	bl	80036c0 <ONEWIRE_LOW>
		ONEWIRE_OUTPUT(OneWireStruct);
 8003846:	6878      	ldr	r0, [r7, #4]
 8003848:	f7ff ff72 	bl	8003730 <ONEWIRE_OUTPUT>
		DWT_Delay_us(65);
 800384c:	2041      	movs	r0, #65	; 0x41
 800384e:	f7ff ff15 	bl	800367c <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 8003852:	6878      	ldr	r0, [r7, #4]
 8003854:	f7ff ff53 	bl	80036fe <ONEWIRE_INPUT>
		DWT_Delay_us(5);
 8003858:	2005      	movs	r0, #5
 800385a:	f7ff ff0f 	bl	800367c <DWT_Delay_us>
		ONEWIRE_INPUT(OneWireStruct);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f7ff ff4d 	bl	80036fe <ONEWIRE_INPUT>
}
 8003864:	bf00      	nop
 8003866:	3708      	adds	r7, #8
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <OneWire_ReadBit>:

inline uint8_t OneWire_ReadBit(OneWire_t* OneWireStruct)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0;
 8003874:	2300      	movs	r3, #0
 8003876:	73fb      	strb	r3, [r7, #15]

	/* Line low */
	ONEWIRE_LOW(OneWireStruct);
 8003878:	6878      	ldr	r0, [r7, #4]
 800387a:	f7ff ff21 	bl	80036c0 <ONEWIRE_LOW>
	ONEWIRE_OUTPUT(OneWireStruct);
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f7ff ff56 	bl	8003730 <ONEWIRE_OUTPUT>
	DWT_Delay_us(2);
 8003884:	2002      	movs	r0, #2
 8003886:	f7ff fef9 	bl	800367c <DWT_Delay_us>

	/* Release line */
	ONEWIRE_INPUT(OneWireStruct);
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f7ff ff37 	bl	80036fe <ONEWIRE_INPUT>
	DWT_Delay_us(10);
 8003890:	200a      	movs	r0, #10
 8003892:	f7ff fef3 	bl	800367c <DWT_Delay_us>

	/* Read line value */
	if (HAL_GPIO_ReadPin(OneWireStruct->GPIOx, OneWireStruct->GPIO_Pin)) {
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	889b      	ldrh	r3, [r3, #4]
 800389e:	4619      	mov	r1, r3
 80038a0:	4610      	mov	r0, r2
 80038a2:	f001 fedb 	bl	800565c <HAL_GPIO_ReadPin>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <OneWire_ReadBit+0x44>
		/* Bit is HIGH */
		bit = 1;
 80038ac:	2301      	movs	r3, #1
 80038ae:	73fb      	strb	r3, [r7, #15]
	}

	/* Wait 50us to complete 60us period */
	DWT_Delay_us(50);
 80038b0:	2032      	movs	r0, #50	; 0x32
 80038b2:	f7ff fee3 	bl	800367c <DWT_Delay_us>

	/* Return bit value */
	return bit;
 80038b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3710      	adds	r7, #16
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}

080038c0 <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* OneWireStruct, uint8_t byte) {
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b084      	sub	sp, #16
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	460b      	mov	r3, r1
 80038ca:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 80038cc:	2308      	movs	r3, #8
 80038ce:	73fb      	strb	r3, [r7, #15]
	/* Write 8 bits */
	while (i--) {
 80038d0:	e00a      	b.n	80038e8 <OneWire_WriteByte+0x28>
		/* LSB bit is first */
		OneWire_WriteBit(OneWireStruct, byte & 0x01);
 80038d2:	78fb      	ldrb	r3, [r7, #3]
 80038d4:	f003 0301 	and.w	r3, r3, #1
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	4619      	mov	r1, r3
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	f7ff ff93 	bl	8003808 <OneWire_WriteBit>
		byte >>= 1;
 80038e2:	78fb      	ldrb	r3, [r7, #3]
 80038e4:	085b      	lsrs	r3, r3, #1
 80038e6:	70fb      	strb	r3, [r7, #3]
	while (i--) {
 80038e8:	7bfb      	ldrb	r3, [r7, #15]
 80038ea:	1e5a      	subs	r2, r3, #1
 80038ec:	73fa      	strb	r2, [r7, #15]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1ef      	bne.n	80038d2 <OneWire_WriteByte+0x12>
	}
}
 80038f2:	bf00      	nop
 80038f4:	3710      	adds	r7, #16
 80038f6:	46bd      	mov	sp, r7
 80038f8:	bd80      	pop	{r7, pc}

080038fa <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* OneWireStruct) {
 80038fa:	b580      	push	{r7, lr}
 80038fc:	b084      	sub	sp, #16
 80038fe:	af00      	add	r7, sp, #0
 8003900:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 8003902:	2308      	movs	r3, #8
 8003904:	73fb      	strb	r3, [r7, #15]
 8003906:	2300      	movs	r3, #0
 8003908:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 800390a:	e00d      	b.n	8003928 <OneWire_ReadByte+0x2e>
		byte >>= 1;
 800390c:	7bbb      	ldrb	r3, [r7, #14]
 800390e:	085b      	lsrs	r3, r3, #1
 8003910:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(OneWireStruct) << 7);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f7ff ffaa 	bl	800386c <OneWire_ReadBit>
 8003918:	4603      	mov	r3, r0
 800391a:	01db      	lsls	r3, r3, #7
 800391c:	b25a      	sxtb	r2, r3
 800391e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003922:	4313      	orrs	r3, r2
 8003924:	b25b      	sxtb	r3, r3
 8003926:	73bb      	strb	r3, [r7, #14]
	while (i--) {
 8003928:	7bfb      	ldrb	r3, [r7, #15]
 800392a:	1e5a      	subs	r2, r3, #1
 800392c:	73fa      	strb	r2, [r7, #15]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d1ec      	bne.n	800390c <OneWire_ReadByte+0x12>
	}

	return byte;
 8003932:	7bbb      	ldrb	r3, [r7, #14]
}
 8003934:	4618      	mov	r0, r3
 8003936:	3710      	adds	r7, #16
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}

0800393c <OneWire_First>:

uint8_t OneWire_First(OneWire_t* OneWireStruct) {
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
	/* Reset search values */
	OneWire_ResetSearch(OneWireStruct);
 8003944:	6878      	ldr	r0, [r7, #4]
 8003946:	f000 f816 	bl	8003976 <OneWire_ResetSearch>

	/* Start with searching */
	return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 800394a:	21f0      	movs	r1, #240	; 0xf0
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f000 f825 	bl	800399c <OneWire_Search>
 8003952:	4603      	mov	r3, r0
}
 8003954:	4618      	mov	r0, r3
 8003956:	3708      	adds	r7, #8
 8003958:	46bd      	mov	sp, r7
 800395a:	bd80      	pop	{r7, pc}

0800395c <OneWire_Next>:

uint8_t OneWire_Next(OneWire_t* OneWireStruct) {
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
   /* Leave the search state alone */
   return OneWire_Search(OneWireStruct, ONEWIRE_CMD_SEARCHROM);
 8003964:	21f0      	movs	r1, #240	; 0xf0
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f000 f818 	bl	800399c <OneWire_Search>
 800396c:	4603      	mov	r3, r0
}
 800396e:	4618      	mov	r0, r3
 8003970:	3708      	adds	r7, #8
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}

08003976 <OneWire_ResetSearch>:

void OneWire_ResetSearch(OneWire_t* OneWireStruct) {
 8003976:	b480      	push	{r7}
 8003978:	b083      	sub	sp, #12
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
	/* Reset the search state */
	OneWireStruct->LastDiscrepancy = 0;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2200      	movs	r2, #0
 8003982:	719a      	strb	r2, [r3, #6]
	OneWireStruct->LastDeviceFlag = 0;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	2200      	movs	r2, #0
 8003988:	721a      	strb	r2, [r3, #8]
	OneWireStruct->LastFamilyDiscrepancy = 0;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	71da      	strb	r2, [r3, #7]
}
 8003990:	bf00      	nop
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* OneWireStruct, uint8_t command) {
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	460b      	mov	r3, r1
 80039a6:	70fb      	strb	r3, [r7, #3]
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	/* Initialize for search */
	id_bit_number = 1;
 80039a8:	2301      	movs	r3, #1
 80039aa:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 80039ac:	2300      	movs	r3, #0
 80039ae:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 80039b0:	2300      	movs	r3, #0
 80039b2:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 80039b4:	2301      	movs	r3, #1
 80039b6:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 80039b8:	2300      	movs	r3, #0
 80039ba:	733b      	strb	r3, [r7, #12]

	// if the last call was not the last one
	if (!OneWireStruct->LastDeviceFlag)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	7a1b      	ldrb	r3, [r3, #8]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	f040 809a 	bne.w	8003afa <OneWire_Search+0x15e>
	{
		// 1-Wire reset
		if (OneWire_Reset(OneWireStruct))
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f7ff fef4 	bl	80037b4 <OneWire_Reset>
 80039cc:	4603      	mov	r3, r0
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d00a      	beq.n	80039e8 <OneWire_Search+0x4c>
		{
			/* Reset the search */
			OneWireStruct->LastDiscrepancy = 0;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	719a      	strb	r2, [r3, #6]
			OneWireStruct->LastDeviceFlag = 0;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2200      	movs	r2, #0
 80039dc:	721a      	strb	r2, [r3, #8]
			OneWireStruct->LastFamilyDiscrepancy = 0;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	71da      	strb	r2, [r3, #7]
			return 0;
 80039e4:	2300      	movs	r3, #0
 80039e6:	e09b      	b.n	8003b20 <OneWire_Search+0x184>
		}

		// issue the search command
		OneWire_WriteByte(OneWireStruct, command);
 80039e8:	78fb      	ldrb	r3, [r7, #3]
 80039ea:	4619      	mov	r1, r3
 80039ec:	6878      	ldr	r0, [r7, #4]
 80039ee:	f7ff ff67 	bl	80038c0 <OneWire_WriteByte>

		// loop to do the search
		do {
			// read a bit and its complement
			id_bit = OneWire_ReadBit(OneWireStruct);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f7ff ff3a 	bl	800386c <OneWire_ReadBit>
 80039f8:	4603      	mov	r3, r0
 80039fa:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(OneWireStruct);
 80039fc:	6878      	ldr	r0, [r7, #4]
 80039fe:	f7ff ff35 	bl	800386c <OneWire_ReadBit>
 8003a02:	4603      	mov	r3, r0
 8003a04:	723b      	strb	r3, [r7, #8]

			// check for no devices on 1-wire
			if ((id_bit == 1) && (cmp_id_bit == 1)) {
 8003a06:	7a7b      	ldrb	r3, [r7, #9]
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d102      	bne.n	8003a12 <OneWire_Search+0x76>
 8003a0c:	7a3b      	ldrb	r3, [r7, #8]
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d064      	beq.n	8003adc <OneWire_Search+0x140>
				break;
			} else {
				// all devices coupled have 0 or 1
				if (id_bit != cmp_id_bit) {
 8003a12:	7a7a      	ldrb	r2, [r7, #9]
 8003a14:	7a3b      	ldrb	r3, [r7, #8]
 8003a16:	429a      	cmp	r2, r3
 8003a18:	d002      	beq.n	8003a20 <OneWire_Search+0x84>
					search_direction = id_bit;  // bit write value for search
 8003a1a:	7a7b      	ldrb	r3, [r7, #9]
 8003a1c:	72bb      	strb	r3, [r7, #10]
 8003a1e:	e026      	b.n	8003a6e <OneWire_Search+0xd2>
				} else {
					// if this discrepancy if before the Last Discrepancy
					// on a previous next then pick the same as last time
					if (id_bit_number < OneWireStruct->LastDiscrepancy) {
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	799b      	ldrb	r3, [r3, #6]
 8003a24:	7bfa      	ldrb	r2, [r7, #15]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d20d      	bcs.n	8003a46 <OneWire_Search+0xaa>
						search_direction = ((OneWireStruct->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8003a2a:	7b7b      	ldrb	r3, [r7, #13]
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	4413      	add	r3, r2
 8003a30:	7a5a      	ldrb	r2, [r3, #9]
 8003a32:	7afb      	ldrb	r3, [r7, #11]
 8003a34:	4013      	ands	r3, r2
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	bf14      	ite	ne
 8003a3c:	2301      	movne	r3, #1
 8003a3e:	2300      	moveq	r3, #0
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	72bb      	strb	r3, [r7, #10]
 8003a44:	e008      	b.n	8003a58 <OneWire_Search+0xbc>
					} else {
						// if equal to last pick 1, if not then pick 0
						search_direction = (id_bit_number == OneWireStruct->LastDiscrepancy);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	799b      	ldrb	r3, [r3, #6]
 8003a4a:	7bfa      	ldrb	r2, [r7, #15]
 8003a4c:	429a      	cmp	r2, r3
 8003a4e:	bf0c      	ite	eq
 8003a50:	2301      	moveq	r3, #1
 8003a52:	2300      	movne	r3, #0
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	72bb      	strb	r3, [r7, #10]
					}

					// if 0 was picked then record its position in LastZero
					if (search_direction == 0) {
 8003a58:	7abb      	ldrb	r3, [r7, #10]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d107      	bne.n	8003a6e <OneWire_Search+0xd2>
						last_zero = id_bit_number;
 8003a5e:	7bfb      	ldrb	r3, [r7, #15]
 8003a60:	73bb      	strb	r3, [r7, #14]

						// check for Last discrepancy in family
						if (last_zero < 9) {
 8003a62:	7bbb      	ldrb	r3, [r7, #14]
 8003a64:	2b08      	cmp	r3, #8
 8003a66:	d802      	bhi.n	8003a6e <OneWire_Search+0xd2>
							OneWireStruct->LastFamilyDiscrepancy = last_zero;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	7bba      	ldrb	r2, [r7, #14]
 8003a6c:	71da      	strb	r2, [r3, #7]
					}
				}

				// set or clear the bit in the ROM byte rom_byte_number
				// with mask rom_byte_mask
				if (search_direction == 1) {
 8003a6e:	7abb      	ldrb	r3, [r7, #10]
 8003a70:	2b01      	cmp	r3, #1
 8003a72:	d10c      	bne.n	8003a8e <OneWire_Search+0xf2>
					OneWireStruct->ROM_NO[rom_byte_number] |= rom_byte_mask;
 8003a74:	7b7b      	ldrb	r3, [r7, #13]
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	4413      	add	r3, r2
 8003a7a:	7a59      	ldrb	r1, [r3, #9]
 8003a7c:	7b7b      	ldrb	r3, [r7, #13]
 8003a7e:	7afa      	ldrb	r2, [r7, #11]
 8003a80:	430a      	orrs	r2, r1
 8003a82:	b2d1      	uxtb	r1, r2
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	4413      	add	r3, r2
 8003a88:	460a      	mov	r2, r1
 8003a8a:	725a      	strb	r2, [r3, #9]
 8003a8c:	e010      	b.n	8003ab0 <OneWire_Search+0x114>
				} else {
					OneWireStruct->ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 8003a8e:	7b7b      	ldrb	r3, [r7, #13]
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	4413      	add	r3, r2
 8003a94:	7a5b      	ldrb	r3, [r3, #9]
 8003a96:	b25a      	sxtb	r2, r3
 8003a98:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003a9c:	43db      	mvns	r3, r3
 8003a9e:	b25b      	sxtb	r3, r3
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	b25a      	sxtb	r2, r3
 8003aa4:	7b7b      	ldrb	r3, [r7, #13]
 8003aa6:	b2d1      	uxtb	r1, r2
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	4413      	add	r3, r2
 8003aac:	460a      	mov	r2, r1
 8003aae:	725a      	strb	r2, [r3, #9]
				}

				// serial number search direction write bit
				OneWire_WriteBit(OneWireStruct, search_direction);
 8003ab0:	7abb      	ldrb	r3, [r7, #10]
 8003ab2:	4619      	mov	r1, r3
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f7ff fea7 	bl	8003808 <OneWire_WriteBit>

				// increment the byte counter id_bit_number
				// and shift the mask rom_byte_mask
				id_bit_number++;
 8003aba:	7bfb      	ldrb	r3, [r7, #15]
 8003abc:	3301      	adds	r3, #1
 8003abe:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1;
 8003ac0:	7afb      	ldrb	r3, [r7, #11]
 8003ac2:	005b      	lsls	r3, r3, #1
 8003ac4:	72fb      	strb	r3, [r7, #11]

				// if the mask is 0 then go to new SerialNum byte rom_byte_number and reset mask
				if (rom_byte_mask == 0) {
 8003ac6:	7afb      	ldrb	r3, [r7, #11]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d104      	bne.n	8003ad6 <OneWire_Search+0x13a>
					//docrc8(ROM_NO[rom_byte_number]);  // accumulate the CRC
					rom_byte_number++;
 8003acc:	7b7b      	ldrb	r3, [r7, #13]
 8003ace:	3301      	adds	r3, #1
 8003ad0:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while (rom_byte_number < 8);  // loop until through all ROM bytes 0-7
 8003ad6:	7b7b      	ldrb	r3, [r7, #13]
 8003ad8:	2b07      	cmp	r3, #7
 8003ada:	d98a      	bls.n	80039f2 <OneWire_Search+0x56>

		// if the search was successful then
		if (!(id_bit_number < 65)) {
 8003adc:	7bfb      	ldrb	r3, [r7, #15]
 8003ade:	2b40      	cmp	r3, #64	; 0x40
 8003ae0:	d90b      	bls.n	8003afa <OneWire_Search+0x15e>
			// search successful so set LastDiscrepancy,LastDeviceFlag,search_result
			OneWireStruct->LastDiscrepancy = last_zero;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	7bba      	ldrb	r2, [r7, #14]
 8003ae6:	719a      	strb	r2, [r3, #6]

			// check for last device
			if (OneWireStruct->LastDiscrepancy == 0) {
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	799b      	ldrb	r3, [r3, #6]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d102      	bne.n	8003af6 <OneWire_Search+0x15a>
				OneWireStruct->LastDeviceFlag = 1;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2201      	movs	r2, #1
 8003af4:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1;
 8003af6:	2301      	movs	r3, #1
 8003af8:	733b      	strb	r3, [r7, #12]
		}
	}

	// if no device found then reset counters so next 'search' will be like a first
	if (!search_result || !OneWireStruct->ROM_NO[0]) {
 8003afa:	7b3b      	ldrb	r3, [r7, #12]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d003      	beq.n	8003b08 <OneWire_Search+0x16c>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	7a5b      	ldrb	r3, [r3, #9]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d10a      	bne.n	8003b1e <OneWire_Search+0x182>
		OneWireStruct->LastDiscrepancy = 0;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	719a      	strb	r2, [r3, #6]
		OneWireStruct->LastDeviceFlag = 0;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2200      	movs	r2, #0
 8003b12:	721a      	strb	r2, [r3, #8]
		OneWireStruct->LastFamilyDiscrepancy = 0;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 8003b1e:	7b3b      	ldrb	r3, [r7, #12]
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3710      	adds	r7, #16
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}

08003b28 <OneWire_SelectWithPointer>:
	for (i = 0; i < 8; i++) {
		OneWire_WriteByte(OneWireStruct, *(addr + i));
	}
}

void OneWire_SelectWithPointer(OneWire_t* OneWireStruct, uint8_t *ROM) {
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b084      	sub	sp, #16
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(OneWireStruct, ONEWIRE_CMD_MATCHROM);
 8003b32:	2155      	movs	r1, #85	; 0x55
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f7ff fec3 	bl	80038c0 <OneWire_WriteByte>

	for (i = 0; i < 8; i++) {
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	73fb      	strb	r3, [r7, #15]
 8003b3e:	e00a      	b.n	8003b56 <OneWire_SelectWithPointer+0x2e>
		OneWire_WriteByte(OneWireStruct, *(ROM + i));
 8003b40:	7bfb      	ldrb	r3, [r7, #15]
 8003b42:	683a      	ldr	r2, [r7, #0]
 8003b44:	4413      	add	r3, r2
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	4619      	mov	r1, r3
 8003b4a:	6878      	ldr	r0, [r7, #4]
 8003b4c:	f7ff feb8 	bl	80038c0 <OneWire_WriteByte>
	for (i = 0; i < 8; i++) {
 8003b50:	7bfb      	ldrb	r3, [r7, #15]
 8003b52:	3301      	adds	r3, #1
 8003b54:	73fb      	strb	r3, [r7, #15]
 8003b56:	7bfb      	ldrb	r3, [r7, #15]
 8003b58:	2b07      	cmp	r3, #7
 8003b5a:	d9f1      	bls.n	8003b40 <OneWire_SelectWithPointer+0x18>
	}
}
 8003b5c:	bf00      	nop
 8003b5e:	3710      	adds	r7, #16
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <OneWire_GetFullROM>:

void OneWire_GetFullROM(OneWire_t* OneWireStruct, uint8_t *firstIndex) {
 8003b64:	b480      	push	{r7}
 8003b66:	b085      	sub	sp, #20
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 8003b6e:	2300      	movs	r3, #0
 8003b70:	73fb      	strb	r3, [r7, #15]
 8003b72:	e00a      	b.n	8003b8a <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = OneWireStruct->ROM_NO[i];
 8003b74:	7bfa      	ldrb	r2, [r7, #15]
 8003b76:	7bfb      	ldrb	r3, [r7, #15]
 8003b78:	6839      	ldr	r1, [r7, #0]
 8003b7a:	440b      	add	r3, r1
 8003b7c:	6879      	ldr	r1, [r7, #4]
 8003b7e:	440a      	add	r2, r1
 8003b80:	7a52      	ldrb	r2, [r2, #9]
 8003b82:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 8003b84:	7bfb      	ldrb	r3, [r7, #15]
 8003b86:	3301      	adds	r3, #1
 8003b88:	73fb      	strb	r3, [r7, #15]
 8003b8a:	7bfb      	ldrb	r3, [r7, #15]
 8003b8c:	2b07      	cmp	r3, #7
 8003b8e:	d9f1      	bls.n	8003b74 <OneWire_GetFullROM+0x10>
	}
}
 8003b90:	bf00      	nop
 8003b92:	3714      	adds	r7, #20
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <OneWire_CRC8>:

uint8_t OneWire_CRC8(uint8_t *addr, uint8_t len) {
 8003b9c:	b480      	push	{r7}
 8003b9e:	b085      	sub	sp, #20
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0, inbyte, i, mix;
 8003ba8:	2300      	movs	r3, #0
 8003baa:	73fb      	strb	r3, [r7, #15]

	while (len--) {
 8003bac:	e022      	b.n	8003bf4 <OneWire_CRC8+0x58>
		inbyte = *addr++;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	1c5a      	adds	r2, r3, #1
 8003bb2:	607a      	str	r2, [r7, #4]
 8003bb4:	781b      	ldrb	r3, [r3, #0]
 8003bb6:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 8003bb8:	2308      	movs	r3, #8
 8003bba:	737b      	strb	r3, [r7, #13]
 8003bbc:	e017      	b.n	8003bee <OneWire_CRC8+0x52>
			mix = (crc ^ inbyte) & 0x01;
 8003bbe:	7bfa      	ldrb	r2, [r7, #15]
 8003bc0:	7bbb      	ldrb	r3, [r7, #14]
 8003bc2:	4053      	eors	r3, r2
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	f003 0301 	and.w	r3, r3, #1
 8003bca:	733b      	strb	r3, [r7, #12]
			crc >>= 1;
 8003bcc:	7bfb      	ldrb	r3, [r7, #15]
 8003bce:	085b      	lsrs	r3, r3, #1
 8003bd0:	73fb      	strb	r3, [r7, #15]
			if (mix) {
 8003bd2:	7b3b      	ldrb	r3, [r7, #12]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d004      	beq.n	8003be2 <OneWire_CRC8+0x46>
				crc ^= 0x8C;
 8003bd8:	7bfb      	ldrb	r3, [r7, #15]
 8003bda:	f083 0373 	eor.w	r3, r3, #115	; 0x73
 8003bde:	43db      	mvns	r3, r3
 8003be0:	73fb      	strb	r3, [r7, #15]
			}
			inbyte >>= 1;
 8003be2:	7bbb      	ldrb	r3, [r7, #14]
 8003be4:	085b      	lsrs	r3, r3, #1
 8003be6:	73bb      	strb	r3, [r7, #14]
		for (i = 8; i; i--) {
 8003be8:	7b7b      	ldrb	r3, [r7, #13]
 8003bea:	3b01      	subs	r3, #1
 8003bec:	737b      	strb	r3, [r7, #13]
 8003bee:	7b7b      	ldrb	r3, [r7, #13]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d1e4      	bne.n	8003bbe <OneWire_CRC8+0x22>
	while (len--) {
 8003bf4:	78fb      	ldrb	r3, [r7, #3]
 8003bf6:	1e5a      	subs	r2, r3, #1
 8003bf8:	70fa      	strb	r2, [r7, #3]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d1d7      	bne.n	8003bae <OneWire_CRC8+0x12>
		}
	}

	/* Return calculated CRC */
	return crc;
 8003bfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c00:	4618      	mov	r0, r3
 8003c02:	3714      	adds	r7, #20
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <HAL_SPI_ErrorCallback>:
}



void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  if (hspi->Instance == spi_tbl[_DEF_SPI1].h_spi->Instance)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681a      	ldr	r2, [r3, #0]
 8003c18:	4b06      	ldr	r3, [pc, #24]	; (8003c34 <HAL_SPI_ErrorCallback+0x28>)
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d102      	bne.n	8003c28 <HAL_SPI_ErrorCallback+0x1c>
  {
    spi_tbl[_DEF_SPI1].is_error = true;
 8003c22:	4b04      	ldr	r3, [pc, #16]	; (8003c34 <HAL_SPI_ErrorCallback+0x28>)
 8003c24:	2201      	movs	r2, #1
 8003c26:	709a      	strb	r2, [r3, #2]
  }
}
 8003c28:	bf00      	nop
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr
 8003c34:	200007f4 	.word	0x200007f4

08003c38 <uartInit>:
#endif



bool uartInit(void)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
  for (int i=0; i<UART_MAX_CH; i++)
 8003c3e:	2300      	movs	r3, #0
 8003c40:	607b      	str	r3, [r7, #4]
 8003c42:	e007      	b.n	8003c54 <uartInit+0x1c>
  {
    is_open[i] = false;
 8003c44:	4a08      	ldr	r2, [pc, #32]	; (8003c68 <uartInit+0x30>)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4413      	add	r3, r2
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<UART_MAX_CH; i++)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	3301      	adds	r3, #1
 8003c52:	607b      	str	r3, [r7, #4]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	ddf4      	ble.n	8003c44 <uartInit+0xc>
  }


  return true;
 8003c5a:	2301      	movs	r3, #1
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	370c      	adds	r7, #12
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr
 8003c68:	20000238 	.word	0x20000238

08003c6c <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b086      	sub	sp, #24
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	4603      	mov	r3, r0
 8003c74:	6039      	str	r1, [r7, #0]
 8003c76:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	75fb      	strb	r3, [r7, #23]

  switch(ch)
 8003c7c:	79fb      	ldrb	r3, [r7, #7]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d002      	beq.n	8003c88 <uartOpen+0x1c>
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d078      	beq.n	8003d78 <uartOpen+0x10c>
 8003c86:	e0ef      	b.n	8003e68 <uartOpen+0x1fc>
  {
    case _DEF_UART1:
        huart1.Instance         = USART1;
 8003c88:	4b7a      	ldr	r3, [pc, #488]	; (8003e74 <uartOpen+0x208>)
 8003c8a:	4a7b      	ldr	r2, [pc, #492]	; (8003e78 <uartOpen+0x20c>)
 8003c8c:	601a      	str	r2, [r3, #0]
        huart1.Init.BaudRate    = baud;
 8003c8e:	4a79      	ldr	r2, [pc, #484]	; (8003e74 <uartOpen+0x208>)
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	6053      	str	r3, [r2, #4]
        huart1.Init.WordLength  = UART_WORDLENGTH_8B;
 8003c94:	4b77      	ldr	r3, [pc, #476]	; (8003e74 <uartOpen+0x208>)
 8003c96:	2200      	movs	r2, #0
 8003c98:	609a      	str	r2, [r3, #8]
        huart1.Init.StopBits    = UART_STOPBITS_1;
 8003c9a:	4b76      	ldr	r3, [pc, #472]	; (8003e74 <uartOpen+0x208>)
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	60da      	str	r2, [r3, #12]
        huart1.Init.Parity      = UART_PARITY_NONE;
 8003ca0:	4b74      	ldr	r3, [pc, #464]	; (8003e74 <uartOpen+0x208>)
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	611a      	str	r2, [r3, #16]
        huart1.Init.Mode        = UART_MODE_TX_RX;
 8003ca6:	4b73      	ldr	r3, [pc, #460]	; (8003e74 <uartOpen+0x208>)
 8003ca8:	220c      	movs	r2, #12
 8003caa:	615a      	str	r2, [r3, #20]
        huart1.Init.HwFlowCtl   = UART_HWCONTROL_NONE;
 8003cac:	4b71      	ldr	r3, [pc, #452]	; (8003e74 <uartOpen+0x208>)
 8003cae:	2200      	movs	r2, #0
 8003cb0:	619a      	str	r2, [r3, #24]
        huart1.Init.OverSampling= UART_OVERSAMPLING_16;
 8003cb2:	4b70      	ldr	r3, [pc, #448]	; (8003e74 <uartOpen+0x208>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	61da      	str	r2, [r3, #28]

        HAL_UART_DeInit(&huart1);
 8003cb8:	486e      	ldr	r0, [pc, #440]	; (8003e74 <uartOpen+0x208>)
 8003cba:	f003 f8e4 	bl	8006e86 <HAL_UART_DeInit>

        qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 8003cbe:	79fb      	ldrb	r3, [r7, #7]
 8003cc0:	011b      	lsls	r3, r3, #4
 8003cc2:	4a6e      	ldr	r2, [pc, #440]	; (8003e7c <uartOpen+0x210>)
 8003cc4:	4413      	add	r3, r2
 8003cc6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003cca:	496d      	ldr	r1, [pc, #436]	; (8003e80 <uartOpen+0x214>)
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f7fd fb96 	bl	80013fe <qbufferCreate>

        /* DMA controller clock enable */
        __HAL_RCC_DMA2_CLK_ENABLE();
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	613b      	str	r3, [r7, #16]
 8003cd6:	4b6b      	ldr	r3, [pc, #428]	; (8003e84 <uartOpen+0x218>)
 8003cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cda:	4a6a      	ldr	r2, [pc, #424]	; (8003e84 <uartOpen+0x218>)
 8003cdc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ce2:	4b68      	ldr	r3, [pc, #416]	; (8003e84 <uartOpen+0x218>)
 8003ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cea:	613b      	str	r3, [r7, #16]
 8003cec:	693b      	ldr	r3, [r7, #16]

        /* DMA interrupt init */
        /* DMA2_Stream2_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8003cee:	2200      	movs	r2, #0
 8003cf0:	2100      	movs	r1, #0
 8003cf2:	203a      	movs	r0, #58	; 0x3a
 8003cf4:	f000 fe1b 	bl	800492e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003cf8:	203a      	movs	r0, #58	; 0x3a
 8003cfa:	f000 fe34 	bl	8004966 <HAL_NVIC_EnableIRQ>
        /* DMA2_Stream7_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8003cfe:	2200      	movs	r2, #0
 8003d00:	2100      	movs	r1, #0
 8003d02:	2046      	movs	r0, #70	; 0x46
 8003d04:	f000 fe13 	bl	800492e <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8003d08:	2046      	movs	r0, #70	; 0x46
 8003d0a:	f000 fe2c 	bl	8004966 <HAL_NVIC_EnableIRQ>

        if (HAL_UART_Init(&huart1) != HAL_OK)
 8003d0e:	4859      	ldr	r0, [pc, #356]	; (8003e74 <uartOpen+0x208>)
 8003d10:	f003 f86c 	bl	8006dec <HAL_UART_Init>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d002      	beq.n	8003d20 <uartOpen+0xb4>
        {
          ret = false;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	75fb      	strb	r3, [r7, #23]
          }

          qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
          qbuffer[ch].out = qbuffer[ch].in;
        }
      break;
 8003d1e:	e0a3      	b.n	8003e68 <uartOpen+0x1fc>
          ret = true;
 8003d20:	2301      	movs	r3, #1
 8003d22:	75fb      	strb	r3, [r7, #23]
          is_open[ch] = true;
 8003d24:	79fb      	ldrb	r3, [r7, #7]
 8003d26:	4a58      	ldr	r2, [pc, #352]	; (8003e88 <uartOpen+0x21c>)
 8003d28:	2101      	movs	r1, #1
 8003d2a:	54d1      	strb	r1, [r2, r3]
          if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 8003d2c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d30:	4953      	ldr	r1, [pc, #332]	; (8003e80 <uartOpen+0x214>)
 8003d32:	4850      	ldr	r0, [pc, #320]	; (8003e74 <uartOpen+0x208>)
 8003d34:	f003 f96c 	bl	8007010 <HAL_UART_Receive_DMA>
 8003d38:	4603      	mov	r3, r0
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d001      	beq.n	8003d42 <uartOpen+0xd6>
            ret = false;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	75fb      	strb	r3, [r7, #23]
          qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 8003d42:	79fb      	ldrb	r3, [r7, #7]
 8003d44:	4a4d      	ldr	r2, [pc, #308]	; (8003e7c <uartOpen+0x210>)
 8003d46:	011b      	lsls	r3, r3, #4
 8003d48:	4413      	add	r3, r2
 8003d4a:	3308      	adds	r3, #8
 8003d4c:	6819      	ldr	r1, [r3, #0]
 8003d4e:	4b4f      	ldr	r3, [pc, #316]	; (8003e8c <uartOpen+0x220>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	685a      	ldr	r2, [r3, #4]
 8003d54:	79fb      	ldrb	r3, [r7, #7]
 8003d56:	1a8a      	subs	r2, r1, r2
 8003d58:	4948      	ldr	r1, [pc, #288]	; (8003e7c <uartOpen+0x210>)
 8003d5a:	011b      	lsls	r3, r3, #4
 8003d5c:	440b      	add	r3, r1
 8003d5e:	601a      	str	r2, [r3, #0]
          qbuffer[ch].out = qbuffer[ch].in;
 8003d60:	79fa      	ldrb	r2, [r7, #7]
 8003d62:	79fb      	ldrb	r3, [r7, #7]
 8003d64:	4945      	ldr	r1, [pc, #276]	; (8003e7c <uartOpen+0x210>)
 8003d66:	0112      	lsls	r2, r2, #4
 8003d68:	440a      	add	r2, r1
 8003d6a:	6812      	ldr	r2, [r2, #0]
 8003d6c:	4943      	ldr	r1, [pc, #268]	; (8003e7c <uartOpen+0x210>)
 8003d6e:	011b      	lsls	r3, r3, #4
 8003d70:	440b      	add	r3, r1
 8003d72:	3304      	adds	r3, #4
 8003d74:	601a      	str	r2, [r3, #0]
      break;
 8003d76:	e077      	b.n	8003e68 <uartOpen+0x1fc>

    case _DEF_UART2:
      huart1.Instance         = USART1;
 8003d78:	4b3e      	ldr	r3, [pc, #248]	; (8003e74 <uartOpen+0x208>)
 8003d7a:	4a3f      	ldr	r2, [pc, #252]	; (8003e78 <uartOpen+0x20c>)
 8003d7c:	601a      	str	r2, [r3, #0]
      huart1.Init.BaudRate    = baud;
 8003d7e:	4a3d      	ldr	r2, [pc, #244]	; (8003e74 <uartOpen+0x208>)
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	6053      	str	r3, [r2, #4]
      huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003d84:	4b3b      	ldr	r3, [pc, #236]	; (8003e74 <uartOpen+0x208>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	609a      	str	r2, [r3, #8]
      huart1.Init.StopBits = UART_STOPBITS_1;
 8003d8a:	4b3a      	ldr	r3, [pc, #232]	; (8003e74 <uartOpen+0x208>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	60da      	str	r2, [r3, #12]
      huart1.Init.Parity = UART_PARITY_NONE;
 8003d90:	4b38      	ldr	r3, [pc, #224]	; (8003e74 <uartOpen+0x208>)
 8003d92:	2200      	movs	r2, #0
 8003d94:	611a      	str	r2, [r3, #16]
      huart1.Init.Mode = UART_MODE_TX_RX;
 8003d96:	4b37      	ldr	r3, [pc, #220]	; (8003e74 <uartOpen+0x208>)
 8003d98:	220c      	movs	r2, #12
 8003d9a:	615a      	str	r2, [r3, #20]
      huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003d9c:	4b35      	ldr	r3, [pc, #212]	; (8003e74 <uartOpen+0x208>)
 8003d9e:	2200      	movs	r2, #0
 8003da0:	619a      	str	r2, [r3, #24]
      huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003da2:	4b34      	ldr	r3, [pc, #208]	; (8003e74 <uartOpen+0x208>)
 8003da4:	2200      	movs	r2, #0
 8003da6:	61da      	str	r2, [r3, #28]

      HAL_UART_DeInit(&huart1);
 8003da8:	4832      	ldr	r0, [pc, #200]	; (8003e74 <uartOpen+0x208>)
 8003daa:	f003 f86c 	bl	8006e86 <HAL_UART_DeInit>

      qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 8003dae:	79fb      	ldrb	r3, [r7, #7]
 8003db0:	011b      	lsls	r3, r3, #4
 8003db2:	4a32      	ldr	r2, [pc, #200]	; (8003e7c <uartOpen+0x210>)
 8003db4:	4413      	add	r3, r2
 8003db6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003dba:	4931      	ldr	r1, [pc, #196]	; (8003e80 <uartOpen+0x214>)
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7fd fb1e 	bl	80013fe <qbufferCreate>

      /* DMA controller clock enable */
      __HAL_RCC_DMA2_CLK_ENABLE();
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	60fb      	str	r3, [r7, #12]
 8003dc6:	4b2f      	ldr	r3, [pc, #188]	; (8003e84 <uartOpen+0x218>)
 8003dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dca:	4a2e      	ldr	r2, [pc, #184]	; (8003e84 <uartOpen+0x218>)
 8003dcc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003dd0:	6313      	str	r3, [r2, #48]	; 0x30
 8003dd2:	4b2c      	ldr	r3, [pc, #176]	; (8003e84 <uartOpen+0x218>)
 8003dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dda:	60fb      	str	r3, [r7, #12]
 8003ddc:	68fb      	ldr	r3, [r7, #12]

      /* DMA interrupt init */
      /* DMA2_Stream2_IRQn interrupt configuration */
      HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8003dde:	2200      	movs	r2, #0
 8003de0:	2100      	movs	r1, #0
 8003de2:	203a      	movs	r0, #58	; 0x3a
 8003de4:	f000 fda3 	bl	800492e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8003de8:	203a      	movs	r0, #58	; 0x3a
 8003dea:	f000 fdbc 	bl	8004966 <HAL_NVIC_EnableIRQ>
      /* DMA2_Stream7_IRQn interrupt configuration */
      HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8003dee:	2200      	movs	r2, #0
 8003df0:	2100      	movs	r1, #0
 8003df2:	2046      	movs	r0, #70	; 0x46
 8003df4:	f000 fd9b 	bl	800492e <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8003df8:	2046      	movs	r0, #70	; 0x46
 8003dfa:	f000 fdb4 	bl	8004966 <HAL_NVIC_EnableIRQ>


      if (HAL_UART_Init(&huart1) != HAL_OK)
 8003dfe:	481d      	ldr	r0, [pc, #116]	; (8003e74 <uartOpen+0x208>)
 8003e00:	f002 fff4 	bl	8006dec <HAL_UART_Init>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d002      	beq.n	8003e10 <uartOpen+0x1a4>
      {
        ret = false;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	75fb      	strb	r3, [r7, #23]
        }

        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
        qbuffer[ch].out = qbuffer[ch].in;
      }
      break;
 8003e0e:	e02a      	b.n	8003e66 <uartOpen+0x1fa>
        ret = true;
 8003e10:	2301      	movs	r3, #1
 8003e12:	75fb      	strb	r3, [r7, #23]
        is_open[ch] = true;
 8003e14:	79fb      	ldrb	r3, [r7, #7]
 8003e16:	4a1c      	ldr	r2, [pc, #112]	; (8003e88 <uartOpen+0x21c>)
 8003e18:	2101      	movs	r1, #1
 8003e1a:	54d1      	strb	r1, [r2, r3]
        if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 8003e1c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e20:	4917      	ldr	r1, [pc, #92]	; (8003e80 <uartOpen+0x214>)
 8003e22:	4814      	ldr	r0, [pc, #80]	; (8003e74 <uartOpen+0x208>)
 8003e24:	f003 f8f4 	bl	8007010 <HAL_UART_Receive_DMA>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d001      	beq.n	8003e32 <uartOpen+0x1c6>
          ret = false;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	75fb      	strb	r3, [r7, #23]
        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 8003e32:	79fb      	ldrb	r3, [r7, #7]
 8003e34:	4a11      	ldr	r2, [pc, #68]	; (8003e7c <uartOpen+0x210>)
 8003e36:	011b      	lsls	r3, r3, #4
 8003e38:	4413      	add	r3, r2
 8003e3a:	3308      	adds	r3, #8
 8003e3c:	6819      	ldr	r1, [r3, #0]
 8003e3e:	4b13      	ldr	r3, [pc, #76]	; (8003e8c <uartOpen+0x220>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	685a      	ldr	r2, [r3, #4]
 8003e44:	79fb      	ldrb	r3, [r7, #7]
 8003e46:	1a8a      	subs	r2, r1, r2
 8003e48:	490c      	ldr	r1, [pc, #48]	; (8003e7c <uartOpen+0x210>)
 8003e4a:	011b      	lsls	r3, r3, #4
 8003e4c:	440b      	add	r3, r1
 8003e4e:	601a      	str	r2, [r3, #0]
        qbuffer[ch].out = qbuffer[ch].in;
 8003e50:	79fa      	ldrb	r2, [r7, #7]
 8003e52:	79fb      	ldrb	r3, [r7, #7]
 8003e54:	4909      	ldr	r1, [pc, #36]	; (8003e7c <uartOpen+0x210>)
 8003e56:	0112      	lsls	r2, r2, #4
 8003e58:	440a      	add	r2, r1
 8003e5a:	6812      	ldr	r2, [r2, #0]
 8003e5c:	4907      	ldr	r1, [pc, #28]	; (8003e7c <uartOpen+0x210>)
 8003e5e:	011b      	lsls	r3, r3, #4
 8003e60:	440b      	add	r3, r1
 8003e62:	3304      	adds	r3, #4
 8003e64:	601a      	str	r2, [r3, #0]
      break;
 8003e66:	bf00      	nop
  }

  return ret;
 8003e68:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3718      	adds	r7, #24
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	20000980 	.word	0x20000980
 8003e78:	40011000 	.word	0x40011000
 8003e7c:	2000023c 	.word	0x2000023c
 8003e80:	2000024c 	.word	0x2000024c
 8003e84:	40023800 	.word	0x40023800
 8003e88:	20000238 	.word	0x20000238
 8003e8c:	20000920 	.word	0x20000920

08003e90 <uartAvailable>:

uint32_t uartAvailable(uint8_t ch)
{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b084      	sub	sp, #16
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	4603      	mov	r3, r0
 8003e98:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	60fb      	str	r3, [r7, #12]

  switch(ch)
 8003e9e:	79fb      	ldrb	r3, [r7, #7]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d002      	beq.n	8003eaa <uartAvailable+0x1a>
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d018      	beq.n	8003eda <uartAvailable+0x4a>
 8003ea8:	e02f      	b.n	8003f0a <uartAvailable+0x7a>
  {
    case _DEF_UART1:
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR);
 8003eaa:	79fb      	ldrb	r3, [r7, #7]
 8003eac:	4a19      	ldr	r2, [pc, #100]	; (8003f14 <uartAvailable+0x84>)
 8003eae:	011b      	lsls	r3, r3, #4
 8003eb0:	4413      	add	r3, r2
 8003eb2:	3308      	adds	r3, #8
 8003eb4:	6819      	ldr	r1, [r3, #0]
 8003eb6:	4b18      	ldr	r3, [pc, #96]	; (8003f18 <uartAvailable+0x88>)
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	685a      	ldr	r2, [r3, #4]
 8003ebc:	79fb      	ldrb	r3, [r7, #7]
 8003ebe:	1a8a      	subs	r2, r1, r2
 8003ec0:	4914      	ldr	r1, [pc, #80]	; (8003f14 <uartAvailable+0x84>)
 8003ec2:	011b      	lsls	r3, r3, #4
 8003ec4:	440b      	add	r3, r1
 8003ec6:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 8003ec8:	79fb      	ldrb	r3, [r7, #7]
 8003eca:	011b      	lsls	r3, r3, #4
 8003ecc:	4a11      	ldr	r2, [pc, #68]	; (8003f14 <uartAvailable+0x84>)
 8003ece:	4413      	add	r3, r2
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f7fd faec 	bl	80014ae <qbufferAvailable>
 8003ed6:	60f8      	str	r0, [r7, #12]
      break;
 8003ed8:	e017      	b.n	8003f0a <uartAvailable+0x7a>

    case _DEF_UART2:
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR);
 8003eda:	79fb      	ldrb	r3, [r7, #7]
 8003edc:	4a0d      	ldr	r2, [pc, #52]	; (8003f14 <uartAvailable+0x84>)
 8003ede:	011b      	lsls	r3, r3, #4
 8003ee0:	4413      	add	r3, r2
 8003ee2:	3308      	adds	r3, #8
 8003ee4:	6819      	ldr	r1, [r3, #0]
 8003ee6:	4b0c      	ldr	r3, [pc, #48]	; (8003f18 <uartAvailable+0x88>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	685a      	ldr	r2, [r3, #4]
 8003eec:	79fb      	ldrb	r3, [r7, #7]
 8003eee:	1a8a      	subs	r2, r1, r2
 8003ef0:	4908      	ldr	r1, [pc, #32]	; (8003f14 <uartAvailable+0x84>)
 8003ef2:	011b      	lsls	r3, r3, #4
 8003ef4:	440b      	add	r3, r1
 8003ef6:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 8003ef8:	79fb      	ldrb	r3, [r7, #7]
 8003efa:	011b      	lsls	r3, r3, #4
 8003efc:	4a05      	ldr	r2, [pc, #20]	; (8003f14 <uartAvailable+0x84>)
 8003efe:	4413      	add	r3, r2
 8003f00:	4618      	mov	r0, r3
 8003f02:	f7fd fad4 	bl	80014ae <qbufferAvailable>
 8003f06:	60f8      	str	r0, [r7, #12]
      break;
 8003f08:	bf00      	nop
  }

  return ret;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3710      	adds	r7, #16
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	2000023c 	.word	0x2000023c
 8003f18:	20000920 	.word	0x20000920

08003f1c <uartRead>:

uint8_t uartRead(uint8_t ch)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b084      	sub	sp, #16
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	4603      	mov	r3, r0
 8003f24:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 8003f26:	2300      	movs	r3, #0
 8003f28:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 8003f2a:	79fb      	ldrb	r3, [r7, #7]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d002      	beq.n	8003f36 <uartRead+0x1a>
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d008      	beq.n	8003f46 <uartRead+0x2a>
 8003f34:	e00f      	b.n	8003f56 <uartRead+0x3a>
  {
    case _DEF_UART1:
      qbufferRead(&qbuffer[_DEF_UART1], &ret, 1);
 8003f36:	f107 030f 	add.w	r3, r7, #15
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	4619      	mov	r1, r3
 8003f3e:	4808      	ldr	r0, [pc, #32]	; (8003f60 <uartRead+0x44>)
 8003f40:	f7fd fa78 	bl	8001434 <qbufferRead>
      break;
 8003f44:	e007      	b.n	8003f56 <uartRead+0x3a>

    case _DEF_UART2:
      qbufferRead(&qbuffer[_DEF_UART2], &ret, 1);
 8003f46:	f107 030f 	add.w	r3, r7, #15
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	4619      	mov	r1, r3
 8003f4e:	4805      	ldr	r0, [pc, #20]	; (8003f64 <uartRead+0x48>)
 8003f50:	f7fd fa70 	bl	8001434 <qbufferRead>
      break;
 8003f54:	bf00      	nop
  }

  return ret;
 8003f56:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3710      	adds	r7, #16
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	2000023c 	.word	0x2000023c
 8003f64:	2000024c 	.word	0x2000024c

08003f68 <uartWrite>:

uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b086      	sub	sp, #24
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	4603      	mov	r3, r0
 8003f70:	60b9      	str	r1, [r7, #8]
 8003f72:	607a      	str	r2, [r7, #4]
 8003f74:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 8003f76:	2300      	movs	r3, #0
 8003f78:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;  /* DMA controller clock enable */

  switch(ch)
 8003f7a:	7bfb      	ldrb	r3, [r7, #15]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d002      	beq.n	8003f86 <uartWrite+0x1e>
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d00f      	beq.n	8003fa4 <uartWrite+0x3c>
 8003f84:	e020      	b.n	8003fc8 <uartWrite+0x60>
  {
    case _DEF_UART1:
        status = HAL_UART_Transmit(&huart1, p_data, length, 100);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	b29a      	uxth	r2, r3
 8003f8a:	2364      	movs	r3, #100	; 0x64
 8003f8c:	68b9      	ldr	r1, [r7, #8]
 8003f8e:	4811      	ldr	r0, [pc, #68]	; (8003fd4 <uartWrite+0x6c>)
 8003f90:	f002 ffa5 	bl	8006ede <HAL_UART_Transmit>
 8003f94:	4603      	mov	r3, r0
 8003f96:	74fb      	strb	r3, [r7, #19]
        if (status == HAL_OK)
 8003f98:	7cfb      	ldrb	r3, [r7, #19]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d111      	bne.n	8003fc2 <uartWrite+0x5a>
        {
          ret = length;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	617b      	str	r3, [r7, #20]
        }
      break;
 8003fa2:	e00e      	b.n	8003fc2 <uartWrite+0x5a>

    case _DEF_UART2:
      status = HAL_UART_Transmit(&huart1, p_data, length, 100);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	b29a      	uxth	r2, r3
 8003fa8:	2364      	movs	r3, #100	; 0x64
 8003faa:	68b9      	ldr	r1, [r7, #8]
 8003fac:	4809      	ldr	r0, [pc, #36]	; (8003fd4 <uartWrite+0x6c>)
 8003fae:	f002 ff96 	bl	8006ede <HAL_UART_Transmit>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	74fb      	strb	r3, [r7, #19]
      if (status == HAL_OK)
 8003fb6:	7cfb      	ldrb	r3, [r7, #19]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d104      	bne.n	8003fc6 <uartWrite+0x5e>
      {
        ret = length;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	617b      	str	r3, [r7, #20]
      }
      break;
 8003fc0:	e001      	b.n	8003fc6 <uartWrite+0x5e>
      break;
 8003fc2:	bf00      	nop
 8003fc4:	e000      	b.n	8003fc8 <uartWrite+0x60>
      break;
 8003fc6:	bf00      	nop
  }

  return ret;
 8003fc8:	697b      	ldr	r3, [r7, #20]
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	3718      	adds	r7, #24
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}
 8003fd2:	bf00      	nop
 8003fd4:	20000980 	.word	0x20000980

08003fd8 <uartPrintf>:

uint32_t uartPrintf(uint8_t ch, char *fmt, ...)
{
 8003fd8:	b40e      	push	{r1, r2, r3}
 8003fda:	b580      	push	{r7, lr}
 8003fdc:	b0c7      	sub	sp, #284	; 0x11c
 8003fde:	af00      	add	r7, sp, #0
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	1dfb      	adds	r3, r7, #7
 8003fe4:	701a      	strb	r2, [r3, #0]
  char buf[256];
  va_list args;
  int len;
  uint32_t ret;

  va_start(args, fmt);
 8003fe6:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8003fea:	f107 030c 	add.w	r3, r7, #12
 8003fee:	601a      	str	r2, [r3, #0]
  len = vsnprintf(buf, 256, fmt, args);
 8003ff0:	f107 030c 	add.w	r3, r7, #12
 8003ff4:	f107 0010 	add.w	r0, r7, #16
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8003ffe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004002:	f004 fec3 	bl	8008d8c <vsniprintf>
 8004006:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114

  ret = uartWrite(ch, (uint8_t *)buf, len);
 800400a:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800400e:	f107 0110 	add.w	r1, r7, #16
 8004012:	1dfb      	adds	r3, r7, #7
 8004014:	781b      	ldrb	r3, [r3, #0]
 8004016:	4618      	mov	r0, r3
 8004018:	f7ff ffa6 	bl	8003f68 <uartWrite>
 800401c:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

  va_end(args);


  return ret;
 8004020:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 8004024:	4618      	mov	r0, r3
 8004026:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 800402a:	46bd      	mov	sp, r7
 800402c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004030:	b003      	add	sp, #12
 8004032:	4770      	bx	lr

08004034 <HAL_UART_ErrorCallback>:
}



void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
  }
}
 800403c:	bf00      	nop
 800403e:	370c      	adds	r7, #12
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr

08004048 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004048:	b480      	push	{r7}
 800404a:	b083      	sub	sp, #12
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
//    qbufferWrite(&qbuffer[_DEF_UART2], &rx_data[_DEF_UART2], 1);
//    HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1);
  }
}
 8004050:	bf00      	nop
 8004052:	370c      	adds	r7, #12
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr

0800405c <HAL_UART_MspInit>:




void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b08a      	sub	sp, #40	; 0x28
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004064:	f107 0314 	add.w	r3, r7, #20
 8004068:	2200      	movs	r2, #0
 800406a:	601a      	str	r2, [r3, #0]
 800406c:	605a      	str	r2, [r3, #4]
 800406e:	609a      	str	r2, [r3, #8]
 8004070:	60da      	str	r2, [r3, #12]
 8004072:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a4c      	ldr	r2, [pc, #304]	; (80041ac <HAL_UART_MspInit+0x150>)
 800407a:	4293      	cmp	r3, r2
 800407c:	f040 8092 	bne.w	80041a4 <HAL_UART_MspInit+0x148>
  {
	  /* USER CODE BEGIN USART1_MspInit 0 */

	  /* USER CODE END USART1_MspInit 0 */
	    /* USART1 clock enable */
	    __HAL_RCC_USART1_CLK_ENABLE();
 8004080:	2300      	movs	r3, #0
 8004082:	613b      	str	r3, [r7, #16]
 8004084:	4b4a      	ldr	r3, [pc, #296]	; (80041b0 <HAL_UART_MspInit+0x154>)
 8004086:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004088:	4a49      	ldr	r2, [pc, #292]	; (80041b0 <HAL_UART_MspInit+0x154>)
 800408a:	f043 0310 	orr.w	r3, r3, #16
 800408e:	6453      	str	r3, [r2, #68]	; 0x44
 8004090:	4b47      	ldr	r3, [pc, #284]	; (80041b0 <HAL_UART_MspInit+0x154>)
 8004092:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004094:	f003 0310 	and.w	r3, r3, #16
 8004098:	613b      	str	r3, [r7, #16]
 800409a:	693b      	ldr	r3, [r7, #16]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 800409c:	2300      	movs	r3, #0
 800409e:	60fb      	str	r3, [r7, #12]
 80040a0:	4b43      	ldr	r3, [pc, #268]	; (80041b0 <HAL_UART_MspInit+0x154>)
 80040a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040a4:	4a42      	ldr	r2, [pc, #264]	; (80041b0 <HAL_UART_MspInit+0x154>)
 80040a6:	f043 0301 	orr.w	r3, r3, #1
 80040aa:	6313      	str	r3, [r2, #48]	; 0x30
 80040ac:	4b40      	ldr	r3, [pc, #256]	; (80041b0 <HAL_UART_MspInit+0x154>)
 80040ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040b0:	f003 0301 	and.w	r3, r3, #1
 80040b4:	60fb      	str	r3, [r7, #12]
 80040b6:	68fb      	ldr	r3, [r7, #12]
	    /**USART1 GPIO Configuration
	    PA9     ------> USART1_TX
	    PA10     ------> USART1_RX
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80040b8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80040bc:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040be:	2302      	movs	r3, #2
 80040c0:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040c2:	2300      	movs	r3, #0
 80040c4:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040c6:	2303      	movs	r3, #3
 80040c8:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80040ca:	2307      	movs	r3, #7
 80040cc:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040ce:	f107 0314 	add.w	r3, r7, #20
 80040d2:	4619      	mov	r1, r3
 80040d4:	4837      	ldr	r0, [pc, #220]	; (80041b4 <HAL_UART_MspInit+0x158>)
 80040d6:	f001 f85d 	bl	8005194 <HAL_GPIO_Init>

	    /* USART1 DMA Init */
	    /* USART1_TX Init */
	    hdma_usart1_tx.Instance = DMA2_Stream7;
 80040da:	4b37      	ldr	r3, [pc, #220]	; (80041b8 <HAL_UART_MspInit+0x15c>)
 80040dc:	4a37      	ldr	r2, [pc, #220]	; (80041bc <HAL_UART_MspInit+0x160>)
 80040de:	601a      	str	r2, [r3, #0]
	    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80040e0:	4b35      	ldr	r3, [pc, #212]	; (80041b8 <HAL_UART_MspInit+0x15c>)
 80040e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80040e6:	605a      	str	r2, [r3, #4]
	    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80040e8:	4b33      	ldr	r3, [pc, #204]	; (80041b8 <HAL_UART_MspInit+0x15c>)
 80040ea:	2240      	movs	r2, #64	; 0x40
 80040ec:	609a      	str	r2, [r3, #8]
	    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80040ee:	4b32      	ldr	r3, [pc, #200]	; (80041b8 <HAL_UART_MspInit+0x15c>)
 80040f0:	2200      	movs	r2, #0
 80040f2:	60da      	str	r2, [r3, #12]
	    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80040f4:	4b30      	ldr	r3, [pc, #192]	; (80041b8 <HAL_UART_MspInit+0x15c>)
 80040f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80040fa:	611a      	str	r2, [r3, #16]
	    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80040fc:	4b2e      	ldr	r3, [pc, #184]	; (80041b8 <HAL_UART_MspInit+0x15c>)
 80040fe:	2200      	movs	r2, #0
 8004100:	615a      	str	r2, [r3, #20]
	    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004102:	4b2d      	ldr	r3, [pc, #180]	; (80041b8 <HAL_UART_MspInit+0x15c>)
 8004104:	2200      	movs	r2, #0
 8004106:	619a      	str	r2, [r3, #24]
	    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004108:	4b2b      	ldr	r3, [pc, #172]	; (80041b8 <HAL_UART_MspInit+0x15c>)
 800410a:	2200      	movs	r2, #0
 800410c:	61da      	str	r2, [r3, #28]
	    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800410e:	4b2a      	ldr	r3, [pc, #168]	; (80041b8 <HAL_UART_MspInit+0x15c>)
 8004110:	2200      	movs	r2, #0
 8004112:	621a      	str	r2, [r3, #32]
	    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004114:	4b28      	ldr	r3, [pc, #160]	; (80041b8 <HAL_UART_MspInit+0x15c>)
 8004116:	2200      	movs	r2, #0
 8004118:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800411a:	4827      	ldr	r0, [pc, #156]	; (80041b8 <HAL_UART_MspInit+0x15c>)
 800411c:	f000 fc4c 	bl	80049b8 <HAL_DMA_Init>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d001      	beq.n	800412a <HAL_UART_MspInit+0xce>
	    {
	      Error_Handler();
 8004126:	f7fd f863 	bl	80011f0 <Error_Handler>
	    }

	    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	4a22      	ldr	r2, [pc, #136]	; (80041b8 <HAL_UART_MspInit+0x15c>)
 800412e:	631a      	str	r2, [r3, #48]	; 0x30
 8004130:	4a21      	ldr	r2, [pc, #132]	; (80041b8 <HAL_UART_MspInit+0x15c>)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6393      	str	r3, [r2, #56]	; 0x38

	    /* USART1_RX Init */
	    hdma_usart1_rx.Instance = DMA2_Stream2;
 8004136:	4b22      	ldr	r3, [pc, #136]	; (80041c0 <HAL_UART_MspInit+0x164>)
 8004138:	4a22      	ldr	r2, [pc, #136]	; (80041c4 <HAL_UART_MspInit+0x168>)
 800413a:	601a      	str	r2, [r3, #0]
	    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 800413c:	4b20      	ldr	r3, [pc, #128]	; (80041c0 <HAL_UART_MspInit+0x164>)
 800413e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004142:	605a      	str	r2, [r3, #4]
	    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004144:	4b1e      	ldr	r3, [pc, #120]	; (80041c0 <HAL_UART_MspInit+0x164>)
 8004146:	2200      	movs	r2, #0
 8004148:	609a      	str	r2, [r3, #8]
	    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800414a:	4b1d      	ldr	r3, [pc, #116]	; (80041c0 <HAL_UART_MspInit+0x164>)
 800414c:	2200      	movs	r2, #0
 800414e:	60da      	str	r2, [r3, #12]
	    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004150:	4b1b      	ldr	r3, [pc, #108]	; (80041c0 <HAL_UART_MspInit+0x164>)
 8004152:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004156:	611a      	str	r2, [r3, #16]
	    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004158:	4b19      	ldr	r3, [pc, #100]	; (80041c0 <HAL_UART_MspInit+0x164>)
 800415a:	2200      	movs	r2, #0
 800415c:	615a      	str	r2, [r3, #20]
	    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800415e:	4b18      	ldr	r3, [pc, #96]	; (80041c0 <HAL_UART_MspInit+0x164>)
 8004160:	2200      	movs	r2, #0
 8004162:	619a      	str	r2, [r3, #24]
	    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8004164:	4b16      	ldr	r3, [pc, #88]	; (80041c0 <HAL_UART_MspInit+0x164>)
 8004166:	f44f 7280 	mov.w	r2, #256	; 0x100
 800416a:	61da      	str	r2, [r3, #28]
	    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800416c:	4b14      	ldr	r3, [pc, #80]	; (80041c0 <HAL_UART_MspInit+0x164>)
 800416e:	2200      	movs	r2, #0
 8004170:	621a      	str	r2, [r3, #32]
	    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004172:	4b13      	ldr	r3, [pc, #76]	; (80041c0 <HAL_UART_MspInit+0x164>)
 8004174:	2200      	movs	r2, #0
 8004176:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004178:	4811      	ldr	r0, [pc, #68]	; (80041c0 <HAL_UART_MspInit+0x164>)
 800417a:	f000 fc1d 	bl	80049b8 <HAL_DMA_Init>
 800417e:	4603      	mov	r3, r0
 8004180:	2b00      	cmp	r3, #0
 8004182:	d001      	beq.n	8004188 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8004184:	f7fd f834 	bl	80011f0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	4a0d      	ldr	r2, [pc, #52]	; (80041c0 <HAL_UART_MspInit+0x164>)
 800418c:	635a      	str	r2, [r3, #52]	; 0x34
 800418e:	4a0c      	ldr	r2, [pc, #48]	; (80041c0 <HAL_UART_MspInit+0x164>)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004194:	2200      	movs	r2, #0
 8004196:	2100      	movs	r1, #0
 8004198:	2025      	movs	r0, #37	; 0x25
 800419a:	f000 fbc8 	bl	800492e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800419e:	2025      	movs	r0, #37	; 0x25
 80041a0:	f000 fbe1 	bl	8004966 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80041a4:	bf00      	nop
 80041a6:	3728      	adds	r7, #40	; 0x28
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	40011000 	.word	0x40011000
 80041b0:	40023800 	.word	0x40023800
 80041b4:	40020000 	.word	0x40020000
 80041b8:	200008c0 	.word	0x200008c0
 80041bc:	400264b8 	.word	0x400264b8
 80041c0:	20000920 	.word	0x20000920
 80041c4:	40026440 	.word	0x40026440

080041c8 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a0c      	ldr	r2, [pc, #48]	; (8004208 <HAL_UART_MspDeInit+0x40>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d112      	bne.n	8004200 <HAL_UART_MspDeInit+0x38>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 80041da:	4b0c      	ldr	r3, [pc, #48]	; (800420c <HAL_UART_MspDeInit+0x44>)
 80041dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041de:	4a0b      	ldr	r2, [pc, #44]	; (800420c <HAL_UART_MspDeInit+0x44>)
 80041e0:	f023 0310 	bic.w	r3, r3, #16
 80041e4:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 80041e6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80041ea:	4809      	ldr	r0, [pc, #36]	; (8004210 <HAL_UART_MspDeInit+0x48>)
 80041ec:	f001 f954 	bl	8005498 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041f4:	4618      	mov	r0, r3
 80041f6:	f000 fc8d 	bl	8004b14 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 80041fa:	2025      	movs	r0, #37	; 0x25
 80041fc:	f000 fbc1 	bl	8004982 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8004200:	bf00      	nop
 8004202:	3708      	adds	r7, #8
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}
 8004208:	40011000 	.word	0x40011000
 800420c:	40023800 	.word	0x40023800
 8004210:	40020000 	.word	0x40020000

08004214 <DWT_Delay_us>:
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b084      	sub	sp, #16
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 800421c:	4b0c      	ldr	r3, [pc, #48]	; (8004250 <DWT_Delay_us+0x3c>)
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	60fb      	str	r3, [r7, #12]
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8004222:	f001 fe6f 	bl	8005f04 <HAL_RCC_GetHCLKFreq>
 8004226:	4602      	mov	r2, r0
 8004228:	4b0a      	ldr	r3, [pc, #40]	; (8004254 <DWT_Delay_us+0x40>)
 800422a:	fba3 2302 	umull	r2, r3, r3, r2
 800422e:	0c9b      	lsrs	r3, r3, #18
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	fb02 f303 	mul.w	r3, r2, r3
 8004236:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8004238:	bf00      	nop
 800423a:	4b05      	ldr	r3, [pc, #20]	; (8004250 <DWT_Delay_us+0x3c>)
 800423c:	685a      	ldr	r2, [r3, #4]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	1ad2      	subs	r2, r2, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	429a      	cmp	r2, r3
 8004246:	d3f8      	bcc.n	800423a <DWT_Delay_us+0x26>
}
 8004248:	bf00      	nop
 800424a:	3710      	adds	r7, #16
 800424c:	46bd      	mov	sp, r7
 800424e:	bd80      	pop	{r7, pc}
 8004250:	e0001000 	.word	0xe0001000
 8004254:	431bde83 	.word	0x431bde83

08004258 <sonarInit>:
    {
        {0, 0, 0, 0, 0, 0, 0}
    };

bool sonarInit(void)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b08c      	sub	sp, #48	; 0x30
 800425c:	af00      	add	r7, sp, #0
	bool ret = false;
 800425e:	2300      	movs	r3, #0
 8004260:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004264:	f107 031c 	add.w	r3, r7, #28
 8004268:	2200      	movs	r2, #0
 800426a:	601a      	str	r2, [r3, #0]
 800426c:	605a      	str	r2, [r3, #4]
 800426e:	609a      	str	r2, [r3, #8]
 8004270:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004272:	f107 0314 	add.w	r3, r7, #20
 8004276:	2200      	movs	r2, #0
 8004278:	601a      	str	r2, [r3, #0]
 800427a:	605a      	str	r2, [r3, #4]
	  TIM_IC_InitTypeDef sConfigIC = {0};
 800427c:	1d3b      	adds	r3, r7, #4
 800427e:	2200      	movs	r2, #0
 8004280:	601a      	str	r2, [r3, #0]
 8004282:	605a      	str	r2, [r3, #4]
 8004284:	609a      	str	r2, [r3, #8]
 8004286:	60da      	str	r2, [r3, #12]

	  htim3.Instance = TIM3;
 8004288:	4b2e      	ldr	r3, [pc, #184]	; (8004344 <sonarInit+0xec>)
 800428a:	4a2f      	ldr	r2, [pc, #188]	; (8004348 <sonarInit+0xf0>)
 800428c:	601a      	str	r2, [r3, #0]
	  htim3.Init.Prescaler = 100-1;
 800428e:	4b2d      	ldr	r3, [pc, #180]	; (8004344 <sonarInit+0xec>)
 8004290:	2263      	movs	r2, #99	; 0x63
 8004292:	605a      	str	r2, [r3, #4]
	  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004294:	4b2b      	ldr	r3, [pc, #172]	; (8004344 <sonarInit+0xec>)
 8004296:	2200      	movs	r2, #0
 8004298:	609a      	str	r2, [r3, #8]
	  htim3.Init.Period = 65535;
 800429a:	4b2a      	ldr	r3, [pc, #168]	; (8004344 <sonarInit+0xec>)
 800429c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80042a0:	60da      	str	r2, [r3, #12]
	  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042a2:	4b28      	ldr	r3, [pc, #160]	; (8004344 <sonarInit+0xec>)
 80042a4:	2200      	movs	r2, #0
 80042a6:	611a      	str	r2, [r3, #16]
	  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80042a8:	4b26      	ldr	r3, [pc, #152]	; (8004344 <sonarInit+0xec>)
 80042aa:	2200      	movs	r2, #0
 80042ac:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80042ae:	4825      	ldr	r0, [pc, #148]	; (8004344 <sonarInit+0xec>)
 80042b0:	f001 ff70 	bl	8006194 <HAL_TIM_Base_Init>
 80042b4:	4603      	mov	r3, r0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d001      	beq.n	80042be <sonarInit+0x66>
	  {
	    Error_Handler();
 80042ba:	f7fc ff99 	bl	80011f0 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80042be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80042c2:	61fb      	str	r3, [r7, #28]
	  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80042c4:	f107 031c 	add.w	r3, r7, #28
 80042c8:	4619      	mov	r1, r3
 80042ca:	481e      	ldr	r0, [pc, #120]	; (8004344 <sonarInit+0xec>)
 80042cc:	f002 f9ce 	bl	800666c <HAL_TIM_ConfigClockSource>
 80042d0:	4603      	mov	r3, r0
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d001      	beq.n	80042da <sonarInit+0x82>
	  {
	    Error_Handler();
 80042d6:	f7fc ff8b 	bl	80011f0 <Error_Handler>
	  }
	  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80042da:	481a      	ldr	r0, [pc, #104]	; (8004344 <sonarInit+0xec>)
 80042dc:	f001 ff85 	bl	80061ea <HAL_TIM_IC_Init>
 80042e0:	4603      	mov	r3, r0
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d001      	beq.n	80042ea <sonarInit+0x92>
	  {
	    Error_Handler();
 80042e6:	f7fc ff83 	bl	80011f0 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042ea:	2300      	movs	r3, #0
 80042ec:	617b      	str	r3, [r7, #20]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042ee:	2300      	movs	r3, #0
 80042f0:	61bb      	str	r3, [r7, #24]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80042f2:	f107 0314 	add.w	r3, r7, #20
 80042f6:	4619      	mov	r1, r3
 80042f8:	4812      	ldr	r0, [pc, #72]	; (8004344 <sonarInit+0xec>)
 80042fa:	f002 fcf5 	bl	8006ce8 <HAL_TIMEx_MasterConfigSynchronization>
 80042fe:	4603      	mov	r3, r0
 8004300:	2b00      	cmp	r3, #0
 8004302:	d001      	beq.n	8004308 <sonarInit+0xb0>
	  {
	    Error_Handler();
 8004304:	f7fc ff74 	bl	80011f0 <Error_Handler>
	  }
	  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8004308:	2300      	movs	r3, #0
 800430a:	607b      	str	r3, [r7, #4]
	  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800430c:	2301      	movs	r3, #1
 800430e:	60bb      	str	r3, [r7, #8]
	  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8004310:	2300      	movs	r3, #0
 8004312:	60fb      	str	r3, [r7, #12]
	  sConfigIC.ICFilter = 0;
 8004314:	2300      	movs	r3, #0
 8004316:	613b      	str	r3, [r7, #16]
	  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8004318:	1d3b      	adds	r3, r7, #4
 800431a:	220c      	movs	r2, #12
 800431c:	4619      	mov	r1, r3
 800431e:	4809      	ldr	r0, [pc, #36]	; (8004344 <sonarInit+0xec>)
 8004320:	f002 f908 	bl	8006534 <HAL_TIM_IC_ConfigChannel>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d001      	beq.n	800432e <sonarInit+0xd6>
	  {
	    Error_Handler();
 800432a:	f7fc ff61 	bl	80011f0 <Error_Handler>
	  }

	  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_4);
 800432e:	210c      	movs	r1, #12
 8004330:	4804      	ldr	r0, [pc, #16]	; (8004344 <sonarInit+0xec>)
 8004332:	f001 ff8f 	bl	8006254 <HAL_TIM_IC_Start_IT>

	return ret;
 8004336:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800433a:	4618      	mov	r0, r3
 800433c:	3730      	adds	r7, #48	; 0x30
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	200009c0 	.word	0x200009c0
 8004348:	40000400 	.word	0x40000400
 800434c:	00000000 	.word	0x00000000

08004350 <measure>:

bool measure(void)
{
 8004350:	b590      	push	{r4, r7, lr}
 8004352:	b083      	sub	sp, #12
 8004354:	af00      	add	r7, sp, #0
	bool ret = false;
 8004356:	2300      	movs	r3, #0
 8004358:	71fb      	strb	r3, [r7, #7]

	static int16_t sonarHistTab[11];
	static int sonarHistIdx = 0;
	static uint16_t sonarDistanceSum = 0;

	switch(sonar_tbl[0].state)
 800435a:	4b53      	ldr	r3, [pc, #332]	; (80044a8 <measure+0x158>)
 800435c:	785b      	ldrb	r3, [r3, #1]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d002      	beq.n	8004368 <measure+0x18>
 8004362:	2b01      	cmp	r3, #1
 8004364:	d022      	beq.n	80043ac <measure+0x5c>
 8004366:	e095      	b.n	8004494 <measure+0x144>
	{
		case 0:
			gpioPinMode(SONAR_DATA, _DEF_OUTPUT);
 8004368:	2103      	movs	r1, #3
 800436a:	200f      	movs	r0, #15
 800436c:	f7fe fede 	bl	800312c <gpioPinMode>
			gpioPinWrite(SONAR_DATA, GPIO_PIN_SET);
 8004370:	2101      	movs	r1, #1
 8004372:	200f      	movs	r0, #15
 8004374:	f7fe ff4c 	bl	8003210 <gpioPinWrite>
			DWT_Delay_us(5);
 8004378:	2005      	movs	r0, #5
 800437a:	f7ff ff4b 	bl	8004214 <DWT_Delay_us>
			gpioPinWrite(SONAR_DATA, GPIO_PIN_RESET);
 800437e:	2100      	movs	r1, #0
 8004380:	200f      	movs	r0, #15
 8004382:	f7fe ff45 	bl	8003210 <gpioPinWrite>
			gpioPinMode(SONAR_DATA, _DEF_INPUT_AF_PP);
 8004386:	2106      	movs	r1, #6
 8004388:	200f      	movs	r0, #15
 800438a:	f7fe fecf 	bl	800312c <gpioPinMode>
			sonar_tbl[0].wait_flag = true;
 800438e:	4b46      	ldr	r3, [pc, #280]	; (80044a8 <measure+0x158>)
 8004390:	2201      	movs	r2, #1
 8004392:	701a      	strb	r2, [r3, #0]
			sonar_tbl[0].state++;
 8004394:	4b44      	ldr	r3, [pc, #272]	; (80044a8 <measure+0x158>)
 8004396:	785b      	ldrb	r3, [r3, #1]
 8004398:	3301      	adds	r3, #1
 800439a:	b2da      	uxtb	r2, r3
 800439c:	4b42      	ldr	r3, [pc, #264]	; (80044a8 <measure+0x158>)
 800439e:	705a      	strb	r2, [r3, #1]
			pre_time = millis();
 80043a0:	f7fc feb7 	bl	8001112 <millis>
 80043a4:	4602      	mov	r2, r0
 80043a6:	4b41      	ldr	r3, [pc, #260]	; (80044ac <measure+0x15c>)
 80043a8:	601a      	str	r2, [r3, #0]
			break;
 80043aa:	e073      	b.n	8004494 <measure+0x144>

		case 1:
			if(sonar_tbl[0].wait_flag == false)
 80043ac:	4b3e      	ldr	r3, [pc, #248]	; (80044a8 <measure+0x158>)
 80043ae:	781b      	ldrb	r3, [r3, #0]
 80043b0:	f083 0301 	eor.w	r3, r3, #1
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d05d      	beq.n	8004476 <measure+0x126>
			{
				sonar_tbl[0].duty_time = sonar_tbl[0].falling_time - sonar_tbl[0].rising_time;
 80043ba:	4b3b      	ldr	r3, [pc, #236]	; (80044a8 <measure+0x158>)
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	b29a      	uxth	r2, r3
 80043c0:	4b39      	ldr	r3, [pc, #228]	; (80044a8 <measure+0x158>)
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	1ad3      	subs	r3, r2, r3
 80043c8:	b29a      	uxth	r2, r3
 80043ca:	4b37      	ldr	r3, [pc, #220]	; (80044a8 <measure+0x158>)
 80043cc:	819a      	strh	r2, [r3, #12]
				sonar_tbl[0].distance_cm = (sonar_tbl[0].duty_time * 10) * 0.0172;
 80043ce:	4b36      	ldr	r3, [pc, #216]	; (80044a8 <measure+0x158>)
 80043d0:	899b      	ldrh	r3, [r3, #12]
 80043d2:	461a      	mov	r2, r3
 80043d4:	4613      	mov	r3, r2
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	4413      	add	r3, r2
 80043da:	005b      	lsls	r3, r3, #1
 80043dc:	4618      	mov	r0, r3
 80043de:	f7fc f8b9 	bl	8000554 <__aeabi_i2d>
 80043e2:	a32f      	add	r3, pc, #188	; (adr r3, 80044a0 <measure+0x150>)
 80043e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043e8:	f7fc f91e 	bl	8000628 <__aeabi_dmul>
 80043ec:	4603      	mov	r3, r0
 80043ee:	460c      	mov	r4, r1
 80043f0:	4618      	mov	r0, r3
 80043f2:	4621      	mov	r1, r4
 80043f4:	f7fc fbf0 	bl	8000bd8 <__aeabi_d2uiz>
 80043f8:	4603      	mov	r3, r0
 80043fa:	b29a      	uxth	r2, r3
 80043fc:	4b2a      	ldr	r3, [pc, #168]	; (80044a8 <measure+0x158>)
 80043fe:	81da      	strh	r2, [r3, #14]

				uint8_t indexplus1 = (sonarHistIdx + 1);
 8004400:	4b2b      	ldr	r3, [pc, #172]	; (80044b0 <measure+0x160>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	b2db      	uxtb	r3, r3
 8004406:	3301      	adds	r3, #1
 8004408:	71bb      	strb	r3, [r7, #6]
				if (indexplus1 == 11) indexplus1 = 0;
 800440a:	79bb      	ldrb	r3, [r7, #6]
 800440c:	2b0b      	cmp	r3, #11
 800440e:	d101      	bne.n	8004414 <measure+0xc4>
 8004410:	2300      	movs	r3, #0
 8004412:	71bb      	strb	r3, [r7, #6]
				sonarHistTab[sonarHistIdx] = sonar_tbl[0].distance_cm;
 8004414:	4b24      	ldr	r3, [pc, #144]	; (80044a8 <measure+0x158>)
 8004416:	89da      	ldrh	r2, [r3, #14]
 8004418:	4b25      	ldr	r3, [pc, #148]	; (80044b0 <measure+0x160>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	b211      	sxth	r1, r2
 800441e:	4a25      	ldr	r2, [pc, #148]	; (80044b4 <measure+0x164>)
 8004420:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				sonarDistanceSum += sonarHistTab[sonarHistIdx];
 8004424:	4b22      	ldr	r3, [pc, #136]	; (80044b0 <measure+0x160>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a22      	ldr	r2, [pc, #136]	; (80044b4 <measure+0x164>)
 800442a:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800442e:	b29a      	uxth	r2, r3
 8004430:	4b21      	ldr	r3, [pc, #132]	; (80044b8 <measure+0x168>)
 8004432:	881b      	ldrh	r3, [r3, #0]
 8004434:	4413      	add	r3, r2
 8004436:	b29a      	uxth	r2, r3
 8004438:	4b1f      	ldr	r3, [pc, #124]	; (80044b8 <measure+0x168>)
 800443a:	801a      	strh	r2, [r3, #0]
				sonarDistanceSum -= sonarHistTab[indexplus1];
 800443c:	4b1e      	ldr	r3, [pc, #120]	; (80044b8 <measure+0x168>)
 800443e:	881a      	ldrh	r2, [r3, #0]
 8004440:	79bb      	ldrb	r3, [r7, #6]
 8004442:	491c      	ldr	r1, [pc, #112]	; (80044b4 <measure+0x164>)
 8004444:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8004448:	b29b      	uxth	r3, r3
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	b29a      	uxth	r2, r3
 800444e:	4b1a      	ldr	r3, [pc, #104]	; (80044b8 <measure+0x168>)
 8004450:	801a      	strh	r2, [r3, #0]
				sonarHistIdx = indexplus1;
 8004452:	79bb      	ldrb	r3, [r7, #6]
 8004454:	4a16      	ldr	r2, [pc, #88]	; (80044b0 <measure+0x160>)
 8004456:	6013      	str	r3, [r2, #0]
				sonar_tbl[0].filter_distance_cm = sonarDistanceSum / 10;
 8004458:	4b17      	ldr	r3, [pc, #92]	; (80044b8 <measure+0x168>)
 800445a:	881b      	ldrh	r3, [r3, #0]
 800445c:	4a17      	ldr	r2, [pc, #92]	; (80044bc <measure+0x16c>)
 800445e:	fba2 2303 	umull	r2, r3, r2, r3
 8004462:	08db      	lsrs	r3, r3, #3
 8004464:	b29a      	uxth	r2, r3
 8004466:	4b10      	ldr	r3, [pc, #64]	; (80044a8 <measure+0x158>)
 8004468:	821a      	strh	r2, [r3, #16]

				sonar_tbl[0].state = 0;
 800446a:	4b0f      	ldr	r3, [pc, #60]	; (80044a8 <measure+0x158>)
 800446c:	2200      	movs	r2, #0
 800446e:	705a      	strb	r2, [r3, #1]
				ret = true;
 8004470:	2301      	movs	r3, #1
 8004472:	71fb      	strb	r3, [r7, #7]
				{
					sonar_tbl[0].wait_flag = false;
					sonar_tbl[0].state = 0;
				}
			}
			break;
 8004474:	e00d      	b.n	8004492 <measure+0x142>
				if(millis()-pre_time >= 25)
 8004476:	f7fc fe4c 	bl	8001112 <millis>
 800447a:	4602      	mov	r2, r0
 800447c:	4b0b      	ldr	r3, [pc, #44]	; (80044ac <measure+0x15c>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	1ad3      	subs	r3, r2, r3
 8004482:	2b18      	cmp	r3, #24
 8004484:	d905      	bls.n	8004492 <measure+0x142>
					sonar_tbl[0].wait_flag = false;
 8004486:	4b08      	ldr	r3, [pc, #32]	; (80044a8 <measure+0x158>)
 8004488:	2200      	movs	r2, #0
 800448a:	701a      	strb	r2, [r3, #0]
					sonar_tbl[0].state = 0;
 800448c:	4b06      	ldr	r3, [pc, #24]	; (80044a8 <measure+0x158>)
 800448e:	2200      	movs	r2, #0
 8004490:	705a      	strb	r2, [r3, #1]
			break;
 8004492:	bf00      	nop
	}
	return ret;
 8004494:	79fb      	ldrb	r3, [r7, #7]
}
 8004496:	4618      	mov	r0, r3
 8004498:	370c      	adds	r7, #12
 800449a:	46bd      	mov	sp, r7
 800449c:	bd90      	pop	{r4, r7, pc}
 800449e:	bf00      	nop
 80044a0:	75f6fd22 	.word	0x75f6fd22
 80044a4:	3f919ce0 	.word	0x3f919ce0
 80044a8:	2000034c 	.word	0x2000034c
 80044ac:	20000360 	.word	0x20000360
 80044b0:	20000364 	.word	0x20000364
 80044b4:	20000368 	.word	0x20000368
 80044b8:	2000037e 	.word	0x2000037e
 80044bc:	cccccccd 	.word	0xcccccccd

080044c0 <HAL_TIM_Base_MspInit>:


void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b08a      	sub	sp, #40	; 0x28
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044c8:	f107 0314 	add.w	r3, r7, #20
 80044cc:	2200      	movs	r2, #0
 80044ce:	601a      	str	r2, [r3, #0]
 80044d0:	605a      	str	r2, [r3, #4]
 80044d2:	609a      	str	r2, [r3, #8]
 80044d4:	60da      	str	r2, [r3, #12]
 80044d6:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a1d      	ldr	r2, [pc, #116]	; (8004554 <HAL_TIM_Base_MspInit+0x94>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d133      	bne.n	800454a <HAL_TIM_Base_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80044e2:	2300      	movs	r3, #0
 80044e4:	613b      	str	r3, [r7, #16]
 80044e6:	4b1c      	ldr	r3, [pc, #112]	; (8004558 <HAL_TIM_Base_MspInit+0x98>)
 80044e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ea:	4a1b      	ldr	r2, [pc, #108]	; (8004558 <HAL_TIM_Base_MspInit+0x98>)
 80044ec:	f043 0302 	orr.w	r3, r3, #2
 80044f0:	6413      	str	r3, [r2, #64]	; 0x40
 80044f2:	4b19      	ldr	r3, [pc, #100]	; (8004558 <HAL_TIM_Base_MspInit+0x98>)
 80044f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f6:	f003 0302 	and.w	r3, r3, #2
 80044fa:	613b      	str	r3, [r7, #16]
 80044fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044fe:	2300      	movs	r3, #0
 8004500:	60fb      	str	r3, [r7, #12]
 8004502:	4b15      	ldr	r3, [pc, #84]	; (8004558 <HAL_TIM_Base_MspInit+0x98>)
 8004504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004506:	4a14      	ldr	r2, [pc, #80]	; (8004558 <HAL_TIM_Base_MspInit+0x98>)
 8004508:	f043 0302 	orr.w	r3, r3, #2
 800450c:	6313      	str	r3, [r2, #48]	; 0x30
 800450e:	4b12      	ldr	r3, [pc, #72]	; (8004558 <HAL_TIM_Base_MspInit+0x98>)
 8004510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004512:	f003 0302 	and.w	r3, r3, #2
 8004516:	60fb      	str	r3, [r7, #12]
 8004518:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800451a:	2302      	movs	r3, #2
 800451c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800451e:	2302      	movs	r3, #2
 8004520:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004522:	2300      	movs	r3, #0
 8004524:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004526:	2300      	movs	r3, #0
 8004528:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800452a:	2302      	movs	r3, #2
 800452c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800452e:	f107 0314 	add.w	r3, r7, #20
 8004532:	4619      	mov	r1, r3
 8004534:	4809      	ldr	r0, [pc, #36]	; (800455c <HAL_TIM_Base_MspInit+0x9c>)
 8004536:	f000 fe2d 	bl	8005194 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800453a:	2200      	movs	r2, #0
 800453c:	2100      	movs	r1, #0
 800453e:	201d      	movs	r0, #29
 8004540:	f000 f9f5 	bl	800492e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004544:	201d      	movs	r0, #29
 8004546:	f000 fa0e 	bl	8004966 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800454a:	bf00      	nop
 800454c:	3728      	adds	r7, #40	; 0x28
 800454e:	46bd      	mov	sp, r7
 8004550:	bd80      	pop	{r7, pc}
 8004552:	bf00      	nop
 8004554:	40000400 	.word	0x40000400
 8004558:	40023800 	.word	0x40023800
 800455c:	40020400 	.word	0x40020400

08004560 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE BEGIN 1 */

/* USER CODE END 1 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
	if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4 && htim->Instance == TIM3 && sonar_tbl[0].wait_flag == true)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	7f1b      	ldrb	r3, [r3, #28]
 800456c:	2b08      	cmp	r3, #8
 800456e:	d129      	bne.n	80045c4 <HAL_TIM_IC_CaptureCallback+0x64>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4a16      	ldr	r2, [pc, #88]	; (80045d0 <HAL_TIM_IC_CaptureCallback+0x70>)
 8004576:	4293      	cmp	r3, r2
 8004578:	d124      	bne.n	80045c4 <HAL_TIM_IC_CaptureCallback+0x64>
 800457a:	4b16      	ldr	r3, [pc, #88]	; (80045d4 <HAL_TIM_IC_CaptureCallback+0x74>)
 800457c:	781b      	ldrb	r3, [r3, #0]
 800457e:	2b00      	cmp	r3, #0
 8004580:	d020      	beq.n	80045c4 <HAL_TIM_IC_CaptureCallback+0x64>
	{
		if(Ch1_PIN)
 8004582:	4b15      	ldr	r3, [pc, #84]	; (80045d8 <HAL_TIM_IC_CaptureCallback+0x78>)
 8004584:	691b      	ldr	r3, [r3, #16]
 8004586:	f003 0302 	and.w	r3, r3, #2
 800458a:	2b00      	cmp	r3, #0
 800458c:	d00d      	beq.n	80045aa <HAL_TIM_IC_CaptureCallback+0x4a>
		{  // Timer2 Ch1 pin(PA0) is High
			TIM3->CCR4 = 0;
 800458e:	4b10      	ldr	r3, [pc, #64]	; (80045d0 <HAL_TIM_IC_CaptureCallback+0x70>)
 8004590:	2200      	movs	r2, #0
 8004592:	641a      	str	r2, [r3, #64]	; 0x40
			sonar_tbl[0].rising_time = TIM3->CCR4; // read capture data
 8004594:	4b0e      	ldr	r3, [pc, #56]	; (80045d0 <HAL_TIM_IC_CaptureCallback+0x70>)
 8004596:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004598:	4a0e      	ldr	r2, [pc, #56]	; (80045d4 <HAL_TIM_IC_CaptureCallback+0x74>)
 800459a:	6053      	str	r3, [r2, #4]
			Ch1_POL_FALLING;  // to falling edge
 800459c:	4b0c      	ldr	r3, [pc, #48]	; (80045d0 <HAL_TIM_IC_CaptureCallback+0x70>)
 800459e:	6a1b      	ldr	r3, [r3, #32]
 80045a0:	4a0b      	ldr	r2, [pc, #44]	; (80045d0 <HAL_TIM_IC_CaptureCallback+0x70>)
 80045a2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80045a6:	6213      	str	r3, [r2, #32]
			sonar_tbl[0].falling_time = TIM3->CCR4; // read capture data
			Ch1_POL_RISING;   // to rising edge
			sonar_tbl[0].wait_flag = false;
		}
	}
}
 80045a8:	e00c      	b.n	80045c4 <HAL_TIM_IC_CaptureCallback+0x64>
			sonar_tbl[0].falling_time = TIM3->CCR4; // read capture data
 80045aa:	4b09      	ldr	r3, [pc, #36]	; (80045d0 <HAL_TIM_IC_CaptureCallback+0x70>)
 80045ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ae:	4a09      	ldr	r2, [pc, #36]	; (80045d4 <HAL_TIM_IC_CaptureCallback+0x74>)
 80045b0:	6093      	str	r3, [r2, #8]
			Ch1_POL_RISING;   // to rising edge
 80045b2:	4b07      	ldr	r3, [pc, #28]	; (80045d0 <HAL_TIM_IC_CaptureCallback+0x70>)
 80045b4:	6a1b      	ldr	r3, [r3, #32]
 80045b6:	4a06      	ldr	r2, [pc, #24]	; (80045d0 <HAL_TIM_IC_CaptureCallback+0x70>)
 80045b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80045bc:	6213      	str	r3, [r2, #32]
			sonar_tbl[0].wait_flag = false;
 80045be:	4b05      	ldr	r3, [pc, #20]	; (80045d4 <HAL_TIM_IC_CaptureCallback+0x74>)
 80045c0:	2200      	movs	r2, #0
 80045c2:	701a      	strb	r2, [r3, #0]
}
 80045c4:	bf00      	nop
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr
 80045d0:	40000400 	.word	0x40000400
 80045d4:	2000034c 	.word	0x2000034c
 80045d8:	40020400 	.word	0x40020400

080045dc <hwInit>:




void hwInit(void)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	af00      	add	r7, sp, #0
  bspInit();
 80045e0:	f7fc fd62 	bl	80010a8 <bspInit>
  cliInit();
 80045e4:	f7fd fae0 	bl	8001ba8 <cliInit>
  uartInit();
 80045e8:	f7ff fb26 	bl	8003c38 <uartInit>
  DWT_Delay_Init();
 80045ec:	f7fc ff78 	bl	80014e0 <DWT_Delay_Init>
  ledInit();
 80045f0:	f7fe ff4a 	bl	8003488 <ledInit>
  buttonInit();
 80045f4:	f7fc ffa4 	bl	8001540 <buttonInit>
  gpioInit();
 80045f8:	f7fe fd40 	bl	800307c <gpioInit>
  Ds18b20_Init();
 80045fc:	f7fe fa1c 	bl	8002a38 <Ds18b20_Init>
  sonarInit();
 8004600:	f7ff fe2a 	bl	8004258 <sonarInit>
  LCD_INIT();
 8004604:	f7fd f9dc 	bl	80019c0 <LCD_INIT>
}
 8004608:	bf00      	nop
 800460a:	bd80      	pop	{r7, pc}

0800460c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004610:	4b0e      	ldr	r3, [pc, #56]	; (800464c <HAL_Init+0x40>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4a0d      	ldr	r2, [pc, #52]	; (800464c <HAL_Init+0x40>)
 8004616:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800461a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800461c:	4b0b      	ldr	r3, [pc, #44]	; (800464c <HAL_Init+0x40>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	4a0a      	ldr	r2, [pc, #40]	; (800464c <HAL_Init+0x40>)
 8004622:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004626:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004628:	4b08      	ldr	r3, [pc, #32]	; (800464c <HAL_Init+0x40>)
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	4a07      	ldr	r2, [pc, #28]	; (800464c <HAL_Init+0x40>)
 800462e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004632:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004634:	2003      	movs	r0, #3
 8004636:	f000 f96f 	bl	8004918 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800463a:	2000      	movs	r0, #0
 800463c:	f000 f808 	bl	8004650 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004640:	f7fc fdda 	bl	80011f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004644:	2300      	movs	r3, #0
}
 8004646:	4618      	mov	r0, r3
 8004648:	bd80      	pop	{r7, pc}
 800464a:	bf00      	nop
 800464c:	40023c00 	.word	0x40023c00

08004650 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b082      	sub	sp, #8
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004658:	4b12      	ldr	r3, [pc, #72]	; (80046a4 <HAL_InitTick+0x54>)
 800465a:	681a      	ldr	r2, [r3, #0]
 800465c:	4b12      	ldr	r3, [pc, #72]	; (80046a8 <HAL_InitTick+0x58>)
 800465e:	781b      	ldrb	r3, [r3, #0]
 8004660:	4619      	mov	r1, r3
 8004662:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004666:	fbb3 f3f1 	udiv	r3, r3, r1
 800466a:	fbb2 f3f3 	udiv	r3, r2, r3
 800466e:	4618      	mov	r0, r3
 8004670:	f000 f995 	bl	800499e <HAL_SYSTICK_Config>
 8004674:	4603      	mov	r3, r0
 8004676:	2b00      	cmp	r3, #0
 8004678:	d001      	beq.n	800467e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e00e      	b.n	800469c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2b0f      	cmp	r3, #15
 8004682:	d80a      	bhi.n	800469a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004684:	2200      	movs	r2, #0
 8004686:	6879      	ldr	r1, [r7, #4]
 8004688:	f04f 30ff 	mov.w	r0, #4294967295
 800468c:	f000 f94f 	bl	800492e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004690:	4a06      	ldr	r2, [pc, #24]	; (80046ac <HAL_InitTick+0x5c>)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004696:	2300      	movs	r3, #0
 8004698:	e000      	b.n	800469c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
}
 800469c:	4618      	mov	r0, r3
 800469e:	3708      	adds	r7, #8
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}
 80046a4:	20000000 	.word	0x20000000
 80046a8:	20000038 	.word	0x20000038
 80046ac:	20000034 	.word	0x20000034

080046b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80046b0:	b480      	push	{r7}
 80046b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80046b4:	4b06      	ldr	r3, [pc, #24]	; (80046d0 <HAL_IncTick+0x20>)
 80046b6:	781b      	ldrb	r3, [r3, #0]
 80046b8:	461a      	mov	r2, r3
 80046ba:	4b06      	ldr	r3, [pc, #24]	; (80046d4 <HAL_IncTick+0x24>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4413      	add	r3, r2
 80046c0:	4a04      	ldr	r2, [pc, #16]	; (80046d4 <HAL_IncTick+0x24>)
 80046c2:	6013      	str	r3, [r2, #0]
}
 80046c4:	bf00      	nop
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr
 80046ce:	bf00      	nop
 80046d0:	20000038 	.word	0x20000038
 80046d4:	20000a00 	.word	0x20000a00

080046d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80046d8:	b480      	push	{r7}
 80046da:	af00      	add	r7, sp, #0
  return uwTick;
 80046dc:	4b03      	ldr	r3, [pc, #12]	; (80046ec <HAL_GetTick+0x14>)
 80046de:	681b      	ldr	r3, [r3, #0]
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop
 80046ec:	20000a00 	.word	0x20000a00

080046f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80046f8:	f7ff ffee 	bl	80046d8 <HAL_GetTick>
 80046fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004708:	d005      	beq.n	8004716 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800470a:	4b09      	ldr	r3, [pc, #36]	; (8004730 <HAL_Delay+0x40>)
 800470c:	781b      	ldrb	r3, [r3, #0]
 800470e:	461a      	mov	r2, r3
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	4413      	add	r3, r2
 8004714:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004716:	bf00      	nop
 8004718:	f7ff ffde 	bl	80046d8 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	68bb      	ldr	r3, [r7, #8]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	68fa      	ldr	r2, [r7, #12]
 8004724:	429a      	cmp	r2, r3
 8004726:	d8f7      	bhi.n	8004718 <HAL_Delay+0x28>
  {
  }
}
 8004728:	bf00      	nop
 800472a:	3710      	adds	r7, #16
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	20000038 	.word	0x20000038

08004734 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004734:	b480      	push	{r7}
 8004736:	b085      	sub	sp, #20
 8004738:	af00      	add	r7, sp, #0
 800473a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	f003 0307 	and.w	r3, r3, #7
 8004742:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004744:	4b0c      	ldr	r3, [pc, #48]	; (8004778 <__NVIC_SetPriorityGrouping+0x44>)
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800474a:	68ba      	ldr	r2, [r7, #8]
 800474c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004750:	4013      	ands	r3, r2
 8004752:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800475c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004760:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004764:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004766:	4a04      	ldr	r2, [pc, #16]	; (8004778 <__NVIC_SetPriorityGrouping+0x44>)
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	60d3      	str	r3, [r2, #12]
}
 800476c:	bf00      	nop
 800476e:	3714      	adds	r7, #20
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr
 8004778:	e000ed00 	.word	0xe000ed00

0800477c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800477c:	b480      	push	{r7}
 800477e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004780:	4b04      	ldr	r3, [pc, #16]	; (8004794 <__NVIC_GetPriorityGrouping+0x18>)
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	0a1b      	lsrs	r3, r3, #8
 8004786:	f003 0307 	and.w	r3, r3, #7
}
 800478a:	4618      	mov	r0, r3
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr
 8004794:	e000ed00 	.word	0xe000ed00

08004798 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004798:	b480      	push	{r7}
 800479a:	b083      	sub	sp, #12
 800479c:	af00      	add	r7, sp, #0
 800479e:	4603      	mov	r3, r0
 80047a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	db0b      	blt.n	80047c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80047aa:	79fb      	ldrb	r3, [r7, #7]
 80047ac:	f003 021f 	and.w	r2, r3, #31
 80047b0:	4907      	ldr	r1, [pc, #28]	; (80047d0 <__NVIC_EnableIRQ+0x38>)
 80047b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047b6:	095b      	lsrs	r3, r3, #5
 80047b8:	2001      	movs	r0, #1
 80047ba:	fa00 f202 	lsl.w	r2, r0, r2
 80047be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80047c2:	bf00      	nop
 80047c4:	370c      	adds	r7, #12
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr
 80047ce:	bf00      	nop
 80047d0:	e000e100 	.word	0xe000e100

080047d4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80047d4:	b480      	push	{r7}
 80047d6:	b083      	sub	sp, #12
 80047d8:	af00      	add	r7, sp, #0
 80047da:	4603      	mov	r3, r0
 80047dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	db10      	blt.n	8004808 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80047e6:	79fb      	ldrb	r3, [r7, #7]
 80047e8:	f003 021f 	and.w	r2, r3, #31
 80047ec:	4909      	ldr	r1, [pc, #36]	; (8004814 <__NVIC_DisableIRQ+0x40>)
 80047ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047f2:	095b      	lsrs	r3, r3, #5
 80047f4:	2001      	movs	r0, #1
 80047f6:	fa00 f202 	lsl.w	r2, r0, r2
 80047fa:	3320      	adds	r3, #32
 80047fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004800:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8004804:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8004808:	bf00      	nop
 800480a:	370c      	adds	r7, #12
 800480c:	46bd      	mov	sp, r7
 800480e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004812:	4770      	bx	lr
 8004814:	e000e100 	.word	0xe000e100

08004818 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004818:	b480      	push	{r7}
 800481a:	b083      	sub	sp, #12
 800481c:	af00      	add	r7, sp, #0
 800481e:	4603      	mov	r3, r0
 8004820:	6039      	str	r1, [r7, #0]
 8004822:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004828:	2b00      	cmp	r3, #0
 800482a:	db0a      	blt.n	8004842 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	b2da      	uxtb	r2, r3
 8004830:	490c      	ldr	r1, [pc, #48]	; (8004864 <__NVIC_SetPriority+0x4c>)
 8004832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004836:	0112      	lsls	r2, r2, #4
 8004838:	b2d2      	uxtb	r2, r2
 800483a:	440b      	add	r3, r1
 800483c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004840:	e00a      	b.n	8004858 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	b2da      	uxtb	r2, r3
 8004846:	4908      	ldr	r1, [pc, #32]	; (8004868 <__NVIC_SetPriority+0x50>)
 8004848:	79fb      	ldrb	r3, [r7, #7]
 800484a:	f003 030f 	and.w	r3, r3, #15
 800484e:	3b04      	subs	r3, #4
 8004850:	0112      	lsls	r2, r2, #4
 8004852:	b2d2      	uxtb	r2, r2
 8004854:	440b      	add	r3, r1
 8004856:	761a      	strb	r2, [r3, #24]
}
 8004858:	bf00      	nop
 800485a:	370c      	adds	r7, #12
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr
 8004864:	e000e100 	.word	0xe000e100
 8004868:	e000ed00 	.word	0xe000ed00

0800486c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800486c:	b480      	push	{r7}
 800486e:	b089      	sub	sp, #36	; 0x24
 8004870:	af00      	add	r7, sp, #0
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	60b9      	str	r1, [r7, #8]
 8004876:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	f003 0307 	and.w	r3, r3, #7
 800487e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004880:	69fb      	ldr	r3, [r7, #28]
 8004882:	f1c3 0307 	rsb	r3, r3, #7
 8004886:	2b04      	cmp	r3, #4
 8004888:	bf28      	it	cs
 800488a:	2304      	movcs	r3, #4
 800488c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	3304      	adds	r3, #4
 8004892:	2b06      	cmp	r3, #6
 8004894:	d902      	bls.n	800489c <NVIC_EncodePriority+0x30>
 8004896:	69fb      	ldr	r3, [r7, #28]
 8004898:	3b03      	subs	r3, #3
 800489a:	e000      	b.n	800489e <NVIC_EncodePriority+0x32>
 800489c:	2300      	movs	r3, #0
 800489e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048a0:	f04f 32ff 	mov.w	r2, #4294967295
 80048a4:	69bb      	ldr	r3, [r7, #24]
 80048a6:	fa02 f303 	lsl.w	r3, r2, r3
 80048aa:	43da      	mvns	r2, r3
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	401a      	ands	r2, r3
 80048b0:	697b      	ldr	r3, [r7, #20]
 80048b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80048b4:	f04f 31ff 	mov.w	r1, #4294967295
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	fa01 f303 	lsl.w	r3, r1, r3
 80048be:	43d9      	mvns	r1, r3
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048c4:	4313      	orrs	r3, r2
         );
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3724      	adds	r7, #36	; 0x24
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr
	...

080048d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b082      	sub	sp, #8
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	3b01      	subs	r3, #1
 80048e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80048e4:	d301      	bcc.n	80048ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80048e6:	2301      	movs	r3, #1
 80048e8:	e00f      	b.n	800490a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80048ea:	4a0a      	ldr	r2, [pc, #40]	; (8004914 <SysTick_Config+0x40>)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	3b01      	subs	r3, #1
 80048f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80048f2:	210f      	movs	r1, #15
 80048f4:	f04f 30ff 	mov.w	r0, #4294967295
 80048f8:	f7ff ff8e 	bl	8004818 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80048fc:	4b05      	ldr	r3, [pc, #20]	; (8004914 <SysTick_Config+0x40>)
 80048fe:	2200      	movs	r2, #0
 8004900:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004902:	4b04      	ldr	r3, [pc, #16]	; (8004914 <SysTick_Config+0x40>)
 8004904:	2207      	movs	r2, #7
 8004906:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004908:	2300      	movs	r3, #0
}
 800490a:	4618      	mov	r0, r3
 800490c:	3708      	adds	r7, #8
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	e000e010 	.word	0xe000e010

08004918 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	b082      	sub	sp, #8
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004920:	6878      	ldr	r0, [r7, #4]
 8004922:	f7ff ff07 	bl	8004734 <__NVIC_SetPriorityGrouping>
}
 8004926:	bf00      	nop
 8004928:	3708      	adds	r7, #8
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}

0800492e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800492e:	b580      	push	{r7, lr}
 8004930:	b086      	sub	sp, #24
 8004932:	af00      	add	r7, sp, #0
 8004934:	4603      	mov	r3, r0
 8004936:	60b9      	str	r1, [r7, #8]
 8004938:	607a      	str	r2, [r7, #4]
 800493a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800493c:	2300      	movs	r3, #0
 800493e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004940:	f7ff ff1c 	bl	800477c <__NVIC_GetPriorityGrouping>
 8004944:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	68b9      	ldr	r1, [r7, #8]
 800494a:	6978      	ldr	r0, [r7, #20]
 800494c:	f7ff ff8e 	bl	800486c <NVIC_EncodePriority>
 8004950:	4602      	mov	r2, r0
 8004952:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004956:	4611      	mov	r1, r2
 8004958:	4618      	mov	r0, r3
 800495a:	f7ff ff5d 	bl	8004818 <__NVIC_SetPriority>
}
 800495e:	bf00      	nop
 8004960:	3718      	adds	r7, #24
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}

08004966 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004966:	b580      	push	{r7, lr}
 8004968:	b082      	sub	sp, #8
 800496a:	af00      	add	r7, sp, #0
 800496c:	4603      	mov	r3, r0
 800496e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004970:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004974:	4618      	mov	r0, r3
 8004976:	f7ff ff0f 	bl	8004798 <__NVIC_EnableIRQ>
}
 800497a:	bf00      	nop
 800497c:	3708      	adds	r7, #8
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}

08004982 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004982:	b580      	push	{r7, lr}
 8004984:	b082      	sub	sp, #8
 8004986:	af00      	add	r7, sp, #0
 8004988:	4603      	mov	r3, r0
 800498a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800498c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004990:	4618      	mov	r0, r3
 8004992:	f7ff ff1f 	bl	80047d4 <__NVIC_DisableIRQ>
}
 8004996:	bf00      	nop
 8004998:	3708      	adds	r7, #8
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}

0800499e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800499e:	b580      	push	{r7, lr}
 80049a0:	b082      	sub	sp, #8
 80049a2:	af00      	add	r7, sp, #0
 80049a4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80049a6:	6878      	ldr	r0, [r7, #4]
 80049a8:	f7ff ff94 	bl	80048d4 <SysTick_Config>
 80049ac:	4603      	mov	r3, r0
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	3708      	adds	r7, #8
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
	...

080049b8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b086      	sub	sp, #24
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80049c0:	2300      	movs	r3, #0
 80049c2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80049c4:	f7ff fe88 	bl	80046d8 <HAL_GetTick>
 80049c8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d101      	bne.n	80049d4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e099      	b.n	8004b08 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2200      	movs	r2, #0
 80049d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2202      	movs	r2, #2
 80049e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f022 0201 	bic.w	r2, r2, #1
 80049f2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80049f4:	e00f      	b.n	8004a16 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80049f6:	f7ff fe6f 	bl	80046d8 <HAL_GetTick>
 80049fa:	4602      	mov	r2, r0
 80049fc:	693b      	ldr	r3, [r7, #16]
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	2b05      	cmp	r3, #5
 8004a02:	d908      	bls.n	8004a16 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2220      	movs	r2, #32
 8004a08:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2203      	movs	r2, #3
 8004a0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004a12:	2303      	movs	r3, #3
 8004a14:	e078      	b.n	8004b08 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f003 0301 	and.w	r3, r3, #1
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d1e8      	bne.n	80049f6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004a2c:	697a      	ldr	r2, [r7, #20]
 8004a2e:	4b38      	ldr	r3, [pc, #224]	; (8004b10 <HAL_DMA_Init+0x158>)
 8004a30:	4013      	ands	r3, r2
 8004a32:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	685a      	ldr	r2, [r3, #4]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a42:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	699b      	ldr	r3, [r3, #24]
 8004a54:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6a1b      	ldr	r3, [r3, #32]
 8004a60:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004a62:	697a      	ldr	r2, [r7, #20]
 8004a64:	4313      	orrs	r3, r2
 8004a66:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a6c:	2b04      	cmp	r3, #4
 8004a6e:	d107      	bne.n	8004a80 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	697a      	ldr	r2, [r7, #20]
 8004a86:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	695b      	ldr	r3, [r3, #20]
 8004a8e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	f023 0307 	bic.w	r3, r3, #7
 8004a96:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9c:	697a      	ldr	r2, [r7, #20]
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aa6:	2b04      	cmp	r3, #4
 8004aa8:	d117      	bne.n	8004ada <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aae:	697a      	ldr	r2, [r7, #20]
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00e      	beq.n	8004ada <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	f000 faef 	bl	80050a0 <DMA_CheckFifoParam>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d008      	beq.n	8004ada <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2240      	movs	r2, #64	; 0x40
 8004acc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004ad6:	2301      	movs	r3, #1
 8004ad8:	e016      	b.n	8004b08 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	697a      	ldr	r2, [r7, #20]
 8004ae0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004ae2:	6878      	ldr	r0, [r7, #4]
 8004ae4:	f000 faa6 	bl	8005034 <DMA_CalcBaseAndBitshift>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004af0:	223f      	movs	r2, #63	; 0x3f
 8004af2:	409a      	lsls	r2, r3
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2200      	movs	r2, #0
 8004afc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2201      	movs	r2, #1
 8004b02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004b06:	2300      	movs	r3, #0
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3718      	adds	r7, #24
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	f010803f 	.word	0xf010803f

08004b14 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d101      	bne.n	8004b26 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e050      	b.n	8004bc8 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	2b02      	cmp	r3, #2
 8004b30:	d101      	bne.n	8004b36 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8004b32:	2302      	movs	r3, #2
 8004b34:	e048      	b.n	8004bc8 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f022 0201 	bic.w	r2, r2, #1
 8004b44:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2200      	movs	r2, #0
 8004b54:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	2200      	movs	r2, #0
 8004b64:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	2221      	movs	r2, #33	; 0x21
 8004b74:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f000 fa5c 	bl	8005034 <DMA_CalcBaseAndBitshift>
 8004b7c:	4603      	mov	r3, r0
 8004b7e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2200      	movs	r2, #0
 8004b96:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ba8:	223f      	movs	r2, #63	; 0x3f
 8004baa:	409a      	lsls	r2, r3
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004bc6:	2300      	movs	r3, #0
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3710      	adds	r7, #16
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}

08004bd0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b086      	sub	sp, #24
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	60f8      	str	r0, [r7, #12]
 8004bd8:	60b9      	str	r1, [r7, #8]
 8004bda:	607a      	str	r2, [r7, #4]
 8004bdc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bde:	2300      	movs	r3, #0
 8004be0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004be6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d101      	bne.n	8004bf6 <HAL_DMA_Start_IT+0x26>
 8004bf2:	2302      	movs	r3, #2
 8004bf4:	e040      	b.n	8004c78 <HAL_DMA_Start_IT+0xa8>
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b01      	cmp	r3, #1
 8004c08:	d12f      	bne.n	8004c6a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2202      	movs	r2, #2
 8004c0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2200      	movs	r2, #0
 8004c16:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	68b9      	ldr	r1, [r7, #8]
 8004c1e:	68f8      	ldr	r0, [r7, #12]
 8004c20:	f000 f9da 	bl	8004fd8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c28:	223f      	movs	r2, #63	; 0x3f
 8004c2a:	409a      	lsls	r2, r3
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f042 0216 	orr.w	r2, r2, #22
 8004c3e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d007      	beq.n	8004c58 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f042 0208 	orr.w	r2, r2, #8
 8004c56:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f042 0201 	orr.w	r2, r2, #1
 8004c66:	601a      	str	r2, [r3, #0]
 8004c68:	e005      	b.n	8004c76 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004c72:	2302      	movs	r3, #2
 8004c74:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004c76:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3718      	adds	r7, #24
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}

08004c80 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b083      	sub	sp, #12
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c8e:	b2db      	uxtb	r3, r3
 8004c90:	2b02      	cmp	r3, #2
 8004c92:	d004      	beq.n	8004c9e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2280      	movs	r2, #128	; 0x80
 8004c98:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e00c      	b.n	8004cb8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	2205      	movs	r2, #5
 8004ca2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f022 0201 	bic.w	r2, r2, #1
 8004cb4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004cb6:	2300      	movs	r3, #0
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	370c      	adds	r7, #12
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr

08004cc4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b086      	sub	sp, #24
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004ccc:	2300      	movs	r3, #0
 8004cce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004cd0:	4b92      	ldr	r3, [pc, #584]	; (8004f1c <HAL_DMA_IRQHandler+0x258>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a92      	ldr	r2, [pc, #584]	; (8004f20 <HAL_DMA_IRQHandler+0x25c>)
 8004cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8004cda:	0a9b      	lsrs	r3, r3, #10
 8004cdc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ce2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cee:	2208      	movs	r2, #8
 8004cf0:	409a      	lsls	r2, r3
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	4013      	ands	r3, r2
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d01a      	beq.n	8004d30 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0304 	and.w	r3, r3, #4
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d013      	beq.n	8004d30 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f022 0204 	bic.w	r2, r2, #4
 8004d16:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d1c:	2208      	movs	r2, #8
 8004d1e:	409a      	lsls	r2, r3
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d28:	f043 0201 	orr.w	r2, r3, #1
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d34:	2201      	movs	r2, #1
 8004d36:	409a      	lsls	r2, r3
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d012      	beq.n	8004d66 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	695b      	ldr	r3, [r3, #20]
 8004d46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d00b      	beq.n	8004d66 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d52:	2201      	movs	r2, #1
 8004d54:	409a      	lsls	r2, r3
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d5e:	f043 0202 	orr.w	r2, r3, #2
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d6a:	2204      	movs	r2, #4
 8004d6c:	409a      	lsls	r2, r3
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	4013      	ands	r3, r2
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d012      	beq.n	8004d9c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f003 0302 	and.w	r3, r3, #2
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d00b      	beq.n	8004d9c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d88:	2204      	movs	r2, #4
 8004d8a:	409a      	lsls	r2, r3
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d94:	f043 0204 	orr.w	r2, r3, #4
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004da0:	2210      	movs	r2, #16
 8004da2:	409a      	lsls	r2, r3
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	4013      	ands	r3, r2
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d043      	beq.n	8004e34 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 0308 	and.w	r3, r3, #8
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d03c      	beq.n	8004e34 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dbe:	2210      	movs	r2, #16
 8004dc0:	409a      	lsls	r2, r3
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d018      	beq.n	8004e06 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d108      	bne.n	8004df4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d024      	beq.n	8004e34 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	4798      	blx	r3
 8004df2:	e01f      	b.n	8004e34 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d01b      	beq.n	8004e34 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	4798      	blx	r3
 8004e04:	e016      	b.n	8004e34 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d107      	bne.n	8004e24 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f022 0208 	bic.w	r2, r2, #8
 8004e22:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d003      	beq.n	8004e34 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e38:	2220      	movs	r2, #32
 8004e3a:	409a      	lsls	r2, r3
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	4013      	ands	r3, r2
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f000 808e 	beq.w	8004f62 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f003 0310 	and.w	r3, r3, #16
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	f000 8086 	beq.w	8004f62 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e5a:	2220      	movs	r2, #32
 8004e5c:	409a      	lsls	r2, r3
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	2b05      	cmp	r3, #5
 8004e6c:	d136      	bne.n	8004edc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	681a      	ldr	r2, [r3, #0]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f022 0216 	bic.w	r2, r2, #22
 8004e7c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	695a      	ldr	r2, [r3, #20]
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e8c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d103      	bne.n	8004e9e <HAL_DMA_IRQHandler+0x1da>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d007      	beq.n	8004eae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f022 0208 	bic.w	r2, r2, #8
 8004eac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004eb2:	223f      	movs	r2, #63	; 0x3f
 8004eb4:	409a      	lsls	r2, r3
 8004eb6:	693b      	ldr	r3, [r7, #16]
 8004eb8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d07d      	beq.n	8004fce <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	4798      	blx	r3
        }
        return;
 8004eda:	e078      	b.n	8004fce <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d01c      	beq.n	8004f24 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d108      	bne.n	8004f0a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d030      	beq.n	8004f62 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	4798      	blx	r3
 8004f08:	e02b      	b.n	8004f62 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d027      	beq.n	8004f62 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	4798      	blx	r3
 8004f1a:	e022      	b.n	8004f62 <HAL_DMA_IRQHandler+0x29e>
 8004f1c:	20000000 	.word	0x20000000
 8004f20:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d10f      	bne.n	8004f52 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f022 0210 	bic.w	r2, r2, #16
 8004f40:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d003      	beq.n	8004f62 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d032      	beq.n	8004fd0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f6e:	f003 0301 	and.w	r3, r3, #1
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d022      	beq.n	8004fbc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2205      	movs	r2, #5
 8004f7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f022 0201 	bic.w	r2, r2, #1
 8004f8c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	3301      	adds	r3, #1
 8004f92:	60bb      	str	r3, [r7, #8]
 8004f94:	697a      	ldr	r2, [r7, #20]
 8004f96:	429a      	cmp	r2, r3
 8004f98:	d307      	bcc.n	8004faa <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0301 	and.w	r3, r3, #1
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d1f2      	bne.n	8004f8e <HAL_DMA_IRQHandler+0x2ca>
 8004fa8:	e000      	b.n	8004fac <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004faa:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2201      	movs	r2, #1
 8004fb8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d005      	beq.n	8004fd0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	4798      	blx	r3
 8004fcc:	e000      	b.n	8004fd0 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004fce:	bf00      	nop
    }
  }
}
 8004fd0:	3718      	adds	r7, #24
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop

08004fd8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b085      	sub	sp, #20
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	60f8      	str	r0, [r7, #12]
 8004fe0:	60b9      	str	r1, [r7, #8]
 8004fe2:	607a      	str	r2, [r7, #4]
 8004fe4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	681a      	ldr	r2, [r3, #0]
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004ff4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	683a      	ldr	r2, [r7, #0]
 8004ffc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	2b40      	cmp	r3, #64	; 0x40
 8005004:	d108      	bne.n	8005018 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	68ba      	ldr	r2, [r7, #8]
 8005014:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005016:	e007      	b.n	8005028 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	68ba      	ldr	r2, [r7, #8]
 800501e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	60da      	str	r2, [r3, #12]
}
 8005028:	bf00      	nop
 800502a:	3714      	adds	r7, #20
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr

08005034 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005034:	b480      	push	{r7}
 8005036:	b085      	sub	sp, #20
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	b2db      	uxtb	r3, r3
 8005042:	3b10      	subs	r3, #16
 8005044:	4a14      	ldr	r2, [pc, #80]	; (8005098 <DMA_CalcBaseAndBitshift+0x64>)
 8005046:	fba2 2303 	umull	r2, r3, r2, r3
 800504a:	091b      	lsrs	r3, r3, #4
 800504c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800504e:	4a13      	ldr	r2, [pc, #76]	; (800509c <DMA_CalcBaseAndBitshift+0x68>)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	4413      	add	r3, r2
 8005054:	781b      	ldrb	r3, [r3, #0]
 8005056:	461a      	mov	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2b03      	cmp	r3, #3
 8005060:	d909      	bls.n	8005076 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800506a:	f023 0303 	bic.w	r3, r3, #3
 800506e:	1d1a      	adds	r2, r3, #4
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	659a      	str	r2, [r3, #88]	; 0x58
 8005074:	e007      	b.n	8005086 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800507e:	f023 0303 	bic.w	r3, r3, #3
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800508a:	4618      	mov	r0, r3
 800508c:	3714      	adds	r7, #20
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
 8005096:	bf00      	nop
 8005098:	aaaaaaab 	.word	0xaaaaaaab
 800509c:	0800a7b4 	.word	0x0800a7b4

080050a0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80050a0:	b480      	push	{r7}
 80050a2:	b085      	sub	sp, #20
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050a8:	2300      	movs	r3, #0
 80050aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	699b      	ldr	r3, [r3, #24]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d11f      	bne.n	80050fa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80050ba:	68bb      	ldr	r3, [r7, #8]
 80050bc:	2b03      	cmp	r3, #3
 80050be:	d855      	bhi.n	800516c <DMA_CheckFifoParam+0xcc>
 80050c0:	a201      	add	r2, pc, #4	; (adr r2, 80050c8 <DMA_CheckFifoParam+0x28>)
 80050c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050c6:	bf00      	nop
 80050c8:	080050d9 	.word	0x080050d9
 80050cc:	080050eb 	.word	0x080050eb
 80050d0:	080050d9 	.word	0x080050d9
 80050d4:	0800516d 	.word	0x0800516d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d045      	beq.n	8005170 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050e8:	e042      	b.n	8005170 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050ee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80050f2:	d13f      	bne.n	8005174 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050f8:	e03c      	b.n	8005174 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	699b      	ldr	r3, [r3, #24]
 80050fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005102:	d121      	bne.n	8005148 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	2b03      	cmp	r3, #3
 8005108:	d836      	bhi.n	8005178 <DMA_CheckFifoParam+0xd8>
 800510a:	a201      	add	r2, pc, #4	; (adr r2, 8005110 <DMA_CheckFifoParam+0x70>)
 800510c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005110:	08005121 	.word	0x08005121
 8005114:	08005127 	.word	0x08005127
 8005118:	08005121 	.word	0x08005121
 800511c:	08005139 	.word	0x08005139
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005120:	2301      	movs	r3, #1
 8005122:	73fb      	strb	r3, [r7, #15]
      break;
 8005124:	e02f      	b.n	8005186 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800512a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800512e:	2b00      	cmp	r3, #0
 8005130:	d024      	beq.n	800517c <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8005132:	2301      	movs	r3, #1
 8005134:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005136:	e021      	b.n	800517c <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800513c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005140:	d11e      	bne.n	8005180 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005146:	e01b      	b.n	8005180 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	2b02      	cmp	r3, #2
 800514c:	d902      	bls.n	8005154 <DMA_CheckFifoParam+0xb4>
 800514e:	2b03      	cmp	r3, #3
 8005150:	d003      	beq.n	800515a <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005152:	e018      	b.n	8005186 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	73fb      	strb	r3, [r7, #15]
      break;
 8005158:	e015      	b.n	8005186 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800515e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d00e      	beq.n	8005184 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	73fb      	strb	r3, [r7, #15]
      break;
 800516a:	e00b      	b.n	8005184 <DMA_CheckFifoParam+0xe4>
      break;
 800516c:	bf00      	nop
 800516e:	e00a      	b.n	8005186 <DMA_CheckFifoParam+0xe6>
      break;
 8005170:	bf00      	nop
 8005172:	e008      	b.n	8005186 <DMA_CheckFifoParam+0xe6>
      break;
 8005174:	bf00      	nop
 8005176:	e006      	b.n	8005186 <DMA_CheckFifoParam+0xe6>
      break;
 8005178:	bf00      	nop
 800517a:	e004      	b.n	8005186 <DMA_CheckFifoParam+0xe6>
      break;
 800517c:	bf00      	nop
 800517e:	e002      	b.n	8005186 <DMA_CheckFifoParam+0xe6>
      break;   
 8005180:	bf00      	nop
 8005182:	e000      	b.n	8005186 <DMA_CheckFifoParam+0xe6>
      break;
 8005184:	bf00      	nop
    }
  } 
  
  return status; 
 8005186:	7bfb      	ldrb	r3, [r7, #15]
}
 8005188:	4618      	mov	r0, r3
 800518a:	3714      	adds	r7, #20
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr

08005194 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005194:	b480      	push	{r7}
 8005196:	b089      	sub	sp, #36	; 0x24
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
 800519c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800519e:	2300      	movs	r3, #0
 80051a0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80051a2:	2300      	movs	r3, #0
 80051a4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80051a6:	2300      	movs	r3, #0
 80051a8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80051aa:	2300      	movs	r3, #0
 80051ac:	61fb      	str	r3, [r7, #28]
 80051ae:	e159      	b.n	8005464 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80051b0:	2201      	movs	r2, #1
 80051b2:	69fb      	ldr	r3, [r7, #28]
 80051b4:	fa02 f303 	lsl.w	r3, r2, r3
 80051b8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	697a      	ldr	r2, [r7, #20]
 80051c0:	4013      	ands	r3, r2
 80051c2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80051c4:	693a      	ldr	r2, [r7, #16]
 80051c6:	697b      	ldr	r3, [r7, #20]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	f040 8148 	bne.w	800545e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d00b      	beq.n	80051ee <HAL_GPIO_Init+0x5a>
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	2b02      	cmp	r3, #2
 80051dc:	d007      	beq.n	80051ee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80051e2:	2b11      	cmp	r3, #17
 80051e4:	d003      	beq.n	80051ee <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	2b12      	cmp	r3, #18
 80051ec:	d130      	bne.n	8005250 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	005b      	lsls	r3, r3, #1
 80051f8:	2203      	movs	r2, #3
 80051fa:	fa02 f303 	lsl.w	r3, r2, r3
 80051fe:	43db      	mvns	r3, r3
 8005200:	69ba      	ldr	r2, [r7, #24]
 8005202:	4013      	ands	r3, r2
 8005204:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	68da      	ldr	r2, [r3, #12]
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	005b      	lsls	r3, r3, #1
 800520e:	fa02 f303 	lsl.w	r3, r2, r3
 8005212:	69ba      	ldr	r2, [r7, #24]
 8005214:	4313      	orrs	r3, r2
 8005216:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	69ba      	ldr	r2, [r7, #24]
 800521c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005224:	2201      	movs	r2, #1
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	fa02 f303 	lsl.w	r3, r2, r3
 800522c:	43db      	mvns	r3, r3
 800522e:	69ba      	ldr	r2, [r7, #24]
 8005230:	4013      	ands	r3, r2
 8005232:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	091b      	lsrs	r3, r3, #4
 800523a:	f003 0201 	and.w	r2, r3, #1
 800523e:	69fb      	ldr	r3, [r7, #28]
 8005240:	fa02 f303 	lsl.w	r3, r2, r3
 8005244:	69ba      	ldr	r2, [r7, #24]
 8005246:	4313      	orrs	r3, r2
 8005248:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	69ba      	ldr	r2, [r7, #24]
 800524e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	68db      	ldr	r3, [r3, #12]
 8005254:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005256:	69fb      	ldr	r3, [r7, #28]
 8005258:	005b      	lsls	r3, r3, #1
 800525a:	2203      	movs	r2, #3
 800525c:	fa02 f303 	lsl.w	r3, r2, r3
 8005260:	43db      	mvns	r3, r3
 8005262:	69ba      	ldr	r2, [r7, #24]
 8005264:	4013      	ands	r3, r2
 8005266:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	689a      	ldr	r2, [r3, #8]
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	005b      	lsls	r3, r3, #1
 8005270:	fa02 f303 	lsl.w	r3, r2, r3
 8005274:	69ba      	ldr	r2, [r7, #24]
 8005276:	4313      	orrs	r3, r2
 8005278:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	69ba      	ldr	r2, [r7, #24]
 800527e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	2b02      	cmp	r3, #2
 8005286:	d003      	beq.n	8005290 <HAL_GPIO_Init+0xfc>
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	2b12      	cmp	r3, #18
 800528e:	d123      	bne.n	80052d8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005290:	69fb      	ldr	r3, [r7, #28]
 8005292:	08da      	lsrs	r2, r3, #3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	3208      	adds	r2, #8
 8005298:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800529c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800529e:	69fb      	ldr	r3, [r7, #28]
 80052a0:	f003 0307 	and.w	r3, r3, #7
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	220f      	movs	r2, #15
 80052a8:	fa02 f303 	lsl.w	r3, r2, r3
 80052ac:	43db      	mvns	r3, r3
 80052ae:	69ba      	ldr	r2, [r7, #24]
 80052b0:	4013      	ands	r3, r2
 80052b2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	691a      	ldr	r2, [r3, #16]
 80052b8:	69fb      	ldr	r3, [r7, #28]
 80052ba:	f003 0307 	and.w	r3, r3, #7
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	fa02 f303 	lsl.w	r3, r2, r3
 80052c4:	69ba      	ldr	r2, [r7, #24]
 80052c6:	4313      	orrs	r3, r2
 80052c8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80052ca:	69fb      	ldr	r3, [r7, #28]
 80052cc:	08da      	lsrs	r2, r3, #3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	3208      	adds	r2, #8
 80052d2:	69b9      	ldr	r1, [r7, #24]
 80052d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80052de:	69fb      	ldr	r3, [r7, #28]
 80052e0:	005b      	lsls	r3, r3, #1
 80052e2:	2203      	movs	r2, #3
 80052e4:	fa02 f303 	lsl.w	r3, r2, r3
 80052e8:	43db      	mvns	r3, r3
 80052ea:	69ba      	ldr	r2, [r7, #24]
 80052ec:	4013      	ands	r3, r2
 80052ee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f003 0203 	and.w	r2, r3, #3
 80052f8:	69fb      	ldr	r3, [r7, #28]
 80052fa:	005b      	lsls	r3, r3, #1
 80052fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005300:	69ba      	ldr	r2, [r7, #24]
 8005302:	4313      	orrs	r3, r2
 8005304:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	69ba      	ldr	r2, [r7, #24]
 800530a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005314:	2b00      	cmp	r3, #0
 8005316:	f000 80a2 	beq.w	800545e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800531a:	2300      	movs	r3, #0
 800531c:	60fb      	str	r3, [r7, #12]
 800531e:	4b56      	ldr	r3, [pc, #344]	; (8005478 <HAL_GPIO_Init+0x2e4>)
 8005320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005322:	4a55      	ldr	r2, [pc, #340]	; (8005478 <HAL_GPIO_Init+0x2e4>)
 8005324:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005328:	6453      	str	r3, [r2, #68]	; 0x44
 800532a:	4b53      	ldr	r3, [pc, #332]	; (8005478 <HAL_GPIO_Init+0x2e4>)
 800532c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800532e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005332:	60fb      	str	r3, [r7, #12]
 8005334:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005336:	4a51      	ldr	r2, [pc, #324]	; (800547c <HAL_GPIO_Init+0x2e8>)
 8005338:	69fb      	ldr	r3, [r7, #28]
 800533a:	089b      	lsrs	r3, r3, #2
 800533c:	3302      	adds	r3, #2
 800533e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005342:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005344:	69fb      	ldr	r3, [r7, #28]
 8005346:	f003 0303 	and.w	r3, r3, #3
 800534a:	009b      	lsls	r3, r3, #2
 800534c:	220f      	movs	r2, #15
 800534e:	fa02 f303 	lsl.w	r3, r2, r3
 8005352:	43db      	mvns	r3, r3
 8005354:	69ba      	ldr	r2, [r7, #24]
 8005356:	4013      	ands	r3, r2
 8005358:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a48      	ldr	r2, [pc, #288]	; (8005480 <HAL_GPIO_Init+0x2ec>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d019      	beq.n	8005396 <HAL_GPIO_Init+0x202>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a47      	ldr	r2, [pc, #284]	; (8005484 <HAL_GPIO_Init+0x2f0>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d013      	beq.n	8005392 <HAL_GPIO_Init+0x1fe>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a46      	ldr	r2, [pc, #280]	; (8005488 <HAL_GPIO_Init+0x2f4>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d00d      	beq.n	800538e <HAL_GPIO_Init+0x1fa>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a45      	ldr	r2, [pc, #276]	; (800548c <HAL_GPIO_Init+0x2f8>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d007      	beq.n	800538a <HAL_GPIO_Init+0x1f6>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a44      	ldr	r2, [pc, #272]	; (8005490 <HAL_GPIO_Init+0x2fc>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d101      	bne.n	8005386 <HAL_GPIO_Init+0x1f2>
 8005382:	2304      	movs	r3, #4
 8005384:	e008      	b.n	8005398 <HAL_GPIO_Init+0x204>
 8005386:	2307      	movs	r3, #7
 8005388:	e006      	b.n	8005398 <HAL_GPIO_Init+0x204>
 800538a:	2303      	movs	r3, #3
 800538c:	e004      	b.n	8005398 <HAL_GPIO_Init+0x204>
 800538e:	2302      	movs	r3, #2
 8005390:	e002      	b.n	8005398 <HAL_GPIO_Init+0x204>
 8005392:	2301      	movs	r3, #1
 8005394:	e000      	b.n	8005398 <HAL_GPIO_Init+0x204>
 8005396:	2300      	movs	r3, #0
 8005398:	69fa      	ldr	r2, [r7, #28]
 800539a:	f002 0203 	and.w	r2, r2, #3
 800539e:	0092      	lsls	r2, r2, #2
 80053a0:	4093      	lsls	r3, r2
 80053a2:	69ba      	ldr	r2, [r7, #24]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80053a8:	4934      	ldr	r1, [pc, #208]	; (800547c <HAL_GPIO_Init+0x2e8>)
 80053aa:	69fb      	ldr	r3, [r7, #28]
 80053ac:	089b      	lsrs	r3, r3, #2
 80053ae:	3302      	adds	r3, #2
 80053b0:	69ba      	ldr	r2, [r7, #24]
 80053b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80053b6:	4b37      	ldr	r3, [pc, #220]	; (8005494 <HAL_GPIO_Init+0x300>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80053bc:	693b      	ldr	r3, [r7, #16]
 80053be:	43db      	mvns	r3, r3
 80053c0:	69ba      	ldr	r2, [r7, #24]
 80053c2:	4013      	ands	r3, r2
 80053c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	685b      	ldr	r3, [r3, #4]
 80053ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d003      	beq.n	80053da <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80053d2:	69ba      	ldr	r2, [r7, #24]
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	4313      	orrs	r3, r2
 80053d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80053da:	4a2e      	ldr	r2, [pc, #184]	; (8005494 <HAL_GPIO_Init+0x300>)
 80053dc:	69bb      	ldr	r3, [r7, #24]
 80053de:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80053e0:	4b2c      	ldr	r3, [pc, #176]	; (8005494 <HAL_GPIO_Init+0x300>)
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	43db      	mvns	r3, r3
 80053ea:	69ba      	ldr	r2, [r7, #24]
 80053ec:	4013      	ands	r3, r2
 80053ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d003      	beq.n	8005404 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80053fc:	69ba      	ldr	r2, [r7, #24]
 80053fe:	693b      	ldr	r3, [r7, #16]
 8005400:	4313      	orrs	r3, r2
 8005402:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005404:	4a23      	ldr	r2, [pc, #140]	; (8005494 <HAL_GPIO_Init+0x300>)
 8005406:	69bb      	ldr	r3, [r7, #24]
 8005408:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800540a:	4b22      	ldr	r3, [pc, #136]	; (8005494 <HAL_GPIO_Init+0x300>)
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005410:	693b      	ldr	r3, [r7, #16]
 8005412:	43db      	mvns	r3, r3
 8005414:	69ba      	ldr	r2, [r7, #24]
 8005416:	4013      	ands	r3, r2
 8005418:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d003      	beq.n	800542e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005426:	69ba      	ldr	r2, [r7, #24]
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	4313      	orrs	r3, r2
 800542c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800542e:	4a19      	ldr	r2, [pc, #100]	; (8005494 <HAL_GPIO_Init+0x300>)
 8005430:	69bb      	ldr	r3, [r7, #24]
 8005432:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005434:	4b17      	ldr	r3, [pc, #92]	; (8005494 <HAL_GPIO_Init+0x300>)
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800543a:	693b      	ldr	r3, [r7, #16]
 800543c:	43db      	mvns	r3, r3
 800543e:	69ba      	ldr	r2, [r7, #24]
 8005440:	4013      	ands	r3, r2
 8005442:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800544c:	2b00      	cmp	r3, #0
 800544e:	d003      	beq.n	8005458 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005450:	69ba      	ldr	r2, [r7, #24]
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	4313      	orrs	r3, r2
 8005456:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005458:	4a0e      	ldr	r2, [pc, #56]	; (8005494 <HAL_GPIO_Init+0x300>)
 800545a:	69bb      	ldr	r3, [r7, #24]
 800545c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800545e:	69fb      	ldr	r3, [r7, #28]
 8005460:	3301      	adds	r3, #1
 8005462:	61fb      	str	r3, [r7, #28]
 8005464:	69fb      	ldr	r3, [r7, #28]
 8005466:	2b0f      	cmp	r3, #15
 8005468:	f67f aea2 	bls.w	80051b0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800546c:	bf00      	nop
 800546e:	3724      	adds	r7, #36	; 0x24
 8005470:	46bd      	mov	sp, r7
 8005472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005476:	4770      	bx	lr
 8005478:	40023800 	.word	0x40023800
 800547c:	40013800 	.word	0x40013800
 8005480:	40020000 	.word	0x40020000
 8005484:	40020400 	.word	0x40020400
 8005488:	40020800 	.word	0x40020800
 800548c:	40020c00 	.word	0x40020c00
 8005490:	40021000 	.word	0x40021000
 8005494:	40013c00 	.word	0x40013c00

08005498 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005498:	b480      	push	{r7}
 800549a:	b087      	sub	sp, #28
 800549c:	af00      	add	r7, sp, #0
 800549e:	6078      	str	r0, [r7, #4]
 80054a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80054a2:	2300      	movs	r3, #0
 80054a4:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80054a6:	2300      	movs	r3, #0
 80054a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80054aa:	2300      	movs	r3, #0
 80054ac:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80054ae:	2300      	movs	r3, #0
 80054b0:	617b      	str	r3, [r7, #20]
 80054b2:	e0bb      	b.n	800562c <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80054b4:	2201      	movs	r2, #1
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	fa02 f303 	lsl.w	r3, r2, r3
 80054bc:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80054be:	683a      	ldr	r2, [r7, #0]
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	4013      	ands	r3, r2
 80054c4:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80054c6:	68fa      	ldr	r2, [r7, #12]
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	429a      	cmp	r2, r3
 80054cc:	f040 80ab 	bne.w	8005626 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80054d0:	4a5b      	ldr	r2, [pc, #364]	; (8005640 <HAL_GPIO_DeInit+0x1a8>)
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	089b      	lsrs	r3, r3, #2
 80054d6:	3302      	adds	r3, #2
 80054d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054dc:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	f003 0303 	and.w	r3, r3, #3
 80054e4:	009b      	lsls	r3, r3, #2
 80054e6:	220f      	movs	r2, #15
 80054e8:	fa02 f303 	lsl.w	r3, r2, r3
 80054ec:	68ba      	ldr	r2, [r7, #8]
 80054ee:	4013      	ands	r3, r2
 80054f0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	4a53      	ldr	r2, [pc, #332]	; (8005644 <HAL_GPIO_DeInit+0x1ac>)
 80054f6:	4293      	cmp	r3, r2
 80054f8:	d019      	beq.n	800552e <HAL_GPIO_DeInit+0x96>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	4a52      	ldr	r2, [pc, #328]	; (8005648 <HAL_GPIO_DeInit+0x1b0>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d013      	beq.n	800552a <HAL_GPIO_DeInit+0x92>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	4a51      	ldr	r2, [pc, #324]	; (800564c <HAL_GPIO_DeInit+0x1b4>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d00d      	beq.n	8005526 <HAL_GPIO_DeInit+0x8e>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	4a50      	ldr	r2, [pc, #320]	; (8005650 <HAL_GPIO_DeInit+0x1b8>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d007      	beq.n	8005522 <HAL_GPIO_DeInit+0x8a>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	4a4f      	ldr	r2, [pc, #316]	; (8005654 <HAL_GPIO_DeInit+0x1bc>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d101      	bne.n	800551e <HAL_GPIO_DeInit+0x86>
 800551a:	2304      	movs	r3, #4
 800551c:	e008      	b.n	8005530 <HAL_GPIO_DeInit+0x98>
 800551e:	2307      	movs	r3, #7
 8005520:	e006      	b.n	8005530 <HAL_GPIO_DeInit+0x98>
 8005522:	2303      	movs	r3, #3
 8005524:	e004      	b.n	8005530 <HAL_GPIO_DeInit+0x98>
 8005526:	2302      	movs	r3, #2
 8005528:	e002      	b.n	8005530 <HAL_GPIO_DeInit+0x98>
 800552a:	2301      	movs	r3, #1
 800552c:	e000      	b.n	8005530 <HAL_GPIO_DeInit+0x98>
 800552e:	2300      	movs	r3, #0
 8005530:	697a      	ldr	r2, [r7, #20]
 8005532:	f002 0203 	and.w	r2, r2, #3
 8005536:	0092      	lsls	r2, r2, #2
 8005538:	4093      	lsls	r3, r2
 800553a:	68ba      	ldr	r2, [r7, #8]
 800553c:	429a      	cmp	r2, r3
 800553e:	d132      	bne.n	80055a6 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8005540:	4b45      	ldr	r3, [pc, #276]	; (8005658 <HAL_GPIO_DeInit+0x1c0>)
 8005542:	681a      	ldr	r2, [r3, #0]
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	43db      	mvns	r3, r3
 8005548:	4943      	ldr	r1, [pc, #268]	; (8005658 <HAL_GPIO_DeInit+0x1c0>)
 800554a:	4013      	ands	r3, r2
 800554c:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800554e:	4b42      	ldr	r3, [pc, #264]	; (8005658 <HAL_GPIO_DeInit+0x1c0>)
 8005550:	685a      	ldr	r2, [r3, #4]
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	43db      	mvns	r3, r3
 8005556:	4940      	ldr	r1, [pc, #256]	; (8005658 <HAL_GPIO_DeInit+0x1c0>)
 8005558:	4013      	ands	r3, r2
 800555a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800555c:	4b3e      	ldr	r3, [pc, #248]	; (8005658 <HAL_GPIO_DeInit+0x1c0>)
 800555e:	689a      	ldr	r2, [r3, #8]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	43db      	mvns	r3, r3
 8005564:	493c      	ldr	r1, [pc, #240]	; (8005658 <HAL_GPIO_DeInit+0x1c0>)
 8005566:	4013      	ands	r3, r2
 8005568:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800556a:	4b3b      	ldr	r3, [pc, #236]	; (8005658 <HAL_GPIO_DeInit+0x1c0>)
 800556c:	68da      	ldr	r2, [r3, #12]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	43db      	mvns	r3, r3
 8005572:	4939      	ldr	r1, [pc, #228]	; (8005658 <HAL_GPIO_DeInit+0x1c0>)
 8005574:	4013      	ands	r3, r2
 8005576:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	f003 0303 	and.w	r3, r3, #3
 800557e:	009b      	lsls	r3, r3, #2
 8005580:	220f      	movs	r2, #15
 8005582:	fa02 f303 	lsl.w	r3, r2, r3
 8005586:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005588:	4a2d      	ldr	r2, [pc, #180]	; (8005640 <HAL_GPIO_DeInit+0x1a8>)
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	089b      	lsrs	r3, r3, #2
 800558e:	3302      	adds	r3, #2
 8005590:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	43da      	mvns	r2, r3
 8005598:	4829      	ldr	r0, [pc, #164]	; (8005640 <HAL_GPIO_DeInit+0x1a8>)
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	089b      	lsrs	r3, r3, #2
 800559e:	400a      	ands	r2, r1
 80055a0:	3302      	adds	r3, #2
 80055a2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681a      	ldr	r2, [r3, #0]
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	005b      	lsls	r3, r3, #1
 80055ae:	2103      	movs	r1, #3
 80055b0:	fa01 f303 	lsl.w	r3, r1, r3
 80055b4:	43db      	mvns	r3, r3
 80055b6:	401a      	ands	r2, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80055bc:	697b      	ldr	r3, [r7, #20]
 80055be:	08da      	lsrs	r2, r3, #3
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	3208      	adds	r2, #8
 80055c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	f003 0307 	and.w	r3, r3, #7
 80055ce:	009b      	lsls	r3, r3, #2
 80055d0:	220f      	movs	r2, #15
 80055d2:	fa02 f303 	lsl.w	r3, r2, r3
 80055d6:	43db      	mvns	r3, r3
 80055d8:	697a      	ldr	r2, [r7, #20]
 80055da:	08d2      	lsrs	r2, r2, #3
 80055dc:	4019      	ands	r1, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	3208      	adds	r2, #8
 80055e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	68da      	ldr	r2, [r3, #12]
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	005b      	lsls	r3, r3, #1
 80055ee:	2103      	movs	r1, #3
 80055f0:	fa01 f303 	lsl.w	r3, r1, r3
 80055f4:	43db      	mvns	r3, r3
 80055f6:	401a      	ands	r2, r3
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	685a      	ldr	r2, [r3, #4]
 8005600:	2101      	movs	r1, #1
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	fa01 f303 	lsl.w	r3, r1, r3
 8005608:	43db      	mvns	r3, r3
 800560a:	401a      	ands	r2, r3
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	689a      	ldr	r2, [r3, #8]
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	005b      	lsls	r3, r3, #1
 8005618:	2103      	movs	r1, #3
 800561a:	fa01 f303 	lsl.w	r3, r1, r3
 800561e:	43db      	mvns	r3, r3
 8005620:	401a      	ands	r2, r3
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	3301      	adds	r3, #1
 800562a:	617b      	str	r3, [r7, #20]
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	2b0f      	cmp	r3, #15
 8005630:	f67f af40 	bls.w	80054b4 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8005634:	bf00      	nop
 8005636:	371c      	adds	r7, #28
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr
 8005640:	40013800 	.word	0x40013800
 8005644:	40020000 	.word	0x40020000
 8005648:	40020400 	.word	0x40020400
 800564c:	40020800 	.word	0x40020800
 8005650:	40020c00 	.word	0x40020c00
 8005654:	40021000 	.word	0x40021000
 8005658:	40013c00 	.word	0x40013c00

0800565c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800565c:	b480      	push	{r7}
 800565e:	b085      	sub	sp, #20
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
 8005664:	460b      	mov	r3, r1
 8005666:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	691a      	ldr	r2, [r3, #16]
 800566c:	887b      	ldrh	r3, [r7, #2]
 800566e:	4013      	ands	r3, r2
 8005670:	2b00      	cmp	r3, #0
 8005672:	d002      	beq.n	800567a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005674:	2301      	movs	r3, #1
 8005676:	73fb      	strb	r3, [r7, #15]
 8005678:	e001      	b.n	800567e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800567a:	2300      	movs	r3, #0
 800567c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800567e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005680:	4618      	mov	r0, r3
 8005682:	3714      	adds	r7, #20
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr

0800568c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800568c:	b480      	push	{r7}
 800568e:	b083      	sub	sp, #12
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	460b      	mov	r3, r1
 8005696:	807b      	strh	r3, [r7, #2]
 8005698:	4613      	mov	r3, r2
 800569a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800569c:	787b      	ldrb	r3, [r7, #1]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d003      	beq.n	80056aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80056a2:	887a      	ldrh	r2, [r7, #2]
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80056a8:	e003      	b.n	80056b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80056aa:	887b      	ldrh	r3, [r7, #2]
 80056ac:	041a      	lsls	r2, r3, #16
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	619a      	str	r2, [r3, #24]
}
 80056b2:	bf00      	nop
 80056b4:	370c      	adds	r7, #12
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr

080056be <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80056be:	b480      	push	{r7}
 80056c0:	b083      	sub	sp, #12
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	6078      	str	r0, [r7, #4]
 80056c6:	460b      	mov	r3, r1
 80056c8:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	695a      	ldr	r2, [r3, #20]
 80056ce:	887b      	ldrh	r3, [r7, #2]
 80056d0:	401a      	ands	r2, r3
 80056d2:	887b      	ldrh	r3, [r7, #2]
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d104      	bne.n	80056e2 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80056d8:	887b      	ldrh	r3, [r7, #2]
 80056da:	041a      	lsls	r2, r3, #16
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80056e0:	e002      	b.n	80056e8 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80056e2:	887a      	ldrh	r2, [r7, #2]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	619a      	str	r2, [r3, #24]
}
 80056e8:	bf00      	nop
 80056ea:	370c      	adds	r7, #12
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr

080056f4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b086      	sub	sp, #24
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d101      	bne.n	8005706 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	e25b      	b.n	8005bbe <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f003 0301 	and.w	r3, r3, #1
 800570e:	2b00      	cmp	r3, #0
 8005710:	d075      	beq.n	80057fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005712:	4ba3      	ldr	r3, [pc, #652]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	f003 030c 	and.w	r3, r3, #12
 800571a:	2b04      	cmp	r3, #4
 800571c:	d00c      	beq.n	8005738 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800571e:	4ba0      	ldr	r3, [pc, #640]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005726:	2b08      	cmp	r3, #8
 8005728:	d112      	bne.n	8005750 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800572a:	4b9d      	ldr	r3, [pc, #628]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005732:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005736:	d10b      	bne.n	8005750 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005738:	4b99      	ldr	r3, [pc, #612]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005740:	2b00      	cmp	r3, #0
 8005742:	d05b      	beq.n	80057fc <HAL_RCC_OscConfig+0x108>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d157      	bne.n	80057fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800574c:	2301      	movs	r3, #1
 800574e:	e236      	b.n	8005bbe <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	685b      	ldr	r3, [r3, #4]
 8005754:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005758:	d106      	bne.n	8005768 <HAL_RCC_OscConfig+0x74>
 800575a:	4b91      	ldr	r3, [pc, #580]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a90      	ldr	r2, [pc, #576]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005760:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005764:	6013      	str	r3, [r2, #0]
 8005766:	e01d      	b.n	80057a4 <HAL_RCC_OscConfig+0xb0>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005770:	d10c      	bne.n	800578c <HAL_RCC_OscConfig+0x98>
 8005772:	4b8b      	ldr	r3, [pc, #556]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a8a      	ldr	r2, [pc, #552]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005778:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800577c:	6013      	str	r3, [r2, #0]
 800577e:	4b88      	ldr	r3, [pc, #544]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a87      	ldr	r2, [pc, #540]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005784:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005788:	6013      	str	r3, [r2, #0]
 800578a:	e00b      	b.n	80057a4 <HAL_RCC_OscConfig+0xb0>
 800578c:	4b84      	ldr	r3, [pc, #528]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a83      	ldr	r2, [pc, #524]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005792:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005796:	6013      	str	r3, [r2, #0]
 8005798:	4b81      	ldr	r3, [pc, #516]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4a80      	ldr	r2, [pc, #512]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 800579e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80057a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d013      	beq.n	80057d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057ac:	f7fe ff94 	bl	80046d8 <HAL_GetTick>
 80057b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057b2:	e008      	b.n	80057c6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80057b4:	f7fe ff90 	bl	80046d8 <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	2b64      	cmp	r3, #100	; 0x64
 80057c0:	d901      	bls.n	80057c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e1fb      	b.n	8005bbe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80057c6:	4b76      	ldr	r3, [pc, #472]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d0f0      	beq.n	80057b4 <HAL_RCC_OscConfig+0xc0>
 80057d2:	e014      	b.n	80057fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057d4:	f7fe ff80 	bl	80046d8 <HAL_GetTick>
 80057d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057da:	e008      	b.n	80057ee <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80057dc:	f7fe ff7c 	bl	80046d8 <HAL_GetTick>
 80057e0:	4602      	mov	r2, r0
 80057e2:	693b      	ldr	r3, [r7, #16]
 80057e4:	1ad3      	subs	r3, r2, r3
 80057e6:	2b64      	cmp	r3, #100	; 0x64
 80057e8:	d901      	bls.n	80057ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80057ea:	2303      	movs	r3, #3
 80057ec:	e1e7      	b.n	8005bbe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057ee:	4b6c      	ldr	r3, [pc, #432]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d1f0      	bne.n	80057dc <HAL_RCC_OscConfig+0xe8>
 80057fa:	e000      	b.n	80057fe <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f003 0302 	and.w	r3, r3, #2
 8005806:	2b00      	cmp	r3, #0
 8005808:	d063      	beq.n	80058d2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800580a:	4b65      	ldr	r3, [pc, #404]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 800580c:	689b      	ldr	r3, [r3, #8]
 800580e:	f003 030c 	and.w	r3, r3, #12
 8005812:	2b00      	cmp	r3, #0
 8005814:	d00b      	beq.n	800582e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005816:	4b62      	ldr	r3, [pc, #392]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800581e:	2b08      	cmp	r3, #8
 8005820:	d11c      	bne.n	800585c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005822:	4b5f      	ldr	r3, [pc, #380]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800582a:	2b00      	cmp	r3, #0
 800582c:	d116      	bne.n	800585c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800582e:	4b5c      	ldr	r3, [pc, #368]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 0302 	and.w	r3, r3, #2
 8005836:	2b00      	cmp	r3, #0
 8005838:	d005      	beq.n	8005846 <HAL_RCC_OscConfig+0x152>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	2b01      	cmp	r3, #1
 8005840:	d001      	beq.n	8005846 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005842:	2301      	movs	r3, #1
 8005844:	e1bb      	b.n	8005bbe <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005846:	4b56      	ldr	r3, [pc, #344]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	00db      	lsls	r3, r3, #3
 8005854:	4952      	ldr	r1, [pc, #328]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005856:	4313      	orrs	r3, r2
 8005858:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800585a:	e03a      	b.n	80058d2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	68db      	ldr	r3, [r3, #12]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d020      	beq.n	80058a6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005864:	4b4f      	ldr	r3, [pc, #316]	; (80059a4 <HAL_RCC_OscConfig+0x2b0>)
 8005866:	2201      	movs	r2, #1
 8005868:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800586a:	f7fe ff35 	bl	80046d8 <HAL_GetTick>
 800586e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005870:	e008      	b.n	8005884 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005872:	f7fe ff31 	bl	80046d8 <HAL_GetTick>
 8005876:	4602      	mov	r2, r0
 8005878:	693b      	ldr	r3, [r7, #16]
 800587a:	1ad3      	subs	r3, r2, r3
 800587c:	2b02      	cmp	r3, #2
 800587e:	d901      	bls.n	8005884 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005880:	2303      	movs	r3, #3
 8005882:	e19c      	b.n	8005bbe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005884:	4b46      	ldr	r3, [pc, #280]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 0302 	and.w	r3, r3, #2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d0f0      	beq.n	8005872 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005890:	4b43      	ldr	r3, [pc, #268]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	691b      	ldr	r3, [r3, #16]
 800589c:	00db      	lsls	r3, r3, #3
 800589e:	4940      	ldr	r1, [pc, #256]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 80058a0:	4313      	orrs	r3, r2
 80058a2:	600b      	str	r3, [r1, #0]
 80058a4:	e015      	b.n	80058d2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80058a6:	4b3f      	ldr	r3, [pc, #252]	; (80059a4 <HAL_RCC_OscConfig+0x2b0>)
 80058a8:	2200      	movs	r2, #0
 80058aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058ac:	f7fe ff14 	bl	80046d8 <HAL_GetTick>
 80058b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058b2:	e008      	b.n	80058c6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80058b4:	f7fe ff10 	bl	80046d8 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	2b02      	cmp	r3, #2
 80058c0:	d901      	bls.n	80058c6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e17b      	b.n	8005bbe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80058c6:	4b36      	ldr	r3, [pc, #216]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f003 0302 	and.w	r3, r3, #2
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d1f0      	bne.n	80058b4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 0308 	and.w	r3, r3, #8
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d030      	beq.n	8005940 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	695b      	ldr	r3, [r3, #20]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d016      	beq.n	8005914 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058e6:	4b30      	ldr	r3, [pc, #192]	; (80059a8 <HAL_RCC_OscConfig+0x2b4>)
 80058e8:	2201      	movs	r2, #1
 80058ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058ec:	f7fe fef4 	bl	80046d8 <HAL_GetTick>
 80058f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058f2:	e008      	b.n	8005906 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80058f4:	f7fe fef0 	bl	80046d8 <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d901      	bls.n	8005906 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005902:	2303      	movs	r3, #3
 8005904:	e15b      	b.n	8005bbe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005906:	4b26      	ldr	r3, [pc, #152]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005908:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800590a:	f003 0302 	and.w	r3, r3, #2
 800590e:	2b00      	cmp	r3, #0
 8005910:	d0f0      	beq.n	80058f4 <HAL_RCC_OscConfig+0x200>
 8005912:	e015      	b.n	8005940 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005914:	4b24      	ldr	r3, [pc, #144]	; (80059a8 <HAL_RCC_OscConfig+0x2b4>)
 8005916:	2200      	movs	r2, #0
 8005918:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800591a:	f7fe fedd 	bl	80046d8 <HAL_GetTick>
 800591e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005920:	e008      	b.n	8005934 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005922:	f7fe fed9 	bl	80046d8 <HAL_GetTick>
 8005926:	4602      	mov	r2, r0
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	1ad3      	subs	r3, r2, r3
 800592c:	2b02      	cmp	r3, #2
 800592e:	d901      	bls.n	8005934 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005930:	2303      	movs	r3, #3
 8005932:	e144      	b.n	8005bbe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005934:	4b1a      	ldr	r3, [pc, #104]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005936:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005938:	f003 0302 	and.w	r3, r3, #2
 800593c:	2b00      	cmp	r3, #0
 800593e:	d1f0      	bne.n	8005922 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f003 0304 	and.w	r3, r3, #4
 8005948:	2b00      	cmp	r3, #0
 800594a:	f000 80a0 	beq.w	8005a8e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800594e:	2300      	movs	r3, #0
 8005950:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005952:	4b13      	ldr	r3, [pc, #76]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800595a:	2b00      	cmp	r3, #0
 800595c:	d10f      	bne.n	800597e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800595e:	2300      	movs	r3, #0
 8005960:	60bb      	str	r3, [r7, #8]
 8005962:	4b0f      	ldr	r3, [pc, #60]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005966:	4a0e      	ldr	r2, [pc, #56]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005968:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800596c:	6413      	str	r3, [r2, #64]	; 0x40
 800596e:	4b0c      	ldr	r3, [pc, #48]	; (80059a0 <HAL_RCC_OscConfig+0x2ac>)
 8005970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005972:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005976:	60bb      	str	r3, [r7, #8]
 8005978:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800597a:	2301      	movs	r3, #1
 800597c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800597e:	4b0b      	ldr	r3, [pc, #44]	; (80059ac <HAL_RCC_OscConfig+0x2b8>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005986:	2b00      	cmp	r3, #0
 8005988:	d121      	bne.n	80059ce <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800598a:	4b08      	ldr	r3, [pc, #32]	; (80059ac <HAL_RCC_OscConfig+0x2b8>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	4a07      	ldr	r2, [pc, #28]	; (80059ac <HAL_RCC_OscConfig+0x2b8>)
 8005990:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005994:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005996:	f7fe fe9f 	bl	80046d8 <HAL_GetTick>
 800599a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800599c:	e011      	b.n	80059c2 <HAL_RCC_OscConfig+0x2ce>
 800599e:	bf00      	nop
 80059a0:	40023800 	.word	0x40023800
 80059a4:	42470000 	.word	0x42470000
 80059a8:	42470e80 	.word	0x42470e80
 80059ac:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80059b0:	f7fe fe92 	bl	80046d8 <HAL_GetTick>
 80059b4:	4602      	mov	r2, r0
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	2b02      	cmp	r3, #2
 80059bc:	d901      	bls.n	80059c2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80059be:	2303      	movs	r3, #3
 80059c0:	e0fd      	b.n	8005bbe <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80059c2:	4b81      	ldr	r3, [pc, #516]	; (8005bc8 <HAL_RCC_OscConfig+0x4d4>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d0f0      	beq.n	80059b0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	2b01      	cmp	r3, #1
 80059d4:	d106      	bne.n	80059e4 <HAL_RCC_OscConfig+0x2f0>
 80059d6:	4b7d      	ldr	r3, [pc, #500]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 80059d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059da:	4a7c      	ldr	r2, [pc, #496]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 80059dc:	f043 0301 	orr.w	r3, r3, #1
 80059e0:	6713      	str	r3, [r2, #112]	; 0x70
 80059e2:	e01c      	b.n	8005a1e <HAL_RCC_OscConfig+0x32a>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	689b      	ldr	r3, [r3, #8]
 80059e8:	2b05      	cmp	r3, #5
 80059ea:	d10c      	bne.n	8005a06 <HAL_RCC_OscConfig+0x312>
 80059ec:	4b77      	ldr	r3, [pc, #476]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 80059ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059f0:	4a76      	ldr	r2, [pc, #472]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 80059f2:	f043 0304 	orr.w	r3, r3, #4
 80059f6:	6713      	str	r3, [r2, #112]	; 0x70
 80059f8:	4b74      	ldr	r3, [pc, #464]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 80059fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059fc:	4a73      	ldr	r2, [pc, #460]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 80059fe:	f043 0301 	orr.w	r3, r3, #1
 8005a02:	6713      	str	r3, [r2, #112]	; 0x70
 8005a04:	e00b      	b.n	8005a1e <HAL_RCC_OscConfig+0x32a>
 8005a06:	4b71      	ldr	r3, [pc, #452]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 8005a08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a0a:	4a70      	ldr	r2, [pc, #448]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 8005a0c:	f023 0301 	bic.w	r3, r3, #1
 8005a10:	6713      	str	r3, [r2, #112]	; 0x70
 8005a12:	4b6e      	ldr	r3, [pc, #440]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 8005a14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a16:	4a6d      	ldr	r2, [pc, #436]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 8005a18:	f023 0304 	bic.w	r3, r3, #4
 8005a1c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	689b      	ldr	r3, [r3, #8]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d015      	beq.n	8005a52 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a26:	f7fe fe57 	bl	80046d8 <HAL_GetTick>
 8005a2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a2c:	e00a      	b.n	8005a44 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a2e:	f7fe fe53 	bl	80046d8 <HAL_GetTick>
 8005a32:	4602      	mov	r2, r0
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	1ad3      	subs	r3, r2, r3
 8005a38:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d901      	bls.n	8005a44 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e0bc      	b.n	8005bbe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005a44:	4b61      	ldr	r3, [pc, #388]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 8005a46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a48:	f003 0302 	and.w	r3, r3, #2
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d0ee      	beq.n	8005a2e <HAL_RCC_OscConfig+0x33a>
 8005a50:	e014      	b.n	8005a7c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a52:	f7fe fe41 	bl	80046d8 <HAL_GetTick>
 8005a56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a58:	e00a      	b.n	8005a70 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005a5a:	f7fe fe3d 	bl	80046d8 <HAL_GetTick>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	1ad3      	subs	r3, r2, r3
 8005a64:	f241 3288 	movw	r2, #5000	; 0x1388
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d901      	bls.n	8005a70 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	e0a6      	b.n	8005bbe <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a70:	4b56      	ldr	r3, [pc, #344]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 8005a72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a74:	f003 0302 	and.w	r3, r3, #2
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d1ee      	bne.n	8005a5a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005a7c:	7dfb      	ldrb	r3, [r7, #23]
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d105      	bne.n	8005a8e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a82:	4b52      	ldr	r3, [pc, #328]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 8005a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a86:	4a51      	ldr	r2, [pc, #324]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 8005a88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a8c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	699b      	ldr	r3, [r3, #24]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	f000 8092 	beq.w	8005bbc <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a98:	4b4c      	ldr	r3, [pc, #304]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f003 030c 	and.w	r3, r3, #12
 8005aa0:	2b08      	cmp	r3, #8
 8005aa2:	d05c      	beq.n	8005b5e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	699b      	ldr	r3, [r3, #24]
 8005aa8:	2b02      	cmp	r3, #2
 8005aaa:	d141      	bne.n	8005b30 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005aac:	4b48      	ldr	r3, [pc, #288]	; (8005bd0 <HAL_RCC_OscConfig+0x4dc>)
 8005aae:	2200      	movs	r2, #0
 8005ab0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ab2:	f7fe fe11 	bl	80046d8 <HAL_GetTick>
 8005ab6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ab8:	e008      	b.n	8005acc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005aba:	f7fe fe0d 	bl	80046d8 <HAL_GetTick>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	1ad3      	subs	r3, r2, r3
 8005ac4:	2b02      	cmp	r3, #2
 8005ac6:	d901      	bls.n	8005acc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005ac8:	2303      	movs	r3, #3
 8005aca:	e078      	b.n	8005bbe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005acc:	4b3f      	ldr	r3, [pc, #252]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d1f0      	bne.n	8005aba <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	69da      	ldr	r2, [r3, #28]
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	6a1b      	ldr	r3, [r3, #32]
 8005ae0:	431a      	orrs	r2, r3
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ae6:	019b      	lsls	r3, r3, #6
 8005ae8:	431a      	orrs	r2, r3
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aee:	085b      	lsrs	r3, r3, #1
 8005af0:	3b01      	subs	r3, #1
 8005af2:	041b      	lsls	r3, r3, #16
 8005af4:	431a      	orrs	r2, r3
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005afa:	061b      	lsls	r3, r3, #24
 8005afc:	4933      	ldr	r1, [pc, #204]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 8005afe:	4313      	orrs	r3, r2
 8005b00:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b02:	4b33      	ldr	r3, [pc, #204]	; (8005bd0 <HAL_RCC_OscConfig+0x4dc>)
 8005b04:	2201      	movs	r2, #1
 8005b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b08:	f7fe fde6 	bl	80046d8 <HAL_GetTick>
 8005b0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b0e:	e008      	b.n	8005b22 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b10:	f7fe fde2 	bl	80046d8 <HAL_GetTick>
 8005b14:	4602      	mov	r2, r0
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	1ad3      	subs	r3, r2, r3
 8005b1a:	2b02      	cmp	r3, #2
 8005b1c:	d901      	bls.n	8005b22 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e04d      	b.n	8005bbe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b22:	4b2a      	ldr	r3, [pc, #168]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d0f0      	beq.n	8005b10 <HAL_RCC_OscConfig+0x41c>
 8005b2e:	e045      	b.n	8005bbc <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b30:	4b27      	ldr	r3, [pc, #156]	; (8005bd0 <HAL_RCC_OscConfig+0x4dc>)
 8005b32:	2200      	movs	r2, #0
 8005b34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b36:	f7fe fdcf 	bl	80046d8 <HAL_GetTick>
 8005b3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b3c:	e008      	b.n	8005b50 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b3e:	f7fe fdcb 	bl	80046d8 <HAL_GetTick>
 8005b42:	4602      	mov	r2, r0
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	1ad3      	subs	r3, r2, r3
 8005b48:	2b02      	cmp	r3, #2
 8005b4a:	d901      	bls.n	8005b50 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8005b4c:	2303      	movs	r3, #3
 8005b4e:	e036      	b.n	8005bbe <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b50:	4b1e      	ldr	r3, [pc, #120]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d1f0      	bne.n	8005b3e <HAL_RCC_OscConfig+0x44a>
 8005b5c:	e02e      	b.n	8005bbc <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	699b      	ldr	r3, [r3, #24]
 8005b62:	2b01      	cmp	r3, #1
 8005b64:	d101      	bne.n	8005b6a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e029      	b.n	8005bbe <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b6a:	4b18      	ldr	r3, [pc, #96]	; (8005bcc <HAL_RCC_OscConfig+0x4d8>)
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	69db      	ldr	r3, [r3, #28]
 8005b7a:	429a      	cmp	r2, r3
 8005b7c:	d11c      	bne.n	8005bb8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d115      	bne.n	8005bb8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005b8c:	68fa      	ldr	r2, [r7, #12]
 8005b8e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005b92:	4013      	ands	r3, r2
 8005b94:	687a      	ldr	r2, [r7, #4]
 8005b96:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d10d      	bne.n	8005bb8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005ba6:	429a      	cmp	r2, r3
 8005ba8:	d106      	bne.n	8005bb8 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d001      	beq.n	8005bbc <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e000      	b.n	8005bbe <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8005bbc:	2300      	movs	r3, #0
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3718      	adds	r7, #24
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
 8005bc6:	bf00      	nop
 8005bc8:	40007000 	.word	0x40007000
 8005bcc:	40023800 	.word	0x40023800
 8005bd0:	42470060 	.word	0x42470060

08005bd4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b084      	sub	sp, #16
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
 8005bdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d101      	bne.n	8005be8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005be4:	2301      	movs	r3, #1
 8005be6:	e0cc      	b.n	8005d82 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005be8:	4b68      	ldr	r3, [pc, #416]	; (8005d8c <HAL_RCC_ClockConfig+0x1b8>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 030f 	and.w	r3, r3, #15
 8005bf0:	683a      	ldr	r2, [r7, #0]
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d90c      	bls.n	8005c10 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bf6:	4b65      	ldr	r3, [pc, #404]	; (8005d8c <HAL_RCC_ClockConfig+0x1b8>)
 8005bf8:	683a      	ldr	r2, [r7, #0]
 8005bfa:	b2d2      	uxtb	r2, r2
 8005bfc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bfe:	4b63      	ldr	r3, [pc, #396]	; (8005d8c <HAL_RCC_ClockConfig+0x1b8>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 030f 	and.w	r3, r3, #15
 8005c06:	683a      	ldr	r2, [r7, #0]
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d001      	beq.n	8005c10 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	e0b8      	b.n	8005d82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f003 0302 	and.w	r3, r3, #2
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d020      	beq.n	8005c5e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0304 	and.w	r3, r3, #4
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d005      	beq.n	8005c34 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c28:	4b59      	ldr	r3, [pc, #356]	; (8005d90 <HAL_RCC_ClockConfig+0x1bc>)
 8005c2a:	689b      	ldr	r3, [r3, #8]
 8005c2c:	4a58      	ldr	r2, [pc, #352]	; (8005d90 <HAL_RCC_ClockConfig+0x1bc>)
 8005c2e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005c32:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f003 0308 	and.w	r3, r3, #8
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d005      	beq.n	8005c4c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c40:	4b53      	ldr	r3, [pc, #332]	; (8005d90 <HAL_RCC_ClockConfig+0x1bc>)
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	4a52      	ldr	r2, [pc, #328]	; (8005d90 <HAL_RCC_ClockConfig+0x1bc>)
 8005c46:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005c4a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c4c:	4b50      	ldr	r3, [pc, #320]	; (8005d90 <HAL_RCC_ClockConfig+0x1bc>)
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	494d      	ldr	r1, [pc, #308]	; (8005d90 <HAL_RCC_ClockConfig+0x1bc>)
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f003 0301 	and.w	r3, r3, #1
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d044      	beq.n	8005cf4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d107      	bne.n	8005c82 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c72:	4b47      	ldr	r3, [pc, #284]	; (8005d90 <HAL_RCC_ClockConfig+0x1bc>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d119      	bne.n	8005cb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e07f      	b.n	8005d82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	685b      	ldr	r3, [r3, #4]
 8005c86:	2b02      	cmp	r3, #2
 8005c88:	d003      	beq.n	8005c92 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c8e:	2b03      	cmp	r3, #3
 8005c90:	d107      	bne.n	8005ca2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c92:	4b3f      	ldr	r3, [pc, #252]	; (8005d90 <HAL_RCC_ClockConfig+0x1bc>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d109      	bne.n	8005cb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	e06f      	b.n	8005d82 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ca2:	4b3b      	ldr	r3, [pc, #236]	; (8005d90 <HAL_RCC_ClockConfig+0x1bc>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f003 0302 	and.w	r3, r3, #2
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d101      	bne.n	8005cb2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	e067      	b.n	8005d82 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005cb2:	4b37      	ldr	r3, [pc, #220]	; (8005d90 <HAL_RCC_ClockConfig+0x1bc>)
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	f023 0203 	bic.w	r2, r3, #3
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	4934      	ldr	r1, [pc, #208]	; (8005d90 <HAL_RCC_ClockConfig+0x1bc>)
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005cc4:	f7fe fd08 	bl	80046d8 <HAL_GetTick>
 8005cc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cca:	e00a      	b.n	8005ce2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ccc:	f7fe fd04 	bl	80046d8 <HAL_GetTick>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d901      	bls.n	8005ce2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005cde:	2303      	movs	r3, #3
 8005ce0:	e04f      	b.n	8005d82 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005ce2:	4b2b      	ldr	r3, [pc, #172]	; (8005d90 <HAL_RCC_ClockConfig+0x1bc>)
 8005ce4:	689b      	ldr	r3, [r3, #8]
 8005ce6:	f003 020c 	and.w	r2, r3, #12
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	009b      	lsls	r3, r3, #2
 8005cf0:	429a      	cmp	r2, r3
 8005cf2:	d1eb      	bne.n	8005ccc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005cf4:	4b25      	ldr	r3, [pc, #148]	; (8005d8c <HAL_RCC_ClockConfig+0x1b8>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	f003 030f 	and.w	r3, r3, #15
 8005cfc:	683a      	ldr	r2, [r7, #0]
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d20c      	bcs.n	8005d1c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d02:	4b22      	ldr	r3, [pc, #136]	; (8005d8c <HAL_RCC_ClockConfig+0x1b8>)
 8005d04:	683a      	ldr	r2, [r7, #0]
 8005d06:	b2d2      	uxtb	r2, r2
 8005d08:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d0a:	4b20      	ldr	r3, [pc, #128]	; (8005d8c <HAL_RCC_ClockConfig+0x1b8>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 030f 	and.w	r3, r3, #15
 8005d12:	683a      	ldr	r2, [r7, #0]
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d001      	beq.n	8005d1c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	e032      	b.n	8005d82 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	f003 0304 	and.w	r3, r3, #4
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d008      	beq.n	8005d3a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d28:	4b19      	ldr	r3, [pc, #100]	; (8005d90 <HAL_RCC_ClockConfig+0x1bc>)
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	68db      	ldr	r3, [r3, #12]
 8005d34:	4916      	ldr	r1, [pc, #88]	; (8005d90 <HAL_RCC_ClockConfig+0x1bc>)
 8005d36:	4313      	orrs	r3, r2
 8005d38:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f003 0308 	and.w	r3, r3, #8
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d009      	beq.n	8005d5a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d46:	4b12      	ldr	r3, [pc, #72]	; (8005d90 <HAL_RCC_ClockConfig+0x1bc>)
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	691b      	ldr	r3, [r3, #16]
 8005d52:	00db      	lsls	r3, r3, #3
 8005d54:	490e      	ldr	r1, [pc, #56]	; (8005d90 <HAL_RCC_ClockConfig+0x1bc>)
 8005d56:	4313      	orrs	r3, r2
 8005d58:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005d5a:	f000 f821 	bl	8005da0 <HAL_RCC_GetSysClockFreq>
 8005d5e:	4601      	mov	r1, r0
 8005d60:	4b0b      	ldr	r3, [pc, #44]	; (8005d90 <HAL_RCC_ClockConfig+0x1bc>)
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	091b      	lsrs	r3, r3, #4
 8005d66:	f003 030f 	and.w	r3, r3, #15
 8005d6a:	4a0a      	ldr	r2, [pc, #40]	; (8005d94 <HAL_RCC_ClockConfig+0x1c0>)
 8005d6c:	5cd3      	ldrb	r3, [r2, r3]
 8005d6e:	fa21 f303 	lsr.w	r3, r1, r3
 8005d72:	4a09      	ldr	r2, [pc, #36]	; (8005d98 <HAL_RCC_ClockConfig+0x1c4>)
 8005d74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005d76:	4b09      	ldr	r3, [pc, #36]	; (8005d9c <HAL_RCC_ClockConfig+0x1c8>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f7fe fc68 	bl	8004650 <HAL_InitTick>

  return HAL_OK;
 8005d80:	2300      	movs	r3, #0
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3710      	adds	r7, #16
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}
 8005d8a:	bf00      	nop
 8005d8c:	40023c00 	.word	0x40023c00
 8005d90:	40023800 	.word	0x40023800
 8005d94:	0800a6dc 	.word	0x0800a6dc
 8005d98:	20000000 	.word	0x20000000
 8005d9c:	20000034 	.word	0x20000034

08005da0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005da0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005da2:	b085      	sub	sp, #20
 8005da4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005da6:	2300      	movs	r3, #0
 8005da8:	607b      	str	r3, [r7, #4]
 8005daa:	2300      	movs	r3, #0
 8005dac:	60fb      	str	r3, [r7, #12]
 8005dae:	2300      	movs	r3, #0
 8005db0:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005db2:	2300      	movs	r3, #0
 8005db4:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005db6:	4b50      	ldr	r3, [pc, #320]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0x158>)
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	f003 030c 	and.w	r3, r3, #12
 8005dbe:	2b04      	cmp	r3, #4
 8005dc0:	d007      	beq.n	8005dd2 <HAL_RCC_GetSysClockFreq+0x32>
 8005dc2:	2b08      	cmp	r3, #8
 8005dc4:	d008      	beq.n	8005dd8 <HAL_RCC_GetSysClockFreq+0x38>
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	f040 808d 	bne.w	8005ee6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005dcc:	4b4b      	ldr	r3, [pc, #300]	; (8005efc <HAL_RCC_GetSysClockFreq+0x15c>)
 8005dce:	60bb      	str	r3, [r7, #8]
       break;
 8005dd0:	e08c      	b.n	8005eec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005dd2:	4b4b      	ldr	r3, [pc, #300]	; (8005f00 <HAL_RCC_GetSysClockFreq+0x160>)
 8005dd4:	60bb      	str	r3, [r7, #8]
      break;
 8005dd6:	e089      	b.n	8005eec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005dd8:	4b47      	ldr	r3, [pc, #284]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0x158>)
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005de0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005de2:	4b45      	ldr	r3, [pc, #276]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0x158>)
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d023      	beq.n	8005e36 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005dee:	4b42      	ldr	r3, [pc, #264]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0x158>)
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	099b      	lsrs	r3, r3, #6
 8005df4:	f04f 0400 	mov.w	r4, #0
 8005df8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005dfc:	f04f 0200 	mov.w	r2, #0
 8005e00:	ea03 0501 	and.w	r5, r3, r1
 8005e04:	ea04 0602 	and.w	r6, r4, r2
 8005e08:	4a3d      	ldr	r2, [pc, #244]	; (8005f00 <HAL_RCC_GetSysClockFreq+0x160>)
 8005e0a:	fb02 f106 	mul.w	r1, r2, r6
 8005e0e:	2200      	movs	r2, #0
 8005e10:	fb02 f205 	mul.w	r2, r2, r5
 8005e14:	440a      	add	r2, r1
 8005e16:	493a      	ldr	r1, [pc, #232]	; (8005f00 <HAL_RCC_GetSysClockFreq+0x160>)
 8005e18:	fba5 0101 	umull	r0, r1, r5, r1
 8005e1c:	1853      	adds	r3, r2, r1
 8005e1e:	4619      	mov	r1, r3
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	f04f 0400 	mov.w	r4, #0
 8005e26:	461a      	mov	r2, r3
 8005e28:	4623      	mov	r3, r4
 8005e2a:	f7fa ff45 	bl	8000cb8 <__aeabi_uldivmod>
 8005e2e:	4603      	mov	r3, r0
 8005e30:	460c      	mov	r4, r1
 8005e32:	60fb      	str	r3, [r7, #12]
 8005e34:	e049      	b.n	8005eca <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e36:	4b30      	ldr	r3, [pc, #192]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0x158>)
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	099b      	lsrs	r3, r3, #6
 8005e3c:	f04f 0400 	mov.w	r4, #0
 8005e40:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005e44:	f04f 0200 	mov.w	r2, #0
 8005e48:	ea03 0501 	and.w	r5, r3, r1
 8005e4c:	ea04 0602 	and.w	r6, r4, r2
 8005e50:	4629      	mov	r1, r5
 8005e52:	4632      	mov	r2, r6
 8005e54:	f04f 0300 	mov.w	r3, #0
 8005e58:	f04f 0400 	mov.w	r4, #0
 8005e5c:	0154      	lsls	r4, r2, #5
 8005e5e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005e62:	014b      	lsls	r3, r1, #5
 8005e64:	4619      	mov	r1, r3
 8005e66:	4622      	mov	r2, r4
 8005e68:	1b49      	subs	r1, r1, r5
 8005e6a:	eb62 0206 	sbc.w	r2, r2, r6
 8005e6e:	f04f 0300 	mov.w	r3, #0
 8005e72:	f04f 0400 	mov.w	r4, #0
 8005e76:	0194      	lsls	r4, r2, #6
 8005e78:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005e7c:	018b      	lsls	r3, r1, #6
 8005e7e:	1a5b      	subs	r3, r3, r1
 8005e80:	eb64 0402 	sbc.w	r4, r4, r2
 8005e84:	f04f 0100 	mov.w	r1, #0
 8005e88:	f04f 0200 	mov.w	r2, #0
 8005e8c:	00e2      	lsls	r2, r4, #3
 8005e8e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005e92:	00d9      	lsls	r1, r3, #3
 8005e94:	460b      	mov	r3, r1
 8005e96:	4614      	mov	r4, r2
 8005e98:	195b      	adds	r3, r3, r5
 8005e9a:	eb44 0406 	adc.w	r4, r4, r6
 8005e9e:	f04f 0100 	mov.w	r1, #0
 8005ea2:	f04f 0200 	mov.w	r2, #0
 8005ea6:	02a2      	lsls	r2, r4, #10
 8005ea8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005eac:	0299      	lsls	r1, r3, #10
 8005eae:	460b      	mov	r3, r1
 8005eb0:	4614      	mov	r4, r2
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	4621      	mov	r1, r4
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	f04f 0400 	mov.w	r4, #0
 8005ebc:	461a      	mov	r2, r3
 8005ebe:	4623      	mov	r3, r4
 8005ec0:	f7fa fefa 	bl	8000cb8 <__aeabi_uldivmod>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	460c      	mov	r4, r1
 8005ec8:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005eca:	4b0b      	ldr	r3, [pc, #44]	; (8005ef8 <HAL_RCC_GetSysClockFreq+0x158>)
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	0c1b      	lsrs	r3, r3, #16
 8005ed0:	f003 0303 	and.w	r3, r3, #3
 8005ed4:	3301      	adds	r3, #1
 8005ed6:	005b      	lsls	r3, r3, #1
 8005ed8:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005eda:	68fa      	ldr	r2, [r7, #12]
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ee2:	60bb      	str	r3, [r7, #8]
      break;
 8005ee4:	e002      	b.n	8005eec <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005ee6:	4b05      	ldr	r3, [pc, #20]	; (8005efc <HAL_RCC_GetSysClockFreq+0x15c>)
 8005ee8:	60bb      	str	r3, [r7, #8]
      break;
 8005eea:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005eec:	68bb      	ldr	r3, [r7, #8]
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3714      	adds	r7, #20
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	40023800 	.word	0x40023800
 8005efc:	00f42400 	.word	0x00f42400
 8005f00:	017d7840 	.word	0x017d7840

08005f04 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f04:	b480      	push	{r7}
 8005f06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f08:	4b03      	ldr	r3, [pc, #12]	; (8005f18 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr
 8005f16:	bf00      	nop
 8005f18:	20000000 	.word	0x20000000

08005f1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005f20:	f7ff fff0 	bl	8005f04 <HAL_RCC_GetHCLKFreq>
 8005f24:	4601      	mov	r1, r0
 8005f26:	4b05      	ldr	r3, [pc, #20]	; (8005f3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	0a9b      	lsrs	r3, r3, #10
 8005f2c:	f003 0307 	and.w	r3, r3, #7
 8005f30:	4a03      	ldr	r2, [pc, #12]	; (8005f40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f32:	5cd3      	ldrb	r3, [r2, r3]
 8005f34:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	bd80      	pop	{r7, pc}
 8005f3c:	40023800 	.word	0x40023800
 8005f40:	0800a6ec 	.word	0x0800a6ec

08005f44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005f48:	f7ff ffdc 	bl	8005f04 <HAL_RCC_GetHCLKFreq>
 8005f4c:	4601      	mov	r1, r0
 8005f4e:	4b05      	ldr	r3, [pc, #20]	; (8005f64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f50:	689b      	ldr	r3, [r3, #8]
 8005f52:	0b5b      	lsrs	r3, r3, #13
 8005f54:	f003 0307 	and.w	r3, r3, #7
 8005f58:	4a03      	ldr	r2, [pc, #12]	; (8005f68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f5a:	5cd3      	ldrb	r3, [r2, r3]
 8005f5c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005f60:	4618      	mov	r0, r3
 8005f62:	bd80      	pop	{r7, pc}
 8005f64:	40023800 	.word	0x40023800
 8005f68:	0800a6ec 	.word	0x0800a6ec

08005f6c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b088      	sub	sp, #32
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	685b      	ldr	r3, [r3, #4]
 8005f7a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005f84:	69bb      	ldr	r3, [r7, #24]
 8005f86:	099b      	lsrs	r3, r3, #6
 8005f88:	f003 0301 	and.w	r3, r3, #1
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d10f      	bne.n	8005fb0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d00a      	beq.n	8005fb0 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	099b      	lsrs	r3, r3, #6
 8005f9e:	f003 0301 	and.w	r3, r3, #1
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d004      	beq.n	8005fb0 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005faa:	6878      	ldr	r0, [r7, #4]
 8005fac:	4798      	blx	r3
    return;
 8005fae:	e0d8      	b.n	8006162 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005fb0:	69bb      	ldr	r3, [r7, #24]
 8005fb2:	085b      	lsrs	r3, r3, #1
 8005fb4:	f003 0301 	and.w	r3, r3, #1
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d00a      	beq.n	8005fd2 <HAL_SPI_IRQHandler+0x66>
 8005fbc:	69fb      	ldr	r3, [r7, #28]
 8005fbe:	09db      	lsrs	r3, r3, #7
 8005fc0:	f003 0301 	and.w	r3, r3, #1
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d004      	beq.n	8005fd2 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fcc:	6878      	ldr	r0, [r7, #4]
 8005fce:	4798      	blx	r3
    return;
 8005fd0:	e0c7      	b.n	8006162 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005fd2:	69bb      	ldr	r3, [r7, #24]
 8005fd4:	095b      	lsrs	r3, r3, #5
 8005fd6:	f003 0301 	and.w	r3, r3, #1
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d10c      	bne.n	8005ff8 <HAL_SPI_IRQHandler+0x8c>
 8005fde:	69bb      	ldr	r3, [r7, #24]
 8005fe0:	099b      	lsrs	r3, r3, #6
 8005fe2:	f003 0301 	and.w	r3, r3, #1
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d106      	bne.n	8005ff8 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005fea:	69bb      	ldr	r3, [r7, #24]
 8005fec:	0a1b      	lsrs	r3, r3, #8
 8005fee:	f003 0301 	and.w	r3, r3, #1
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	f000 80b5 	beq.w	8006162 <HAL_SPI_IRQHandler+0x1f6>
 8005ff8:	69fb      	ldr	r3, [r7, #28]
 8005ffa:	095b      	lsrs	r3, r3, #5
 8005ffc:	f003 0301 	and.w	r3, r3, #1
 8006000:	2b00      	cmp	r3, #0
 8006002:	f000 80ae 	beq.w	8006162 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006006:	69bb      	ldr	r3, [r7, #24]
 8006008:	099b      	lsrs	r3, r3, #6
 800600a:	f003 0301 	and.w	r3, r3, #1
 800600e:	2b00      	cmp	r3, #0
 8006010:	d023      	beq.n	800605a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006018:	b2db      	uxtb	r3, r3
 800601a:	2b03      	cmp	r3, #3
 800601c:	d011      	beq.n	8006042 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006022:	f043 0204 	orr.w	r2, r3, #4
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800602a:	2300      	movs	r3, #0
 800602c:	617b      	str	r3, [r7, #20]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	617b      	str	r3, [r7, #20]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	617b      	str	r3, [r7, #20]
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	e00b      	b.n	800605a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006042:	2300      	movs	r3, #0
 8006044:	613b      	str	r3, [r7, #16]
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	68db      	ldr	r3, [r3, #12]
 800604c:	613b      	str	r3, [r7, #16]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	689b      	ldr	r3, [r3, #8]
 8006054:	613b      	str	r3, [r7, #16]
 8006056:	693b      	ldr	r3, [r7, #16]
        return;
 8006058:	e083      	b.n	8006162 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800605a:	69bb      	ldr	r3, [r7, #24]
 800605c:	095b      	lsrs	r3, r3, #5
 800605e:	f003 0301 	and.w	r3, r3, #1
 8006062:	2b00      	cmp	r3, #0
 8006064:	d014      	beq.n	8006090 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800606a:	f043 0201 	orr.w	r2, r3, #1
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006072:	2300      	movs	r3, #0
 8006074:	60fb      	str	r3, [r7, #12]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	60fb      	str	r3, [r7, #12]
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	681a      	ldr	r2, [r3, #0]
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800608c:	601a      	str	r2, [r3, #0]
 800608e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006090:	69bb      	ldr	r3, [r7, #24]
 8006092:	0a1b      	lsrs	r3, r3, #8
 8006094:	f003 0301 	and.w	r3, r3, #1
 8006098:	2b00      	cmp	r3, #0
 800609a:	d00c      	beq.n	80060b6 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060a0:	f043 0208 	orr.w	r2, r3, #8
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80060a8:	2300      	movs	r3, #0
 80060aa:	60bb      	str	r3, [r7, #8]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	689b      	ldr	r3, [r3, #8]
 80060b2:	60bb      	str	r3, [r7, #8]
 80060b4:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d050      	beq.n	8006160 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	685a      	ldr	r2, [r3, #4]
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80060cc:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2201      	movs	r2, #1
 80060d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80060d6:	69fb      	ldr	r3, [r7, #28]
 80060d8:	f003 0302 	and.w	r3, r3, #2
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d104      	bne.n	80060ea <HAL_SPI_IRQHandler+0x17e>
 80060e0:	69fb      	ldr	r3, [r7, #28]
 80060e2:	f003 0301 	and.w	r3, r3, #1
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d034      	beq.n	8006154 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	685a      	ldr	r2, [r3, #4]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f022 0203 	bic.w	r2, r2, #3
 80060f8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d011      	beq.n	8006126 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006106:	4a18      	ldr	r2, [pc, #96]	; (8006168 <HAL_SPI_IRQHandler+0x1fc>)
 8006108:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800610e:	4618      	mov	r0, r3
 8006110:	f7fe fdb6 	bl	8004c80 <HAL_DMA_Abort_IT>
 8006114:	4603      	mov	r3, r0
 8006116:	2b00      	cmp	r3, #0
 8006118:	d005      	beq.n	8006126 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800611e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800612a:	2b00      	cmp	r3, #0
 800612c:	d016      	beq.n	800615c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006132:	4a0d      	ldr	r2, [pc, #52]	; (8006168 <HAL_SPI_IRQHandler+0x1fc>)
 8006134:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800613a:	4618      	mov	r0, r3
 800613c:	f7fe fda0 	bl	8004c80 <HAL_DMA_Abort_IT>
 8006140:	4603      	mov	r3, r0
 8006142:	2b00      	cmp	r3, #0
 8006144:	d00a      	beq.n	800615c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800614a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006152:	e003      	b.n	800615c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006154:	6878      	ldr	r0, [r7, #4]
 8006156:	f7fd fd59 	bl	8003c0c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800615a:	e000      	b.n	800615e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800615c:	bf00      	nop
    return;
 800615e:	bf00      	nop
 8006160:	bf00      	nop
  }
}
 8006162:	3720      	adds	r7, #32
 8006164:	46bd      	mov	sp, r7
 8006166:	bd80      	pop	{r7, pc}
 8006168:	0800616d 	.word	0x0800616d

0800616c <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b084      	sub	sp, #16
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006178:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	2200      	movs	r2, #0
 800617e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006186:	68f8      	ldr	r0, [r7, #12]
 8006188:	f7fd fd40 	bl	8003c0c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800618c:	bf00      	nop
 800618e:	3710      	adds	r7, #16
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}

08006194 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b082      	sub	sp, #8
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d101      	bne.n	80061a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	e01d      	b.n	80061e2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061ac:	b2db      	uxtb	r3, r3
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d106      	bne.n	80061c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	2200      	movs	r2, #0
 80061b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f7fe f980 	bl	80044c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2202      	movs	r2, #2
 80061c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	3304      	adds	r3, #4
 80061d0:	4619      	mov	r1, r3
 80061d2:	4610      	mov	r0, r2
 80061d4:	f000 fb2a 	bl	800682c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80061e0:	2300      	movs	r3, #0
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3708      	adds	r7, #8
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bd80      	pop	{r7, pc}

080061ea <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80061ea:	b580      	push	{r7, lr}
 80061ec:	b082      	sub	sp, #8
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d101      	bne.n	80061fc <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80061f8:	2301      	movs	r3, #1
 80061fa:	e01d      	b.n	8006238 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006202:	b2db      	uxtb	r3, r3
 8006204:	2b00      	cmp	r3, #0
 8006206:	d106      	bne.n	8006216 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2200      	movs	r2, #0
 800620c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f000 f815 	bl	8006240 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2202      	movs	r2, #2
 800621a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681a      	ldr	r2, [r3, #0]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	3304      	adds	r3, #4
 8006226:	4619      	mov	r1, r3
 8006228:	4610      	mov	r0, r2
 800622a:	f000 faff 	bl	800682c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2201      	movs	r2, #1
 8006232:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006236:	2300      	movs	r3, #0
}
 8006238:	4618      	mov	r0, r3
 800623a:	3708      	adds	r7, #8
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}

08006240 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006248:	bf00      	nop
 800624a:	370c      	adds	r7, #12
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr

08006254 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	2b0c      	cmp	r3, #12
 8006262:	d841      	bhi.n	80062e8 <HAL_TIM_IC_Start_IT+0x94>
 8006264:	a201      	add	r2, pc, #4	; (adr r2, 800626c <HAL_TIM_IC_Start_IT+0x18>)
 8006266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800626a:	bf00      	nop
 800626c:	080062a1 	.word	0x080062a1
 8006270:	080062e9 	.word	0x080062e9
 8006274:	080062e9 	.word	0x080062e9
 8006278:	080062e9 	.word	0x080062e9
 800627c:	080062b3 	.word	0x080062b3
 8006280:	080062e9 	.word	0x080062e9
 8006284:	080062e9 	.word	0x080062e9
 8006288:	080062e9 	.word	0x080062e9
 800628c:	080062c5 	.word	0x080062c5
 8006290:	080062e9 	.word	0x080062e9
 8006294:	080062e9 	.word	0x080062e9
 8006298:	080062e9 	.word	0x080062e9
 800629c:	080062d7 	.word	0x080062d7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68da      	ldr	r2, [r3, #12]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f042 0202 	orr.w	r2, r2, #2
 80062ae:	60da      	str	r2, [r3, #12]
      break;
 80062b0:	e01b      	b.n	80062ea <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	68da      	ldr	r2, [r3, #12]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f042 0204 	orr.w	r2, r2, #4
 80062c0:	60da      	str	r2, [r3, #12]
      break;
 80062c2:	e012      	b.n	80062ea <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	68da      	ldr	r2, [r3, #12]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f042 0208 	orr.w	r2, r2, #8
 80062d2:	60da      	str	r2, [r3, #12]
      break;
 80062d4:	e009      	b.n	80062ea <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	68da      	ldr	r2, [r3, #12]
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f042 0210 	orr.w	r2, r2, #16
 80062e4:	60da      	str	r2, [r3, #12]
      break;
 80062e6:	e000      	b.n	80062ea <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 80062e8:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	2201      	movs	r2, #1
 80062f0:	6839      	ldr	r1, [r7, #0]
 80062f2:	4618      	mov	r0, r3
 80062f4:	f000 fcd2 	bl	8006c9c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	689b      	ldr	r3, [r3, #8]
 80062fe:	f003 0307 	and.w	r3, r3, #7
 8006302:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2b06      	cmp	r3, #6
 8006308:	d007      	beq.n	800631a <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	681a      	ldr	r2, [r3, #0]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	f042 0201 	orr.w	r2, r2, #1
 8006318:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800631a:	2300      	movs	r3, #0
}
 800631c:	4618      	mov	r0, r3
 800631e:	3710      	adds	r7, #16
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b082      	sub	sp, #8
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	691b      	ldr	r3, [r3, #16]
 8006332:	f003 0302 	and.w	r3, r3, #2
 8006336:	2b02      	cmp	r3, #2
 8006338:	d122      	bne.n	8006380 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	68db      	ldr	r3, [r3, #12]
 8006340:	f003 0302 	and.w	r3, r3, #2
 8006344:	2b02      	cmp	r3, #2
 8006346:	d11b      	bne.n	8006380 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f06f 0202 	mvn.w	r2, #2
 8006350:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2201      	movs	r2, #1
 8006356:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	699b      	ldr	r3, [r3, #24]
 800635e:	f003 0303 	and.w	r3, r3, #3
 8006362:	2b00      	cmp	r3, #0
 8006364:	d003      	beq.n	800636e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f7fe f8fa 	bl	8004560 <HAL_TIM_IC_CaptureCallback>
 800636c:	e005      	b.n	800637a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f000 fa3d 	bl	80067ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f000 fa44 	bl	8006802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	691b      	ldr	r3, [r3, #16]
 8006386:	f003 0304 	and.w	r3, r3, #4
 800638a:	2b04      	cmp	r3, #4
 800638c:	d122      	bne.n	80063d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	68db      	ldr	r3, [r3, #12]
 8006394:	f003 0304 	and.w	r3, r3, #4
 8006398:	2b04      	cmp	r3, #4
 800639a:	d11b      	bne.n	80063d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f06f 0204 	mvn.w	r2, #4
 80063a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2202      	movs	r2, #2
 80063aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	699b      	ldr	r3, [r3, #24]
 80063b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d003      	beq.n	80063c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f7fe f8d0 	bl	8004560 <HAL_TIM_IC_CaptureCallback>
 80063c0:	e005      	b.n	80063ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 fa13 	bl	80067ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f000 fa1a 	bl	8006802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2200      	movs	r2, #0
 80063d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	691b      	ldr	r3, [r3, #16]
 80063da:	f003 0308 	and.w	r3, r3, #8
 80063de:	2b08      	cmp	r3, #8
 80063e0:	d122      	bne.n	8006428 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	68db      	ldr	r3, [r3, #12]
 80063e8:	f003 0308 	and.w	r3, r3, #8
 80063ec:	2b08      	cmp	r3, #8
 80063ee:	d11b      	bne.n	8006428 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f06f 0208 	mvn.w	r2, #8
 80063f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2204      	movs	r2, #4
 80063fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	69db      	ldr	r3, [r3, #28]
 8006406:	f003 0303 	and.w	r3, r3, #3
 800640a:	2b00      	cmp	r3, #0
 800640c:	d003      	beq.n	8006416 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800640e:	6878      	ldr	r0, [r7, #4]
 8006410:	f7fe f8a6 	bl	8004560 <HAL_TIM_IC_CaptureCallback>
 8006414:	e005      	b.n	8006422 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 f9e9 	bl	80067ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800641c:	6878      	ldr	r0, [r7, #4]
 800641e:	f000 f9f0 	bl	8006802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2200      	movs	r2, #0
 8006426:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	691b      	ldr	r3, [r3, #16]
 800642e:	f003 0310 	and.w	r3, r3, #16
 8006432:	2b10      	cmp	r3, #16
 8006434:	d122      	bne.n	800647c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	68db      	ldr	r3, [r3, #12]
 800643c:	f003 0310 	and.w	r3, r3, #16
 8006440:	2b10      	cmp	r3, #16
 8006442:	d11b      	bne.n	800647c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f06f 0210 	mvn.w	r2, #16
 800644c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2208      	movs	r2, #8
 8006452:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	69db      	ldr	r3, [r3, #28]
 800645a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800645e:	2b00      	cmp	r3, #0
 8006460:	d003      	beq.n	800646a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f7fe f87c 	bl	8004560 <HAL_TIM_IC_CaptureCallback>
 8006468:	e005      	b.n	8006476 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 f9bf 	bl	80067ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f000 f9c6 	bl	8006802 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2200      	movs	r2, #0
 800647a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	691b      	ldr	r3, [r3, #16]
 8006482:	f003 0301 	and.w	r3, r3, #1
 8006486:	2b01      	cmp	r3, #1
 8006488:	d10e      	bne.n	80064a8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68db      	ldr	r3, [r3, #12]
 8006490:	f003 0301 	and.w	r3, r3, #1
 8006494:	2b01      	cmp	r3, #1
 8006496:	d107      	bne.n	80064a8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f06f 0201 	mvn.w	r2, #1
 80064a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064a2:	6878      	ldr	r0, [r7, #4]
 80064a4:	f000 f999 	bl	80067da <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	691b      	ldr	r3, [r3, #16]
 80064ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064b2:	2b80      	cmp	r3, #128	; 0x80
 80064b4:	d10e      	bne.n	80064d4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064c0:	2b80      	cmp	r3, #128	; 0x80
 80064c2:	d107      	bne.n	80064d4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80064cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f000 fc82 	bl	8006dd8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	691b      	ldr	r3, [r3, #16]
 80064da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064de:	2b40      	cmp	r3, #64	; 0x40
 80064e0:	d10e      	bne.n	8006500 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	68db      	ldr	r3, [r3, #12]
 80064e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064ec:	2b40      	cmp	r3, #64	; 0x40
 80064ee:	d107      	bne.n	8006500 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80064f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 f98b 	bl	8006816 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	691b      	ldr	r3, [r3, #16]
 8006506:	f003 0320 	and.w	r3, r3, #32
 800650a:	2b20      	cmp	r3, #32
 800650c:	d10e      	bne.n	800652c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	68db      	ldr	r3, [r3, #12]
 8006514:	f003 0320 	and.w	r3, r3, #32
 8006518:	2b20      	cmp	r3, #32
 800651a:	d107      	bne.n	800652c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f06f 0220 	mvn.w	r2, #32
 8006524:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f000 fc4c 	bl	8006dc4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800652c:	bf00      	nop
 800652e:	3708      	adds	r7, #8
 8006530:	46bd      	mov	sp, r7
 8006532:	bd80      	pop	{r7, pc}

08006534 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b084      	sub	sp, #16
 8006538:	af00      	add	r7, sp, #0
 800653a:	60f8      	str	r0, [r7, #12]
 800653c:	60b9      	str	r1, [r7, #8]
 800653e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006546:	2b01      	cmp	r3, #1
 8006548:	d101      	bne.n	800654e <HAL_TIM_IC_ConfigChannel+0x1a>
 800654a:	2302      	movs	r3, #2
 800654c:	e08a      	b.n	8006664 <HAL_TIM_IC_ConfigChannel+0x130>
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2201      	movs	r2, #1
 8006552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	2202      	movs	r2, #2
 800655a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d11b      	bne.n	800659c <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	6818      	ldr	r0, [r3, #0]
 8006568:	68bb      	ldr	r3, [r7, #8]
 800656a:	6819      	ldr	r1, [r3, #0]
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	685a      	ldr	r2, [r3, #4]
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	68db      	ldr	r3, [r3, #12]
 8006574:	f000 f9da 	bl	800692c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	699a      	ldr	r2, [r3, #24]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f022 020c 	bic.w	r2, r2, #12
 8006586:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	6999      	ldr	r1, [r3, #24]
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	689a      	ldr	r2, [r3, #8]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	430a      	orrs	r2, r1
 8006598:	619a      	str	r2, [r3, #24]
 800659a:	e05a      	b.n	8006652 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2b04      	cmp	r3, #4
 80065a0:	d11c      	bne.n	80065dc <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	6818      	ldr	r0, [r3, #0]
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	6819      	ldr	r1, [r3, #0]
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	685a      	ldr	r2, [r3, #4]
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	68db      	ldr	r3, [r3, #12]
 80065b2:	f000 fa52 	bl	8006a5a <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	699a      	ldr	r2, [r3, #24]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80065c4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	6999      	ldr	r1, [r3, #24]
 80065cc:	68bb      	ldr	r3, [r7, #8]
 80065ce:	689b      	ldr	r3, [r3, #8]
 80065d0:	021a      	lsls	r2, r3, #8
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	430a      	orrs	r2, r1
 80065d8:	619a      	str	r2, [r3, #24]
 80065da:	e03a      	b.n	8006652 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2b08      	cmp	r3, #8
 80065e0:	d11b      	bne.n	800661a <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	6818      	ldr	r0, [r3, #0]
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	6819      	ldr	r1, [r3, #0]
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	685a      	ldr	r2, [r3, #4]
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	f000 fa9f 	bl	8006b34 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	69da      	ldr	r2, [r3, #28]
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f022 020c 	bic.w	r2, r2, #12
 8006604:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	69d9      	ldr	r1, [r3, #28]
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	689a      	ldr	r2, [r3, #8]
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	430a      	orrs	r2, r1
 8006616:	61da      	str	r2, [r3, #28]
 8006618:	e01b      	b.n	8006652 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	6818      	ldr	r0, [r3, #0]
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	6819      	ldr	r1, [r3, #0]
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	685a      	ldr	r2, [r3, #4]
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	68db      	ldr	r3, [r3, #12]
 800662a:	f000 fabf 	bl	8006bac <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	69da      	ldr	r2, [r3, #28]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800663c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	69d9      	ldr	r1, [r3, #28]
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	689b      	ldr	r3, [r3, #8]
 8006648:	021a      	lsls	r2, r3, #8
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	430a      	orrs	r2, r1
 8006650:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2201      	movs	r2, #1
 8006656:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2200      	movs	r2, #0
 800665e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006662:	2300      	movs	r3, #0
}
 8006664:	4618      	mov	r0, r3
 8006666:	3710      	adds	r7, #16
 8006668:	46bd      	mov	sp, r7
 800666a:	bd80      	pop	{r7, pc}

0800666c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800666c:	b580      	push	{r7, lr}
 800666e:	b084      	sub	sp, #16
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
 8006674:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800667c:	2b01      	cmp	r3, #1
 800667e:	d101      	bne.n	8006684 <HAL_TIM_ConfigClockSource+0x18>
 8006680:	2302      	movs	r3, #2
 8006682:	e0a6      	b.n	80067d2 <HAL_TIM_ConfigClockSource+0x166>
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2202      	movs	r2, #2
 8006690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	689b      	ldr	r3, [r3, #8]
 800669a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80066a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80066aa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	68fa      	ldr	r2, [r7, #12]
 80066b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2b40      	cmp	r3, #64	; 0x40
 80066ba:	d067      	beq.n	800678c <HAL_TIM_ConfigClockSource+0x120>
 80066bc:	2b40      	cmp	r3, #64	; 0x40
 80066be:	d80b      	bhi.n	80066d8 <HAL_TIM_ConfigClockSource+0x6c>
 80066c0:	2b10      	cmp	r3, #16
 80066c2:	d073      	beq.n	80067ac <HAL_TIM_ConfigClockSource+0x140>
 80066c4:	2b10      	cmp	r3, #16
 80066c6:	d802      	bhi.n	80066ce <HAL_TIM_ConfigClockSource+0x62>
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d06f      	beq.n	80067ac <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80066cc:	e078      	b.n	80067c0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80066ce:	2b20      	cmp	r3, #32
 80066d0:	d06c      	beq.n	80067ac <HAL_TIM_ConfigClockSource+0x140>
 80066d2:	2b30      	cmp	r3, #48	; 0x30
 80066d4:	d06a      	beq.n	80067ac <HAL_TIM_ConfigClockSource+0x140>
      break;
 80066d6:	e073      	b.n	80067c0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80066d8:	2b70      	cmp	r3, #112	; 0x70
 80066da:	d00d      	beq.n	80066f8 <HAL_TIM_ConfigClockSource+0x8c>
 80066dc:	2b70      	cmp	r3, #112	; 0x70
 80066de:	d804      	bhi.n	80066ea <HAL_TIM_ConfigClockSource+0x7e>
 80066e0:	2b50      	cmp	r3, #80	; 0x50
 80066e2:	d033      	beq.n	800674c <HAL_TIM_ConfigClockSource+0xe0>
 80066e4:	2b60      	cmp	r3, #96	; 0x60
 80066e6:	d041      	beq.n	800676c <HAL_TIM_ConfigClockSource+0x100>
      break;
 80066e8:	e06a      	b.n	80067c0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80066ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066ee:	d066      	beq.n	80067be <HAL_TIM_ConfigClockSource+0x152>
 80066f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066f4:	d017      	beq.n	8006726 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80066f6:	e063      	b.n	80067c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6818      	ldr	r0, [r3, #0]
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	6899      	ldr	r1, [r3, #8]
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	685a      	ldr	r2, [r3, #4]
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	f000 faa8 	bl	8006c5c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	689b      	ldr	r3, [r3, #8]
 8006712:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800671a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	68fa      	ldr	r2, [r7, #12]
 8006722:	609a      	str	r2, [r3, #8]
      break;
 8006724:	e04c      	b.n	80067c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	6818      	ldr	r0, [r3, #0]
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	6899      	ldr	r1, [r3, #8]
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	685a      	ldr	r2, [r3, #4]
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	68db      	ldr	r3, [r3, #12]
 8006736:	f000 fa91 	bl	8006c5c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	689a      	ldr	r2, [r3, #8]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006748:	609a      	str	r2, [r3, #8]
      break;
 800674a:	e039      	b.n	80067c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6818      	ldr	r0, [r3, #0]
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	6859      	ldr	r1, [r3, #4]
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	68db      	ldr	r3, [r3, #12]
 8006758:	461a      	mov	r2, r3
 800675a:	f000 f94f 	bl	80069fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	2150      	movs	r1, #80	; 0x50
 8006764:	4618      	mov	r0, r3
 8006766:	f000 fa5e 	bl	8006c26 <TIM_ITRx_SetConfig>
      break;
 800676a:	e029      	b.n	80067c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6818      	ldr	r0, [r3, #0]
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	6859      	ldr	r1, [r3, #4]
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	461a      	mov	r2, r3
 800677a:	f000 f9ab 	bl	8006ad4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	2160      	movs	r1, #96	; 0x60
 8006784:	4618      	mov	r0, r3
 8006786:	f000 fa4e 	bl	8006c26 <TIM_ITRx_SetConfig>
      break;
 800678a:	e019      	b.n	80067c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6818      	ldr	r0, [r3, #0]
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	6859      	ldr	r1, [r3, #4]
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	68db      	ldr	r3, [r3, #12]
 8006798:	461a      	mov	r2, r3
 800679a:	f000 f92f 	bl	80069fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	2140      	movs	r1, #64	; 0x40
 80067a4:	4618      	mov	r0, r3
 80067a6:	f000 fa3e 	bl	8006c26 <TIM_ITRx_SetConfig>
      break;
 80067aa:	e009      	b.n	80067c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	4619      	mov	r1, r3
 80067b6:	4610      	mov	r0, r2
 80067b8:	f000 fa35 	bl	8006c26 <TIM_ITRx_SetConfig>
      break;
 80067bc:	e000      	b.n	80067c0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80067be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80067d0:	2300      	movs	r3, #0
}
 80067d2:	4618      	mov	r0, r3
 80067d4:	3710      	adds	r7, #16
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}

080067da <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80067da:	b480      	push	{r7}
 80067dc:	b083      	sub	sp, #12
 80067de:	af00      	add	r7, sp, #0
 80067e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80067e2:	bf00      	nop
 80067e4:	370c      	adds	r7, #12
 80067e6:	46bd      	mov	sp, r7
 80067e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ec:	4770      	bx	lr

080067ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80067ee:	b480      	push	{r7}
 80067f0:	b083      	sub	sp, #12
 80067f2:	af00      	add	r7, sp, #0
 80067f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80067f6:	bf00      	nop
 80067f8:	370c      	adds	r7, #12
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr

08006802 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006802:	b480      	push	{r7}
 8006804:	b083      	sub	sp, #12
 8006806:	af00      	add	r7, sp, #0
 8006808:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800680a:	bf00      	nop
 800680c:	370c      	adds	r7, #12
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr

08006816 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006816:	b480      	push	{r7}
 8006818:	b083      	sub	sp, #12
 800681a:	af00      	add	r7, sp, #0
 800681c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800681e:	bf00      	nop
 8006820:	370c      	adds	r7, #12
 8006822:	46bd      	mov	sp, r7
 8006824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006828:	4770      	bx	lr
	...

0800682c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800682c:	b480      	push	{r7}
 800682e:	b085      	sub	sp, #20
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
 8006834:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	4a34      	ldr	r2, [pc, #208]	; (8006910 <TIM_Base_SetConfig+0xe4>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d00f      	beq.n	8006864 <TIM_Base_SetConfig+0x38>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800684a:	d00b      	beq.n	8006864 <TIM_Base_SetConfig+0x38>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a31      	ldr	r2, [pc, #196]	; (8006914 <TIM_Base_SetConfig+0xe8>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d007      	beq.n	8006864 <TIM_Base_SetConfig+0x38>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	4a30      	ldr	r2, [pc, #192]	; (8006918 <TIM_Base_SetConfig+0xec>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d003      	beq.n	8006864 <TIM_Base_SetConfig+0x38>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	4a2f      	ldr	r2, [pc, #188]	; (800691c <TIM_Base_SetConfig+0xf0>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d108      	bne.n	8006876 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800686a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	68fa      	ldr	r2, [r7, #12]
 8006872:	4313      	orrs	r3, r2
 8006874:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	4a25      	ldr	r2, [pc, #148]	; (8006910 <TIM_Base_SetConfig+0xe4>)
 800687a:	4293      	cmp	r3, r2
 800687c:	d01b      	beq.n	80068b6 <TIM_Base_SetConfig+0x8a>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006884:	d017      	beq.n	80068b6 <TIM_Base_SetConfig+0x8a>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	4a22      	ldr	r2, [pc, #136]	; (8006914 <TIM_Base_SetConfig+0xe8>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d013      	beq.n	80068b6 <TIM_Base_SetConfig+0x8a>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a21      	ldr	r2, [pc, #132]	; (8006918 <TIM_Base_SetConfig+0xec>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d00f      	beq.n	80068b6 <TIM_Base_SetConfig+0x8a>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a20      	ldr	r2, [pc, #128]	; (800691c <TIM_Base_SetConfig+0xf0>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d00b      	beq.n	80068b6 <TIM_Base_SetConfig+0x8a>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4a1f      	ldr	r2, [pc, #124]	; (8006920 <TIM_Base_SetConfig+0xf4>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d007      	beq.n	80068b6 <TIM_Base_SetConfig+0x8a>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	4a1e      	ldr	r2, [pc, #120]	; (8006924 <TIM_Base_SetConfig+0xf8>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d003      	beq.n	80068b6 <TIM_Base_SetConfig+0x8a>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4a1d      	ldr	r2, [pc, #116]	; (8006928 <TIM_Base_SetConfig+0xfc>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d108      	bne.n	80068c8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	68db      	ldr	r3, [r3, #12]
 80068c2:	68fa      	ldr	r2, [r7, #12]
 80068c4:	4313      	orrs	r3, r2
 80068c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	695b      	ldr	r3, [r3, #20]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	68fa      	ldr	r2, [r7, #12]
 80068da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	689a      	ldr	r2, [r3, #8]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4a08      	ldr	r2, [pc, #32]	; (8006910 <TIM_Base_SetConfig+0xe4>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d103      	bne.n	80068fc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	691a      	ldr	r2, [r3, #16]
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2201      	movs	r2, #1
 8006900:	615a      	str	r2, [r3, #20]
}
 8006902:	bf00      	nop
 8006904:	3714      	adds	r7, #20
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr
 800690e:	bf00      	nop
 8006910:	40010000 	.word	0x40010000
 8006914:	40000400 	.word	0x40000400
 8006918:	40000800 	.word	0x40000800
 800691c:	40000c00 	.word	0x40000c00
 8006920:	40014000 	.word	0x40014000
 8006924:	40014400 	.word	0x40014400
 8006928:	40014800 	.word	0x40014800

0800692c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800692c:	b480      	push	{r7}
 800692e:	b087      	sub	sp, #28
 8006930:	af00      	add	r7, sp, #0
 8006932:	60f8      	str	r0, [r7, #12]
 8006934:	60b9      	str	r1, [r7, #8]
 8006936:	607a      	str	r2, [r7, #4]
 8006938:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	6a1b      	ldr	r3, [r3, #32]
 800693e:	f023 0201 	bic.w	r2, r3, #1
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	699b      	ldr	r3, [r3, #24]
 800694a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	6a1b      	ldr	r3, [r3, #32]
 8006950:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	4a24      	ldr	r2, [pc, #144]	; (80069e8 <TIM_TI1_SetConfig+0xbc>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d013      	beq.n	8006982 <TIM_TI1_SetConfig+0x56>
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006960:	d00f      	beq.n	8006982 <TIM_TI1_SetConfig+0x56>
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	4a21      	ldr	r2, [pc, #132]	; (80069ec <TIM_TI1_SetConfig+0xc0>)
 8006966:	4293      	cmp	r3, r2
 8006968:	d00b      	beq.n	8006982 <TIM_TI1_SetConfig+0x56>
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	4a20      	ldr	r2, [pc, #128]	; (80069f0 <TIM_TI1_SetConfig+0xc4>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d007      	beq.n	8006982 <TIM_TI1_SetConfig+0x56>
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	4a1f      	ldr	r2, [pc, #124]	; (80069f4 <TIM_TI1_SetConfig+0xc8>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d003      	beq.n	8006982 <TIM_TI1_SetConfig+0x56>
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	4a1e      	ldr	r2, [pc, #120]	; (80069f8 <TIM_TI1_SetConfig+0xcc>)
 800697e:	4293      	cmp	r3, r2
 8006980:	d101      	bne.n	8006986 <TIM_TI1_SetConfig+0x5a>
 8006982:	2301      	movs	r3, #1
 8006984:	e000      	b.n	8006988 <TIM_TI1_SetConfig+0x5c>
 8006986:	2300      	movs	r3, #0
 8006988:	2b00      	cmp	r3, #0
 800698a:	d008      	beq.n	800699e <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	f023 0303 	bic.w	r3, r3, #3
 8006992:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006994:	697a      	ldr	r2, [r7, #20]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	4313      	orrs	r3, r2
 800699a:	617b      	str	r3, [r7, #20]
 800699c:	e003      	b.n	80069a6 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	f043 0301 	orr.w	r3, r3, #1
 80069a4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80069a6:	697b      	ldr	r3, [r7, #20]
 80069a8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80069ac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	011b      	lsls	r3, r3, #4
 80069b2:	b2db      	uxtb	r3, r3
 80069b4:	697a      	ldr	r2, [r7, #20]
 80069b6:	4313      	orrs	r3, r2
 80069b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	f023 030a 	bic.w	r3, r3, #10
 80069c0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	f003 030a 	and.w	r3, r3, #10
 80069c8:	693a      	ldr	r2, [r7, #16]
 80069ca:	4313      	orrs	r3, r2
 80069cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	697a      	ldr	r2, [r7, #20]
 80069d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	693a      	ldr	r2, [r7, #16]
 80069d8:	621a      	str	r2, [r3, #32]
}
 80069da:	bf00      	nop
 80069dc:	371c      	adds	r7, #28
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr
 80069e6:	bf00      	nop
 80069e8:	40010000 	.word	0x40010000
 80069ec:	40000400 	.word	0x40000400
 80069f0:	40000800 	.word	0x40000800
 80069f4:	40000c00 	.word	0x40000c00
 80069f8:	40014000 	.word	0x40014000

080069fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b087      	sub	sp, #28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	6a1b      	ldr	r3, [r3, #32]
 8006a0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	6a1b      	ldr	r3, [r3, #32]
 8006a12:	f023 0201 	bic.w	r2, r3, #1
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	699b      	ldr	r3, [r3, #24]
 8006a1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006a26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	011b      	lsls	r3, r3, #4
 8006a2c:	693a      	ldr	r2, [r7, #16]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	f023 030a 	bic.w	r3, r3, #10
 8006a38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a3a:	697a      	ldr	r2, [r7, #20]
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	693a      	ldr	r2, [r7, #16]
 8006a46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	697a      	ldr	r2, [r7, #20]
 8006a4c:	621a      	str	r2, [r3, #32]
}
 8006a4e:	bf00      	nop
 8006a50:	371c      	adds	r7, #28
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr

08006a5a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006a5a:	b480      	push	{r7}
 8006a5c:	b087      	sub	sp, #28
 8006a5e:	af00      	add	r7, sp, #0
 8006a60:	60f8      	str	r0, [r7, #12]
 8006a62:	60b9      	str	r1, [r7, #8]
 8006a64:	607a      	str	r2, [r7, #4]
 8006a66:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	6a1b      	ldr	r3, [r3, #32]
 8006a6c:	f023 0210 	bic.w	r2, r3, #16
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	699b      	ldr	r3, [r3, #24]
 8006a78:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6a1b      	ldr	r3, [r3, #32]
 8006a7e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006a80:	697b      	ldr	r3, [r7, #20]
 8006a82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006a86:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	021b      	lsls	r3, r3, #8
 8006a8c:	697a      	ldr	r2, [r7, #20]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006a98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	031b      	lsls	r3, r3, #12
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	697a      	ldr	r2, [r7, #20]
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006aac:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006aae:	68bb      	ldr	r3, [r7, #8]
 8006ab0:	011b      	lsls	r3, r3, #4
 8006ab2:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8006ab6:	693a      	ldr	r2, [r7, #16]
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	697a      	ldr	r2, [r7, #20]
 8006ac0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	693a      	ldr	r2, [r7, #16]
 8006ac6:	621a      	str	r2, [r3, #32]
}
 8006ac8:	bf00      	nop
 8006aca:	371c      	adds	r7, #28
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr

08006ad4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b087      	sub	sp, #28
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	60f8      	str	r0, [r7, #12]
 8006adc:	60b9      	str	r1, [r7, #8]
 8006ade:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	6a1b      	ldr	r3, [r3, #32]
 8006ae4:	f023 0210 	bic.w	r2, r3, #16
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	699b      	ldr	r3, [r3, #24]
 8006af0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	6a1b      	ldr	r3, [r3, #32]
 8006af6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006afe:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	031b      	lsls	r3, r3, #12
 8006b04:	697a      	ldr	r2, [r7, #20]
 8006b06:	4313      	orrs	r3, r2
 8006b08:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006b10:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	011b      	lsls	r3, r3, #4
 8006b16:	693a      	ldr	r2, [r7, #16]
 8006b18:	4313      	orrs	r3, r2
 8006b1a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	697a      	ldr	r2, [r7, #20]
 8006b20:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	693a      	ldr	r2, [r7, #16]
 8006b26:	621a      	str	r2, [r3, #32]
}
 8006b28:	bf00      	nop
 8006b2a:	371c      	adds	r7, #28
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b32:	4770      	bx	lr

08006b34 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b087      	sub	sp, #28
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	60f8      	str	r0, [r7, #12]
 8006b3c:	60b9      	str	r1, [r7, #8]
 8006b3e:	607a      	str	r2, [r7, #4]
 8006b40:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	6a1b      	ldr	r3, [r3, #32]
 8006b46:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	69db      	ldr	r3, [r3, #28]
 8006b52:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	6a1b      	ldr	r3, [r3, #32]
 8006b58:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006b5a:	697b      	ldr	r3, [r7, #20]
 8006b5c:	f023 0303 	bic.w	r3, r3, #3
 8006b60:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006b62:	697a      	ldr	r2, [r7, #20]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	4313      	orrs	r3, r2
 8006b68:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b70:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	011b      	lsls	r3, r3, #4
 8006b76:	b2db      	uxtb	r3, r3
 8006b78:	697a      	ldr	r2, [r7, #20]
 8006b7a:	4313      	orrs	r3, r2
 8006b7c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006b7e:	693b      	ldr	r3, [r7, #16]
 8006b80:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8006b84:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	021b      	lsls	r3, r3, #8
 8006b8a:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8006b8e:	693a      	ldr	r2, [r7, #16]
 8006b90:	4313      	orrs	r3, r2
 8006b92:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	697a      	ldr	r2, [r7, #20]
 8006b98:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	693a      	ldr	r2, [r7, #16]
 8006b9e:	621a      	str	r2, [r3, #32]
}
 8006ba0:	bf00      	nop
 8006ba2:	371c      	adds	r7, #28
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006baa:	4770      	bx	lr

08006bac <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b087      	sub	sp, #28
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	60f8      	str	r0, [r7, #12]
 8006bb4:	60b9      	str	r1, [r7, #8]
 8006bb6:	607a      	str	r2, [r7, #4]
 8006bb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	6a1b      	ldr	r3, [r3, #32]
 8006bbe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	69db      	ldr	r3, [r3, #28]
 8006bca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	6a1b      	ldr	r3, [r3, #32]
 8006bd0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bd8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	021b      	lsls	r3, r3, #8
 8006bde:	697a      	ldr	r2, [r7, #20]
 8006be0:	4313      	orrs	r3, r2
 8006be2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006be4:	697b      	ldr	r3, [r7, #20]
 8006be6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006bea:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	031b      	lsls	r3, r3, #12
 8006bf0:	b29b      	uxth	r3, r3
 8006bf2:	697a      	ldr	r2, [r7, #20]
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006bf8:	693b      	ldr	r3, [r7, #16]
 8006bfa:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8006bfe:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	031b      	lsls	r3, r3, #12
 8006c04:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8006c08:	693a      	ldr	r2, [r7, #16]
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	697a      	ldr	r2, [r7, #20]
 8006c12:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	693a      	ldr	r2, [r7, #16]
 8006c18:	621a      	str	r2, [r3, #32]
}
 8006c1a:	bf00      	nop
 8006c1c:	371c      	adds	r7, #28
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c24:	4770      	bx	lr

08006c26 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c26:	b480      	push	{r7}
 8006c28:	b085      	sub	sp, #20
 8006c2a:	af00      	add	r7, sp, #0
 8006c2c:	6078      	str	r0, [r7, #4]
 8006c2e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	689b      	ldr	r3, [r3, #8]
 8006c34:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c3c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c3e:	683a      	ldr	r2, [r7, #0]
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	f043 0307 	orr.w	r3, r3, #7
 8006c48:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	68fa      	ldr	r2, [r7, #12]
 8006c4e:	609a      	str	r2, [r3, #8]
}
 8006c50:	bf00      	nop
 8006c52:	3714      	adds	r7, #20
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr

08006c5c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c5c:	b480      	push	{r7}
 8006c5e:	b087      	sub	sp, #28
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	60f8      	str	r0, [r7, #12]
 8006c64:	60b9      	str	r1, [r7, #8]
 8006c66:	607a      	str	r2, [r7, #4]
 8006c68:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	689b      	ldr	r3, [r3, #8]
 8006c6e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c76:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	021a      	lsls	r2, r3, #8
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	431a      	orrs	r2, r3
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	4313      	orrs	r3, r2
 8006c84:	697a      	ldr	r2, [r7, #20]
 8006c86:	4313      	orrs	r3, r2
 8006c88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	697a      	ldr	r2, [r7, #20]
 8006c8e:	609a      	str	r2, [r3, #8]
}
 8006c90:	bf00      	nop
 8006c92:	371c      	adds	r7, #28
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr

08006c9c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b087      	sub	sp, #28
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ca8:	68bb      	ldr	r3, [r7, #8]
 8006caa:	f003 031f 	and.w	r3, r3, #31
 8006cae:	2201      	movs	r2, #1
 8006cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8006cb4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	6a1a      	ldr	r2, [r3, #32]
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	43db      	mvns	r3, r3
 8006cbe:	401a      	ands	r2, r3
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	6a1a      	ldr	r2, [r3, #32]
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	f003 031f 	and.w	r3, r3, #31
 8006cce:	6879      	ldr	r1, [r7, #4]
 8006cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8006cd4:	431a      	orrs	r2, r3
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	621a      	str	r2, [r3, #32]
}
 8006cda:	bf00      	nop
 8006cdc:	371c      	adds	r7, #28
 8006cde:	46bd      	mov	sp, r7
 8006ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce4:	4770      	bx	lr
	...

08006ce8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ce8:	b480      	push	{r7}
 8006cea:	b085      	sub	sp, #20
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
 8006cf0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d101      	bne.n	8006d00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006cfc:	2302      	movs	r3, #2
 8006cfe:	e050      	b.n	8006da2 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2201      	movs	r2, #1
 8006d04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2202      	movs	r2, #2
 8006d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	685b      	ldr	r3, [r3, #4]
 8006d16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	689b      	ldr	r3, [r3, #8]
 8006d1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	68fa      	ldr	r2, [r7, #12]
 8006d2e:	4313      	orrs	r3, r2
 8006d30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	68fa      	ldr	r2, [r7, #12]
 8006d38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a1c      	ldr	r2, [pc, #112]	; (8006db0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d018      	beq.n	8006d76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d4c:	d013      	beq.n	8006d76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a18      	ldr	r2, [pc, #96]	; (8006db4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d00e      	beq.n	8006d76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a16      	ldr	r2, [pc, #88]	; (8006db8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d009      	beq.n	8006d76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	4a15      	ldr	r2, [pc, #84]	; (8006dbc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006d68:	4293      	cmp	r3, r2
 8006d6a:	d004      	beq.n	8006d76 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a13      	ldr	r2, [pc, #76]	; (8006dc0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d10c      	bne.n	8006d90 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	68ba      	ldr	r2, [r7, #8]
 8006d84:	4313      	orrs	r3, r2
 8006d86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	68ba      	ldr	r2, [r7, #8]
 8006d8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006da0:	2300      	movs	r3, #0
}
 8006da2:	4618      	mov	r0, r3
 8006da4:	3714      	adds	r7, #20
 8006da6:	46bd      	mov	sp, r7
 8006da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dac:	4770      	bx	lr
 8006dae:	bf00      	nop
 8006db0:	40010000 	.word	0x40010000
 8006db4:	40000400 	.word	0x40000400
 8006db8:	40000800 	.word	0x40000800
 8006dbc:	40000c00 	.word	0x40000c00
 8006dc0:	40014000 	.word	0x40014000

08006dc4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006dc4:	b480      	push	{r7}
 8006dc6:	b083      	sub	sp, #12
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006dcc:	bf00      	nop
 8006dce:	370c      	adds	r7, #12
 8006dd0:	46bd      	mov	sp, r7
 8006dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd6:	4770      	bx	lr

08006dd8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b083      	sub	sp, #12
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006de0:	bf00      	nop
 8006de2:	370c      	adds	r7, #12
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr

08006dec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b082      	sub	sp, #8
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d101      	bne.n	8006dfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	e03f      	b.n	8006e7e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006e04:	b2db      	uxtb	r3, r3
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d106      	bne.n	8006e18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f7fd f922 	bl	800405c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	2224      	movs	r2, #36	; 0x24
 8006e1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	68da      	ldr	r2, [r3, #12]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006e2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006e30:	6878      	ldr	r0, [r7, #4]
 8006e32:	f000 fc8f 	bl	8007754 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	691a      	ldr	r2, [r3, #16]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006e44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	695a      	ldr	r2, [r3, #20]
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006e54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	68da      	ldr	r2, [r3, #12]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006e64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2220      	movs	r2, #32
 8006e70:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2220      	movs	r2, #32
 8006e78:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8006e7c:	2300      	movs	r3, #0
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3708      	adds	r7, #8
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bd80      	pop	{r7, pc}

08006e86 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8006e86:	b580      	push	{r7, lr}
 8006e88:	b082      	sub	sp, #8
 8006e8a:	af00      	add	r7, sp, #0
 8006e8c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d101      	bne.n	8006e98 <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8006e94:	2301      	movs	r3, #1
 8006e96:	e01e      	b.n	8006ed6 <HAL_UART_DeInit+0x50>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2224      	movs	r2, #36	; 0x24
 8006e9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	68da      	ldr	r2, [r3, #12]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006eae:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8006eb0:	6878      	ldr	r0, [r7, #4]
 8006eb2:	f7fd f989 	bl	80041c8 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8006ed4:	2300      	movs	r3, #0
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3708      	adds	r7, #8
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}

08006ede <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ede:	b580      	push	{r7, lr}
 8006ee0:	b088      	sub	sp, #32
 8006ee2:	af02      	add	r7, sp, #8
 8006ee4:	60f8      	str	r0, [r7, #12]
 8006ee6:	60b9      	str	r1, [r7, #8]
 8006ee8:	603b      	str	r3, [r7, #0]
 8006eea:	4613      	mov	r3, r2
 8006eec:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8006eee:	2300      	movs	r3, #0
 8006ef0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006ef8:	b2db      	uxtb	r3, r3
 8006efa:	2b20      	cmp	r3, #32
 8006efc:	f040 8083 	bne.w	8007006 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d002      	beq.n	8006f0c <HAL_UART_Transmit+0x2e>
 8006f06:	88fb      	ldrh	r3, [r7, #6]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d101      	bne.n	8006f10 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8006f0c:	2301      	movs	r3, #1
 8006f0e:	e07b      	b.n	8007008 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	d101      	bne.n	8006f1e <HAL_UART_Transmit+0x40>
 8006f1a:	2302      	movs	r3, #2
 8006f1c:	e074      	b.n	8007008 <HAL_UART_Transmit+0x12a>
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2201      	movs	r2, #1
 8006f22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2221      	movs	r2, #33	; 0x21
 8006f30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006f34:	f7fd fbd0 	bl	80046d8 <HAL_GetTick>
 8006f38:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	88fa      	ldrh	r2, [r7, #6]
 8006f3e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	88fa      	ldrh	r2, [r7, #6]
 8006f44:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8006f4e:	e042      	b.n	8006fd6 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	3b01      	subs	r3, #1
 8006f58:	b29a      	uxth	r2, r3
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	689b      	ldr	r3, [r3, #8]
 8006f62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f66:	d122      	bne.n	8006fae <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	9300      	str	r3, [sp, #0]
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	2180      	movs	r1, #128	; 0x80
 8006f72:	68f8      	ldr	r0, [r7, #12]
 8006f74:	f000 fa6c 	bl	8007450 <UART_WaitOnFlagUntilTimeout>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d001      	beq.n	8006f82 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8006f7e:	2303      	movs	r3, #3
 8006f80:	e042      	b.n	8007008 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8006f82:	68bb      	ldr	r3, [r7, #8]
 8006f84:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	881b      	ldrh	r3, [r3, #0]
 8006f8a:	461a      	mov	r2, r3
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f94:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	691b      	ldr	r3, [r3, #16]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d103      	bne.n	8006fa6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	3302      	adds	r3, #2
 8006fa2:	60bb      	str	r3, [r7, #8]
 8006fa4:	e017      	b.n	8006fd6 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	3301      	adds	r3, #1
 8006faa:	60bb      	str	r3, [r7, #8]
 8006fac:	e013      	b.n	8006fd6 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	9300      	str	r3, [sp, #0]
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	2180      	movs	r1, #128	; 0x80
 8006fb8:	68f8      	ldr	r0, [r7, #12]
 8006fba:	f000 fa49 	bl	8007450 <UART_WaitOnFlagUntilTimeout>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d001      	beq.n	8006fc8 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8006fc4:	2303      	movs	r3, #3
 8006fc6:	e01f      	b.n	8007008 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	1c5a      	adds	r2, r3, #1
 8006fcc:	60ba      	str	r2, [r7, #8]
 8006fce:	781a      	ldrb	r2, [r3, #0]
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006fda:	b29b      	uxth	r3, r3
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d1b7      	bne.n	8006f50 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006fe0:	683b      	ldr	r3, [r7, #0]
 8006fe2:	9300      	str	r3, [sp, #0]
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	2140      	movs	r1, #64	; 0x40
 8006fea:	68f8      	ldr	r0, [r7, #12]
 8006fec:	f000 fa30 	bl	8007450 <UART_WaitOnFlagUntilTimeout>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d001      	beq.n	8006ffa <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8006ff6:	2303      	movs	r3, #3
 8006ff8:	e006      	b.n	8007008 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2220      	movs	r2, #32
 8006ffe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8007002:	2300      	movs	r3, #0
 8007004:	e000      	b.n	8007008 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8007006:	2302      	movs	r3, #2
  }
}
 8007008:	4618      	mov	r0, r3
 800700a:	3718      	adds	r7, #24
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}

08007010 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b086      	sub	sp, #24
 8007014:	af00      	add	r7, sp, #0
 8007016:	60f8      	str	r0, [r7, #12]
 8007018:	60b9      	str	r1, [r7, #8]
 800701a:	4613      	mov	r3, r2
 800701c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007024:	b2db      	uxtb	r3, r3
 8007026:	2b20      	cmp	r3, #32
 8007028:	d166      	bne.n	80070f8 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800702a:	68bb      	ldr	r3, [r7, #8]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d002      	beq.n	8007036 <HAL_UART_Receive_DMA+0x26>
 8007030:	88fb      	ldrh	r3, [r7, #6]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d101      	bne.n	800703a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e05f      	b.n	80070fa <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007040:	2b01      	cmp	r3, #1
 8007042:	d101      	bne.n	8007048 <HAL_UART_Receive_DMA+0x38>
 8007044:	2302      	movs	r3, #2
 8007046:	e058      	b.n	80070fa <HAL_UART_Receive_DMA+0xea>
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2201      	movs	r2, #1
 800704c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007050:	68ba      	ldr	r2, [r7, #8]
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	88fa      	ldrh	r2, [r7, #6]
 800705a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	2200      	movs	r2, #0
 8007060:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	2222      	movs	r2, #34	; 0x22
 8007066:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800706e:	4a25      	ldr	r2, [pc, #148]	; (8007104 <HAL_UART_Receive_DMA+0xf4>)
 8007070:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007076:	4a24      	ldr	r2, [pc, #144]	; (8007108 <HAL_UART_Receive_DMA+0xf8>)
 8007078:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800707e:	4a23      	ldr	r2, [pc, #140]	; (800710c <HAL_UART_Receive_DMA+0xfc>)
 8007080:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007086:	2200      	movs	r2, #0
 8007088:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800708a:	f107 0308 	add.w	r3, r7, #8
 800708e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	3304      	adds	r3, #4
 800709a:	4619      	mov	r1, r3
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	681a      	ldr	r2, [r3, #0]
 80070a0:	88fb      	ldrh	r3, [r7, #6]
 80070a2:	f7fd fd95 	bl	8004bd0 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80070a6:	2300      	movs	r3, #0
 80070a8:	613b      	str	r3, [r7, #16]
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	613b      	str	r3, [r7, #16]
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	685b      	ldr	r3, [r3, #4]
 80070b8:	613b      	str	r3, [r7, #16]
 80070ba:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2200      	movs	r2, #0
 80070c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	68da      	ldr	r2, [r3, #12]
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80070d2:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	695a      	ldr	r2, [r3, #20]
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f042 0201 	orr.w	r2, r2, #1
 80070e2:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	695a      	ldr	r2, [r3, #20]
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80070f2:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80070f4:	2300      	movs	r3, #0
 80070f6:	e000      	b.n	80070fa <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80070f8:	2302      	movs	r3, #2
  }
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3718      	adds	r7, #24
 80070fe:	46bd      	mov	sp, r7
 8007100:	bd80      	pop	{r7, pc}
 8007102:	bf00      	nop
 8007104:	08007339 	.word	0x08007339
 8007108:	080073a1 	.word	0x080073a1
 800710c:	080073bd 	.word	0x080073bd

08007110 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b088      	sub	sp, #32
 8007114:	af00      	add	r7, sp, #0
 8007116:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	68db      	ldr	r3, [r3, #12]
 8007126:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	695b      	ldr	r3, [r3, #20]
 800712e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8007130:	2300      	movs	r3, #0
 8007132:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007134:	2300      	movs	r3, #0
 8007136:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007138:	69fb      	ldr	r3, [r7, #28]
 800713a:	f003 030f 	and.w	r3, r3, #15
 800713e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8007140:	693b      	ldr	r3, [r7, #16]
 8007142:	2b00      	cmp	r3, #0
 8007144:	d10d      	bne.n	8007162 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007146:	69fb      	ldr	r3, [r7, #28]
 8007148:	f003 0320 	and.w	r3, r3, #32
 800714c:	2b00      	cmp	r3, #0
 800714e:	d008      	beq.n	8007162 <HAL_UART_IRQHandler+0x52>
 8007150:	69bb      	ldr	r3, [r7, #24]
 8007152:	f003 0320 	and.w	r3, r3, #32
 8007156:	2b00      	cmp	r3, #0
 8007158:	d003      	beq.n	8007162 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f000 fa78 	bl	8007650 <UART_Receive_IT>
      return;
 8007160:	e0d1      	b.n	8007306 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007162:	693b      	ldr	r3, [r7, #16]
 8007164:	2b00      	cmp	r3, #0
 8007166:	f000 80b0 	beq.w	80072ca <HAL_UART_IRQHandler+0x1ba>
 800716a:	697b      	ldr	r3, [r7, #20]
 800716c:	f003 0301 	and.w	r3, r3, #1
 8007170:	2b00      	cmp	r3, #0
 8007172:	d105      	bne.n	8007180 <HAL_UART_IRQHandler+0x70>
 8007174:	69bb      	ldr	r3, [r7, #24]
 8007176:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800717a:	2b00      	cmp	r3, #0
 800717c:	f000 80a5 	beq.w	80072ca <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007180:	69fb      	ldr	r3, [r7, #28]
 8007182:	f003 0301 	and.w	r3, r3, #1
 8007186:	2b00      	cmp	r3, #0
 8007188:	d00a      	beq.n	80071a0 <HAL_UART_IRQHandler+0x90>
 800718a:	69bb      	ldr	r3, [r7, #24]
 800718c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007190:	2b00      	cmp	r3, #0
 8007192:	d005      	beq.n	80071a0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007198:	f043 0201 	orr.w	r2, r3, #1
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80071a0:	69fb      	ldr	r3, [r7, #28]
 80071a2:	f003 0304 	and.w	r3, r3, #4
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d00a      	beq.n	80071c0 <HAL_UART_IRQHandler+0xb0>
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	f003 0301 	and.w	r3, r3, #1
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d005      	beq.n	80071c0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071b8:	f043 0202 	orr.w	r2, r3, #2
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80071c0:	69fb      	ldr	r3, [r7, #28]
 80071c2:	f003 0302 	and.w	r3, r3, #2
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d00a      	beq.n	80071e0 <HAL_UART_IRQHandler+0xd0>
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	f003 0301 	and.w	r3, r3, #1
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d005      	beq.n	80071e0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071d8:	f043 0204 	orr.w	r2, r3, #4
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80071e0:	69fb      	ldr	r3, [r7, #28]
 80071e2:	f003 0308 	and.w	r3, r3, #8
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d00f      	beq.n	800720a <HAL_UART_IRQHandler+0xfa>
 80071ea:	69bb      	ldr	r3, [r7, #24]
 80071ec:	f003 0320 	and.w	r3, r3, #32
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d104      	bne.n	80071fe <HAL_UART_IRQHandler+0xee>
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	f003 0301 	and.w	r3, r3, #1
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d005      	beq.n	800720a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007202:	f043 0208 	orr.w	r2, r3, #8
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800720e:	2b00      	cmp	r3, #0
 8007210:	d078      	beq.n	8007304 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007212:	69fb      	ldr	r3, [r7, #28]
 8007214:	f003 0320 	and.w	r3, r3, #32
 8007218:	2b00      	cmp	r3, #0
 800721a:	d007      	beq.n	800722c <HAL_UART_IRQHandler+0x11c>
 800721c:	69bb      	ldr	r3, [r7, #24]
 800721e:	f003 0320 	and.w	r3, r3, #32
 8007222:	2b00      	cmp	r3, #0
 8007224:	d002      	beq.n	800722c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	f000 fa12 	bl	8007650 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	695b      	ldr	r3, [r3, #20]
 8007232:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007236:	2b40      	cmp	r3, #64	; 0x40
 8007238:	bf0c      	ite	eq
 800723a:	2301      	moveq	r3, #1
 800723c:	2300      	movne	r3, #0
 800723e:	b2db      	uxtb	r3, r3
 8007240:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007246:	f003 0308 	and.w	r3, r3, #8
 800724a:	2b00      	cmp	r3, #0
 800724c:	d102      	bne.n	8007254 <HAL_UART_IRQHandler+0x144>
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d031      	beq.n	80072b8 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f000 f95b 	bl	8007510 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	695b      	ldr	r3, [r3, #20]
 8007260:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007264:	2b40      	cmp	r3, #64	; 0x40
 8007266:	d123      	bne.n	80072b0 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	695a      	ldr	r2, [r3, #20]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007276:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800727c:	2b00      	cmp	r3, #0
 800727e:	d013      	beq.n	80072a8 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007284:	4a21      	ldr	r2, [pc, #132]	; (800730c <HAL_UART_IRQHandler+0x1fc>)
 8007286:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800728c:	4618      	mov	r0, r3
 800728e:	f7fd fcf7 	bl	8004c80 <HAL_DMA_Abort_IT>
 8007292:	4603      	mov	r3, r0
 8007294:	2b00      	cmp	r3, #0
 8007296:	d016      	beq.n	80072c6 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800729c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800729e:	687a      	ldr	r2, [r7, #4]
 80072a0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80072a2:	4610      	mov	r0, r2
 80072a4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072a6:	e00e      	b.n	80072c6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80072a8:	6878      	ldr	r0, [r7, #4]
 80072aa:	f7fc fec3 	bl	8004034 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072ae:	e00a      	b.n	80072c6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80072b0:	6878      	ldr	r0, [r7, #4]
 80072b2:	f7fc febf 	bl	8004034 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072b6:	e006      	b.n	80072c6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80072b8:	6878      	ldr	r0, [r7, #4]
 80072ba:	f7fc febb 	bl	8004034 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	2200      	movs	r2, #0
 80072c2:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80072c4:	e01e      	b.n	8007304 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80072c6:	bf00      	nop
    return;
 80072c8:	e01c      	b.n	8007304 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80072ca:	69fb      	ldr	r3, [r7, #28]
 80072cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d008      	beq.n	80072e6 <HAL_UART_IRQHandler+0x1d6>
 80072d4:	69bb      	ldr	r3, [r7, #24]
 80072d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d003      	beq.n	80072e6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f000 f948 	bl	8007574 <UART_Transmit_IT>
    return;
 80072e4:	e00f      	b.n	8007306 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80072e6:	69fb      	ldr	r3, [r7, #28]
 80072e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d00a      	beq.n	8007306 <HAL_UART_IRQHandler+0x1f6>
 80072f0:	69bb      	ldr	r3, [r7, #24]
 80072f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d005      	beq.n	8007306 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f000 f990 	bl	8007620 <UART_EndTransmit_IT>
    return;
 8007300:	bf00      	nop
 8007302:	e000      	b.n	8007306 <HAL_UART_IRQHandler+0x1f6>
    return;
 8007304:	bf00      	nop
  }
}
 8007306:	3720      	adds	r7, #32
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}
 800730c:	0800754d 	.word	0x0800754d

08007310 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007318:	bf00      	nop
 800731a:	370c      	adds	r7, #12
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr

08007324 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007324:	b480      	push	{r7}
 8007326:	b083      	sub	sp, #12
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800732c:	bf00      	nop
 800732e:	370c      	adds	r7, #12
 8007330:	46bd      	mov	sp, r7
 8007332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007336:	4770      	bx	lr

08007338 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b084      	sub	sp, #16
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007344:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007350:	2b00      	cmp	r3, #0
 8007352:	d11e      	bne.n	8007392 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	2200      	movs	r2, #0
 8007358:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	68da      	ldr	r2, [r3, #12]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007368:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	695a      	ldr	r2, [r3, #20]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f022 0201 	bic.w	r2, r2, #1
 8007378:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	695a      	ldr	r2, [r3, #20]
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007388:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2220      	movs	r2, #32
 800738e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8007392:	68f8      	ldr	r0, [r7, #12]
 8007394:	f7fc fe58 	bl	8004048 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007398:	bf00      	nop
 800739a:	3710      	adds	r7, #16
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}

080073a0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b084      	sub	sp, #16
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073ac:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80073ae:	68f8      	ldr	r0, [r7, #12]
 80073b0:	f7ff ffb8 	bl	8007324 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80073b4:	bf00      	nop
 80073b6:	3710      	adds	r7, #16
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bd80      	pop	{r7, pc}

080073bc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b084      	sub	sp, #16
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80073c4:	2300      	movs	r3, #0
 80073c6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073cc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	695b      	ldr	r3, [r3, #20]
 80073d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80073d8:	2b80      	cmp	r3, #128	; 0x80
 80073da:	bf0c      	ite	eq
 80073dc:	2301      	moveq	r3, #1
 80073de:	2300      	movne	r3, #0
 80073e0:	b2db      	uxtb	r3, r3
 80073e2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80073ea:	b2db      	uxtb	r3, r3
 80073ec:	2b21      	cmp	r3, #33	; 0x21
 80073ee:	d108      	bne.n	8007402 <UART_DMAError+0x46>
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d005      	beq.n	8007402 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80073f6:	68bb      	ldr	r3, [r7, #8]
 80073f8:	2200      	movs	r2, #0
 80073fa:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80073fc:	68b8      	ldr	r0, [r7, #8]
 80073fe:	f000 f871 	bl	80074e4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	695b      	ldr	r3, [r3, #20]
 8007408:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800740c:	2b40      	cmp	r3, #64	; 0x40
 800740e:	bf0c      	ite	eq
 8007410:	2301      	moveq	r3, #1
 8007412:	2300      	movne	r3, #0
 8007414:	b2db      	uxtb	r3, r3
 8007416:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800741e:	b2db      	uxtb	r3, r3
 8007420:	2b22      	cmp	r3, #34	; 0x22
 8007422:	d108      	bne.n	8007436 <UART_DMAError+0x7a>
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d005      	beq.n	8007436 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	2200      	movs	r2, #0
 800742e:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007430:	68b8      	ldr	r0, [r7, #8]
 8007432:	f000 f86d 	bl	8007510 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007436:	68bb      	ldr	r3, [r7, #8]
 8007438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800743a:	f043 0210 	orr.w	r2, r3, #16
 800743e:	68bb      	ldr	r3, [r7, #8]
 8007440:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007442:	68b8      	ldr	r0, [r7, #8]
 8007444:	f7fc fdf6 	bl	8004034 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007448:	bf00      	nop
 800744a:	3710      	adds	r7, #16
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}

08007450 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b084      	sub	sp, #16
 8007454:	af00      	add	r7, sp, #0
 8007456:	60f8      	str	r0, [r7, #12]
 8007458:	60b9      	str	r1, [r7, #8]
 800745a:	603b      	str	r3, [r7, #0]
 800745c:	4613      	mov	r3, r2
 800745e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007460:	e02c      	b.n	80074bc <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007462:	69bb      	ldr	r3, [r7, #24]
 8007464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007468:	d028      	beq.n	80074bc <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800746a:	69bb      	ldr	r3, [r7, #24]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d007      	beq.n	8007480 <UART_WaitOnFlagUntilTimeout+0x30>
 8007470:	f7fd f932 	bl	80046d8 <HAL_GetTick>
 8007474:	4602      	mov	r2, r0
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	1ad3      	subs	r3, r2, r3
 800747a:	69ba      	ldr	r2, [r7, #24]
 800747c:	429a      	cmp	r2, r3
 800747e:	d21d      	bcs.n	80074bc <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	68da      	ldr	r2, [r3, #12]
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800748e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	695a      	ldr	r2, [r3, #20]
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f022 0201 	bic.w	r2, r2, #1
 800749e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	2220      	movs	r2, #32
 80074a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2220      	movs	r2, #32
 80074ac:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2200      	movs	r2, #0
 80074b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80074b8:	2303      	movs	r3, #3
 80074ba:	e00f      	b.n	80074dc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	681a      	ldr	r2, [r3, #0]
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	4013      	ands	r3, r2
 80074c6:	68ba      	ldr	r2, [r7, #8]
 80074c8:	429a      	cmp	r2, r3
 80074ca:	bf0c      	ite	eq
 80074cc:	2301      	moveq	r3, #1
 80074ce:	2300      	movne	r3, #0
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	461a      	mov	r2, r3
 80074d4:	79fb      	ldrb	r3, [r7, #7]
 80074d6:	429a      	cmp	r2, r3
 80074d8:	d0c3      	beq.n	8007462 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80074da:	2300      	movs	r3, #0
}
 80074dc:	4618      	mov	r0, r3
 80074de:	3710      	adds	r7, #16
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	68da      	ldr	r2, [r3, #12]
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80074fa:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2220      	movs	r2, #32
 8007500:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8007504:	bf00      	nop
 8007506:	370c      	adds	r7, #12
 8007508:	46bd      	mov	sp, r7
 800750a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750e:	4770      	bx	lr

08007510 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007510:	b480      	push	{r7}
 8007512:	b083      	sub	sp, #12
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	68da      	ldr	r2, [r3, #12]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007526:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	695a      	ldr	r2, [r3, #20]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f022 0201 	bic.w	r2, r2, #1
 8007536:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2220      	movs	r2, #32
 800753c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007540:	bf00      	nop
 8007542:	370c      	adds	r7, #12
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr

0800754c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b084      	sub	sp, #16
 8007550:	af00      	add	r7, sp, #0
 8007552:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007558:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2200      	movs	r2, #0
 800755e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	2200      	movs	r2, #0
 8007564:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007566:	68f8      	ldr	r0, [r7, #12]
 8007568:	f7fc fd64 	bl	8004034 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800756c:	bf00      	nop
 800756e:	3710      	adds	r7, #16
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}

08007574 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007574:	b480      	push	{r7}
 8007576:	b085      	sub	sp, #20
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007582:	b2db      	uxtb	r3, r3
 8007584:	2b21      	cmp	r3, #33	; 0x21
 8007586:	d144      	bne.n	8007612 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	689b      	ldr	r3, [r3, #8]
 800758c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007590:	d11a      	bne.n	80075c8 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6a1b      	ldr	r3, [r3, #32]
 8007596:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	881b      	ldrh	r3, [r3, #0]
 800759c:	461a      	mov	r2, r3
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075a6:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	691b      	ldr	r3, [r3, #16]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d105      	bne.n	80075bc <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6a1b      	ldr	r3, [r3, #32]
 80075b4:	1c9a      	adds	r2, r3, #2
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	621a      	str	r2, [r3, #32]
 80075ba:	e00e      	b.n	80075da <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6a1b      	ldr	r3, [r3, #32]
 80075c0:	1c5a      	adds	r2, r3, #1
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	621a      	str	r2, [r3, #32]
 80075c6:	e008      	b.n	80075da <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6a1b      	ldr	r3, [r3, #32]
 80075cc:	1c59      	adds	r1, r3, #1
 80075ce:	687a      	ldr	r2, [r7, #4]
 80075d0:	6211      	str	r1, [r2, #32]
 80075d2:	781a      	ldrb	r2, [r3, #0]
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80075de:	b29b      	uxth	r3, r3
 80075e0:	3b01      	subs	r3, #1
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	687a      	ldr	r2, [r7, #4]
 80075e6:	4619      	mov	r1, r3
 80075e8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d10f      	bne.n	800760e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	68da      	ldr	r2, [r3, #12]
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80075fc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	68da      	ldr	r2, [r3, #12]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800760c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800760e:	2300      	movs	r3, #0
 8007610:	e000      	b.n	8007614 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007612:	2302      	movs	r3, #2
  }
}
 8007614:	4618      	mov	r0, r3
 8007616:	3714      	adds	r7, #20
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr

08007620 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b082      	sub	sp, #8
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	68da      	ldr	r2, [r3, #12]
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007636:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2220      	movs	r2, #32
 800763c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007640:	6878      	ldr	r0, [r7, #4]
 8007642:	f7ff fe65 	bl	8007310 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007646:	2300      	movs	r3, #0
}
 8007648:	4618      	mov	r0, r3
 800764a:	3708      	adds	r7, #8
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}

08007650 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b084      	sub	sp, #16
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800765e:	b2db      	uxtb	r3, r3
 8007660:	2b22      	cmp	r3, #34	; 0x22
 8007662:	d171      	bne.n	8007748 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	689b      	ldr	r3, [r3, #8]
 8007668:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800766c:	d123      	bne.n	80076b6 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007672:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	691b      	ldr	r3, [r3, #16]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d10e      	bne.n	800769a <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	b29b      	uxth	r3, r3
 8007684:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007688:	b29a      	uxth	r2, r3
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007692:	1c9a      	adds	r2, r3, #2
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	629a      	str	r2, [r3, #40]	; 0x28
 8007698:	e029      	b.n	80076ee <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	685b      	ldr	r3, [r3, #4]
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	b2db      	uxtb	r3, r3
 80076a4:	b29a      	uxth	r2, r3
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076ae:	1c5a      	adds	r2, r3, #1
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	629a      	str	r2, [r3, #40]	; 0x28
 80076b4:	e01b      	b.n	80076ee <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	691b      	ldr	r3, [r3, #16]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d10a      	bne.n	80076d4 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	6858      	ldr	r0, [r3, #4]
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076c8:	1c59      	adds	r1, r3, #1
 80076ca:	687a      	ldr	r2, [r7, #4]
 80076cc:	6291      	str	r1, [r2, #40]	; 0x28
 80076ce:	b2c2      	uxtb	r2, r0
 80076d0:	701a      	strb	r2, [r3, #0]
 80076d2:	e00c      	b.n	80076ee <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	b2da      	uxtb	r2, r3
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076e0:	1c58      	adds	r0, r3, #1
 80076e2:	6879      	ldr	r1, [r7, #4]
 80076e4:	6288      	str	r0, [r1, #40]	; 0x28
 80076e6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80076ea:	b2d2      	uxtb	r2, r2
 80076ec:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076f2:	b29b      	uxth	r3, r3
 80076f4:	3b01      	subs	r3, #1
 80076f6:	b29b      	uxth	r3, r3
 80076f8:	687a      	ldr	r2, [r7, #4]
 80076fa:	4619      	mov	r1, r3
 80076fc:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d120      	bne.n	8007744 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	68da      	ldr	r2, [r3, #12]
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f022 0220 	bic.w	r2, r2, #32
 8007710:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	68da      	ldr	r2, [r3, #12]
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007720:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	695a      	ldr	r2, [r3, #20]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f022 0201 	bic.w	r2, r2, #1
 8007730:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	2220      	movs	r2, #32
 8007736:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f7fc fc84 	bl	8004048 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007740:	2300      	movs	r3, #0
 8007742:	e002      	b.n	800774a <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8007744:	2300      	movs	r3, #0
 8007746:	e000      	b.n	800774a <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8007748:	2302      	movs	r3, #2
  }
}
 800774a:	4618      	mov	r0, r3
 800774c:	3710      	adds	r7, #16
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
	...

08007754 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007758:	b085      	sub	sp, #20
 800775a:	af00      	add	r7, sp, #0
 800775c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	691b      	ldr	r3, [r3, #16]
 8007764:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	68da      	ldr	r2, [r3, #12]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	430a      	orrs	r2, r1
 8007772:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	689a      	ldr	r2, [r3, #8]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	691b      	ldr	r3, [r3, #16]
 800777c:	431a      	orrs	r2, r3
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	695b      	ldr	r3, [r3, #20]
 8007782:	431a      	orrs	r2, r3
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	69db      	ldr	r3, [r3, #28]
 8007788:	4313      	orrs	r3, r2
 800778a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	68db      	ldr	r3, [r3, #12]
 8007792:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8007796:	f023 030c 	bic.w	r3, r3, #12
 800779a:	687a      	ldr	r2, [r7, #4]
 800779c:	6812      	ldr	r2, [r2, #0]
 800779e:	68f9      	ldr	r1, [r7, #12]
 80077a0:	430b      	orrs	r3, r1
 80077a2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	695b      	ldr	r3, [r3, #20]
 80077aa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	699a      	ldr	r2, [r3, #24]
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	430a      	orrs	r2, r1
 80077b8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	69db      	ldr	r3, [r3, #28]
 80077be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077c2:	f040 818b 	bne.w	8007adc <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	4ac1      	ldr	r2, [pc, #772]	; (8007ad0 <UART_SetConfig+0x37c>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d005      	beq.n	80077dc <UART_SetConfig+0x88>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	4abf      	ldr	r2, [pc, #764]	; (8007ad4 <UART_SetConfig+0x380>)
 80077d6:	4293      	cmp	r3, r2
 80077d8:	f040 80bd 	bne.w	8007956 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80077dc:	f7fe fbb2 	bl	8005f44 <HAL_RCC_GetPCLK2Freq>
 80077e0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	461d      	mov	r5, r3
 80077e6:	f04f 0600 	mov.w	r6, #0
 80077ea:	46a8      	mov	r8, r5
 80077ec:	46b1      	mov	r9, r6
 80077ee:	eb18 0308 	adds.w	r3, r8, r8
 80077f2:	eb49 0409 	adc.w	r4, r9, r9
 80077f6:	4698      	mov	r8, r3
 80077f8:	46a1      	mov	r9, r4
 80077fa:	eb18 0805 	adds.w	r8, r8, r5
 80077fe:	eb49 0906 	adc.w	r9, r9, r6
 8007802:	f04f 0100 	mov.w	r1, #0
 8007806:	f04f 0200 	mov.w	r2, #0
 800780a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800780e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007812:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007816:	4688      	mov	r8, r1
 8007818:	4691      	mov	r9, r2
 800781a:	eb18 0005 	adds.w	r0, r8, r5
 800781e:	eb49 0106 	adc.w	r1, r9, r6
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	685b      	ldr	r3, [r3, #4]
 8007826:	461d      	mov	r5, r3
 8007828:	f04f 0600 	mov.w	r6, #0
 800782c:	196b      	adds	r3, r5, r5
 800782e:	eb46 0406 	adc.w	r4, r6, r6
 8007832:	461a      	mov	r2, r3
 8007834:	4623      	mov	r3, r4
 8007836:	f7f9 fa3f 	bl	8000cb8 <__aeabi_uldivmod>
 800783a:	4603      	mov	r3, r0
 800783c:	460c      	mov	r4, r1
 800783e:	461a      	mov	r2, r3
 8007840:	4ba5      	ldr	r3, [pc, #660]	; (8007ad8 <UART_SetConfig+0x384>)
 8007842:	fba3 2302 	umull	r2, r3, r3, r2
 8007846:	095b      	lsrs	r3, r3, #5
 8007848:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	461d      	mov	r5, r3
 8007850:	f04f 0600 	mov.w	r6, #0
 8007854:	46a9      	mov	r9, r5
 8007856:	46b2      	mov	sl, r6
 8007858:	eb19 0309 	adds.w	r3, r9, r9
 800785c:	eb4a 040a 	adc.w	r4, sl, sl
 8007860:	4699      	mov	r9, r3
 8007862:	46a2      	mov	sl, r4
 8007864:	eb19 0905 	adds.w	r9, r9, r5
 8007868:	eb4a 0a06 	adc.w	sl, sl, r6
 800786c:	f04f 0100 	mov.w	r1, #0
 8007870:	f04f 0200 	mov.w	r2, #0
 8007874:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007878:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800787c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007880:	4689      	mov	r9, r1
 8007882:	4692      	mov	sl, r2
 8007884:	eb19 0005 	adds.w	r0, r9, r5
 8007888:	eb4a 0106 	adc.w	r1, sl, r6
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	461d      	mov	r5, r3
 8007892:	f04f 0600 	mov.w	r6, #0
 8007896:	196b      	adds	r3, r5, r5
 8007898:	eb46 0406 	adc.w	r4, r6, r6
 800789c:	461a      	mov	r2, r3
 800789e:	4623      	mov	r3, r4
 80078a0:	f7f9 fa0a 	bl	8000cb8 <__aeabi_uldivmod>
 80078a4:	4603      	mov	r3, r0
 80078a6:	460c      	mov	r4, r1
 80078a8:	461a      	mov	r2, r3
 80078aa:	4b8b      	ldr	r3, [pc, #556]	; (8007ad8 <UART_SetConfig+0x384>)
 80078ac:	fba3 1302 	umull	r1, r3, r3, r2
 80078b0:	095b      	lsrs	r3, r3, #5
 80078b2:	2164      	movs	r1, #100	; 0x64
 80078b4:	fb01 f303 	mul.w	r3, r1, r3
 80078b8:	1ad3      	subs	r3, r2, r3
 80078ba:	00db      	lsls	r3, r3, #3
 80078bc:	3332      	adds	r3, #50	; 0x32
 80078be:	4a86      	ldr	r2, [pc, #536]	; (8007ad8 <UART_SetConfig+0x384>)
 80078c0:	fba2 2303 	umull	r2, r3, r2, r3
 80078c4:	095b      	lsrs	r3, r3, #5
 80078c6:	005b      	lsls	r3, r3, #1
 80078c8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80078cc:	4498      	add	r8, r3
 80078ce:	68bb      	ldr	r3, [r7, #8]
 80078d0:	461d      	mov	r5, r3
 80078d2:	f04f 0600 	mov.w	r6, #0
 80078d6:	46a9      	mov	r9, r5
 80078d8:	46b2      	mov	sl, r6
 80078da:	eb19 0309 	adds.w	r3, r9, r9
 80078de:	eb4a 040a 	adc.w	r4, sl, sl
 80078e2:	4699      	mov	r9, r3
 80078e4:	46a2      	mov	sl, r4
 80078e6:	eb19 0905 	adds.w	r9, r9, r5
 80078ea:	eb4a 0a06 	adc.w	sl, sl, r6
 80078ee:	f04f 0100 	mov.w	r1, #0
 80078f2:	f04f 0200 	mov.w	r2, #0
 80078f6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80078fa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80078fe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007902:	4689      	mov	r9, r1
 8007904:	4692      	mov	sl, r2
 8007906:	eb19 0005 	adds.w	r0, r9, r5
 800790a:	eb4a 0106 	adc.w	r1, sl, r6
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	685b      	ldr	r3, [r3, #4]
 8007912:	461d      	mov	r5, r3
 8007914:	f04f 0600 	mov.w	r6, #0
 8007918:	196b      	adds	r3, r5, r5
 800791a:	eb46 0406 	adc.w	r4, r6, r6
 800791e:	461a      	mov	r2, r3
 8007920:	4623      	mov	r3, r4
 8007922:	f7f9 f9c9 	bl	8000cb8 <__aeabi_uldivmod>
 8007926:	4603      	mov	r3, r0
 8007928:	460c      	mov	r4, r1
 800792a:	461a      	mov	r2, r3
 800792c:	4b6a      	ldr	r3, [pc, #424]	; (8007ad8 <UART_SetConfig+0x384>)
 800792e:	fba3 1302 	umull	r1, r3, r3, r2
 8007932:	095b      	lsrs	r3, r3, #5
 8007934:	2164      	movs	r1, #100	; 0x64
 8007936:	fb01 f303 	mul.w	r3, r1, r3
 800793a:	1ad3      	subs	r3, r2, r3
 800793c:	00db      	lsls	r3, r3, #3
 800793e:	3332      	adds	r3, #50	; 0x32
 8007940:	4a65      	ldr	r2, [pc, #404]	; (8007ad8 <UART_SetConfig+0x384>)
 8007942:	fba2 2303 	umull	r2, r3, r2, r3
 8007946:	095b      	lsrs	r3, r3, #5
 8007948:	f003 0207 	and.w	r2, r3, #7
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	4442      	add	r2, r8
 8007952:	609a      	str	r2, [r3, #8]
 8007954:	e26f      	b.n	8007e36 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007956:	f7fe fae1 	bl	8005f1c <HAL_RCC_GetPCLK1Freq>
 800795a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	461d      	mov	r5, r3
 8007960:	f04f 0600 	mov.w	r6, #0
 8007964:	46a8      	mov	r8, r5
 8007966:	46b1      	mov	r9, r6
 8007968:	eb18 0308 	adds.w	r3, r8, r8
 800796c:	eb49 0409 	adc.w	r4, r9, r9
 8007970:	4698      	mov	r8, r3
 8007972:	46a1      	mov	r9, r4
 8007974:	eb18 0805 	adds.w	r8, r8, r5
 8007978:	eb49 0906 	adc.w	r9, r9, r6
 800797c:	f04f 0100 	mov.w	r1, #0
 8007980:	f04f 0200 	mov.w	r2, #0
 8007984:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007988:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800798c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007990:	4688      	mov	r8, r1
 8007992:	4691      	mov	r9, r2
 8007994:	eb18 0005 	adds.w	r0, r8, r5
 8007998:	eb49 0106 	adc.w	r1, r9, r6
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	685b      	ldr	r3, [r3, #4]
 80079a0:	461d      	mov	r5, r3
 80079a2:	f04f 0600 	mov.w	r6, #0
 80079a6:	196b      	adds	r3, r5, r5
 80079a8:	eb46 0406 	adc.w	r4, r6, r6
 80079ac:	461a      	mov	r2, r3
 80079ae:	4623      	mov	r3, r4
 80079b0:	f7f9 f982 	bl	8000cb8 <__aeabi_uldivmod>
 80079b4:	4603      	mov	r3, r0
 80079b6:	460c      	mov	r4, r1
 80079b8:	461a      	mov	r2, r3
 80079ba:	4b47      	ldr	r3, [pc, #284]	; (8007ad8 <UART_SetConfig+0x384>)
 80079bc:	fba3 2302 	umull	r2, r3, r3, r2
 80079c0:	095b      	lsrs	r3, r3, #5
 80079c2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	461d      	mov	r5, r3
 80079ca:	f04f 0600 	mov.w	r6, #0
 80079ce:	46a9      	mov	r9, r5
 80079d0:	46b2      	mov	sl, r6
 80079d2:	eb19 0309 	adds.w	r3, r9, r9
 80079d6:	eb4a 040a 	adc.w	r4, sl, sl
 80079da:	4699      	mov	r9, r3
 80079dc:	46a2      	mov	sl, r4
 80079de:	eb19 0905 	adds.w	r9, r9, r5
 80079e2:	eb4a 0a06 	adc.w	sl, sl, r6
 80079e6:	f04f 0100 	mov.w	r1, #0
 80079ea:	f04f 0200 	mov.w	r2, #0
 80079ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80079f2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80079f6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80079fa:	4689      	mov	r9, r1
 80079fc:	4692      	mov	sl, r2
 80079fe:	eb19 0005 	adds.w	r0, r9, r5
 8007a02:	eb4a 0106 	adc.w	r1, sl, r6
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	461d      	mov	r5, r3
 8007a0c:	f04f 0600 	mov.w	r6, #0
 8007a10:	196b      	adds	r3, r5, r5
 8007a12:	eb46 0406 	adc.w	r4, r6, r6
 8007a16:	461a      	mov	r2, r3
 8007a18:	4623      	mov	r3, r4
 8007a1a:	f7f9 f94d 	bl	8000cb8 <__aeabi_uldivmod>
 8007a1e:	4603      	mov	r3, r0
 8007a20:	460c      	mov	r4, r1
 8007a22:	461a      	mov	r2, r3
 8007a24:	4b2c      	ldr	r3, [pc, #176]	; (8007ad8 <UART_SetConfig+0x384>)
 8007a26:	fba3 1302 	umull	r1, r3, r3, r2
 8007a2a:	095b      	lsrs	r3, r3, #5
 8007a2c:	2164      	movs	r1, #100	; 0x64
 8007a2e:	fb01 f303 	mul.w	r3, r1, r3
 8007a32:	1ad3      	subs	r3, r2, r3
 8007a34:	00db      	lsls	r3, r3, #3
 8007a36:	3332      	adds	r3, #50	; 0x32
 8007a38:	4a27      	ldr	r2, [pc, #156]	; (8007ad8 <UART_SetConfig+0x384>)
 8007a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8007a3e:	095b      	lsrs	r3, r3, #5
 8007a40:	005b      	lsls	r3, r3, #1
 8007a42:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007a46:	4498      	add	r8, r3
 8007a48:	68bb      	ldr	r3, [r7, #8]
 8007a4a:	461d      	mov	r5, r3
 8007a4c:	f04f 0600 	mov.w	r6, #0
 8007a50:	46a9      	mov	r9, r5
 8007a52:	46b2      	mov	sl, r6
 8007a54:	eb19 0309 	adds.w	r3, r9, r9
 8007a58:	eb4a 040a 	adc.w	r4, sl, sl
 8007a5c:	4699      	mov	r9, r3
 8007a5e:	46a2      	mov	sl, r4
 8007a60:	eb19 0905 	adds.w	r9, r9, r5
 8007a64:	eb4a 0a06 	adc.w	sl, sl, r6
 8007a68:	f04f 0100 	mov.w	r1, #0
 8007a6c:	f04f 0200 	mov.w	r2, #0
 8007a70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007a74:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007a78:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007a7c:	4689      	mov	r9, r1
 8007a7e:	4692      	mov	sl, r2
 8007a80:	eb19 0005 	adds.w	r0, r9, r5
 8007a84:	eb4a 0106 	adc.w	r1, sl, r6
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	461d      	mov	r5, r3
 8007a8e:	f04f 0600 	mov.w	r6, #0
 8007a92:	196b      	adds	r3, r5, r5
 8007a94:	eb46 0406 	adc.w	r4, r6, r6
 8007a98:	461a      	mov	r2, r3
 8007a9a:	4623      	mov	r3, r4
 8007a9c:	f7f9 f90c 	bl	8000cb8 <__aeabi_uldivmod>
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	460c      	mov	r4, r1
 8007aa4:	461a      	mov	r2, r3
 8007aa6:	4b0c      	ldr	r3, [pc, #48]	; (8007ad8 <UART_SetConfig+0x384>)
 8007aa8:	fba3 1302 	umull	r1, r3, r3, r2
 8007aac:	095b      	lsrs	r3, r3, #5
 8007aae:	2164      	movs	r1, #100	; 0x64
 8007ab0:	fb01 f303 	mul.w	r3, r1, r3
 8007ab4:	1ad3      	subs	r3, r2, r3
 8007ab6:	00db      	lsls	r3, r3, #3
 8007ab8:	3332      	adds	r3, #50	; 0x32
 8007aba:	4a07      	ldr	r2, [pc, #28]	; (8007ad8 <UART_SetConfig+0x384>)
 8007abc:	fba2 2303 	umull	r2, r3, r2, r3
 8007ac0:	095b      	lsrs	r3, r3, #5
 8007ac2:	f003 0207 	and.w	r2, r3, #7
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4442      	add	r2, r8
 8007acc:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8007ace:	e1b2      	b.n	8007e36 <UART_SetConfig+0x6e2>
 8007ad0:	40011000 	.word	0x40011000
 8007ad4:	40011400 	.word	0x40011400
 8007ad8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4ad7      	ldr	r2, [pc, #860]	; (8007e40 <UART_SetConfig+0x6ec>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d005      	beq.n	8007af2 <UART_SetConfig+0x39e>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4ad6      	ldr	r2, [pc, #856]	; (8007e44 <UART_SetConfig+0x6f0>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	f040 80d1 	bne.w	8007c94 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8007af2:	f7fe fa27 	bl	8005f44 <HAL_RCC_GetPCLK2Freq>
 8007af6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	469a      	mov	sl, r3
 8007afc:	f04f 0b00 	mov.w	fp, #0
 8007b00:	46d0      	mov	r8, sl
 8007b02:	46d9      	mov	r9, fp
 8007b04:	eb18 0308 	adds.w	r3, r8, r8
 8007b08:	eb49 0409 	adc.w	r4, r9, r9
 8007b0c:	4698      	mov	r8, r3
 8007b0e:	46a1      	mov	r9, r4
 8007b10:	eb18 080a 	adds.w	r8, r8, sl
 8007b14:	eb49 090b 	adc.w	r9, r9, fp
 8007b18:	f04f 0100 	mov.w	r1, #0
 8007b1c:	f04f 0200 	mov.w	r2, #0
 8007b20:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007b24:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007b28:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007b2c:	4688      	mov	r8, r1
 8007b2e:	4691      	mov	r9, r2
 8007b30:	eb1a 0508 	adds.w	r5, sl, r8
 8007b34:	eb4b 0609 	adc.w	r6, fp, r9
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	685b      	ldr	r3, [r3, #4]
 8007b3c:	4619      	mov	r1, r3
 8007b3e:	f04f 0200 	mov.w	r2, #0
 8007b42:	f04f 0300 	mov.w	r3, #0
 8007b46:	f04f 0400 	mov.w	r4, #0
 8007b4a:	0094      	lsls	r4, r2, #2
 8007b4c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007b50:	008b      	lsls	r3, r1, #2
 8007b52:	461a      	mov	r2, r3
 8007b54:	4623      	mov	r3, r4
 8007b56:	4628      	mov	r0, r5
 8007b58:	4631      	mov	r1, r6
 8007b5a:	f7f9 f8ad 	bl	8000cb8 <__aeabi_uldivmod>
 8007b5e:	4603      	mov	r3, r0
 8007b60:	460c      	mov	r4, r1
 8007b62:	461a      	mov	r2, r3
 8007b64:	4bb8      	ldr	r3, [pc, #736]	; (8007e48 <UART_SetConfig+0x6f4>)
 8007b66:	fba3 2302 	umull	r2, r3, r3, r2
 8007b6a:	095b      	lsrs	r3, r3, #5
 8007b6c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007b70:	68bb      	ldr	r3, [r7, #8]
 8007b72:	469b      	mov	fp, r3
 8007b74:	f04f 0c00 	mov.w	ip, #0
 8007b78:	46d9      	mov	r9, fp
 8007b7a:	46e2      	mov	sl, ip
 8007b7c:	eb19 0309 	adds.w	r3, r9, r9
 8007b80:	eb4a 040a 	adc.w	r4, sl, sl
 8007b84:	4699      	mov	r9, r3
 8007b86:	46a2      	mov	sl, r4
 8007b88:	eb19 090b 	adds.w	r9, r9, fp
 8007b8c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007b90:	f04f 0100 	mov.w	r1, #0
 8007b94:	f04f 0200 	mov.w	r2, #0
 8007b98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007b9c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007ba0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007ba4:	4689      	mov	r9, r1
 8007ba6:	4692      	mov	sl, r2
 8007ba8:	eb1b 0509 	adds.w	r5, fp, r9
 8007bac:	eb4c 060a 	adc.w	r6, ip, sl
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	4619      	mov	r1, r3
 8007bb6:	f04f 0200 	mov.w	r2, #0
 8007bba:	f04f 0300 	mov.w	r3, #0
 8007bbe:	f04f 0400 	mov.w	r4, #0
 8007bc2:	0094      	lsls	r4, r2, #2
 8007bc4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007bc8:	008b      	lsls	r3, r1, #2
 8007bca:	461a      	mov	r2, r3
 8007bcc:	4623      	mov	r3, r4
 8007bce:	4628      	mov	r0, r5
 8007bd0:	4631      	mov	r1, r6
 8007bd2:	f7f9 f871 	bl	8000cb8 <__aeabi_uldivmod>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	460c      	mov	r4, r1
 8007bda:	461a      	mov	r2, r3
 8007bdc:	4b9a      	ldr	r3, [pc, #616]	; (8007e48 <UART_SetConfig+0x6f4>)
 8007bde:	fba3 1302 	umull	r1, r3, r3, r2
 8007be2:	095b      	lsrs	r3, r3, #5
 8007be4:	2164      	movs	r1, #100	; 0x64
 8007be6:	fb01 f303 	mul.w	r3, r1, r3
 8007bea:	1ad3      	subs	r3, r2, r3
 8007bec:	011b      	lsls	r3, r3, #4
 8007bee:	3332      	adds	r3, #50	; 0x32
 8007bf0:	4a95      	ldr	r2, [pc, #596]	; (8007e48 <UART_SetConfig+0x6f4>)
 8007bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8007bf6:	095b      	lsrs	r3, r3, #5
 8007bf8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007bfc:	4498      	add	r8, r3
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	469b      	mov	fp, r3
 8007c02:	f04f 0c00 	mov.w	ip, #0
 8007c06:	46d9      	mov	r9, fp
 8007c08:	46e2      	mov	sl, ip
 8007c0a:	eb19 0309 	adds.w	r3, r9, r9
 8007c0e:	eb4a 040a 	adc.w	r4, sl, sl
 8007c12:	4699      	mov	r9, r3
 8007c14:	46a2      	mov	sl, r4
 8007c16:	eb19 090b 	adds.w	r9, r9, fp
 8007c1a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007c1e:	f04f 0100 	mov.w	r1, #0
 8007c22:	f04f 0200 	mov.w	r2, #0
 8007c26:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007c2a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007c2e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007c32:	4689      	mov	r9, r1
 8007c34:	4692      	mov	sl, r2
 8007c36:	eb1b 0509 	adds.w	r5, fp, r9
 8007c3a:	eb4c 060a 	adc.w	r6, ip, sl
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	685b      	ldr	r3, [r3, #4]
 8007c42:	4619      	mov	r1, r3
 8007c44:	f04f 0200 	mov.w	r2, #0
 8007c48:	f04f 0300 	mov.w	r3, #0
 8007c4c:	f04f 0400 	mov.w	r4, #0
 8007c50:	0094      	lsls	r4, r2, #2
 8007c52:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007c56:	008b      	lsls	r3, r1, #2
 8007c58:	461a      	mov	r2, r3
 8007c5a:	4623      	mov	r3, r4
 8007c5c:	4628      	mov	r0, r5
 8007c5e:	4631      	mov	r1, r6
 8007c60:	f7f9 f82a 	bl	8000cb8 <__aeabi_uldivmod>
 8007c64:	4603      	mov	r3, r0
 8007c66:	460c      	mov	r4, r1
 8007c68:	461a      	mov	r2, r3
 8007c6a:	4b77      	ldr	r3, [pc, #476]	; (8007e48 <UART_SetConfig+0x6f4>)
 8007c6c:	fba3 1302 	umull	r1, r3, r3, r2
 8007c70:	095b      	lsrs	r3, r3, #5
 8007c72:	2164      	movs	r1, #100	; 0x64
 8007c74:	fb01 f303 	mul.w	r3, r1, r3
 8007c78:	1ad3      	subs	r3, r2, r3
 8007c7a:	011b      	lsls	r3, r3, #4
 8007c7c:	3332      	adds	r3, #50	; 0x32
 8007c7e:	4a72      	ldr	r2, [pc, #456]	; (8007e48 <UART_SetConfig+0x6f4>)
 8007c80:	fba2 2303 	umull	r2, r3, r2, r3
 8007c84:	095b      	lsrs	r3, r3, #5
 8007c86:	f003 020f 	and.w	r2, r3, #15
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4442      	add	r2, r8
 8007c90:	609a      	str	r2, [r3, #8]
 8007c92:	e0d0      	b.n	8007e36 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8007c94:	f7fe f942 	bl	8005f1c <HAL_RCC_GetPCLK1Freq>
 8007c98:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	469a      	mov	sl, r3
 8007c9e:	f04f 0b00 	mov.w	fp, #0
 8007ca2:	46d0      	mov	r8, sl
 8007ca4:	46d9      	mov	r9, fp
 8007ca6:	eb18 0308 	adds.w	r3, r8, r8
 8007caa:	eb49 0409 	adc.w	r4, r9, r9
 8007cae:	4698      	mov	r8, r3
 8007cb0:	46a1      	mov	r9, r4
 8007cb2:	eb18 080a 	adds.w	r8, r8, sl
 8007cb6:	eb49 090b 	adc.w	r9, r9, fp
 8007cba:	f04f 0100 	mov.w	r1, #0
 8007cbe:	f04f 0200 	mov.w	r2, #0
 8007cc2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8007cc6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8007cca:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8007cce:	4688      	mov	r8, r1
 8007cd0:	4691      	mov	r9, r2
 8007cd2:	eb1a 0508 	adds.w	r5, sl, r8
 8007cd6:	eb4b 0609 	adc.w	r6, fp, r9
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	685b      	ldr	r3, [r3, #4]
 8007cde:	4619      	mov	r1, r3
 8007ce0:	f04f 0200 	mov.w	r2, #0
 8007ce4:	f04f 0300 	mov.w	r3, #0
 8007ce8:	f04f 0400 	mov.w	r4, #0
 8007cec:	0094      	lsls	r4, r2, #2
 8007cee:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007cf2:	008b      	lsls	r3, r1, #2
 8007cf4:	461a      	mov	r2, r3
 8007cf6:	4623      	mov	r3, r4
 8007cf8:	4628      	mov	r0, r5
 8007cfa:	4631      	mov	r1, r6
 8007cfc:	f7f8 ffdc 	bl	8000cb8 <__aeabi_uldivmod>
 8007d00:	4603      	mov	r3, r0
 8007d02:	460c      	mov	r4, r1
 8007d04:	461a      	mov	r2, r3
 8007d06:	4b50      	ldr	r3, [pc, #320]	; (8007e48 <UART_SetConfig+0x6f4>)
 8007d08:	fba3 2302 	umull	r2, r3, r3, r2
 8007d0c:	095b      	lsrs	r3, r3, #5
 8007d0e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8007d12:	68bb      	ldr	r3, [r7, #8]
 8007d14:	469b      	mov	fp, r3
 8007d16:	f04f 0c00 	mov.w	ip, #0
 8007d1a:	46d9      	mov	r9, fp
 8007d1c:	46e2      	mov	sl, ip
 8007d1e:	eb19 0309 	adds.w	r3, r9, r9
 8007d22:	eb4a 040a 	adc.w	r4, sl, sl
 8007d26:	4699      	mov	r9, r3
 8007d28:	46a2      	mov	sl, r4
 8007d2a:	eb19 090b 	adds.w	r9, r9, fp
 8007d2e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007d32:	f04f 0100 	mov.w	r1, #0
 8007d36:	f04f 0200 	mov.w	r2, #0
 8007d3a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007d3e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007d42:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007d46:	4689      	mov	r9, r1
 8007d48:	4692      	mov	sl, r2
 8007d4a:	eb1b 0509 	adds.w	r5, fp, r9
 8007d4e:	eb4c 060a 	adc.w	r6, ip, sl
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	4619      	mov	r1, r3
 8007d58:	f04f 0200 	mov.w	r2, #0
 8007d5c:	f04f 0300 	mov.w	r3, #0
 8007d60:	f04f 0400 	mov.w	r4, #0
 8007d64:	0094      	lsls	r4, r2, #2
 8007d66:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007d6a:	008b      	lsls	r3, r1, #2
 8007d6c:	461a      	mov	r2, r3
 8007d6e:	4623      	mov	r3, r4
 8007d70:	4628      	mov	r0, r5
 8007d72:	4631      	mov	r1, r6
 8007d74:	f7f8 ffa0 	bl	8000cb8 <__aeabi_uldivmod>
 8007d78:	4603      	mov	r3, r0
 8007d7a:	460c      	mov	r4, r1
 8007d7c:	461a      	mov	r2, r3
 8007d7e:	4b32      	ldr	r3, [pc, #200]	; (8007e48 <UART_SetConfig+0x6f4>)
 8007d80:	fba3 1302 	umull	r1, r3, r3, r2
 8007d84:	095b      	lsrs	r3, r3, #5
 8007d86:	2164      	movs	r1, #100	; 0x64
 8007d88:	fb01 f303 	mul.w	r3, r1, r3
 8007d8c:	1ad3      	subs	r3, r2, r3
 8007d8e:	011b      	lsls	r3, r3, #4
 8007d90:	3332      	adds	r3, #50	; 0x32
 8007d92:	4a2d      	ldr	r2, [pc, #180]	; (8007e48 <UART_SetConfig+0x6f4>)
 8007d94:	fba2 2303 	umull	r2, r3, r2, r3
 8007d98:	095b      	lsrs	r3, r3, #5
 8007d9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007d9e:	4498      	add	r8, r3
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	469b      	mov	fp, r3
 8007da4:	f04f 0c00 	mov.w	ip, #0
 8007da8:	46d9      	mov	r9, fp
 8007daa:	46e2      	mov	sl, ip
 8007dac:	eb19 0309 	adds.w	r3, r9, r9
 8007db0:	eb4a 040a 	adc.w	r4, sl, sl
 8007db4:	4699      	mov	r9, r3
 8007db6:	46a2      	mov	sl, r4
 8007db8:	eb19 090b 	adds.w	r9, r9, fp
 8007dbc:	eb4a 0a0c 	adc.w	sl, sl, ip
 8007dc0:	f04f 0100 	mov.w	r1, #0
 8007dc4:	f04f 0200 	mov.w	r2, #0
 8007dc8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007dcc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8007dd0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8007dd4:	4689      	mov	r9, r1
 8007dd6:	4692      	mov	sl, r2
 8007dd8:	eb1b 0509 	adds.w	r5, fp, r9
 8007ddc:	eb4c 060a 	adc.w	r6, ip, sl
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	685b      	ldr	r3, [r3, #4]
 8007de4:	4619      	mov	r1, r3
 8007de6:	f04f 0200 	mov.w	r2, #0
 8007dea:	f04f 0300 	mov.w	r3, #0
 8007dee:	f04f 0400 	mov.w	r4, #0
 8007df2:	0094      	lsls	r4, r2, #2
 8007df4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8007df8:	008b      	lsls	r3, r1, #2
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	4623      	mov	r3, r4
 8007dfe:	4628      	mov	r0, r5
 8007e00:	4631      	mov	r1, r6
 8007e02:	f7f8 ff59 	bl	8000cb8 <__aeabi_uldivmod>
 8007e06:	4603      	mov	r3, r0
 8007e08:	460c      	mov	r4, r1
 8007e0a:	461a      	mov	r2, r3
 8007e0c:	4b0e      	ldr	r3, [pc, #56]	; (8007e48 <UART_SetConfig+0x6f4>)
 8007e0e:	fba3 1302 	umull	r1, r3, r3, r2
 8007e12:	095b      	lsrs	r3, r3, #5
 8007e14:	2164      	movs	r1, #100	; 0x64
 8007e16:	fb01 f303 	mul.w	r3, r1, r3
 8007e1a:	1ad3      	subs	r3, r2, r3
 8007e1c:	011b      	lsls	r3, r3, #4
 8007e1e:	3332      	adds	r3, #50	; 0x32
 8007e20:	4a09      	ldr	r2, [pc, #36]	; (8007e48 <UART_SetConfig+0x6f4>)
 8007e22:	fba2 2303 	umull	r2, r3, r2, r3
 8007e26:	095b      	lsrs	r3, r3, #5
 8007e28:	f003 020f 	and.w	r2, r3, #15
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4442      	add	r2, r8
 8007e32:	609a      	str	r2, [r3, #8]
}
 8007e34:	e7ff      	b.n	8007e36 <UART_SetConfig+0x6e2>
 8007e36:	bf00      	nop
 8007e38:	3714      	adds	r7, #20
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e40:	40011000 	.word	0x40011000
 8007e44:	40011400 	.word	0x40011400
 8007e48:	51eb851f 	.word	0x51eb851f

08007e4c <main>:




int main(void)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	af00      	add	r7, sp, #0
  hwInit();
 8007e50:	f7fc fbc4 	bl	80045dc <hwInit>
  apInit();
 8007e54:	f7f9 f8b0 	bl	8000fb8 <apInit>

  apMain();
 8007e58:	f7f9 f8c2 	bl	8000fe0 <apMain>

  return 0;
 8007e5c:	2300      	movs	r3, #0
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	bd80      	pop	{r7, pc}
	...

08007e64 <__errno>:
 8007e64:	4b01      	ldr	r3, [pc, #4]	; (8007e6c <__errno+0x8>)
 8007e66:	6818      	ldr	r0, [r3, #0]
 8007e68:	4770      	bx	lr
 8007e6a:	bf00      	nop
 8007e6c:	2000003c 	.word	0x2000003c

08007e70 <__libc_init_array>:
 8007e70:	b570      	push	{r4, r5, r6, lr}
 8007e72:	4e0d      	ldr	r6, [pc, #52]	; (8007ea8 <__libc_init_array+0x38>)
 8007e74:	4c0d      	ldr	r4, [pc, #52]	; (8007eac <__libc_init_array+0x3c>)
 8007e76:	1ba4      	subs	r4, r4, r6
 8007e78:	10a4      	asrs	r4, r4, #2
 8007e7a:	2500      	movs	r5, #0
 8007e7c:	42a5      	cmp	r5, r4
 8007e7e:	d109      	bne.n	8007e94 <__libc_init_array+0x24>
 8007e80:	4e0b      	ldr	r6, [pc, #44]	; (8007eb0 <__libc_init_array+0x40>)
 8007e82:	4c0c      	ldr	r4, [pc, #48]	; (8007eb4 <__libc_init_array+0x44>)
 8007e84:	f002 fae4 	bl	800a450 <_init>
 8007e88:	1ba4      	subs	r4, r4, r6
 8007e8a:	10a4      	asrs	r4, r4, #2
 8007e8c:	2500      	movs	r5, #0
 8007e8e:	42a5      	cmp	r5, r4
 8007e90:	d105      	bne.n	8007e9e <__libc_init_array+0x2e>
 8007e92:	bd70      	pop	{r4, r5, r6, pc}
 8007e94:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007e98:	4798      	blx	r3
 8007e9a:	3501      	adds	r5, #1
 8007e9c:	e7ee      	b.n	8007e7c <__libc_init_array+0xc>
 8007e9e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007ea2:	4798      	blx	r3
 8007ea4:	3501      	adds	r5, #1
 8007ea6:	e7f2      	b.n	8007e8e <__libc_init_array+0x1e>
 8007ea8:	0800aa60 	.word	0x0800aa60
 8007eac:	0800aa60 	.word	0x0800aa60
 8007eb0:	0800aa60 	.word	0x0800aa60
 8007eb4:	0800aa64 	.word	0x0800aa64

08007eb8 <memcpy>:
 8007eb8:	b510      	push	{r4, lr}
 8007eba:	1e43      	subs	r3, r0, #1
 8007ebc:	440a      	add	r2, r1
 8007ebe:	4291      	cmp	r1, r2
 8007ec0:	d100      	bne.n	8007ec4 <memcpy+0xc>
 8007ec2:	bd10      	pop	{r4, pc}
 8007ec4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ec8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007ecc:	e7f7      	b.n	8007ebe <memcpy+0x6>

08007ece <memset>:
 8007ece:	4402      	add	r2, r0
 8007ed0:	4603      	mov	r3, r0
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d100      	bne.n	8007ed8 <memset+0xa>
 8007ed6:	4770      	bx	lr
 8007ed8:	f803 1b01 	strb.w	r1, [r3], #1
 8007edc:	e7f9      	b.n	8007ed2 <memset+0x4>

08007ede <strcpy>:
 8007ede:	4603      	mov	r3, r0
 8007ee0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ee4:	f803 2b01 	strb.w	r2, [r3], #1
 8007ee8:	2a00      	cmp	r2, #0
 8007eea:	d1f9      	bne.n	8007ee0 <strcpy+0x2>
 8007eec:	4770      	bx	lr

08007eee <sulp>:
 8007eee:	b570      	push	{r4, r5, r6, lr}
 8007ef0:	4604      	mov	r4, r0
 8007ef2:	460d      	mov	r5, r1
 8007ef4:	ec45 4b10 	vmov	d0, r4, r5
 8007ef8:	4616      	mov	r6, r2
 8007efa:	f001 fd5d 	bl	80099b8 <__ulp>
 8007efe:	ec51 0b10 	vmov	r0, r1, d0
 8007f02:	b17e      	cbz	r6, 8007f24 <sulp+0x36>
 8007f04:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007f08:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	dd09      	ble.n	8007f24 <sulp+0x36>
 8007f10:	051b      	lsls	r3, r3, #20
 8007f12:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007f16:	2400      	movs	r4, #0
 8007f18:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007f1c:	4622      	mov	r2, r4
 8007f1e:	462b      	mov	r3, r5
 8007f20:	f7f8 fb82 	bl	8000628 <__aeabi_dmul>
 8007f24:	bd70      	pop	{r4, r5, r6, pc}
	...

08007f28 <_strtod_l>:
 8007f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f2c:	461f      	mov	r7, r3
 8007f2e:	b0a1      	sub	sp, #132	; 0x84
 8007f30:	2300      	movs	r3, #0
 8007f32:	4681      	mov	r9, r0
 8007f34:	4638      	mov	r0, r7
 8007f36:	460e      	mov	r6, r1
 8007f38:	9217      	str	r2, [sp, #92]	; 0x5c
 8007f3a:	931c      	str	r3, [sp, #112]	; 0x70
 8007f3c:	f001 fa5d 	bl	80093fa <__localeconv_l>
 8007f40:	4680      	mov	r8, r0
 8007f42:	6800      	ldr	r0, [r0, #0]
 8007f44:	f7f8 f956 	bl	80001f4 <strlen>
 8007f48:	f04f 0a00 	mov.w	sl, #0
 8007f4c:	4604      	mov	r4, r0
 8007f4e:	f04f 0b00 	mov.w	fp, #0
 8007f52:	961b      	str	r6, [sp, #108]	; 0x6c
 8007f54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007f56:	781a      	ldrb	r2, [r3, #0]
 8007f58:	2a0d      	cmp	r2, #13
 8007f5a:	d832      	bhi.n	8007fc2 <_strtod_l+0x9a>
 8007f5c:	2a09      	cmp	r2, #9
 8007f5e:	d236      	bcs.n	8007fce <_strtod_l+0xa6>
 8007f60:	2a00      	cmp	r2, #0
 8007f62:	d03e      	beq.n	8007fe2 <_strtod_l+0xba>
 8007f64:	2300      	movs	r3, #0
 8007f66:	930d      	str	r3, [sp, #52]	; 0x34
 8007f68:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8007f6a:	782b      	ldrb	r3, [r5, #0]
 8007f6c:	2b30      	cmp	r3, #48	; 0x30
 8007f6e:	f040 80ac 	bne.w	80080ca <_strtod_l+0x1a2>
 8007f72:	786b      	ldrb	r3, [r5, #1]
 8007f74:	2b58      	cmp	r3, #88	; 0x58
 8007f76:	d001      	beq.n	8007f7c <_strtod_l+0x54>
 8007f78:	2b78      	cmp	r3, #120	; 0x78
 8007f7a:	d167      	bne.n	800804c <_strtod_l+0x124>
 8007f7c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f7e:	9301      	str	r3, [sp, #4]
 8007f80:	ab1c      	add	r3, sp, #112	; 0x70
 8007f82:	9300      	str	r3, [sp, #0]
 8007f84:	9702      	str	r7, [sp, #8]
 8007f86:	ab1d      	add	r3, sp, #116	; 0x74
 8007f88:	4a88      	ldr	r2, [pc, #544]	; (80081ac <_strtod_l+0x284>)
 8007f8a:	a91b      	add	r1, sp, #108	; 0x6c
 8007f8c:	4648      	mov	r0, r9
 8007f8e:	f000 ff5a 	bl	8008e46 <__gethex>
 8007f92:	f010 0407 	ands.w	r4, r0, #7
 8007f96:	4606      	mov	r6, r0
 8007f98:	d005      	beq.n	8007fa6 <_strtod_l+0x7e>
 8007f9a:	2c06      	cmp	r4, #6
 8007f9c:	d12b      	bne.n	8007ff6 <_strtod_l+0xce>
 8007f9e:	3501      	adds	r5, #1
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	951b      	str	r5, [sp, #108]	; 0x6c
 8007fa4:	930d      	str	r3, [sp, #52]	; 0x34
 8007fa6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	f040 859a 	bne.w	8008ae2 <_strtod_l+0xbba>
 8007fae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007fb0:	b1e3      	cbz	r3, 8007fec <_strtod_l+0xc4>
 8007fb2:	4652      	mov	r2, sl
 8007fb4:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007fb8:	ec43 2b10 	vmov	d0, r2, r3
 8007fbc:	b021      	add	sp, #132	; 0x84
 8007fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fc2:	2a2b      	cmp	r2, #43	; 0x2b
 8007fc4:	d015      	beq.n	8007ff2 <_strtod_l+0xca>
 8007fc6:	2a2d      	cmp	r2, #45	; 0x2d
 8007fc8:	d004      	beq.n	8007fd4 <_strtod_l+0xac>
 8007fca:	2a20      	cmp	r2, #32
 8007fcc:	d1ca      	bne.n	8007f64 <_strtod_l+0x3c>
 8007fce:	3301      	adds	r3, #1
 8007fd0:	931b      	str	r3, [sp, #108]	; 0x6c
 8007fd2:	e7bf      	b.n	8007f54 <_strtod_l+0x2c>
 8007fd4:	2201      	movs	r2, #1
 8007fd6:	920d      	str	r2, [sp, #52]	; 0x34
 8007fd8:	1c5a      	adds	r2, r3, #1
 8007fda:	921b      	str	r2, [sp, #108]	; 0x6c
 8007fdc:	785b      	ldrb	r3, [r3, #1]
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d1c2      	bne.n	8007f68 <_strtod_l+0x40>
 8007fe2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007fe4:	961b      	str	r6, [sp, #108]	; 0x6c
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	f040 8579 	bne.w	8008ade <_strtod_l+0xbb6>
 8007fec:	4652      	mov	r2, sl
 8007fee:	465b      	mov	r3, fp
 8007ff0:	e7e2      	b.n	8007fb8 <_strtod_l+0x90>
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	e7ef      	b.n	8007fd6 <_strtod_l+0xae>
 8007ff6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007ff8:	b13a      	cbz	r2, 800800a <_strtod_l+0xe2>
 8007ffa:	2135      	movs	r1, #53	; 0x35
 8007ffc:	a81e      	add	r0, sp, #120	; 0x78
 8007ffe:	f001 fdd3 	bl	8009ba8 <__copybits>
 8008002:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008004:	4648      	mov	r0, r9
 8008006:	f001 fa40 	bl	800948a <_Bfree>
 800800a:	3c01      	subs	r4, #1
 800800c:	2c04      	cmp	r4, #4
 800800e:	d806      	bhi.n	800801e <_strtod_l+0xf6>
 8008010:	e8df f004 	tbb	[pc, r4]
 8008014:	1714030a 	.word	0x1714030a
 8008018:	0a          	.byte	0x0a
 8008019:	00          	.byte	0x00
 800801a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800801e:	0730      	lsls	r0, r6, #28
 8008020:	d5c1      	bpl.n	8007fa6 <_strtod_l+0x7e>
 8008022:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008026:	e7be      	b.n	8007fa6 <_strtod_l+0x7e>
 8008028:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800802c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800802e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8008032:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8008036:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800803a:	e7f0      	b.n	800801e <_strtod_l+0xf6>
 800803c:	f8df b170 	ldr.w	fp, [pc, #368]	; 80081b0 <_strtod_l+0x288>
 8008040:	e7ed      	b.n	800801e <_strtod_l+0xf6>
 8008042:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8008046:	f04f 3aff 	mov.w	sl, #4294967295
 800804a:	e7e8      	b.n	800801e <_strtod_l+0xf6>
 800804c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800804e:	1c5a      	adds	r2, r3, #1
 8008050:	921b      	str	r2, [sp, #108]	; 0x6c
 8008052:	785b      	ldrb	r3, [r3, #1]
 8008054:	2b30      	cmp	r3, #48	; 0x30
 8008056:	d0f9      	beq.n	800804c <_strtod_l+0x124>
 8008058:	2b00      	cmp	r3, #0
 800805a:	d0a4      	beq.n	8007fa6 <_strtod_l+0x7e>
 800805c:	2301      	movs	r3, #1
 800805e:	2500      	movs	r5, #0
 8008060:	9306      	str	r3, [sp, #24]
 8008062:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008064:	9308      	str	r3, [sp, #32]
 8008066:	9507      	str	r5, [sp, #28]
 8008068:	9505      	str	r5, [sp, #20]
 800806a:	220a      	movs	r2, #10
 800806c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800806e:	7807      	ldrb	r7, [r0, #0]
 8008070:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8008074:	b2d9      	uxtb	r1, r3
 8008076:	2909      	cmp	r1, #9
 8008078:	d929      	bls.n	80080ce <_strtod_l+0x1a6>
 800807a:	4622      	mov	r2, r4
 800807c:	f8d8 1000 	ldr.w	r1, [r8]
 8008080:	f002 f926 	bl	800a2d0 <strncmp>
 8008084:	2800      	cmp	r0, #0
 8008086:	d031      	beq.n	80080ec <_strtod_l+0x1c4>
 8008088:	2000      	movs	r0, #0
 800808a:	9c05      	ldr	r4, [sp, #20]
 800808c:	9004      	str	r0, [sp, #16]
 800808e:	463b      	mov	r3, r7
 8008090:	4602      	mov	r2, r0
 8008092:	2b65      	cmp	r3, #101	; 0x65
 8008094:	d001      	beq.n	800809a <_strtod_l+0x172>
 8008096:	2b45      	cmp	r3, #69	; 0x45
 8008098:	d114      	bne.n	80080c4 <_strtod_l+0x19c>
 800809a:	b924      	cbnz	r4, 80080a6 <_strtod_l+0x17e>
 800809c:	b910      	cbnz	r0, 80080a4 <_strtod_l+0x17c>
 800809e:	9b06      	ldr	r3, [sp, #24]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d09e      	beq.n	8007fe2 <_strtod_l+0xba>
 80080a4:	2400      	movs	r4, #0
 80080a6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80080a8:	1c73      	adds	r3, r6, #1
 80080aa:	931b      	str	r3, [sp, #108]	; 0x6c
 80080ac:	7873      	ldrb	r3, [r6, #1]
 80080ae:	2b2b      	cmp	r3, #43	; 0x2b
 80080b0:	d078      	beq.n	80081a4 <_strtod_l+0x27c>
 80080b2:	2b2d      	cmp	r3, #45	; 0x2d
 80080b4:	d070      	beq.n	8008198 <_strtod_l+0x270>
 80080b6:	f04f 0c00 	mov.w	ip, #0
 80080ba:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 80080be:	2f09      	cmp	r7, #9
 80080c0:	d97c      	bls.n	80081bc <_strtod_l+0x294>
 80080c2:	961b      	str	r6, [sp, #108]	; 0x6c
 80080c4:	f04f 0e00 	mov.w	lr, #0
 80080c8:	e09a      	b.n	8008200 <_strtod_l+0x2d8>
 80080ca:	2300      	movs	r3, #0
 80080cc:	e7c7      	b.n	800805e <_strtod_l+0x136>
 80080ce:	9905      	ldr	r1, [sp, #20]
 80080d0:	2908      	cmp	r1, #8
 80080d2:	bfdd      	ittte	le
 80080d4:	9907      	ldrle	r1, [sp, #28]
 80080d6:	fb02 3301 	mlale	r3, r2, r1, r3
 80080da:	9307      	strle	r3, [sp, #28]
 80080dc:	fb02 3505 	mlagt	r5, r2, r5, r3
 80080e0:	9b05      	ldr	r3, [sp, #20]
 80080e2:	3001      	adds	r0, #1
 80080e4:	3301      	adds	r3, #1
 80080e6:	9305      	str	r3, [sp, #20]
 80080e8:	901b      	str	r0, [sp, #108]	; 0x6c
 80080ea:	e7bf      	b.n	800806c <_strtod_l+0x144>
 80080ec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80080ee:	191a      	adds	r2, r3, r4
 80080f0:	921b      	str	r2, [sp, #108]	; 0x6c
 80080f2:	9a05      	ldr	r2, [sp, #20]
 80080f4:	5d1b      	ldrb	r3, [r3, r4]
 80080f6:	2a00      	cmp	r2, #0
 80080f8:	d037      	beq.n	800816a <_strtod_l+0x242>
 80080fa:	9c05      	ldr	r4, [sp, #20]
 80080fc:	4602      	mov	r2, r0
 80080fe:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8008102:	2909      	cmp	r1, #9
 8008104:	d913      	bls.n	800812e <_strtod_l+0x206>
 8008106:	2101      	movs	r1, #1
 8008108:	9104      	str	r1, [sp, #16]
 800810a:	e7c2      	b.n	8008092 <_strtod_l+0x16a>
 800810c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800810e:	1c5a      	adds	r2, r3, #1
 8008110:	921b      	str	r2, [sp, #108]	; 0x6c
 8008112:	785b      	ldrb	r3, [r3, #1]
 8008114:	3001      	adds	r0, #1
 8008116:	2b30      	cmp	r3, #48	; 0x30
 8008118:	d0f8      	beq.n	800810c <_strtod_l+0x1e4>
 800811a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800811e:	2a08      	cmp	r2, #8
 8008120:	f200 84e4 	bhi.w	8008aec <_strtod_l+0xbc4>
 8008124:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008126:	9208      	str	r2, [sp, #32]
 8008128:	4602      	mov	r2, r0
 800812a:	2000      	movs	r0, #0
 800812c:	4604      	mov	r4, r0
 800812e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8008132:	f100 0101 	add.w	r1, r0, #1
 8008136:	d012      	beq.n	800815e <_strtod_l+0x236>
 8008138:	440a      	add	r2, r1
 800813a:	eb00 0c04 	add.w	ip, r0, r4
 800813e:	4621      	mov	r1, r4
 8008140:	270a      	movs	r7, #10
 8008142:	458c      	cmp	ip, r1
 8008144:	d113      	bne.n	800816e <_strtod_l+0x246>
 8008146:	1821      	adds	r1, r4, r0
 8008148:	2908      	cmp	r1, #8
 800814a:	f104 0401 	add.w	r4, r4, #1
 800814e:	4404      	add	r4, r0
 8008150:	dc19      	bgt.n	8008186 <_strtod_l+0x25e>
 8008152:	9b07      	ldr	r3, [sp, #28]
 8008154:	210a      	movs	r1, #10
 8008156:	fb01 e303 	mla	r3, r1, r3, lr
 800815a:	9307      	str	r3, [sp, #28]
 800815c:	2100      	movs	r1, #0
 800815e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008160:	1c58      	adds	r0, r3, #1
 8008162:	901b      	str	r0, [sp, #108]	; 0x6c
 8008164:	785b      	ldrb	r3, [r3, #1]
 8008166:	4608      	mov	r0, r1
 8008168:	e7c9      	b.n	80080fe <_strtod_l+0x1d6>
 800816a:	9805      	ldr	r0, [sp, #20]
 800816c:	e7d3      	b.n	8008116 <_strtod_l+0x1ee>
 800816e:	2908      	cmp	r1, #8
 8008170:	f101 0101 	add.w	r1, r1, #1
 8008174:	dc03      	bgt.n	800817e <_strtod_l+0x256>
 8008176:	9b07      	ldr	r3, [sp, #28]
 8008178:	437b      	muls	r3, r7
 800817a:	9307      	str	r3, [sp, #28]
 800817c:	e7e1      	b.n	8008142 <_strtod_l+0x21a>
 800817e:	2910      	cmp	r1, #16
 8008180:	bfd8      	it	le
 8008182:	437d      	mulle	r5, r7
 8008184:	e7dd      	b.n	8008142 <_strtod_l+0x21a>
 8008186:	2c10      	cmp	r4, #16
 8008188:	bfdc      	itt	le
 800818a:	210a      	movle	r1, #10
 800818c:	fb01 e505 	mlale	r5, r1, r5, lr
 8008190:	e7e4      	b.n	800815c <_strtod_l+0x234>
 8008192:	2301      	movs	r3, #1
 8008194:	9304      	str	r3, [sp, #16]
 8008196:	e781      	b.n	800809c <_strtod_l+0x174>
 8008198:	f04f 0c01 	mov.w	ip, #1
 800819c:	1cb3      	adds	r3, r6, #2
 800819e:	931b      	str	r3, [sp, #108]	; 0x6c
 80081a0:	78b3      	ldrb	r3, [r6, #2]
 80081a2:	e78a      	b.n	80080ba <_strtod_l+0x192>
 80081a4:	f04f 0c00 	mov.w	ip, #0
 80081a8:	e7f8      	b.n	800819c <_strtod_l+0x274>
 80081aa:	bf00      	nop
 80081ac:	0800a7c8 	.word	0x0800a7c8
 80081b0:	7ff00000 	.word	0x7ff00000
 80081b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80081b6:	1c5f      	adds	r7, r3, #1
 80081b8:	971b      	str	r7, [sp, #108]	; 0x6c
 80081ba:	785b      	ldrb	r3, [r3, #1]
 80081bc:	2b30      	cmp	r3, #48	; 0x30
 80081be:	d0f9      	beq.n	80081b4 <_strtod_l+0x28c>
 80081c0:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 80081c4:	2f08      	cmp	r7, #8
 80081c6:	f63f af7d 	bhi.w	80080c4 <_strtod_l+0x19c>
 80081ca:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80081ce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80081d0:	930a      	str	r3, [sp, #40]	; 0x28
 80081d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80081d4:	1c5f      	adds	r7, r3, #1
 80081d6:	971b      	str	r7, [sp, #108]	; 0x6c
 80081d8:	785b      	ldrb	r3, [r3, #1]
 80081da:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80081de:	f1b8 0f09 	cmp.w	r8, #9
 80081e2:	d937      	bls.n	8008254 <_strtod_l+0x32c>
 80081e4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80081e6:	1a7f      	subs	r7, r7, r1
 80081e8:	2f08      	cmp	r7, #8
 80081ea:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80081ee:	dc37      	bgt.n	8008260 <_strtod_l+0x338>
 80081f0:	45be      	cmp	lr, r7
 80081f2:	bfa8      	it	ge
 80081f4:	46be      	movge	lr, r7
 80081f6:	f1bc 0f00 	cmp.w	ip, #0
 80081fa:	d001      	beq.n	8008200 <_strtod_l+0x2d8>
 80081fc:	f1ce 0e00 	rsb	lr, lr, #0
 8008200:	2c00      	cmp	r4, #0
 8008202:	d151      	bne.n	80082a8 <_strtod_l+0x380>
 8008204:	2800      	cmp	r0, #0
 8008206:	f47f aece 	bne.w	8007fa6 <_strtod_l+0x7e>
 800820a:	9a06      	ldr	r2, [sp, #24]
 800820c:	2a00      	cmp	r2, #0
 800820e:	f47f aeca 	bne.w	8007fa6 <_strtod_l+0x7e>
 8008212:	9a04      	ldr	r2, [sp, #16]
 8008214:	2a00      	cmp	r2, #0
 8008216:	f47f aee4 	bne.w	8007fe2 <_strtod_l+0xba>
 800821a:	2b4e      	cmp	r3, #78	; 0x4e
 800821c:	d027      	beq.n	800826e <_strtod_l+0x346>
 800821e:	dc21      	bgt.n	8008264 <_strtod_l+0x33c>
 8008220:	2b49      	cmp	r3, #73	; 0x49
 8008222:	f47f aede 	bne.w	8007fe2 <_strtod_l+0xba>
 8008226:	49a0      	ldr	r1, [pc, #640]	; (80084a8 <_strtod_l+0x580>)
 8008228:	a81b      	add	r0, sp, #108	; 0x6c
 800822a:	f001 f83f 	bl	80092ac <__match>
 800822e:	2800      	cmp	r0, #0
 8008230:	f43f aed7 	beq.w	8007fe2 <_strtod_l+0xba>
 8008234:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008236:	499d      	ldr	r1, [pc, #628]	; (80084ac <_strtod_l+0x584>)
 8008238:	3b01      	subs	r3, #1
 800823a:	a81b      	add	r0, sp, #108	; 0x6c
 800823c:	931b      	str	r3, [sp, #108]	; 0x6c
 800823e:	f001 f835 	bl	80092ac <__match>
 8008242:	b910      	cbnz	r0, 800824a <_strtod_l+0x322>
 8008244:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008246:	3301      	adds	r3, #1
 8008248:	931b      	str	r3, [sp, #108]	; 0x6c
 800824a:	f8df b274 	ldr.w	fp, [pc, #628]	; 80084c0 <_strtod_l+0x598>
 800824e:	f04f 0a00 	mov.w	sl, #0
 8008252:	e6a8      	b.n	8007fa6 <_strtod_l+0x7e>
 8008254:	210a      	movs	r1, #10
 8008256:	fb01 3e0e 	mla	lr, r1, lr, r3
 800825a:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800825e:	e7b8      	b.n	80081d2 <_strtod_l+0x2aa>
 8008260:	46be      	mov	lr, r7
 8008262:	e7c8      	b.n	80081f6 <_strtod_l+0x2ce>
 8008264:	2b69      	cmp	r3, #105	; 0x69
 8008266:	d0de      	beq.n	8008226 <_strtod_l+0x2fe>
 8008268:	2b6e      	cmp	r3, #110	; 0x6e
 800826a:	f47f aeba 	bne.w	8007fe2 <_strtod_l+0xba>
 800826e:	4990      	ldr	r1, [pc, #576]	; (80084b0 <_strtod_l+0x588>)
 8008270:	a81b      	add	r0, sp, #108	; 0x6c
 8008272:	f001 f81b 	bl	80092ac <__match>
 8008276:	2800      	cmp	r0, #0
 8008278:	f43f aeb3 	beq.w	8007fe2 <_strtod_l+0xba>
 800827c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800827e:	781b      	ldrb	r3, [r3, #0]
 8008280:	2b28      	cmp	r3, #40	; 0x28
 8008282:	d10e      	bne.n	80082a2 <_strtod_l+0x37a>
 8008284:	aa1e      	add	r2, sp, #120	; 0x78
 8008286:	498b      	ldr	r1, [pc, #556]	; (80084b4 <_strtod_l+0x58c>)
 8008288:	a81b      	add	r0, sp, #108	; 0x6c
 800828a:	f001 f823 	bl	80092d4 <__hexnan>
 800828e:	2805      	cmp	r0, #5
 8008290:	d107      	bne.n	80082a2 <_strtod_l+0x37a>
 8008292:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008294:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8008298:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800829c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80082a0:	e681      	b.n	8007fa6 <_strtod_l+0x7e>
 80082a2:	f8df b224 	ldr.w	fp, [pc, #548]	; 80084c8 <_strtod_l+0x5a0>
 80082a6:	e7d2      	b.n	800824e <_strtod_l+0x326>
 80082a8:	ebae 0302 	sub.w	r3, lr, r2
 80082ac:	9306      	str	r3, [sp, #24]
 80082ae:	9b05      	ldr	r3, [sp, #20]
 80082b0:	9807      	ldr	r0, [sp, #28]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	bf08      	it	eq
 80082b6:	4623      	moveq	r3, r4
 80082b8:	2c10      	cmp	r4, #16
 80082ba:	9305      	str	r3, [sp, #20]
 80082bc:	46a0      	mov	r8, r4
 80082be:	bfa8      	it	ge
 80082c0:	f04f 0810 	movge.w	r8, #16
 80082c4:	f7f8 f936 	bl	8000534 <__aeabi_ui2d>
 80082c8:	2c09      	cmp	r4, #9
 80082ca:	4682      	mov	sl, r0
 80082cc:	468b      	mov	fp, r1
 80082ce:	dc13      	bgt.n	80082f8 <_strtod_l+0x3d0>
 80082d0:	9b06      	ldr	r3, [sp, #24]
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	f43f ae67 	beq.w	8007fa6 <_strtod_l+0x7e>
 80082d8:	9b06      	ldr	r3, [sp, #24]
 80082da:	dd7a      	ble.n	80083d2 <_strtod_l+0x4aa>
 80082dc:	2b16      	cmp	r3, #22
 80082de:	dc61      	bgt.n	80083a4 <_strtod_l+0x47c>
 80082e0:	4a75      	ldr	r2, [pc, #468]	; (80084b8 <_strtod_l+0x590>)
 80082e2:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80082e6:	e9de 0100 	ldrd	r0, r1, [lr]
 80082ea:	4652      	mov	r2, sl
 80082ec:	465b      	mov	r3, fp
 80082ee:	f7f8 f99b 	bl	8000628 <__aeabi_dmul>
 80082f2:	4682      	mov	sl, r0
 80082f4:	468b      	mov	fp, r1
 80082f6:	e656      	b.n	8007fa6 <_strtod_l+0x7e>
 80082f8:	4b6f      	ldr	r3, [pc, #444]	; (80084b8 <_strtod_l+0x590>)
 80082fa:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80082fe:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008302:	f7f8 f991 	bl	8000628 <__aeabi_dmul>
 8008306:	4606      	mov	r6, r0
 8008308:	4628      	mov	r0, r5
 800830a:	460f      	mov	r7, r1
 800830c:	f7f8 f912 	bl	8000534 <__aeabi_ui2d>
 8008310:	4602      	mov	r2, r0
 8008312:	460b      	mov	r3, r1
 8008314:	4630      	mov	r0, r6
 8008316:	4639      	mov	r1, r7
 8008318:	f7f7 ffd0 	bl	80002bc <__adddf3>
 800831c:	2c0f      	cmp	r4, #15
 800831e:	4682      	mov	sl, r0
 8008320:	468b      	mov	fp, r1
 8008322:	ddd5      	ble.n	80082d0 <_strtod_l+0x3a8>
 8008324:	9b06      	ldr	r3, [sp, #24]
 8008326:	eba4 0808 	sub.w	r8, r4, r8
 800832a:	4498      	add	r8, r3
 800832c:	f1b8 0f00 	cmp.w	r8, #0
 8008330:	f340 8096 	ble.w	8008460 <_strtod_l+0x538>
 8008334:	f018 030f 	ands.w	r3, r8, #15
 8008338:	d00a      	beq.n	8008350 <_strtod_l+0x428>
 800833a:	495f      	ldr	r1, [pc, #380]	; (80084b8 <_strtod_l+0x590>)
 800833c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008340:	4652      	mov	r2, sl
 8008342:	465b      	mov	r3, fp
 8008344:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008348:	f7f8 f96e 	bl	8000628 <__aeabi_dmul>
 800834c:	4682      	mov	sl, r0
 800834e:	468b      	mov	fp, r1
 8008350:	f038 080f 	bics.w	r8, r8, #15
 8008354:	d073      	beq.n	800843e <_strtod_l+0x516>
 8008356:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800835a:	dd47      	ble.n	80083ec <_strtod_l+0x4c4>
 800835c:	2400      	movs	r4, #0
 800835e:	46a0      	mov	r8, r4
 8008360:	9407      	str	r4, [sp, #28]
 8008362:	9405      	str	r4, [sp, #20]
 8008364:	2322      	movs	r3, #34	; 0x22
 8008366:	f8df b158 	ldr.w	fp, [pc, #344]	; 80084c0 <_strtod_l+0x598>
 800836a:	f8c9 3000 	str.w	r3, [r9]
 800836e:	f04f 0a00 	mov.w	sl, #0
 8008372:	9b07      	ldr	r3, [sp, #28]
 8008374:	2b00      	cmp	r3, #0
 8008376:	f43f ae16 	beq.w	8007fa6 <_strtod_l+0x7e>
 800837a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800837c:	4648      	mov	r0, r9
 800837e:	f001 f884 	bl	800948a <_Bfree>
 8008382:	9905      	ldr	r1, [sp, #20]
 8008384:	4648      	mov	r0, r9
 8008386:	f001 f880 	bl	800948a <_Bfree>
 800838a:	4641      	mov	r1, r8
 800838c:	4648      	mov	r0, r9
 800838e:	f001 f87c 	bl	800948a <_Bfree>
 8008392:	9907      	ldr	r1, [sp, #28]
 8008394:	4648      	mov	r0, r9
 8008396:	f001 f878 	bl	800948a <_Bfree>
 800839a:	4621      	mov	r1, r4
 800839c:	4648      	mov	r0, r9
 800839e:	f001 f874 	bl	800948a <_Bfree>
 80083a2:	e600      	b.n	8007fa6 <_strtod_l+0x7e>
 80083a4:	9a06      	ldr	r2, [sp, #24]
 80083a6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 80083aa:	4293      	cmp	r3, r2
 80083ac:	dbba      	blt.n	8008324 <_strtod_l+0x3fc>
 80083ae:	4d42      	ldr	r5, [pc, #264]	; (80084b8 <_strtod_l+0x590>)
 80083b0:	f1c4 040f 	rsb	r4, r4, #15
 80083b4:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80083b8:	4652      	mov	r2, sl
 80083ba:	465b      	mov	r3, fp
 80083bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80083c0:	f7f8 f932 	bl	8000628 <__aeabi_dmul>
 80083c4:	9b06      	ldr	r3, [sp, #24]
 80083c6:	1b1c      	subs	r4, r3, r4
 80083c8:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80083cc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80083d0:	e78d      	b.n	80082ee <_strtod_l+0x3c6>
 80083d2:	f113 0f16 	cmn.w	r3, #22
 80083d6:	dba5      	blt.n	8008324 <_strtod_l+0x3fc>
 80083d8:	4a37      	ldr	r2, [pc, #220]	; (80084b8 <_strtod_l+0x590>)
 80083da:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80083de:	e9d2 2300 	ldrd	r2, r3, [r2]
 80083e2:	4650      	mov	r0, sl
 80083e4:	4659      	mov	r1, fp
 80083e6:	f7f8 fa49 	bl	800087c <__aeabi_ddiv>
 80083ea:	e782      	b.n	80082f2 <_strtod_l+0x3ca>
 80083ec:	2300      	movs	r3, #0
 80083ee:	4e33      	ldr	r6, [pc, #204]	; (80084bc <_strtod_l+0x594>)
 80083f0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80083f4:	4650      	mov	r0, sl
 80083f6:	4659      	mov	r1, fp
 80083f8:	461d      	mov	r5, r3
 80083fa:	f1b8 0f01 	cmp.w	r8, #1
 80083fe:	dc21      	bgt.n	8008444 <_strtod_l+0x51c>
 8008400:	b10b      	cbz	r3, 8008406 <_strtod_l+0x4de>
 8008402:	4682      	mov	sl, r0
 8008404:	468b      	mov	fp, r1
 8008406:	4b2d      	ldr	r3, [pc, #180]	; (80084bc <_strtod_l+0x594>)
 8008408:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800840c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8008410:	4652      	mov	r2, sl
 8008412:	465b      	mov	r3, fp
 8008414:	e9d5 0100 	ldrd	r0, r1, [r5]
 8008418:	f7f8 f906 	bl	8000628 <__aeabi_dmul>
 800841c:	4b28      	ldr	r3, [pc, #160]	; (80084c0 <_strtod_l+0x598>)
 800841e:	460a      	mov	r2, r1
 8008420:	400b      	ands	r3, r1
 8008422:	4928      	ldr	r1, [pc, #160]	; (80084c4 <_strtod_l+0x59c>)
 8008424:	428b      	cmp	r3, r1
 8008426:	4682      	mov	sl, r0
 8008428:	d898      	bhi.n	800835c <_strtod_l+0x434>
 800842a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800842e:	428b      	cmp	r3, r1
 8008430:	bf86      	itte	hi
 8008432:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80084cc <_strtod_l+0x5a4>
 8008436:	f04f 3aff 	movhi.w	sl, #4294967295
 800843a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800843e:	2300      	movs	r3, #0
 8008440:	9304      	str	r3, [sp, #16]
 8008442:	e077      	b.n	8008534 <_strtod_l+0x60c>
 8008444:	f018 0f01 	tst.w	r8, #1
 8008448:	d006      	beq.n	8008458 <_strtod_l+0x530>
 800844a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800844e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008452:	f7f8 f8e9 	bl	8000628 <__aeabi_dmul>
 8008456:	2301      	movs	r3, #1
 8008458:	3501      	adds	r5, #1
 800845a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800845e:	e7cc      	b.n	80083fa <_strtod_l+0x4d2>
 8008460:	d0ed      	beq.n	800843e <_strtod_l+0x516>
 8008462:	f1c8 0800 	rsb	r8, r8, #0
 8008466:	f018 020f 	ands.w	r2, r8, #15
 800846a:	d00a      	beq.n	8008482 <_strtod_l+0x55a>
 800846c:	4b12      	ldr	r3, [pc, #72]	; (80084b8 <_strtod_l+0x590>)
 800846e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008472:	4650      	mov	r0, sl
 8008474:	4659      	mov	r1, fp
 8008476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800847a:	f7f8 f9ff 	bl	800087c <__aeabi_ddiv>
 800847e:	4682      	mov	sl, r0
 8008480:	468b      	mov	fp, r1
 8008482:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008486:	d0da      	beq.n	800843e <_strtod_l+0x516>
 8008488:	f1b8 0f1f 	cmp.w	r8, #31
 800848c:	dd20      	ble.n	80084d0 <_strtod_l+0x5a8>
 800848e:	2400      	movs	r4, #0
 8008490:	46a0      	mov	r8, r4
 8008492:	9407      	str	r4, [sp, #28]
 8008494:	9405      	str	r4, [sp, #20]
 8008496:	2322      	movs	r3, #34	; 0x22
 8008498:	f04f 0a00 	mov.w	sl, #0
 800849c:	f04f 0b00 	mov.w	fp, #0
 80084a0:	f8c9 3000 	str.w	r3, [r9]
 80084a4:	e765      	b.n	8008372 <_strtod_l+0x44a>
 80084a6:	bf00      	nop
 80084a8:	0800a7bc 	.word	0x0800a7bc
 80084ac:	0800a7bf 	.word	0x0800a7bf
 80084b0:	0800a7c5 	.word	0x0800a7c5
 80084b4:	0800a7dc 	.word	0x0800a7dc
 80084b8:	0800a850 	.word	0x0800a850
 80084bc:	0800a828 	.word	0x0800a828
 80084c0:	7ff00000 	.word	0x7ff00000
 80084c4:	7ca00000 	.word	0x7ca00000
 80084c8:	fff80000 	.word	0xfff80000
 80084cc:	7fefffff 	.word	0x7fefffff
 80084d0:	f018 0310 	ands.w	r3, r8, #16
 80084d4:	bf18      	it	ne
 80084d6:	236a      	movne	r3, #106	; 0x6a
 80084d8:	4da0      	ldr	r5, [pc, #640]	; (800875c <_strtod_l+0x834>)
 80084da:	9304      	str	r3, [sp, #16]
 80084dc:	4650      	mov	r0, sl
 80084de:	4659      	mov	r1, fp
 80084e0:	2300      	movs	r3, #0
 80084e2:	f1b8 0f00 	cmp.w	r8, #0
 80084e6:	f300 810a 	bgt.w	80086fe <_strtod_l+0x7d6>
 80084ea:	b10b      	cbz	r3, 80084f0 <_strtod_l+0x5c8>
 80084ec:	4682      	mov	sl, r0
 80084ee:	468b      	mov	fp, r1
 80084f0:	9b04      	ldr	r3, [sp, #16]
 80084f2:	b1bb      	cbz	r3, 8008524 <_strtod_l+0x5fc>
 80084f4:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80084f8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	4659      	mov	r1, fp
 8008500:	dd10      	ble.n	8008524 <_strtod_l+0x5fc>
 8008502:	2b1f      	cmp	r3, #31
 8008504:	f340 8107 	ble.w	8008716 <_strtod_l+0x7ee>
 8008508:	2b34      	cmp	r3, #52	; 0x34
 800850a:	bfde      	ittt	le
 800850c:	3b20      	suble	r3, #32
 800850e:	f04f 32ff 	movle.w	r2, #4294967295
 8008512:	fa02 f303 	lslle.w	r3, r2, r3
 8008516:	f04f 0a00 	mov.w	sl, #0
 800851a:	bfcc      	ite	gt
 800851c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8008520:	ea03 0b01 	andle.w	fp, r3, r1
 8008524:	2200      	movs	r2, #0
 8008526:	2300      	movs	r3, #0
 8008528:	4650      	mov	r0, sl
 800852a:	4659      	mov	r1, fp
 800852c:	f7f8 fae4 	bl	8000af8 <__aeabi_dcmpeq>
 8008530:	2800      	cmp	r0, #0
 8008532:	d1ac      	bne.n	800848e <_strtod_l+0x566>
 8008534:	9b07      	ldr	r3, [sp, #28]
 8008536:	9300      	str	r3, [sp, #0]
 8008538:	9a05      	ldr	r2, [sp, #20]
 800853a:	9908      	ldr	r1, [sp, #32]
 800853c:	4623      	mov	r3, r4
 800853e:	4648      	mov	r0, r9
 8008540:	f000 fff5 	bl	800952e <__s2b>
 8008544:	9007      	str	r0, [sp, #28]
 8008546:	2800      	cmp	r0, #0
 8008548:	f43f af08 	beq.w	800835c <_strtod_l+0x434>
 800854c:	9a06      	ldr	r2, [sp, #24]
 800854e:	9b06      	ldr	r3, [sp, #24]
 8008550:	2a00      	cmp	r2, #0
 8008552:	f1c3 0300 	rsb	r3, r3, #0
 8008556:	bfa8      	it	ge
 8008558:	2300      	movge	r3, #0
 800855a:	930e      	str	r3, [sp, #56]	; 0x38
 800855c:	2400      	movs	r4, #0
 800855e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008562:	9316      	str	r3, [sp, #88]	; 0x58
 8008564:	46a0      	mov	r8, r4
 8008566:	9b07      	ldr	r3, [sp, #28]
 8008568:	4648      	mov	r0, r9
 800856a:	6859      	ldr	r1, [r3, #4]
 800856c:	f000 ff59 	bl	8009422 <_Balloc>
 8008570:	9005      	str	r0, [sp, #20]
 8008572:	2800      	cmp	r0, #0
 8008574:	f43f aef6 	beq.w	8008364 <_strtod_l+0x43c>
 8008578:	9b07      	ldr	r3, [sp, #28]
 800857a:	691a      	ldr	r2, [r3, #16]
 800857c:	3202      	adds	r2, #2
 800857e:	f103 010c 	add.w	r1, r3, #12
 8008582:	0092      	lsls	r2, r2, #2
 8008584:	300c      	adds	r0, #12
 8008586:	f7ff fc97 	bl	8007eb8 <memcpy>
 800858a:	aa1e      	add	r2, sp, #120	; 0x78
 800858c:	a91d      	add	r1, sp, #116	; 0x74
 800858e:	ec4b ab10 	vmov	d0, sl, fp
 8008592:	4648      	mov	r0, r9
 8008594:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8008598:	f001 fa84 	bl	8009aa4 <__d2b>
 800859c:	901c      	str	r0, [sp, #112]	; 0x70
 800859e:	2800      	cmp	r0, #0
 80085a0:	f43f aee0 	beq.w	8008364 <_strtod_l+0x43c>
 80085a4:	2101      	movs	r1, #1
 80085a6:	4648      	mov	r0, r9
 80085a8:	f001 f84d 	bl	8009646 <__i2b>
 80085ac:	4680      	mov	r8, r0
 80085ae:	2800      	cmp	r0, #0
 80085b0:	f43f aed8 	beq.w	8008364 <_strtod_l+0x43c>
 80085b4:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 80085b6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80085b8:	2e00      	cmp	r6, #0
 80085ba:	bfab      	itete	ge
 80085bc:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80085be:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80085c0:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80085c2:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80085c4:	bfac      	ite	ge
 80085c6:	18f7      	addge	r7, r6, r3
 80085c8:	1b9d      	sublt	r5, r3, r6
 80085ca:	9b04      	ldr	r3, [sp, #16]
 80085cc:	1af6      	subs	r6, r6, r3
 80085ce:	4416      	add	r6, r2
 80085d0:	4b63      	ldr	r3, [pc, #396]	; (8008760 <_strtod_l+0x838>)
 80085d2:	3e01      	subs	r6, #1
 80085d4:	429e      	cmp	r6, r3
 80085d6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80085da:	f280 80af 	bge.w	800873c <_strtod_l+0x814>
 80085de:	1b9b      	subs	r3, r3, r6
 80085e0:	2b1f      	cmp	r3, #31
 80085e2:	eba2 0203 	sub.w	r2, r2, r3
 80085e6:	f04f 0101 	mov.w	r1, #1
 80085ea:	f300 809b 	bgt.w	8008724 <_strtod_l+0x7fc>
 80085ee:	fa01 f303 	lsl.w	r3, r1, r3
 80085f2:	930f      	str	r3, [sp, #60]	; 0x3c
 80085f4:	2300      	movs	r3, #0
 80085f6:	930a      	str	r3, [sp, #40]	; 0x28
 80085f8:	18be      	adds	r6, r7, r2
 80085fa:	9b04      	ldr	r3, [sp, #16]
 80085fc:	42b7      	cmp	r7, r6
 80085fe:	4415      	add	r5, r2
 8008600:	441d      	add	r5, r3
 8008602:	463b      	mov	r3, r7
 8008604:	bfa8      	it	ge
 8008606:	4633      	movge	r3, r6
 8008608:	42ab      	cmp	r3, r5
 800860a:	bfa8      	it	ge
 800860c:	462b      	movge	r3, r5
 800860e:	2b00      	cmp	r3, #0
 8008610:	bfc2      	ittt	gt
 8008612:	1af6      	subgt	r6, r6, r3
 8008614:	1aed      	subgt	r5, r5, r3
 8008616:	1aff      	subgt	r7, r7, r3
 8008618:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800861a:	b1bb      	cbz	r3, 800864c <_strtod_l+0x724>
 800861c:	4641      	mov	r1, r8
 800861e:	461a      	mov	r2, r3
 8008620:	4648      	mov	r0, r9
 8008622:	f001 f8af 	bl	8009784 <__pow5mult>
 8008626:	4680      	mov	r8, r0
 8008628:	2800      	cmp	r0, #0
 800862a:	f43f ae9b 	beq.w	8008364 <_strtod_l+0x43c>
 800862e:	4601      	mov	r1, r0
 8008630:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8008632:	4648      	mov	r0, r9
 8008634:	f001 f810 	bl	8009658 <__multiply>
 8008638:	900c      	str	r0, [sp, #48]	; 0x30
 800863a:	2800      	cmp	r0, #0
 800863c:	f43f ae92 	beq.w	8008364 <_strtod_l+0x43c>
 8008640:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008642:	4648      	mov	r0, r9
 8008644:	f000 ff21 	bl	800948a <_Bfree>
 8008648:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800864a:	931c      	str	r3, [sp, #112]	; 0x70
 800864c:	2e00      	cmp	r6, #0
 800864e:	dc7a      	bgt.n	8008746 <_strtod_l+0x81e>
 8008650:	9b06      	ldr	r3, [sp, #24]
 8008652:	2b00      	cmp	r3, #0
 8008654:	dd08      	ble.n	8008668 <_strtod_l+0x740>
 8008656:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008658:	9905      	ldr	r1, [sp, #20]
 800865a:	4648      	mov	r0, r9
 800865c:	f001 f892 	bl	8009784 <__pow5mult>
 8008660:	9005      	str	r0, [sp, #20]
 8008662:	2800      	cmp	r0, #0
 8008664:	f43f ae7e 	beq.w	8008364 <_strtod_l+0x43c>
 8008668:	2d00      	cmp	r5, #0
 800866a:	dd08      	ble.n	800867e <_strtod_l+0x756>
 800866c:	462a      	mov	r2, r5
 800866e:	9905      	ldr	r1, [sp, #20]
 8008670:	4648      	mov	r0, r9
 8008672:	f001 f8d5 	bl	8009820 <__lshift>
 8008676:	9005      	str	r0, [sp, #20]
 8008678:	2800      	cmp	r0, #0
 800867a:	f43f ae73 	beq.w	8008364 <_strtod_l+0x43c>
 800867e:	2f00      	cmp	r7, #0
 8008680:	dd08      	ble.n	8008694 <_strtod_l+0x76c>
 8008682:	4641      	mov	r1, r8
 8008684:	463a      	mov	r2, r7
 8008686:	4648      	mov	r0, r9
 8008688:	f001 f8ca 	bl	8009820 <__lshift>
 800868c:	4680      	mov	r8, r0
 800868e:	2800      	cmp	r0, #0
 8008690:	f43f ae68 	beq.w	8008364 <_strtod_l+0x43c>
 8008694:	9a05      	ldr	r2, [sp, #20]
 8008696:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008698:	4648      	mov	r0, r9
 800869a:	f001 f92f 	bl	80098fc <__mdiff>
 800869e:	4604      	mov	r4, r0
 80086a0:	2800      	cmp	r0, #0
 80086a2:	f43f ae5f 	beq.w	8008364 <_strtod_l+0x43c>
 80086a6:	68c3      	ldr	r3, [r0, #12]
 80086a8:	930c      	str	r3, [sp, #48]	; 0x30
 80086aa:	2300      	movs	r3, #0
 80086ac:	60c3      	str	r3, [r0, #12]
 80086ae:	4641      	mov	r1, r8
 80086b0:	f001 f90a 	bl	80098c8 <__mcmp>
 80086b4:	2800      	cmp	r0, #0
 80086b6:	da55      	bge.n	8008764 <_strtod_l+0x83c>
 80086b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086ba:	b9e3      	cbnz	r3, 80086f6 <_strtod_l+0x7ce>
 80086bc:	f1ba 0f00 	cmp.w	sl, #0
 80086c0:	d119      	bne.n	80086f6 <_strtod_l+0x7ce>
 80086c2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80086c6:	b9b3      	cbnz	r3, 80086f6 <_strtod_l+0x7ce>
 80086c8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80086cc:	0d1b      	lsrs	r3, r3, #20
 80086ce:	051b      	lsls	r3, r3, #20
 80086d0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80086d4:	d90f      	bls.n	80086f6 <_strtod_l+0x7ce>
 80086d6:	6963      	ldr	r3, [r4, #20]
 80086d8:	b913      	cbnz	r3, 80086e0 <_strtod_l+0x7b8>
 80086da:	6923      	ldr	r3, [r4, #16]
 80086dc:	2b01      	cmp	r3, #1
 80086de:	dd0a      	ble.n	80086f6 <_strtod_l+0x7ce>
 80086e0:	4621      	mov	r1, r4
 80086e2:	2201      	movs	r2, #1
 80086e4:	4648      	mov	r0, r9
 80086e6:	f001 f89b 	bl	8009820 <__lshift>
 80086ea:	4641      	mov	r1, r8
 80086ec:	4604      	mov	r4, r0
 80086ee:	f001 f8eb 	bl	80098c8 <__mcmp>
 80086f2:	2800      	cmp	r0, #0
 80086f4:	dc67      	bgt.n	80087c6 <_strtod_l+0x89e>
 80086f6:	9b04      	ldr	r3, [sp, #16]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d171      	bne.n	80087e0 <_strtod_l+0x8b8>
 80086fc:	e63d      	b.n	800837a <_strtod_l+0x452>
 80086fe:	f018 0f01 	tst.w	r8, #1
 8008702:	d004      	beq.n	800870e <_strtod_l+0x7e6>
 8008704:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008708:	f7f7 ff8e 	bl	8000628 <__aeabi_dmul>
 800870c:	2301      	movs	r3, #1
 800870e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008712:	3508      	adds	r5, #8
 8008714:	e6e5      	b.n	80084e2 <_strtod_l+0x5ba>
 8008716:	f04f 32ff 	mov.w	r2, #4294967295
 800871a:	fa02 f303 	lsl.w	r3, r2, r3
 800871e:	ea03 0a0a 	and.w	sl, r3, sl
 8008722:	e6ff      	b.n	8008524 <_strtod_l+0x5fc>
 8008724:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8008728:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800872c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8008730:	36e2      	adds	r6, #226	; 0xe2
 8008732:	fa01 f306 	lsl.w	r3, r1, r6
 8008736:	930a      	str	r3, [sp, #40]	; 0x28
 8008738:	910f      	str	r1, [sp, #60]	; 0x3c
 800873a:	e75d      	b.n	80085f8 <_strtod_l+0x6d0>
 800873c:	2300      	movs	r3, #0
 800873e:	930a      	str	r3, [sp, #40]	; 0x28
 8008740:	2301      	movs	r3, #1
 8008742:	930f      	str	r3, [sp, #60]	; 0x3c
 8008744:	e758      	b.n	80085f8 <_strtod_l+0x6d0>
 8008746:	4632      	mov	r2, r6
 8008748:	991c      	ldr	r1, [sp, #112]	; 0x70
 800874a:	4648      	mov	r0, r9
 800874c:	f001 f868 	bl	8009820 <__lshift>
 8008750:	901c      	str	r0, [sp, #112]	; 0x70
 8008752:	2800      	cmp	r0, #0
 8008754:	f47f af7c 	bne.w	8008650 <_strtod_l+0x728>
 8008758:	e604      	b.n	8008364 <_strtod_l+0x43c>
 800875a:	bf00      	nop
 800875c:	0800a7f0 	.word	0x0800a7f0
 8008760:	fffffc02 	.word	0xfffffc02
 8008764:	465d      	mov	r5, fp
 8008766:	f040 8086 	bne.w	8008876 <_strtod_l+0x94e>
 800876a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800876c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008770:	b32a      	cbz	r2, 80087be <_strtod_l+0x896>
 8008772:	4aaf      	ldr	r2, [pc, #700]	; (8008a30 <_strtod_l+0xb08>)
 8008774:	4293      	cmp	r3, r2
 8008776:	d153      	bne.n	8008820 <_strtod_l+0x8f8>
 8008778:	9b04      	ldr	r3, [sp, #16]
 800877a:	4650      	mov	r0, sl
 800877c:	b1d3      	cbz	r3, 80087b4 <_strtod_l+0x88c>
 800877e:	4aad      	ldr	r2, [pc, #692]	; (8008a34 <_strtod_l+0xb0c>)
 8008780:	402a      	ands	r2, r5
 8008782:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8008786:	f04f 31ff 	mov.w	r1, #4294967295
 800878a:	d816      	bhi.n	80087ba <_strtod_l+0x892>
 800878c:	0d12      	lsrs	r2, r2, #20
 800878e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008792:	fa01 f303 	lsl.w	r3, r1, r3
 8008796:	4298      	cmp	r0, r3
 8008798:	d142      	bne.n	8008820 <_strtod_l+0x8f8>
 800879a:	4ba7      	ldr	r3, [pc, #668]	; (8008a38 <_strtod_l+0xb10>)
 800879c:	429d      	cmp	r5, r3
 800879e:	d102      	bne.n	80087a6 <_strtod_l+0x87e>
 80087a0:	3001      	adds	r0, #1
 80087a2:	f43f addf 	beq.w	8008364 <_strtod_l+0x43c>
 80087a6:	4ba3      	ldr	r3, [pc, #652]	; (8008a34 <_strtod_l+0xb0c>)
 80087a8:	402b      	ands	r3, r5
 80087aa:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80087ae:	f04f 0a00 	mov.w	sl, #0
 80087b2:	e7a0      	b.n	80086f6 <_strtod_l+0x7ce>
 80087b4:	f04f 33ff 	mov.w	r3, #4294967295
 80087b8:	e7ed      	b.n	8008796 <_strtod_l+0x86e>
 80087ba:	460b      	mov	r3, r1
 80087bc:	e7eb      	b.n	8008796 <_strtod_l+0x86e>
 80087be:	bb7b      	cbnz	r3, 8008820 <_strtod_l+0x8f8>
 80087c0:	f1ba 0f00 	cmp.w	sl, #0
 80087c4:	d12c      	bne.n	8008820 <_strtod_l+0x8f8>
 80087c6:	9904      	ldr	r1, [sp, #16]
 80087c8:	4a9a      	ldr	r2, [pc, #616]	; (8008a34 <_strtod_l+0xb0c>)
 80087ca:	465b      	mov	r3, fp
 80087cc:	b1f1      	cbz	r1, 800880c <_strtod_l+0x8e4>
 80087ce:	ea02 010b 	and.w	r1, r2, fp
 80087d2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80087d6:	dc19      	bgt.n	800880c <_strtod_l+0x8e4>
 80087d8:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80087dc:	f77f ae5b 	ble.w	8008496 <_strtod_l+0x56e>
 80087e0:	4a96      	ldr	r2, [pc, #600]	; (8008a3c <_strtod_l+0xb14>)
 80087e2:	2300      	movs	r3, #0
 80087e4:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80087e8:	4650      	mov	r0, sl
 80087ea:	4659      	mov	r1, fp
 80087ec:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80087f0:	f7f7 ff1a 	bl	8000628 <__aeabi_dmul>
 80087f4:	4682      	mov	sl, r0
 80087f6:	468b      	mov	fp, r1
 80087f8:	2900      	cmp	r1, #0
 80087fa:	f47f adbe 	bne.w	800837a <_strtod_l+0x452>
 80087fe:	2800      	cmp	r0, #0
 8008800:	f47f adbb 	bne.w	800837a <_strtod_l+0x452>
 8008804:	2322      	movs	r3, #34	; 0x22
 8008806:	f8c9 3000 	str.w	r3, [r9]
 800880a:	e5b6      	b.n	800837a <_strtod_l+0x452>
 800880c:	4013      	ands	r3, r2
 800880e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008812:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008816:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800881a:	f04f 3aff 	mov.w	sl, #4294967295
 800881e:	e76a      	b.n	80086f6 <_strtod_l+0x7ce>
 8008820:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008822:	b193      	cbz	r3, 800884a <_strtod_l+0x922>
 8008824:	422b      	tst	r3, r5
 8008826:	f43f af66 	beq.w	80086f6 <_strtod_l+0x7ce>
 800882a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800882c:	9a04      	ldr	r2, [sp, #16]
 800882e:	4650      	mov	r0, sl
 8008830:	4659      	mov	r1, fp
 8008832:	b173      	cbz	r3, 8008852 <_strtod_l+0x92a>
 8008834:	f7ff fb5b 	bl	8007eee <sulp>
 8008838:	4602      	mov	r2, r0
 800883a:	460b      	mov	r3, r1
 800883c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008840:	f7f7 fd3c 	bl	80002bc <__adddf3>
 8008844:	4682      	mov	sl, r0
 8008846:	468b      	mov	fp, r1
 8008848:	e755      	b.n	80086f6 <_strtod_l+0x7ce>
 800884a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800884c:	ea13 0f0a 	tst.w	r3, sl
 8008850:	e7e9      	b.n	8008826 <_strtod_l+0x8fe>
 8008852:	f7ff fb4c 	bl	8007eee <sulp>
 8008856:	4602      	mov	r2, r0
 8008858:	460b      	mov	r3, r1
 800885a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800885e:	f7f7 fd2b 	bl	80002b8 <__aeabi_dsub>
 8008862:	2200      	movs	r2, #0
 8008864:	2300      	movs	r3, #0
 8008866:	4682      	mov	sl, r0
 8008868:	468b      	mov	fp, r1
 800886a:	f7f8 f945 	bl	8000af8 <__aeabi_dcmpeq>
 800886e:	2800      	cmp	r0, #0
 8008870:	f47f ae11 	bne.w	8008496 <_strtod_l+0x56e>
 8008874:	e73f      	b.n	80086f6 <_strtod_l+0x7ce>
 8008876:	4641      	mov	r1, r8
 8008878:	4620      	mov	r0, r4
 800887a:	f001 f962 	bl	8009b42 <__ratio>
 800887e:	ec57 6b10 	vmov	r6, r7, d0
 8008882:	2200      	movs	r2, #0
 8008884:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008888:	ee10 0a10 	vmov	r0, s0
 800888c:	4639      	mov	r1, r7
 800888e:	f7f8 f947 	bl	8000b20 <__aeabi_dcmple>
 8008892:	2800      	cmp	r0, #0
 8008894:	d077      	beq.n	8008986 <_strtod_l+0xa5e>
 8008896:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008898:	2b00      	cmp	r3, #0
 800889a:	d04a      	beq.n	8008932 <_strtod_l+0xa0a>
 800889c:	4b68      	ldr	r3, [pc, #416]	; (8008a40 <_strtod_l+0xb18>)
 800889e:	2200      	movs	r2, #0
 80088a0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80088a4:	4f66      	ldr	r7, [pc, #408]	; (8008a40 <_strtod_l+0xb18>)
 80088a6:	2600      	movs	r6, #0
 80088a8:	4b62      	ldr	r3, [pc, #392]	; (8008a34 <_strtod_l+0xb0c>)
 80088aa:	402b      	ands	r3, r5
 80088ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80088ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80088b0:	4b64      	ldr	r3, [pc, #400]	; (8008a44 <_strtod_l+0xb1c>)
 80088b2:	429a      	cmp	r2, r3
 80088b4:	f040 80ce 	bne.w	8008a54 <_strtod_l+0xb2c>
 80088b8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80088bc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80088c0:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80088c4:	ec4b ab10 	vmov	d0, sl, fp
 80088c8:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80088cc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80088d0:	f001 f872 	bl	80099b8 <__ulp>
 80088d4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80088d8:	ec53 2b10 	vmov	r2, r3, d0
 80088dc:	f7f7 fea4 	bl	8000628 <__aeabi_dmul>
 80088e0:	4652      	mov	r2, sl
 80088e2:	465b      	mov	r3, fp
 80088e4:	f7f7 fcea 	bl	80002bc <__adddf3>
 80088e8:	460b      	mov	r3, r1
 80088ea:	4952      	ldr	r1, [pc, #328]	; (8008a34 <_strtod_l+0xb0c>)
 80088ec:	4a56      	ldr	r2, [pc, #344]	; (8008a48 <_strtod_l+0xb20>)
 80088ee:	4019      	ands	r1, r3
 80088f0:	4291      	cmp	r1, r2
 80088f2:	4682      	mov	sl, r0
 80088f4:	d95b      	bls.n	80089ae <_strtod_l+0xa86>
 80088f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088f8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80088fc:	4293      	cmp	r3, r2
 80088fe:	d103      	bne.n	8008908 <_strtod_l+0x9e0>
 8008900:	9b08      	ldr	r3, [sp, #32]
 8008902:	3301      	adds	r3, #1
 8008904:	f43f ad2e 	beq.w	8008364 <_strtod_l+0x43c>
 8008908:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8008a38 <_strtod_l+0xb10>
 800890c:	f04f 3aff 	mov.w	sl, #4294967295
 8008910:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008912:	4648      	mov	r0, r9
 8008914:	f000 fdb9 	bl	800948a <_Bfree>
 8008918:	9905      	ldr	r1, [sp, #20]
 800891a:	4648      	mov	r0, r9
 800891c:	f000 fdb5 	bl	800948a <_Bfree>
 8008920:	4641      	mov	r1, r8
 8008922:	4648      	mov	r0, r9
 8008924:	f000 fdb1 	bl	800948a <_Bfree>
 8008928:	4621      	mov	r1, r4
 800892a:	4648      	mov	r0, r9
 800892c:	f000 fdad 	bl	800948a <_Bfree>
 8008930:	e619      	b.n	8008566 <_strtod_l+0x63e>
 8008932:	f1ba 0f00 	cmp.w	sl, #0
 8008936:	d11a      	bne.n	800896e <_strtod_l+0xa46>
 8008938:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800893c:	b9eb      	cbnz	r3, 800897a <_strtod_l+0xa52>
 800893e:	2200      	movs	r2, #0
 8008940:	4b3f      	ldr	r3, [pc, #252]	; (8008a40 <_strtod_l+0xb18>)
 8008942:	4630      	mov	r0, r6
 8008944:	4639      	mov	r1, r7
 8008946:	f7f8 f8e1 	bl	8000b0c <__aeabi_dcmplt>
 800894a:	b9c8      	cbnz	r0, 8008980 <_strtod_l+0xa58>
 800894c:	4630      	mov	r0, r6
 800894e:	4639      	mov	r1, r7
 8008950:	2200      	movs	r2, #0
 8008952:	4b3e      	ldr	r3, [pc, #248]	; (8008a4c <_strtod_l+0xb24>)
 8008954:	f7f7 fe68 	bl	8000628 <__aeabi_dmul>
 8008958:	4606      	mov	r6, r0
 800895a:	460f      	mov	r7, r1
 800895c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8008960:	9618      	str	r6, [sp, #96]	; 0x60
 8008962:	9319      	str	r3, [sp, #100]	; 0x64
 8008964:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8008968:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800896c:	e79c      	b.n	80088a8 <_strtod_l+0x980>
 800896e:	f1ba 0f01 	cmp.w	sl, #1
 8008972:	d102      	bne.n	800897a <_strtod_l+0xa52>
 8008974:	2d00      	cmp	r5, #0
 8008976:	f43f ad8e 	beq.w	8008496 <_strtod_l+0x56e>
 800897a:	2200      	movs	r2, #0
 800897c:	4b34      	ldr	r3, [pc, #208]	; (8008a50 <_strtod_l+0xb28>)
 800897e:	e78f      	b.n	80088a0 <_strtod_l+0x978>
 8008980:	2600      	movs	r6, #0
 8008982:	4f32      	ldr	r7, [pc, #200]	; (8008a4c <_strtod_l+0xb24>)
 8008984:	e7ea      	b.n	800895c <_strtod_l+0xa34>
 8008986:	4b31      	ldr	r3, [pc, #196]	; (8008a4c <_strtod_l+0xb24>)
 8008988:	4630      	mov	r0, r6
 800898a:	4639      	mov	r1, r7
 800898c:	2200      	movs	r2, #0
 800898e:	f7f7 fe4b 	bl	8000628 <__aeabi_dmul>
 8008992:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008994:	4606      	mov	r6, r0
 8008996:	460f      	mov	r7, r1
 8008998:	b933      	cbnz	r3, 80089a8 <_strtod_l+0xa80>
 800899a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800899e:	9010      	str	r0, [sp, #64]	; 0x40
 80089a0:	9311      	str	r3, [sp, #68]	; 0x44
 80089a2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80089a6:	e7df      	b.n	8008968 <_strtod_l+0xa40>
 80089a8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 80089ac:	e7f9      	b.n	80089a2 <_strtod_l+0xa7a>
 80089ae:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80089b2:	9b04      	ldr	r3, [sp, #16]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d1ab      	bne.n	8008910 <_strtod_l+0x9e8>
 80089b8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80089bc:	0d1b      	lsrs	r3, r3, #20
 80089be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80089c0:	051b      	lsls	r3, r3, #20
 80089c2:	429a      	cmp	r2, r3
 80089c4:	465d      	mov	r5, fp
 80089c6:	d1a3      	bne.n	8008910 <_strtod_l+0x9e8>
 80089c8:	4639      	mov	r1, r7
 80089ca:	4630      	mov	r0, r6
 80089cc:	f7f8 f8dc 	bl	8000b88 <__aeabi_d2iz>
 80089d0:	f7f7 fdc0 	bl	8000554 <__aeabi_i2d>
 80089d4:	460b      	mov	r3, r1
 80089d6:	4602      	mov	r2, r0
 80089d8:	4639      	mov	r1, r7
 80089da:	4630      	mov	r0, r6
 80089dc:	f7f7 fc6c 	bl	80002b8 <__aeabi_dsub>
 80089e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80089e2:	4606      	mov	r6, r0
 80089e4:	460f      	mov	r7, r1
 80089e6:	b933      	cbnz	r3, 80089f6 <_strtod_l+0xace>
 80089e8:	f1ba 0f00 	cmp.w	sl, #0
 80089ec:	d103      	bne.n	80089f6 <_strtod_l+0xace>
 80089ee:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80089f2:	2d00      	cmp	r5, #0
 80089f4:	d06d      	beq.n	8008ad2 <_strtod_l+0xbaa>
 80089f6:	a30a      	add	r3, pc, #40	; (adr r3, 8008a20 <_strtod_l+0xaf8>)
 80089f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089fc:	4630      	mov	r0, r6
 80089fe:	4639      	mov	r1, r7
 8008a00:	f7f8 f884 	bl	8000b0c <__aeabi_dcmplt>
 8008a04:	2800      	cmp	r0, #0
 8008a06:	f47f acb8 	bne.w	800837a <_strtod_l+0x452>
 8008a0a:	a307      	add	r3, pc, #28	; (adr r3, 8008a28 <_strtod_l+0xb00>)
 8008a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a10:	4630      	mov	r0, r6
 8008a12:	4639      	mov	r1, r7
 8008a14:	f7f8 f898 	bl	8000b48 <__aeabi_dcmpgt>
 8008a18:	2800      	cmp	r0, #0
 8008a1a:	f43f af79 	beq.w	8008910 <_strtod_l+0x9e8>
 8008a1e:	e4ac      	b.n	800837a <_strtod_l+0x452>
 8008a20:	94a03595 	.word	0x94a03595
 8008a24:	3fdfffff 	.word	0x3fdfffff
 8008a28:	35afe535 	.word	0x35afe535
 8008a2c:	3fe00000 	.word	0x3fe00000
 8008a30:	000fffff 	.word	0x000fffff
 8008a34:	7ff00000 	.word	0x7ff00000
 8008a38:	7fefffff 	.word	0x7fefffff
 8008a3c:	39500000 	.word	0x39500000
 8008a40:	3ff00000 	.word	0x3ff00000
 8008a44:	7fe00000 	.word	0x7fe00000
 8008a48:	7c9fffff 	.word	0x7c9fffff
 8008a4c:	3fe00000 	.word	0x3fe00000
 8008a50:	bff00000 	.word	0xbff00000
 8008a54:	9b04      	ldr	r3, [sp, #16]
 8008a56:	b333      	cbz	r3, 8008aa6 <_strtod_l+0xb7e>
 8008a58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008a5a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008a5e:	d822      	bhi.n	8008aa6 <_strtod_l+0xb7e>
 8008a60:	a327      	add	r3, pc, #156	; (adr r3, 8008b00 <_strtod_l+0xbd8>)
 8008a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a66:	4630      	mov	r0, r6
 8008a68:	4639      	mov	r1, r7
 8008a6a:	f7f8 f859 	bl	8000b20 <__aeabi_dcmple>
 8008a6e:	b1a0      	cbz	r0, 8008a9a <_strtod_l+0xb72>
 8008a70:	4639      	mov	r1, r7
 8008a72:	4630      	mov	r0, r6
 8008a74:	f7f8 f8b0 	bl	8000bd8 <__aeabi_d2uiz>
 8008a78:	2800      	cmp	r0, #0
 8008a7a:	bf08      	it	eq
 8008a7c:	2001      	moveq	r0, #1
 8008a7e:	f7f7 fd59 	bl	8000534 <__aeabi_ui2d>
 8008a82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a84:	4606      	mov	r6, r0
 8008a86:	460f      	mov	r7, r1
 8008a88:	bb03      	cbnz	r3, 8008acc <_strtod_l+0xba4>
 8008a8a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008a8e:	9012      	str	r0, [sp, #72]	; 0x48
 8008a90:	9313      	str	r3, [sp, #76]	; 0x4c
 8008a92:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8008a96:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008a9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a9c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008a9e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008aa2:	1a9b      	subs	r3, r3, r2
 8008aa4:	930b      	str	r3, [sp, #44]	; 0x2c
 8008aa6:	ed9d 0b08 	vldr	d0, [sp, #32]
 8008aaa:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8008aae:	f000 ff83 	bl	80099b8 <__ulp>
 8008ab2:	4650      	mov	r0, sl
 8008ab4:	ec53 2b10 	vmov	r2, r3, d0
 8008ab8:	4659      	mov	r1, fp
 8008aba:	f7f7 fdb5 	bl	8000628 <__aeabi_dmul>
 8008abe:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008ac2:	f7f7 fbfb 	bl	80002bc <__adddf3>
 8008ac6:	4682      	mov	sl, r0
 8008ac8:	468b      	mov	fp, r1
 8008aca:	e772      	b.n	80089b2 <_strtod_l+0xa8a>
 8008acc:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8008ad0:	e7df      	b.n	8008a92 <_strtod_l+0xb6a>
 8008ad2:	a30d      	add	r3, pc, #52	; (adr r3, 8008b08 <_strtod_l+0xbe0>)
 8008ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ad8:	f7f8 f818 	bl	8000b0c <__aeabi_dcmplt>
 8008adc:	e79c      	b.n	8008a18 <_strtod_l+0xaf0>
 8008ade:	2300      	movs	r3, #0
 8008ae0:	930d      	str	r3, [sp, #52]	; 0x34
 8008ae2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008ae4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008ae6:	6013      	str	r3, [r2, #0]
 8008ae8:	f7ff ba61 	b.w	8007fae <_strtod_l+0x86>
 8008aec:	2b65      	cmp	r3, #101	; 0x65
 8008aee:	f04f 0200 	mov.w	r2, #0
 8008af2:	f43f ab4e 	beq.w	8008192 <_strtod_l+0x26a>
 8008af6:	2101      	movs	r1, #1
 8008af8:	4614      	mov	r4, r2
 8008afa:	9104      	str	r1, [sp, #16]
 8008afc:	f7ff bacb 	b.w	8008096 <_strtod_l+0x16e>
 8008b00:	ffc00000 	.word	0xffc00000
 8008b04:	41dfffff 	.word	0x41dfffff
 8008b08:	94a03595 	.word	0x94a03595
 8008b0c:	3fcfffff 	.word	0x3fcfffff

08008b10 <strtof>:
 8008b10:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8008b14:	4e24      	ldr	r6, [pc, #144]	; (8008ba8 <strtof+0x98>)
 8008b16:	4a25      	ldr	r2, [pc, #148]	; (8008bac <strtof+0x9c>)
 8008b18:	6834      	ldr	r4, [r6, #0]
 8008b1a:	6a23      	ldr	r3, [r4, #32]
 8008b1c:	ed2d 8b02 	vpush	{d8}
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	bf08      	it	eq
 8008b24:	4613      	moveq	r3, r2
 8008b26:	460a      	mov	r2, r1
 8008b28:	4601      	mov	r1, r0
 8008b2a:	4620      	mov	r0, r4
 8008b2c:	f7ff f9fc 	bl	8007f28 <_strtod_l>
 8008b30:	ec55 4b10 	vmov	r4, r5, d0
 8008b34:	ee10 2a10 	vmov	r2, s0
 8008b38:	462b      	mov	r3, r5
 8008b3a:	ee10 0a10 	vmov	r0, s0
 8008b3e:	4629      	mov	r1, r5
 8008b40:	f7f8 f80c 	bl	8000b5c <__aeabi_dcmpun>
 8008b44:	b130      	cbz	r0, 8008b54 <strtof+0x44>
 8008b46:	ecbd 8b02 	vpop	{d8}
 8008b4a:	2000      	movs	r0, #0
 8008b4c:	e8bd 4370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, lr}
 8008b50:	f001 bbb8 	b.w	800a2c4 <nanf>
 8008b54:	4620      	mov	r0, r4
 8008b56:	4629      	mov	r1, r5
 8008b58:	f7f8 f85e 	bl	8000c18 <__aeabi_d2f>
 8008b5c:	ee08 0a10 	vmov	s16, r0
 8008b60:	eddf 7a13 	vldr	s15, [pc, #76]	; 8008bb0 <strtof+0xa0>
 8008b64:	eeb0 7ac8 	vabs.f32	s14, s16
 8008b68:	eeb4 7a67 	vcmp.f32	s14, s15
 8008b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008b70:	dd14      	ble.n	8008b9c <strtof+0x8c>
 8008b72:	f025 4900 	bic.w	r9, r5, #2147483648	; 0x80000000
 8008b76:	f04f 32ff 	mov.w	r2, #4294967295
 8008b7a:	4b0e      	ldr	r3, [pc, #56]	; (8008bb4 <strtof+0xa4>)
 8008b7c:	4620      	mov	r0, r4
 8008b7e:	4649      	mov	r1, r9
 8008b80:	f7f7 ffec 	bl	8000b5c <__aeabi_dcmpun>
 8008b84:	b938      	cbnz	r0, 8008b96 <strtof+0x86>
 8008b86:	f04f 32ff 	mov.w	r2, #4294967295
 8008b8a:	4b0a      	ldr	r3, [pc, #40]	; (8008bb4 <strtof+0xa4>)
 8008b8c:	4620      	mov	r0, r4
 8008b8e:	4649      	mov	r1, r9
 8008b90:	f7f7 ffc6 	bl	8000b20 <__aeabi_dcmple>
 8008b94:	b110      	cbz	r0, 8008b9c <strtof+0x8c>
 8008b96:	6833      	ldr	r3, [r6, #0]
 8008b98:	2222      	movs	r2, #34	; 0x22
 8008b9a:	601a      	str	r2, [r3, #0]
 8008b9c:	eeb0 0a48 	vmov.f32	s0, s16
 8008ba0:	ecbd 8b02 	vpop	{d8}
 8008ba4:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008ba8:	2000003c 	.word	0x2000003c
 8008bac:	200000a0 	.word	0x200000a0
 8008bb0:	7f7fffff 	.word	0x7f7fffff
 8008bb4:	7fefffff 	.word	0x7fefffff

08008bb8 <__strtok_r>:
 8008bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008bba:	b918      	cbnz	r0, 8008bc4 <__strtok_r+0xc>
 8008bbc:	6810      	ldr	r0, [r2, #0]
 8008bbe:	b908      	cbnz	r0, 8008bc4 <__strtok_r+0xc>
 8008bc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bc2:	4620      	mov	r0, r4
 8008bc4:	4604      	mov	r4, r0
 8008bc6:	460f      	mov	r7, r1
 8008bc8:	f814 5b01 	ldrb.w	r5, [r4], #1
 8008bcc:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008bd0:	b91e      	cbnz	r6, 8008bda <__strtok_r+0x22>
 8008bd2:	b96d      	cbnz	r5, 8008bf0 <__strtok_r+0x38>
 8008bd4:	6015      	str	r5, [r2, #0]
 8008bd6:	4628      	mov	r0, r5
 8008bd8:	e7f2      	b.n	8008bc0 <__strtok_r+0x8>
 8008bda:	42b5      	cmp	r5, r6
 8008bdc:	d1f6      	bne.n	8008bcc <__strtok_r+0x14>
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d1ef      	bne.n	8008bc2 <__strtok_r+0xa>
 8008be2:	6014      	str	r4, [r2, #0]
 8008be4:	7003      	strb	r3, [r0, #0]
 8008be6:	e7eb      	b.n	8008bc0 <__strtok_r+0x8>
 8008be8:	462b      	mov	r3, r5
 8008bea:	e00d      	b.n	8008c08 <__strtok_r+0x50>
 8008bec:	b926      	cbnz	r6, 8008bf8 <__strtok_r+0x40>
 8008bee:	461c      	mov	r4, r3
 8008bf0:	4623      	mov	r3, r4
 8008bf2:	460f      	mov	r7, r1
 8008bf4:	f813 5b01 	ldrb.w	r5, [r3], #1
 8008bf8:	f817 6b01 	ldrb.w	r6, [r7], #1
 8008bfc:	42b5      	cmp	r5, r6
 8008bfe:	d1f5      	bne.n	8008bec <__strtok_r+0x34>
 8008c00:	2d00      	cmp	r5, #0
 8008c02:	d0f1      	beq.n	8008be8 <__strtok_r+0x30>
 8008c04:	2100      	movs	r1, #0
 8008c06:	7021      	strb	r1, [r4, #0]
 8008c08:	6013      	str	r3, [r2, #0]
 8008c0a:	e7d9      	b.n	8008bc0 <__strtok_r+0x8>

08008c0c <strtok_r>:
 8008c0c:	2301      	movs	r3, #1
 8008c0e:	f7ff bfd3 	b.w	8008bb8 <__strtok_r>

08008c12 <_strtoul_l.isra.0>:
 8008c12:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c16:	4680      	mov	r8, r0
 8008c18:	4689      	mov	r9, r1
 8008c1a:	4692      	mov	sl, r2
 8008c1c:	461e      	mov	r6, r3
 8008c1e:	460f      	mov	r7, r1
 8008c20:	463d      	mov	r5, r7
 8008c22:	9808      	ldr	r0, [sp, #32]
 8008c24:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008c28:	f000 fbe4 	bl	80093f4 <__locale_ctype_ptr_l>
 8008c2c:	4420      	add	r0, r4
 8008c2e:	7843      	ldrb	r3, [r0, #1]
 8008c30:	f013 0308 	ands.w	r3, r3, #8
 8008c34:	d130      	bne.n	8008c98 <_strtoul_l.isra.0+0x86>
 8008c36:	2c2d      	cmp	r4, #45	; 0x2d
 8008c38:	d130      	bne.n	8008c9c <_strtoul_l.isra.0+0x8a>
 8008c3a:	787c      	ldrb	r4, [r7, #1]
 8008c3c:	1cbd      	adds	r5, r7, #2
 8008c3e:	2101      	movs	r1, #1
 8008c40:	2e00      	cmp	r6, #0
 8008c42:	d05c      	beq.n	8008cfe <_strtoul_l.isra.0+0xec>
 8008c44:	2e10      	cmp	r6, #16
 8008c46:	d109      	bne.n	8008c5c <_strtoul_l.isra.0+0x4a>
 8008c48:	2c30      	cmp	r4, #48	; 0x30
 8008c4a:	d107      	bne.n	8008c5c <_strtoul_l.isra.0+0x4a>
 8008c4c:	782b      	ldrb	r3, [r5, #0]
 8008c4e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008c52:	2b58      	cmp	r3, #88	; 0x58
 8008c54:	d14e      	bne.n	8008cf4 <_strtoul_l.isra.0+0xe2>
 8008c56:	786c      	ldrb	r4, [r5, #1]
 8008c58:	2610      	movs	r6, #16
 8008c5a:	3502      	adds	r5, #2
 8008c5c:	f04f 32ff 	mov.w	r2, #4294967295
 8008c60:	2300      	movs	r3, #0
 8008c62:	fbb2 f2f6 	udiv	r2, r2, r6
 8008c66:	fb06 fc02 	mul.w	ip, r6, r2
 8008c6a:	ea6f 0c0c 	mvn.w	ip, ip
 8008c6e:	4618      	mov	r0, r3
 8008c70:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8008c74:	2f09      	cmp	r7, #9
 8008c76:	d817      	bhi.n	8008ca8 <_strtoul_l.isra.0+0x96>
 8008c78:	463c      	mov	r4, r7
 8008c7a:	42a6      	cmp	r6, r4
 8008c7c:	dd23      	ble.n	8008cc6 <_strtoul_l.isra.0+0xb4>
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	db1e      	blt.n	8008cc0 <_strtoul_l.isra.0+0xae>
 8008c82:	4282      	cmp	r2, r0
 8008c84:	d31c      	bcc.n	8008cc0 <_strtoul_l.isra.0+0xae>
 8008c86:	d101      	bne.n	8008c8c <_strtoul_l.isra.0+0x7a>
 8008c88:	45a4      	cmp	ip, r4
 8008c8a:	db19      	blt.n	8008cc0 <_strtoul_l.isra.0+0xae>
 8008c8c:	fb00 4006 	mla	r0, r0, r6, r4
 8008c90:	2301      	movs	r3, #1
 8008c92:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008c96:	e7eb      	b.n	8008c70 <_strtoul_l.isra.0+0x5e>
 8008c98:	462f      	mov	r7, r5
 8008c9a:	e7c1      	b.n	8008c20 <_strtoul_l.isra.0+0xe>
 8008c9c:	2c2b      	cmp	r4, #43	; 0x2b
 8008c9e:	bf04      	itt	eq
 8008ca0:	1cbd      	addeq	r5, r7, #2
 8008ca2:	787c      	ldrbeq	r4, [r7, #1]
 8008ca4:	4619      	mov	r1, r3
 8008ca6:	e7cb      	b.n	8008c40 <_strtoul_l.isra.0+0x2e>
 8008ca8:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8008cac:	2f19      	cmp	r7, #25
 8008cae:	d801      	bhi.n	8008cb4 <_strtoul_l.isra.0+0xa2>
 8008cb0:	3c37      	subs	r4, #55	; 0x37
 8008cb2:	e7e2      	b.n	8008c7a <_strtoul_l.isra.0+0x68>
 8008cb4:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8008cb8:	2f19      	cmp	r7, #25
 8008cba:	d804      	bhi.n	8008cc6 <_strtoul_l.isra.0+0xb4>
 8008cbc:	3c57      	subs	r4, #87	; 0x57
 8008cbe:	e7dc      	b.n	8008c7a <_strtoul_l.isra.0+0x68>
 8008cc0:	f04f 33ff 	mov.w	r3, #4294967295
 8008cc4:	e7e5      	b.n	8008c92 <_strtoul_l.isra.0+0x80>
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	da09      	bge.n	8008cde <_strtoul_l.isra.0+0xcc>
 8008cca:	2322      	movs	r3, #34	; 0x22
 8008ccc:	f8c8 3000 	str.w	r3, [r8]
 8008cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8008cd4:	f1ba 0f00 	cmp.w	sl, #0
 8008cd8:	d107      	bne.n	8008cea <_strtoul_l.isra.0+0xd8>
 8008cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cde:	b101      	cbz	r1, 8008ce2 <_strtoul_l.isra.0+0xd0>
 8008ce0:	4240      	negs	r0, r0
 8008ce2:	f1ba 0f00 	cmp.w	sl, #0
 8008ce6:	d0f8      	beq.n	8008cda <_strtoul_l.isra.0+0xc8>
 8008ce8:	b10b      	cbz	r3, 8008cee <_strtoul_l.isra.0+0xdc>
 8008cea:	f105 39ff 	add.w	r9, r5, #4294967295
 8008cee:	f8ca 9000 	str.w	r9, [sl]
 8008cf2:	e7f2      	b.n	8008cda <_strtoul_l.isra.0+0xc8>
 8008cf4:	2430      	movs	r4, #48	; 0x30
 8008cf6:	2e00      	cmp	r6, #0
 8008cf8:	d1b0      	bne.n	8008c5c <_strtoul_l.isra.0+0x4a>
 8008cfa:	2608      	movs	r6, #8
 8008cfc:	e7ae      	b.n	8008c5c <_strtoul_l.isra.0+0x4a>
 8008cfe:	2c30      	cmp	r4, #48	; 0x30
 8008d00:	d0a4      	beq.n	8008c4c <_strtoul_l.isra.0+0x3a>
 8008d02:	260a      	movs	r6, #10
 8008d04:	e7aa      	b.n	8008c5c <_strtoul_l.isra.0+0x4a>
	...

08008d08 <strtoul>:
 8008d08:	4b08      	ldr	r3, [pc, #32]	; (8008d2c <strtoul+0x24>)
 8008d0a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008d0c:	681c      	ldr	r4, [r3, #0]
 8008d0e:	4d08      	ldr	r5, [pc, #32]	; (8008d30 <strtoul+0x28>)
 8008d10:	6a23      	ldr	r3, [r4, #32]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	bf08      	it	eq
 8008d16:	462b      	moveq	r3, r5
 8008d18:	9300      	str	r3, [sp, #0]
 8008d1a:	4613      	mov	r3, r2
 8008d1c:	460a      	mov	r2, r1
 8008d1e:	4601      	mov	r1, r0
 8008d20:	4620      	mov	r0, r4
 8008d22:	f7ff ff76 	bl	8008c12 <_strtoul_l.isra.0>
 8008d26:	b003      	add	sp, #12
 8008d28:	bd30      	pop	{r4, r5, pc}
 8008d2a:	bf00      	nop
 8008d2c:	2000003c 	.word	0x2000003c
 8008d30:	200000a0 	.word	0x200000a0

08008d34 <_vsniprintf_r>:
 8008d34:	b530      	push	{r4, r5, lr}
 8008d36:	1e14      	subs	r4, r2, #0
 8008d38:	4605      	mov	r5, r0
 8008d3a:	b09b      	sub	sp, #108	; 0x6c
 8008d3c:	4618      	mov	r0, r3
 8008d3e:	da05      	bge.n	8008d4c <_vsniprintf_r+0x18>
 8008d40:	238b      	movs	r3, #139	; 0x8b
 8008d42:	602b      	str	r3, [r5, #0]
 8008d44:	f04f 30ff 	mov.w	r0, #4294967295
 8008d48:	b01b      	add	sp, #108	; 0x6c
 8008d4a:	bd30      	pop	{r4, r5, pc}
 8008d4c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008d50:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008d54:	bf14      	ite	ne
 8008d56:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008d5a:	4623      	moveq	r3, r4
 8008d5c:	9302      	str	r3, [sp, #8]
 8008d5e:	9305      	str	r3, [sp, #20]
 8008d60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008d64:	9100      	str	r1, [sp, #0]
 8008d66:	9104      	str	r1, [sp, #16]
 8008d68:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008d70:	4669      	mov	r1, sp
 8008d72:	4628      	mov	r0, r5
 8008d74:	f001 f816 	bl	8009da4 <_svfiprintf_r>
 8008d78:	1c43      	adds	r3, r0, #1
 8008d7a:	bfbc      	itt	lt
 8008d7c:	238b      	movlt	r3, #139	; 0x8b
 8008d7e:	602b      	strlt	r3, [r5, #0]
 8008d80:	2c00      	cmp	r4, #0
 8008d82:	d0e1      	beq.n	8008d48 <_vsniprintf_r+0x14>
 8008d84:	9b00      	ldr	r3, [sp, #0]
 8008d86:	2200      	movs	r2, #0
 8008d88:	701a      	strb	r2, [r3, #0]
 8008d8a:	e7dd      	b.n	8008d48 <_vsniprintf_r+0x14>

08008d8c <vsniprintf>:
 8008d8c:	b507      	push	{r0, r1, r2, lr}
 8008d8e:	9300      	str	r3, [sp, #0]
 8008d90:	4613      	mov	r3, r2
 8008d92:	460a      	mov	r2, r1
 8008d94:	4601      	mov	r1, r0
 8008d96:	4803      	ldr	r0, [pc, #12]	; (8008da4 <vsniprintf+0x18>)
 8008d98:	6800      	ldr	r0, [r0, #0]
 8008d9a:	f7ff ffcb 	bl	8008d34 <_vsniprintf_r>
 8008d9e:	b003      	add	sp, #12
 8008da0:	f85d fb04 	ldr.w	pc, [sp], #4
 8008da4:	2000003c 	.word	0x2000003c

08008da8 <rshift>:
 8008da8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008daa:	6906      	ldr	r6, [r0, #16]
 8008dac:	114b      	asrs	r3, r1, #5
 8008dae:	429e      	cmp	r6, r3
 8008db0:	f100 0414 	add.w	r4, r0, #20
 8008db4:	dd30      	ble.n	8008e18 <rshift+0x70>
 8008db6:	f011 011f 	ands.w	r1, r1, #31
 8008dba:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8008dbe:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8008dc2:	d108      	bne.n	8008dd6 <rshift+0x2e>
 8008dc4:	4621      	mov	r1, r4
 8008dc6:	42b2      	cmp	r2, r6
 8008dc8:	460b      	mov	r3, r1
 8008dca:	d211      	bcs.n	8008df0 <rshift+0x48>
 8008dcc:	f852 3b04 	ldr.w	r3, [r2], #4
 8008dd0:	f841 3b04 	str.w	r3, [r1], #4
 8008dd4:	e7f7      	b.n	8008dc6 <rshift+0x1e>
 8008dd6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8008dda:	f1c1 0c20 	rsb	ip, r1, #32
 8008dde:	40cd      	lsrs	r5, r1
 8008de0:	3204      	adds	r2, #4
 8008de2:	4623      	mov	r3, r4
 8008de4:	42b2      	cmp	r2, r6
 8008de6:	4617      	mov	r7, r2
 8008de8:	d30c      	bcc.n	8008e04 <rshift+0x5c>
 8008dea:	601d      	str	r5, [r3, #0]
 8008dec:	b105      	cbz	r5, 8008df0 <rshift+0x48>
 8008dee:	3304      	adds	r3, #4
 8008df0:	1b1a      	subs	r2, r3, r4
 8008df2:	42a3      	cmp	r3, r4
 8008df4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008df8:	bf08      	it	eq
 8008dfa:	2300      	moveq	r3, #0
 8008dfc:	6102      	str	r2, [r0, #16]
 8008dfe:	bf08      	it	eq
 8008e00:	6143      	streq	r3, [r0, #20]
 8008e02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e04:	683f      	ldr	r7, [r7, #0]
 8008e06:	fa07 f70c 	lsl.w	r7, r7, ip
 8008e0a:	433d      	orrs	r5, r7
 8008e0c:	f843 5b04 	str.w	r5, [r3], #4
 8008e10:	f852 5b04 	ldr.w	r5, [r2], #4
 8008e14:	40cd      	lsrs	r5, r1
 8008e16:	e7e5      	b.n	8008de4 <rshift+0x3c>
 8008e18:	4623      	mov	r3, r4
 8008e1a:	e7e9      	b.n	8008df0 <rshift+0x48>

08008e1c <__hexdig_fun>:
 8008e1c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008e20:	2b09      	cmp	r3, #9
 8008e22:	d802      	bhi.n	8008e2a <__hexdig_fun+0xe>
 8008e24:	3820      	subs	r0, #32
 8008e26:	b2c0      	uxtb	r0, r0
 8008e28:	4770      	bx	lr
 8008e2a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008e2e:	2b05      	cmp	r3, #5
 8008e30:	d801      	bhi.n	8008e36 <__hexdig_fun+0x1a>
 8008e32:	3847      	subs	r0, #71	; 0x47
 8008e34:	e7f7      	b.n	8008e26 <__hexdig_fun+0xa>
 8008e36:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008e3a:	2b05      	cmp	r3, #5
 8008e3c:	d801      	bhi.n	8008e42 <__hexdig_fun+0x26>
 8008e3e:	3827      	subs	r0, #39	; 0x27
 8008e40:	e7f1      	b.n	8008e26 <__hexdig_fun+0xa>
 8008e42:	2000      	movs	r0, #0
 8008e44:	4770      	bx	lr

08008e46 <__gethex>:
 8008e46:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e4a:	b08b      	sub	sp, #44	; 0x2c
 8008e4c:	468a      	mov	sl, r1
 8008e4e:	9002      	str	r0, [sp, #8]
 8008e50:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008e52:	9306      	str	r3, [sp, #24]
 8008e54:	4690      	mov	r8, r2
 8008e56:	f000 fad0 	bl	80093fa <__localeconv_l>
 8008e5a:	6803      	ldr	r3, [r0, #0]
 8008e5c:	9303      	str	r3, [sp, #12]
 8008e5e:	4618      	mov	r0, r3
 8008e60:	f7f7 f9c8 	bl	80001f4 <strlen>
 8008e64:	9b03      	ldr	r3, [sp, #12]
 8008e66:	9001      	str	r0, [sp, #4]
 8008e68:	4403      	add	r3, r0
 8008e6a:	f04f 0b00 	mov.w	fp, #0
 8008e6e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008e72:	9307      	str	r3, [sp, #28]
 8008e74:	f8da 3000 	ldr.w	r3, [sl]
 8008e78:	3302      	adds	r3, #2
 8008e7a:	461f      	mov	r7, r3
 8008e7c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008e80:	2830      	cmp	r0, #48	; 0x30
 8008e82:	d06c      	beq.n	8008f5e <__gethex+0x118>
 8008e84:	f7ff ffca 	bl	8008e1c <__hexdig_fun>
 8008e88:	4604      	mov	r4, r0
 8008e8a:	2800      	cmp	r0, #0
 8008e8c:	d16a      	bne.n	8008f64 <__gethex+0x11e>
 8008e8e:	9a01      	ldr	r2, [sp, #4]
 8008e90:	9903      	ldr	r1, [sp, #12]
 8008e92:	4638      	mov	r0, r7
 8008e94:	f001 fa1c 	bl	800a2d0 <strncmp>
 8008e98:	2800      	cmp	r0, #0
 8008e9a:	d166      	bne.n	8008f6a <__gethex+0x124>
 8008e9c:	9b01      	ldr	r3, [sp, #4]
 8008e9e:	5cf8      	ldrb	r0, [r7, r3]
 8008ea0:	18fe      	adds	r6, r7, r3
 8008ea2:	f7ff ffbb 	bl	8008e1c <__hexdig_fun>
 8008ea6:	2800      	cmp	r0, #0
 8008ea8:	d062      	beq.n	8008f70 <__gethex+0x12a>
 8008eaa:	4633      	mov	r3, r6
 8008eac:	7818      	ldrb	r0, [r3, #0]
 8008eae:	2830      	cmp	r0, #48	; 0x30
 8008eb0:	461f      	mov	r7, r3
 8008eb2:	f103 0301 	add.w	r3, r3, #1
 8008eb6:	d0f9      	beq.n	8008eac <__gethex+0x66>
 8008eb8:	f7ff ffb0 	bl	8008e1c <__hexdig_fun>
 8008ebc:	fab0 f580 	clz	r5, r0
 8008ec0:	096d      	lsrs	r5, r5, #5
 8008ec2:	4634      	mov	r4, r6
 8008ec4:	f04f 0b01 	mov.w	fp, #1
 8008ec8:	463a      	mov	r2, r7
 8008eca:	4616      	mov	r6, r2
 8008ecc:	3201      	adds	r2, #1
 8008ece:	7830      	ldrb	r0, [r6, #0]
 8008ed0:	f7ff ffa4 	bl	8008e1c <__hexdig_fun>
 8008ed4:	2800      	cmp	r0, #0
 8008ed6:	d1f8      	bne.n	8008eca <__gethex+0x84>
 8008ed8:	9a01      	ldr	r2, [sp, #4]
 8008eda:	9903      	ldr	r1, [sp, #12]
 8008edc:	4630      	mov	r0, r6
 8008ede:	f001 f9f7 	bl	800a2d0 <strncmp>
 8008ee2:	b950      	cbnz	r0, 8008efa <__gethex+0xb4>
 8008ee4:	b954      	cbnz	r4, 8008efc <__gethex+0xb6>
 8008ee6:	9b01      	ldr	r3, [sp, #4]
 8008ee8:	18f4      	adds	r4, r6, r3
 8008eea:	4622      	mov	r2, r4
 8008eec:	4616      	mov	r6, r2
 8008eee:	3201      	adds	r2, #1
 8008ef0:	7830      	ldrb	r0, [r6, #0]
 8008ef2:	f7ff ff93 	bl	8008e1c <__hexdig_fun>
 8008ef6:	2800      	cmp	r0, #0
 8008ef8:	d1f8      	bne.n	8008eec <__gethex+0xa6>
 8008efa:	b10c      	cbz	r4, 8008f00 <__gethex+0xba>
 8008efc:	1ba4      	subs	r4, r4, r6
 8008efe:	00a4      	lsls	r4, r4, #2
 8008f00:	7833      	ldrb	r3, [r6, #0]
 8008f02:	2b50      	cmp	r3, #80	; 0x50
 8008f04:	d001      	beq.n	8008f0a <__gethex+0xc4>
 8008f06:	2b70      	cmp	r3, #112	; 0x70
 8008f08:	d140      	bne.n	8008f8c <__gethex+0x146>
 8008f0a:	7873      	ldrb	r3, [r6, #1]
 8008f0c:	2b2b      	cmp	r3, #43	; 0x2b
 8008f0e:	d031      	beq.n	8008f74 <__gethex+0x12e>
 8008f10:	2b2d      	cmp	r3, #45	; 0x2d
 8008f12:	d033      	beq.n	8008f7c <__gethex+0x136>
 8008f14:	1c71      	adds	r1, r6, #1
 8008f16:	f04f 0900 	mov.w	r9, #0
 8008f1a:	7808      	ldrb	r0, [r1, #0]
 8008f1c:	f7ff ff7e 	bl	8008e1c <__hexdig_fun>
 8008f20:	1e43      	subs	r3, r0, #1
 8008f22:	b2db      	uxtb	r3, r3
 8008f24:	2b18      	cmp	r3, #24
 8008f26:	d831      	bhi.n	8008f8c <__gethex+0x146>
 8008f28:	f1a0 0210 	sub.w	r2, r0, #16
 8008f2c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008f30:	f7ff ff74 	bl	8008e1c <__hexdig_fun>
 8008f34:	1e43      	subs	r3, r0, #1
 8008f36:	b2db      	uxtb	r3, r3
 8008f38:	2b18      	cmp	r3, #24
 8008f3a:	d922      	bls.n	8008f82 <__gethex+0x13c>
 8008f3c:	f1b9 0f00 	cmp.w	r9, #0
 8008f40:	d000      	beq.n	8008f44 <__gethex+0xfe>
 8008f42:	4252      	negs	r2, r2
 8008f44:	4414      	add	r4, r2
 8008f46:	f8ca 1000 	str.w	r1, [sl]
 8008f4a:	b30d      	cbz	r5, 8008f90 <__gethex+0x14a>
 8008f4c:	f1bb 0f00 	cmp.w	fp, #0
 8008f50:	bf0c      	ite	eq
 8008f52:	2706      	moveq	r7, #6
 8008f54:	2700      	movne	r7, #0
 8008f56:	4638      	mov	r0, r7
 8008f58:	b00b      	add	sp, #44	; 0x2c
 8008f5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f5e:	f10b 0b01 	add.w	fp, fp, #1
 8008f62:	e78a      	b.n	8008e7a <__gethex+0x34>
 8008f64:	2500      	movs	r5, #0
 8008f66:	462c      	mov	r4, r5
 8008f68:	e7ae      	b.n	8008ec8 <__gethex+0x82>
 8008f6a:	463e      	mov	r6, r7
 8008f6c:	2501      	movs	r5, #1
 8008f6e:	e7c7      	b.n	8008f00 <__gethex+0xba>
 8008f70:	4604      	mov	r4, r0
 8008f72:	e7fb      	b.n	8008f6c <__gethex+0x126>
 8008f74:	f04f 0900 	mov.w	r9, #0
 8008f78:	1cb1      	adds	r1, r6, #2
 8008f7a:	e7ce      	b.n	8008f1a <__gethex+0xd4>
 8008f7c:	f04f 0901 	mov.w	r9, #1
 8008f80:	e7fa      	b.n	8008f78 <__gethex+0x132>
 8008f82:	230a      	movs	r3, #10
 8008f84:	fb03 0202 	mla	r2, r3, r2, r0
 8008f88:	3a10      	subs	r2, #16
 8008f8a:	e7cf      	b.n	8008f2c <__gethex+0xe6>
 8008f8c:	4631      	mov	r1, r6
 8008f8e:	e7da      	b.n	8008f46 <__gethex+0x100>
 8008f90:	1bf3      	subs	r3, r6, r7
 8008f92:	3b01      	subs	r3, #1
 8008f94:	4629      	mov	r1, r5
 8008f96:	2b07      	cmp	r3, #7
 8008f98:	dc49      	bgt.n	800902e <__gethex+0x1e8>
 8008f9a:	9802      	ldr	r0, [sp, #8]
 8008f9c:	f000 fa41 	bl	8009422 <_Balloc>
 8008fa0:	9b01      	ldr	r3, [sp, #4]
 8008fa2:	f100 0914 	add.w	r9, r0, #20
 8008fa6:	f04f 0b00 	mov.w	fp, #0
 8008faa:	f1c3 0301 	rsb	r3, r3, #1
 8008fae:	4605      	mov	r5, r0
 8008fb0:	f8cd 9010 	str.w	r9, [sp, #16]
 8008fb4:	46da      	mov	sl, fp
 8008fb6:	9308      	str	r3, [sp, #32]
 8008fb8:	42b7      	cmp	r7, r6
 8008fba:	d33b      	bcc.n	8009034 <__gethex+0x1ee>
 8008fbc:	9804      	ldr	r0, [sp, #16]
 8008fbe:	f840 ab04 	str.w	sl, [r0], #4
 8008fc2:	eba0 0009 	sub.w	r0, r0, r9
 8008fc6:	1080      	asrs	r0, r0, #2
 8008fc8:	6128      	str	r0, [r5, #16]
 8008fca:	0147      	lsls	r7, r0, #5
 8008fcc:	4650      	mov	r0, sl
 8008fce:	f000 faec 	bl	80095aa <__hi0bits>
 8008fd2:	f8d8 6000 	ldr.w	r6, [r8]
 8008fd6:	1a3f      	subs	r7, r7, r0
 8008fd8:	42b7      	cmp	r7, r6
 8008fda:	dd64      	ble.n	80090a6 <__gethex+0x260>
 8008fdc:	1bbf      	subs	r7, r7, r6
 8008fde:	4639      	mov	r1, r7
 8008fe0:	4628      	mov	r0, r5
 8008fe2:	f000 fdfb 	bl	8009bdc <__any_on>
 8008fe6:	4682      	mov	sl, r0
 8008fe8:	b178      	cbz	r0, 800900a <__gethex+0x1c4>
 8008fea:	1e7b      	subs	r3, r7, #1
 8008fec:	1159      	asrs	r1, r3, #5
 8008fee:	f003 021f 	and.w	r2, r3, #31
 8008ff2:	f04f 0a01 	mov.w	sl, #1
 8008ff6:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008ffa:	fa0a f202 	lsl.w	r2, sl, r2
 8008ffe:	420a      	tst	r2, r1
 8009000:	d003      	beq.n	800900a <__gethex+0x1c4>
 8009002:	4553      	cmp	r3, sl
 8009004:	dc46      	bgt.n	8009094 <__gethex+0x24e>
 8009006:	f04f 0a02 	mov.w	sl, #2
 800900a:	4639      	mov	r1, r7
 800900c:	4628      	mov	r0, r5
 800900e:	f7ff fecb 	bl	8008da8 <rshift>
 8009012:	443c      	add	r4, r7
 8009014:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009018:	42a3      	cmp	r3, r4
 800901a:	da52      	bge.n	80090c2 <__gethex+0x27c>
 800901c:	4629      	mov	r1, r5
 800901e:	9802      	ldr	r0, [sp, #8]
 8009020:	f000 fa33 	bl	800948a <_Bfree>
 8009024:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009026:	2300      	movs	r3, #0
 8009028:	6013      	str	r3, [r2, #0]
 800902a:	27a3      	movs	r7, #163	; 0xa3
 800902c:	e793      	b.n	8008f56 <__gethex+0x110>
 800902e:	3101      	adds	r1, #1
 8009030:	105b      	asrs	r3, r3, #1
 8009032:	e7b0      	b.n	8008f96 <__gethex+0x150>
 8009034:	1e73      	subs	r3, r6, #1
 8009036:	9305      	str	r3, [sp, #20]
 8009038:	9a07      	ldr	r2, [sp, #28]
 800903a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800903e:	4293      	cmp	r3, r2
 8009040:	d018      	beq.n	8009074 <__gethex+0x22e>
 8009042:	f1bb 0f20 	cmp.w	fp, #32
 8009046:	d107      	bne.n	8009058 <__gethex+0x212>
 8009048:	9b04      	ldr	r3, [sp, #16]
 800904a:	f8c3 a000 	str.w	sl, [r3]
 800904e:	3304      	adds	r3, #4
 8009050:	f04f 0a00 	mov.w	sl, #0
 8009054:	9304      	str	r3, [sp, #16]
 8009056:	46d3      	mov	fp, sl
 8009058:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800905c:	f7ff fede 	bl	8008e1c <__hexdig_fun>
 8009060:	f000 000f 	and.w	r0, r0, #15
 8009064:	fa00 f00b 	lsl.w	r0, r0, fp
 8009068:	ea4a 0a00 	orr.w	sl, sl, r0
 800906c:	f10b 0b04 	add.w	fp, fp, #4
 8009070:	9b05      	ldr	r3, [sp, #20]
 8009072:	e00d      	b.n	8009090 <__gethex+0x24a>
 8009074:	9b05      	ldr	r3, [sp, #20]
 8009076:	9a08      	ldr	r2, [sp, #32]
 8009078:	4413      	add	r3, r2
 800907a:	42bb      	cmp	r3, r7
 800907c:	d3e1      	bcc.n	8009042 <__gethex+0x1fc>
 800907e:	4618      	mov	r0, r3
 8009080:	9a01      	ldr	r2, [sp, #4]
 8009082:	9903      	ldr	r1, [sp, #12]
 8009084:	9309      	str	r3, [sp, #36]	; 0x24
 8009086:	f001 f923 	bl	800a2d0 <strncmp>
 800908a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800908c:	2800      	cmp	r0, #0
 800908e:	d1d8      	bne.n	8009042 <__gethex+0x1fc>
 8009090:	461e      	mov	r6, r3
 8009092:	e791      	b.n	8008fb8 <__gethex+0x172>
 8009094:	1eb9      	subs	r1, r7, #2
 8009096:	4628      	mov	r0, r5
 8009098:	f000 fda0 	bl	8009bdc <__any_on>
 800909c:	2800      	cmp	r0, #0
 800909e:	d0b2      	beq.n	8009006 <__gethex+0x1c0>
 80090a0:	f04f 0a03 	mov.w	sl, #3
 80090a4:	e7b1      	b.n	800900a <__gethex+0x1c4>
 80090a6:	da09      	bge.n	80090bc <__gethex+0x276>
 80090a8:	1bf7      	subs	r7, r6, r7
 80090aa:	4629      	mov	r1, r5
 80090ac:	463a      	mov	r2, r7
 80090ae:	9802      	ldr	r0, [sp, #8]
 80090b0:	f000 fbb6 	bl	8009820 <__lshift>
 80090b4:	1be4      	subs	r4, r4, r7
 80090b6:	4605      	mov	r5, r0
 80090b8:	f100 0914 	add.w	r9, r0, #20
 80090bc:	f04f 0a00 	mov.w	sl, #0
 80090c0:	e7a8      	b.n	8009014 <__gethex+0x1ce>
 80090c2:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80090c6:	42a0      	cmp	r0, r4
 80090c8:	dd6a      	ble.n	80091a0 <__gethex+0x35a>
 80090ca:	1b04      	subs	r4, r0, r4
 80090cc:	42a6      	cmp	r6, r4
 80090ce:	dc2e      	bgt.n	800912e <__gethex+0x2e8>
 80090d0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80090d4:	2b02      	cmp	r3, #2
 80090d6:	d022      	beq.n	800911e <__gethex+0x2d8>
 80090d8:	2b03      	cmp	r3, #3
 80090da:	d024      	beq.n	8009126 <__gethex+0x2e0>
 80090dc:	2b01      	cmp	r3, #1
 80090de:	d115      	bne.n	800910c <__gethex+0x2c6>
 80090e0:	42a6      	cmp	r6, r4
 80090e2:	d113      	bne.n	800910c <__gethex+0x2c6>
 80090e4:	2e01      	cmp	r6, #1
 80090e6:	dc0b      	bgt.n	8009100 <__gethex+0x2ba>
 80090e8:	9a06      	ldr	r2, [sp, #24]
 80090ea:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80090ee:	6013      	str	r3, [r2, #0]
 80090f0:	2301      	movs	r3, #1
 80090f2:	612b      	str	r3, [r5, #16]
 80090f4:	f8c9 3000 	str.w	r3, [r9]
 80090f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80090fa:	2762      	movs	r7, #98	; 0x62
 80090fc:	601d      	str	r5, [r3, #0]
 80090fe:	e72a      	b.n	8008f56 <__gethex+0x110>
 8009100:	1e71      	subs	r1, r6, #1
 8009102:	4628      	mov	r0, r5
 8009104:	f000 fd6a 	bl	8009bdc <__any_on>
 8009108:	2800      	cmp	r0, #0
 800910a:	d1ed      	bne.n	80090e8 <__gethex+0x2a2>
 800910c:	4629      	mov	r1, r5
 800910e:	9802      	ldr	r0, [sp, #8]
 8009110:	f000 f9bb 	bl	800948a <_Bfree>
 8009114:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009116:	2300      	movs	r3, #0
 8009118:	6013      	str	r3, [r2, #0]
 800911a:	2750      	movs	r7, #80	; 0x50
 800911c:	e71b      	b.n	8008f56 <__gethex+0x110>
 800911e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009120:	2b00      	cmp	r3, #0
 8009122:	d0e1      	beq.n	80090e8 <__gethex+0x2a2>
 8009124:	e7f2      	b.n	800910c <__gethex+0x2c6>
 8009126:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009128:	2b00      	cmp	r3, #0
 800912a:	d1dd      	bne.n	80090e8 <__gethex+0x2a2>
 800912c:	e7ee      	b.n	800910c <__gethex+0x2c6>
 800912e:	1e67      	subs	r7, r4, #1
 8009130:	f1ba 0f00 	cmp.w	sl, #0
 8009134:	d131      	bne.n	800919a <__gethex+0x354>
 8009136:	b127      	cbz	r7, 8009142 <__gethex+0x2fc>
 8009138:	4639      	mov	r1, r7
 800913a:	4628      	mov	r0, r5
 800913c:	f000 fd4e 	bl	8009bdc <__any_on>
 8009140:	4682      	mov	sl, r0
 8009142:	117a      	asrs	r2, r7, #5
 8009144:	2301      	movs	r3, #1
 8009146:	f007 071f 	and.w	r7, r7, #31
 800914a:	fa03 f707 	lsl.w	r7, r3, r7
 800914e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8009152:	4621      	mov	r1, r4
 8009154:	421f      	tst	r7, r3
 8009156:	4628      	mov	r0, r5
 8009158:	bf18      	it	ne
 800915a:	f04a 0a02 	orrne.w	sl, sl, #2
 800915e:	1b36      	subs	r6, r6, r4
 8009160:	f7ff fe22 	bl	8008da8 <rshift>
 8009164:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8009168:	2702      	movs	r7, #2
 800916a:	f1ba 0f00 	cmp.w	sl, #0
 800916e:	d048      	beq.n	8009202 <__gethex+0x3bc>
 8009170:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009174:	2b02      	cmp	r3, #2
 8009176:	d015      	beq.n	80091a4 <__gethex+0x35e>
 8009178:	2b03      	cmp	r3, #3
 800917a:	d017      	beq.n	80091ac <__gethex+0x366>
 800917c:	2b01      	cmp	r3, #1
 800917e:	d109      	bne.n	8009194 <__gethex+0x34e>
 8009180:	f01a 0f02 	tst.w	sl, #2
 8009184:	d006      	beq.n	8009194 <__gethex+0x34e>
 8009186:	f8d9 3000 	ldr.w	r3, [r9]
 800918a:	ea4a 0a03 	orr.w	sl, sl, r3
 800918e:	f01a 0f01 	tst.w	sl, #1
 8009192:	d10e      	bne.n	80091b2 <__gethex+0x36c>
 8009194:	f047 0710 	orr.w	r7, r7, #16
 8009198:	e033      	b.n	8009202 <__gethex+0x3bc>
 800919a:	f04f 0a01 	mov.w	sl, #1
 800919e:	e7d0      	b.n	8009142 <__gethex+0x2fc>
 80091a0:	2701      	movs	r7, #1
 80091a2:	e7e2      	b.n	800916a <__gethex+0x324>
 80091a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80091a6:	f1c3 0301 	rsb	r3, r3, #1
 80091aa:	9315      	str	r3, [sp, #84]	; 0x54
 80091ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d0f0      	beq.n	8009194 <__gethex+0x34e>
 80091b2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80091b6:	f105 0314 	add.w	r3, r5, #20
 80091ba:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80091be:	eb03 010a 	add.w	r1, r3, sl
 80091c2:	f04f 0c00 	mov.w	ip, #0
 80091c6:	4618      	mov	r0, r3
 80091c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80091cc:	f1b2 3fff 	cmp.w	r2, #4294967295
 80091d0:	d01c      	beq.n	800920c <__gethex+0x3c6>
 80091d2:	3201      	adds	r2, #1
 80091d4:	6002      	str	r2, [r0, #0]
 80091d6:	2f02      	cmp	r7, #2
 80091d8:	f105 0314 	add.w	r3, r5, #20
 80091dc:	d138      	bne.n	8009250 <__gethex+0x40a>
 80091de:	f8d8 2000 	ldr.w	r2, [r8]
 80091e2:	3a01      	subs	r2, #1
 80091e4:	42b2      	cmp	r2, r6
 80091e6:	d10a      	bne.n	80091fe <__gethex+0x3b8>
 80091e8:	1171      	asrs	r1, r6, #5
 80091ea:	2201      	movs	r2, #1
 80091ec:	f006 061f 	and.w	r6, r6, #31
 80091f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80091f4:	fa02 f606 	lsl.w	r6, r2, r6
 80091f8:	421e      	tst	r6, r3
 80091fa:	bf18      	it	ne
 80091fc:	4617      	movne	r7, r2
 80091fe:	f047 0720 	orr.w	r7, r7, #32
 8009202:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009204:	601d      	str	r5, [r3, #0]
 8009206:	9b06      	ldr	r3, [sp, #24]
 8009208:	601c      	str	r4, [r3, #0]
 800920a:	e6a4      	b.n	8008f56 <__gethex+0x110>
 800920c:	4299      	cmp	r1, r3
 800920e:	f843 cc04 	str.w	ip, [r3, #-4]
 8009212:	d8d8      	bhi.n	80091c6 <__gethex+0x380>
 8009214:	68ab      	ldr	r3, [r5, #8]
 8009216:	4599      	cmp	r9, r3
 8009218:	db12      	blt.n	8009240 <__gethex+0x3fa>
 800921a:	6869      	ldr	r1, [r5, #4]
 800921c:	9802      	ldr	r0, [sp, #8]
 800921e:	3101      	adds	r1, #1
 8009220:	f000 f8ff 	bl	8009422 <_Balloc>
 8009224:	692a      	ldr	r2, [r5, #16]
 8009226:	3202      	adds	r2, #2
 8009228:	f105 010c 	add.w	r1, r5, #12
 800922c:	4683      	mov	fp, r0
 800922e:	0092      	lsls	r2, r2, #2
 8009230:	300c      	adds	r0, #12
 8009232:	f7fe fe41 	bl	8007eb8 <memcpy>
 8009236:	4629      	mov	r1, r5
 8009238:	9802      	ldr	r0, [sp, #8]
 800923a:	f000 f926 	bl	800948a <_Bfree>
 800923e:	465d      	mov	r5, fp
 8009240:	692b      	ldr	r3, [r5, #16]
 8009242:	1c5a      	adds	r2, r3, #1
 8009244:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8009248:	612a      	str	r2, [r5, #16]
 800924a:	2201      	movs	r2, #1
 800924c:	615a      	str	r2, [r3, #20]
 800924e:	e7c2      	b.n	80091d6 <__gethex+0x390>
 8009250:	692a      	ldr	r2, [r5, #16]
 8009252:	454a      	cmp	r2, r9
 8009254:	dd0b      	ble.n	800926e <__gethex+0x428>
 8009256:	2101      	movs	r1, #1
 8009258:	4628      	mov	r0, r5
 800925a:	f7ff fda5 	bl	8008da8 <rshift>
 800925e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009262:	3401      	adds	r4, #1
 8009264:	42a3      	cmp	r3, r4
 8009266:	f6ff aed9 	blt.w	800901c <__gethex+0x1d6>
 800926a:	2701      	movs	r7, #1
 800926c:	e7c7      	b.n	80091fe <__gethex+0x3b8>
 800926e:	f016 061f 	ands.w	r6, r6, #31
 8009272:	d0fa      	beq.n	800926a <__gethex+0x424>
 8009274:	449a      	add	sl, r3
 8009276:	f1c6 0620 	rsb	r6, r6, #32
 800927a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800927e:	f000 f994 	bl	80095aa <__hi0bits>
 8009282:	42b0      	cmp	r0, r6
 8009284:	dbe7      	blt.n	8009256 <__gethex+0x410>
 8009286:	e7f0      	b.n	800926a <__gethex+0x424>

08009288 <L_shift>:
 8009288:	f1c2 0208 	rsb	r2, r2, #8
 800928c:	0092      	lsls	r2, r2, #2
 800928e:	b570      	push	{r4, r5, r6, lr}
 8009290:	f1c2 0620 	rsb	r6, r2, #32
 8009294:	6843      	ldr	r3, [r0, #4]
 8009296:	6804      	ldr	r4, [r0, #0]
 8009298:	fa03 f506 	lsl.w	r5, r3, r6
 800929c:	432c      	orrs	r4, r5
 800929e:	40d3      	lsrs	r3, r2
 80092a0:	6004      	str	r4, [r0, #0]
 80092a2:	f840 3f04 	str.w	r3, [r0, #4]!
 80092a6:	4288      	cmp	r0, r1
 80092a8:	d3f4      	bcc.n	8009294 <L_shift+0xc>
 80092aa:	bd70      	pop	{r4, r5, r6, pc}

080092ac <__match>:
 80092ac:	b530      	push	{r4, r5, lr}
 80092ae:	6803      	ldr	r3, [r0, #0]
 80092b0:	3301      	adds	r3, #1
 80092b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092b6:	b914      	cbnz	r4, 80092be <__match+0x12>
 80092b8:	6003      	str	r3, [r0, #0]
 80092ba:	2001      	movs	r0, #1
 80092bc:	bd30      	pop	{r4, r5, pc}
 80092be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092c2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80092c6:	2d19      	cmp	r5, #25
 80092c8:	bf98      	it	ls
 80092ca:	3220      	addls	r2, #32
 80092cc:	42a2      	cmp	r2, r4
 80092ce:	d0f0      	beq.n	80092b2 <__match+0x6>
 80092d0:	2000      	movs	r0, #0
 80092d2:	e7f3      	b.n	80092bc <__match+0x10>

080092d4 <__hexnan>:
 80092d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092d8:	680b      	ldr	r3, [r1, #0]
 80092da:	6801      	ldr	r1, [r0, #0]
 80092dc:	115f      	asrs	r7, r3, #5
 80092de:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80092e2:	f013 031f 	ands.w	r3, r3, #31
 80092e6:	b087      	sub	sp, #28
 80092e8:	bf18      	it	ne
 80092ea:	3704      	addne	r7, #4
 80092ec:	2500      	movs	r5, #0
 80092ee:	1f3e      	subs	r6, r7, #4
 80092f0:	4682      	mov	sl, r0
 80092f2:	4690      	mov	r8, r2
 80092f4:	9301      	str	r3, [sp, #4]
 80092f6:	f847 5c04 	str.w	r5, [r7, #-4]
 80092fa:	46b1      	mov	r9, r6
 80092fc:	4634      	mov	r4, r6
 80092fe:	9502      	str	r5, [sp, #8]
 8009300:	46ab      	mov	fp, r5
 8009302:	784a      	ldrb	r2, [r1, #1]
 8009304:	1c4b      	adds	r3, r1, #1
 8009306:	9303      	str	r3, [sp, #12]
 8009308:	b342      	cbz	r2, 800935c <__hexnan+0x88>
 800930a:	4610      	mov	r0, r2
 800930c:	9105      	str	r1, [sp, #20]
 800930e:	9204      	str	r2, [sp, #16]
 8009310:	f7ff fd84 	bl	8008e1c <__hexdig_fun>
 8009314:	2800      	cmp	r0, #0
 8009316:	d143      	bne.n	80093a0 <__hexnan+0xcc>
 8009318:	9a04      	ldr	r2, [sp, #16]
 800931a:	9905      	ldr	r1, [sp, #20]
 800931c:	2a20      	cmp	r2, #32
 800931e:	d818      	bhi.n	8009352 <__hexnan+0x7e>
 8009320:	9b02      	ldr	r3, [sp, #8]
 8009322:	459b      	cmp	fp, r3
 8009324:	dd13      	ble.n	800934e <__hexnan+0x7a>
 8009326:	454c      	cmp	r4, r9
 8009328:	d206      	bcs.n	8009338 <__hexnan+0x64>
 800932a:	2d07      	cmp	r5, #7
 800932c:	dc04      	bgt.n	8009338 <__hexnan+0x64>
 800932e:	462a      	mov	r2, r5
 8009330:	4649      	mov	r1, r9
 8009332:	4620      	mov	r0, r4
 8009334:	f7ff ffa8 	bl	8009288 <L_shift>
 8009338:	4544      	cmp	r4, r8
 800933a:	d944      	bls.n	80093c6 <__hexnan+0xf2>
 800933c:	2300      	movs	r3, #0
 800933e:	f1a4 0904 	sub.w	r9, r4, #4
 8009342:	f844 3c04 	str.w	r3, [r4, #-4]
 8009346:	f8cd b008 	str.w	fp, [sp, #8]
 800934a:	464c      	mov	r4, r9
 800934c:	461d      	mov	r5, r3
 800934e:	9903      	ldr	r1, [sp, #12]
 8009350:	e7d7      	b.n	8009302 <__hexnan+0x2e>
 8009352:	2a29      	cmp	r2, #41	; 0x29
 8009354:	d14a      	bne.n	80093ec <__hexnan+0x118>
 8009356:	3102      	adds	r1, #2
 8009358:	f8ca 1000 	str.w	r1, [sl]
 800935c:	f1bb 0f00 	cmp.w	fp, #0
 8009360:	d044      	beq.n	80093ec <__hexnan+0x118>
 8009362:	454c      	cmp	r4, r9
 8009364:	d206      	bcs.n	8009374 <__hexnan+0xa0>
 8009366:	2d07      	cmp	r5, #7
 8009368:	dc04      	bgt.n	8009374 <__hexnan+0xa0>
 800936a:	462a      	mov	r2, r5
 800936c:	4649      	mov	r1, r9
 800936e:	4620      	mov	r0, r4
 8009370:	f7ff ff8a 	bl	8009288 <L_shift>
 8009374:	4544      	cmp	r4, r8
 8009376:	d928      	bls.n	80093ca <__hexnan+0xf6>
 8009378:	4643      	mov	r3, r8
 800937a:	f854 2b04 	ldr.w	r2, [r4], #4
 800937e:	f843 2b04 	str.w	r2, [r3], #4
 8009382:	42a6      	cmp	r6, r4
 8009384:	d2f9      	bcs.n	800937a <__hexnan+0xa6>
 8009386:	2200      	movs	r2, #0
 8009388:	f843 2b04 	str.w	r2, [r3], #4
 800938c:	429e      	cmp	r6, r3
 800938e:	d2fb      	bcs.n	8009388 <__hexnan+0xb4>
 8009390:	6833      	ldr	r3, [r6, #0]
 8009392:	b91b      	cbnz	r3, 800939c <__hexnan+0xc8>
 8009394:	4546      	cmp	r6, r8
 8009396:	d127      	bne.n	80093e8 <__hexnan+0x114>
 8009398:	2301      	movs	r3, #1
 800939a:	6033      	str	r3, [r6, #0]
 800939c:	2005      	movs	r0, #5
 800939e:	e026      	b.n	80093ee <__hexnan+0x11a>
 80093a0:	3501      	adds	r5, #1
 80093a2:	2d08      	cmp	r5, #8
 80093a4:	f10b 0b01 	add.w	fp, fp, #1
 80093a8:	dd06      	ble.n	80093b8 <__hexnan+0xe4>
 80093aa:	4544      	cmp	r4, r8
 80093ac:	d9cf      	bls.n	800934e <__hexnan+0x7a>
 80093ae:	2300      	movs	r3, #0
 80093b0:	f844 3c04 	str.w	r3, [r4, #-4]
 80093b4:	2501      	movs	r5, #1
 80093b6:	3c04      	subs	r4, #4
 80093b8:	6822      	ldr	r2, [r4, #0]
 80093ba:	f000 000f 	and.w	r0, r0, #15
 80093be:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80093c2:	6020      	str	r0, [r4, #0]
 80093c4:	e7c3      	b.n	800934e <__hexnan+0x7a>
 80093c6:	2508      	movs	r5, #8
 80093c8:	e7c1      	b.n	800934e <__hexnan+0x7a>
 80093ca:	9b01      	ldr	r3, [sp, #4]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d0df      	beq.n	8009390 <__hexnan+0xbc>
 80093d0:	f04f 32ff 	mov.w	r2, #4294967295
 80093d4:	f1c3 0320 	rsb	r3, r3, #32
 80093d8:	fa22 f303 	lsr.w	r3, r2, r3
 80093dc:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80093e0:	401a      	ands	r2, r3
 80093e2:	f847 2c04 	str.w	r2, [r7, #-4]
 80093e6:	e7d3      	b.n	8009390 <__hexnan+0xbc>
 80093e8:	3e04      	subs	r6, #4
 80093ea:	e7d1      	b.n	8009390 <__hexnan+0xbc>
 80093ec:	2004      	movs	r0, #4
 80093ee:	b007      	add	sp, #28
 80093f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080093f4 <__locale_ctype_ptr_l>:
 80093f4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80093f8:	4770      	bx	lr

080093fa <__localeconv_l>:
 80093fa:	30f0      	adds	r0, #240	; 0xf0
 80093fc:	4770      	bx	lr

080093fe <__ascii_mbtowc>:
 80093fe:	b082      	sub	sp, #8
 8009400:	b901      	cbnz	r1, 8009404 <__ascii_mbtowc+0x6>
 8009402:	a901      	add	r1, sp, #4
 8009404:	b142      	cbz	r2, 8009418 <__ascii_mbtowc+0x1a>
 8009406:	b14b      	cbz	r3, 800941c <__ascii_mbtowc+0x1e>
 8009408:	7813      	ldrb	r3, [r2, #0]
 800940a:	600b      	str	r3, [r1, #0]
 800940c:	7812      	ldrb	r2, [r2, #0]
 800940e:	1c10      	adds	r0, r2, #0
 8009410:	bf18      	it	ne
 8009412:	2001      	movne	r0, #1
 8009414:	b002      	add	sp, #8
 8009416:	4770      	bx	lr
 8009418:	4610      	mov	r0, r2
 800941a:	e7fb      	b.n	8009414 <__ascii_mbtowc+0x16>
 800941c:	f06f 0001 	mvn.w	r0, #1
 8009420:	e7f8      	b.n	8009414 <__ascii_mbtowc+0x16>

08009422 <_Balloc>:
 8009422:	b570      	push	{r4, r5, r6, lr}
 8009424:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009426:	4604      	mov	r4, r0
 8009428:	460e      	mov	r6, r1
 800942a:	b93d      	cbnz	r5, 800943c <_Balloc+0x1a>
 800942c:	2010      	movs	r0, #16
 800942e:	f000 ff6f 	bl	800a310 <malloc>
 8009432:	6260      	str	r0, [r4, #36]	; 0x24
 8009434:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009438:	6005      	str	r5, [r0, #0]
 800943a:	60c5      	str	r5, [r0, #12]
 800943c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800943e:	68eb      	ldr	r3, [r5, #12]
 8009440:	b183      	cbz	r3, 8009464 <_Balloc+0x42>
 8009442:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009444:	68db      	ldr	r3, [r3, #12]
 8009446:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800944a:	b9b8      	cbnz	r0, 800947c <_Balloc+0x5a>
 800944c:	2101      	movs	r1, #1
 800944e:	fa01 f506 	lsl.w	r5, r1, r6
 8009452:	1d6a      	adds	r2, r5, #5
 8009454:	0092      	lsls	r2, r2, #2
 8009456:	4620      	mov	r0, r4
 8009458:	f000 fbe1 	bl	8009c1e <_calloc_r>
 800945c:	b160      	cbz	r0, 8009478 <_Balloc+0x56>
 800945e:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8009462:	e00e      	b.n	8009482 <_Balloc+0x60>
 8009464:	2221      	movs	r2, #33	; 0x21
 8009466:	2104      	movs	r1, #4
 8009468:	4620      	mov	r0, r4
 800946a:	f000 fbd8 	bl	8009c1e <_calloc_r>
 800946e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009470:	60e8      	str	r0, [r5, #12]
 8009472:	68db      	ldr	r3, [r3, #12]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d1e4      	bne.n	8009442 <_Balloc+0x20>
 8009478:	2000      	movs	r0, #0
 800947a:	bd70      	pop	{r4, r5, r6, pc}
 800947c:	6802      	ldr	r2, [r0, #0]
 800947e:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8009482:	2300      	movs	r3, #0
 8009484:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009488:	e7f7      	b.n	800947a <_Balloc+0x58>

0800948a <_Bfree>:
 800948a:	b570      	push	{r4, r5, r6, lr}
 800948c:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800948e:	4606      	mov	r6, r0
 8009490:	460d      	mov	r5, r1
 8009492:	b93c      	cbnz	r4, 80094a4 <_Bfree+0x1a>
 8009494:	2010      	movs	r0, #16
 8009496:	f000 ff3b 	bl	800a310 <malloc>
 800949a:	6270      	str	r0, [r6, #36]	; 0x24
 800949c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80094a0:	6004      	str	r4, [r0, #0]
 80094a2:	60c4      	str	r4, [r0, #12]
 80094a4:	b13d      	cbz	r5, 80094b6 <_Bfree+0x2c>
 80094a6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80094a8:	686a      	ldr	r2, [r5, #4]
 80094aa:	68db      	ldr	r3, [r3, #12]
 80094ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80094b0:	6029      	str	r1, [r5, #0]
 80094b2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80094b6:	bd70      	pop	{r4, r5, r6, pc}

080094b8 <__multadd>:
 80094b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094bc:	690d      	ldr	r5, [r1, #16]
 80094be:	461f      	mov	r7, r3
 80094c0:	4606      	mov	r6, r0
 80094c2:	460c      	mov	r4, r1
 80094c4:	f101 0c14 	add.w	ip, r1, #20
 80094c8:	2300      	movs	r3, #0
 80094ca:	f8dc 0000 	ldr.w	r0, [ip]
 80094ce:	b281      	uxth	r1, r0
 80094d0:	fb02 7101 	mla	r1, r2, r1, r7
 80094d4:	0c0f      	lsrs	r7, r1, #16
 80094d6:	0c00      	lsrs	r0, r0, #16
 80094d8:	fb02 7000 	mla	r0, r2, r0, r7
 80094dc:	b289      	uxth	r1, r1
 80094de:	3301      	adds	r3, #1
 80094e0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80094e4:	429d      	cmp	r5, r3
 80094e6:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80094ea:	f84c 1b04 	str.w	r1, [ip], #4
 80094ee:	dcec      	bgt.n	80094ca <__multadd+0x12>
 80094f0:	b1d7      	cbz	r7, 8009528 <__multadd+0x70>
 80094f2:	68a3      	ldr	r3, [r4, #8]
 80094f4:	42ab      	cmp	r3, r5
 80094f6:	dc12      	bgt.n	800951e <__multadd+0x66>
 80094f8:	6861      	ldr	r1, [r4, #4]
 80094fa:	4630      	mov	r0, r6
 80094fc:	3101      	adds	r1, #1
 80094fe:	f7ff ff90 	bl	8009422 <_Balloc>
 8009502:	6922      	ldr	r2, [r4, #16]
 8009504:	3202      	adds	r2, #2
 8009506:	f104 010c 	add.w	r1, r4, #12
 800950a:	4680      	mov	r8, r0
 800950c:	0092      	lsls	r2, r2, #2
 800950e:	300c      	adds	r0, #12
 8009510:	f7fe fcd2 	bl	8007eb8 <memcpy>
 8009514:	4621      	mov	r1, r4
 8009516:	4630      	mov	r0, r6
 8009518:	f7ff ffb7 	bl	800948a <_Bfree>
 800951c:	4644      	mov	r4, r8
 800951e:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009522:	3501      	adds	r5, #1
 8009524:	615f      	str	r7, [r3, #20]
 8009526:	6125      	str	r5, [r4, #16]
 8009528:	4620      	mov	r0, r4
 800952a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800952e <__s2b>:
 800952e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009532:	460c      	mov	r4, r1
 8009534:	4615      	mov	r5, r2
 8009536:	461f      	mov	r7, r3
 8009538:	2209      	movs	r2, #9
 800953a:	3308      	adds	r3, #8
 800953c:	4606      	mov	r6, r0
 800953e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009542:	2100      	movs	r1, #0
 8009544:	2201      	movs	r2, #1
 8009546:	429a      	cmp	r2, r3
 8009548:	db20      	blt.n	800958c <__s2b+0x5e>
 800954a:	4630      	mov	r0, r6
 800954c:	f7ff ff69 	bl	8009422 <_Balloc>
 8009550:	9b08      	ldr	r3, [sp, #32]
 8009552:	6143      	str	r3, [r0, #20]
 8009554:	2d09      	cmp	r5, #9
 8009556:	f04f 0301 	mov.w	r3, #1
 800955a:	6103      	str	r3, [r0, #16]
 800955c:	dd19      	ble.n	8009592 <__s2b+0x64>
 800955e:	f104 0809 	add.w	r8, r4, #9
 8009562:	46c1      	mov	r9, r8
 8009564:	442c      	add	r4, r5
 8009566:	f819 3b01 	ldrb.w	r3, [r9], #1
 800956a:	4601      	mov	r1, r0
 800956c:	3b30      	subs	r3, #48	; 0x30
 800956e:	220a      	movs	r2, #10
 8009570:	4630      	mov	r0, r6
 8009572:	f7ff ffa1 	bl	80094b8 <__multadd>
 8009576:	45a1      	cmp	r9, r4
 8009578:	d1f5      	bne.n	8009566 <__s2b+0x38>
 800957a:	eb08 0405 	add.w	r4, r8, r5
 800957e:	3c08      	subs	r4, #8
 8009580:	1b2d      	subs	r5, r5, r4
 8009582:	1963      	adds	r3, r4, r5
 8009584:	42bb      	cmp	r3, r7
 8009586:	db07      	blt.n	8009598 <__s2b+0x6a>
 8009588:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800958c:	0052      	lsls	r2, r2, #1
 800958e:	3101      	adds	r1, #1
 8009590:	e7d9      	b.n	8009546 <__s2b+0x18>
 8009592:	340a      	adds	r4, #10
 8009594:	2509      	movs	r5, #9
 8009596:	e7f3      	b.n	8009580 <__s2b+0x52>
 8009598:	f814 3b01 	ldrb.w	r3, [r4], #1
 800959c:	4601      	mov	r1, r0
 800959e:	3b30      	subs	r3, #48	; 0x30
 80095a0:	220a      	movs	r2, #10
 80095a2:	4630      	mov	r0, r6
 80095a4:	f7ff ff88 	bl	80094b8 <__multadd>
 80095a8:	e7eb      	b.n	8009582 <__s2b+0x54>

080095aa <__hi0bits>:
 80095aa:	0c02      	lsrs	r2, r0, #16
 80095ac:	0412      	lsls	r2, r2, #16
 80095ae:	4603      	mov	r3, r0
 80095b0:	b9b2      	cbnz	r2, 80095e0 <__hi0bits+0x36>
 80095b2:	0403      	lsls	r3, r0, #16
 80095b4:	2010      	movs	r0, #16
 80095b6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80095ba:	bf04      	itt	eq
 80095bc:	021b      	lsleq	r3, r3, #8
 80095be:	3008      	addeq	r0, #8
 80095c0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80095c4:	bf04      	itt	eq
 80095c6:	011b      	lsleq	r3, r3, #4
 80095c8:	3004      	addeq	r0, #4
 80095ca:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80095ce:	bf04      	itt	eq
 80095d0:	009b      	lsleq	r3, r3, #2
 80095d2:	3002      	addeq	r0, #2
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	db06      	blt.n	80095e6 <__hi0bits+0x3c>
 80095d8:	005b      	lsls	r3, r3, #1
 80095da:	d503      	bpl.n	80095e4 <__hi0bits+0x3a>
 80095dc:	3001      	adds	r0, #1
 80095de:	4770      	bx	lr
 80095e0:	2000      	movs	r0, #0
 80095e2:	e7e8      	b.n	80095b6 <__hi0bits+0xc>
 80095e4:	2020      	movs	r0, #32
 80095e6:	4770      	bx	lr

080095e8 <__lo0bits>:
 80095e8:	6803      	ldr	r3, [r0, #0]
 80095ea:	f013 0207 	ands.w	r2, r3, #7
 80095ee:	4601      	mov	r1, r0
 80095f0:	d00b      	beq.n	800960a <__lo0bits+0x22>
 80095f2:	07da      	lsls	r2, r3, #31
 80095f4:	d423      	bmi.n	800963e <__lo0bits+0x56>
 80095f6:	0798      	lsls	r0, r3, #30
 80095f8:	bf49      	itett	mi
 80095fa:	085b      	lsrmi	r3, r3, #1
 80095fc:	089b      	lsrpl	r3, r3, #2
 80095fe:	2001      	movmi	r0, #1
 8009600:	600b      	strmi	r3, [r1, #0]
 8009602:	bf5c      	itt	pl
 8009604:	600b      	strpl	r3, [r1, #0]
 8009606:	2002      	movpl	r0, #2
 8009608:	4770      	bx	lr
 800960a:	b298      	uxth	r0, r3
 800960c:	b9a8      	cbnz	r0, 800963a <__lo0bits+0x52>
 800960e:	0c1b      	lsrs	r3, r3, #16
 8009610:	2010      	movs	r0, #16
 8009612:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009616:	bf04      	itt	eq
 8009618:	0a1b      	lsreq	r3, r3, #8
 800961a:	3008      	addeq	r0, #8
 800961c:	071a      	lsls	r2, r3, #28
 800961e:	bf04      	itt	eq
 8009620:	091b      	lsreq	r3, r3, #4
 8009622:	3004      	addeq	r0, #4
 8009624:	079a      	lsls	r2, r3, #30
 8009626:	bf04      	itt	eq
 8009628:	089b      	lsreq	r3, r3, #2
 800962a:	3002      	addeq	r0, #2
 800962c:	07da      	lsls	r2, r3, #31
 800962e:	d402      	bmi.n	8009636 <__lo0bits+0x4e>
 8009630:	085b      	lsrs	r3, r3, #1
 8009632:	d006      	beq.n	8009642 <__lo0bits+0x5a>
 8009634:	3001      	adds	r0, #1
 8009636:	600b      	str	r3, [r1, #0]
 8009638:	4770      	bx	lr
 800963a:	4610      	mov	r0, r2
 800963c:	e7e9      	b.n	8009612 <__lo0bits+0x2a>
 800963e:	2000      	movs	r0, #0
 8009640:	4770      	bx	lr
 8009642:	2020      	movs	r0, #32
 8009644:	4770      	bx	lr

08009646 <__i2b>:
 8009646:	b510      	push	{r4, lr}
 8009648:	460c      	mov	r4, r1
 800964a:	2101      	movs	r1, #1
 800964c:	f7ff fee9 	bl	8009422 <_Balloc>
 8009650:	2201      	movs	r2, #1
 8009652:	6144      	str	r4, [r0, #20]
 8009654:	6102      	str	r2, [r0, #16]
 8009656:	bd10      	pop	{r4, pc}

08009658 <__multiply>:
 8009658:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800965c:	4614      	mov	r4, r2
 800965e:	690a      	ldr	r2, [r1, #16]
 8009660:	6923      	ldr	r3, [r4, #16]
 8009662:	429a      	cmp	r2, r3
 8009664:	bfb8      	it	lt
 8009666:	460b      	movlt	r3, r1
 8009668:	4688      	mov	r8, r1
 800966a:	bfbc      	itt	lt
 800966c:	46a0      	movlt	r8, r4
 800966e:	461c      	movlt	r4, r3
 8009670:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009674:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009678:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800967c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009680:	eb07 0609 	add.w	r6, r7, r9
 8009684:	42b3      	cmp	r3, r6
 8009686:	bfb8      	it	lt
 8009688:	3101      	addlt	r1, #1
 800968a:	f7ff feca 	bl	8009422 <_Balloc>
 800968e:	f100 0514 	add.w	r5, r0, #20
 8009692:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8009696:	462b      	mov	r3, r5
 8009698:	2200      	movs	r2, #0
 800969a:	4573      	cmp	r3, lr
 800969c:	d316      	bcc.n	80096cc <__multiply+0x74>
 800969e:	f104 0214 	add.w	r2, r4, #20
 80096a2:	f108 0114 	add.w	r1, r8, #20
 80096a6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80096aa:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80096ae:	9300      	str	r3, [sp, #0]
 80096b0:	9b00      	ldr	r3, [sp, #0]
 80096b2:	9201      	str	r2, [sp, #4]
 80096b4:	4293      	cmp	r3, r2
 80096b6:	d80c      	bhi.n	80096d2 <__multiply+0x7a>
 80096b8:	2e00      	cmp	r6, #0
 80096ba:	dd03      	ble.n	80096c4 <__multiply+0x6c>
 80096bc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d05d      	beq.n	8009780 <__multiply+0x128>
 80096c4:	6106      	str	r6, [r0, #16]
 80096c6:	b003      	add	sp, #12
 80096c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096cc:	f843 2b04 	str.w	r2, [r3], #4
 80096d0:	e7e3      	b.n	800969a <__multiply+0x42>
 80096d2:	f8b2 b000 	ldrh.w	fp, [r2]
 80096d6:	f1bb 0f00 	cmp.w	fp, #0
 80096da:	d023      	beq.n	8009724 <__multiply+0xcc>
 80096dc:	4689      	mov	r9, r1
 80096de:	46ac      	mov	ip, r5
 80096e0:	f04f 0800 	mov.w	r8, #0
 80096e4:	f859 4b04 	ldr.w	r4, [r9], #4
 80096e8:	f8dc a000 	ldr.w	sl, [ip]
 80096ec:	b2a3      	uxth	r3, r4
 80096ee:	fa1f fa8a 	uxth.w	sl, sl
 80096f2:	fb0b a303 	mla	r3, fp, r3, sl
 80096f6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80096fa:	f8dc 4000 	ldr.w	r4, [ip]
 80096fe:	4443      	add	r3, r8
 8009700:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009704:	fb0b 840a 	mla	r4, fp, sl, r8
 8009708:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800970c:	46e2      	mov	sl, ip
 800970e:	b29b      	uxth	r3, r3
 8009710:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009714:	454f      	cmp	r7, r9
 8009716:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800971a:	f84a 3b04 	str.w	r3, [sl], #4
 800971e:	d82b      	bhi.n	8009778 <__multiply+0x120>
 8009720:	f8cc 8004 	str.w	r8, [ip, #4]
 8009724:	9b01      	ldr	r3, [sp, #4]
 8009726:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800972a:	3204      	adds	r2, #4
 800972c:	f1ba 0f00 	cmp.w	sl, #0
 8009730:	d020      	beq.n	8009774 <__multiply+0x11c>
 8009732:	682b      	ldr	r3, [r5, #0]
 8009734:	4689      	mov	r9, r1
 8009736:	46a8      	mov	r8, r5
 8009738:	f04f 0b00 	mov.w	fp, #0
 800973c:	f8b9 c000 	ldrh.w	ip, [r9]
 8009740:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009744:	fb0a 440c 	mla	r4, sl, ip, r4
 8009748:	445c      	add	r4, fp
 800974a:	46c4      	mov	ip, r8
 800974c:	b29b      	uxth	r3, r3
 800974e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009752:	f84c 3b04 	str.w	r3, [ip], #4
 8009756:	f859 3b04 	ldr.w	r3, [r9], #4
 800975a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800975e:	0c1b      	lsrs	r3, r3, #16
 8009760:	fb0a b303 	mla	r3, sl, r3, fp
 8009764:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009768:	454f      	cmp	r7, r9
 800976a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800976e:	d805      	bhi.n	800977c <__multiply+0x124>
 8009770:	f8c8 3004 	str.w	r3, [r8, #4]
 8009774:	3504      	adds	r5, #4
 8009776:	e79b      	b.n	80096b0 <__multiply+0x58>
 8009778:	46d4      	mov	ip, sl
 800977a:	e7b3      	b.n	80096e4 <__multiply+0x8c>
 800977c:	46e0      	mov	r8, ip
 800977e:	e7dd      	b.n	800973c <__multiply+0xe4>
 8009780:	3e01      	subs	r6, #1
 8009782:	e799      	b.n	80096b8 <__multiply+0x60>

08009784 <__pow5mult>:
 8009784:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009788:	4615      	mov	r5, r2
 800978a:	f012 0203 	ands.w	r2, r2, #3
 800978e:	4606      	mov	r6, r0
 8009790:	460f      	mov	r7, r1
 8009792:	d007      	beq.n	80097a4 <__pow5mult+0x20>
 8009794:	3a01      	subs	r2, #1
 8009796:	4c21      	ldr	r4, [pc, #132]	; (800981c <__pow5mult+0x98>)
 8009798:	2300      	movs	r3, #0
 800979a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800979e:	f7ff fe8b 	bl	80094b8 <__multadd>
 80097a2:	4607      	mov	r7, r0
 80097a4:	10ad      	asrs	r5, r5, #2
 80097a6:	d035      	beq.n	8009814 <__pow5mult+0x90>
 80097a8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80097aa:	b93c      	cbnz	r4, 80097bc <__pow5mult+0x38>
 80097ac:	2010      	movs	r0, #16
 80097ae:	f000 fdaf 	bl	800a310 <malloc>
 80097b2:	6270      	str	r0, [r6, #36]	; 0x24
 80097b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80097b8:	6004      	str	r4, [r0, #0]
 80097ba:	60c4      	str	r4, [r0, #12]
 80097bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80097c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80097c4:	b94c      	cbnz	r4, 80097da <__pow5mult+0x56>
 80097c6:	f240 2171 	movw	r1, #625	; 0x271
 80097ca:	4630      	mov	r0, r6
 80097cc:	f7ff ff3b 	bl	8009646 <__i2b>
 80097d0:	2300      	movs	r3, #0
 80097d2:	f8c8 0008 	str.w	r0, [r8, #8]
 80097d6:	4604      	mov	r4, r0
 80097d8:	6003      	str	r3, [r0, #0]
 80097da:	f04f 0800 	mov.w	r8, #0
 80097de:	07eb      	lsls	r3, r5, #31
 80097e0:	d50a      	bpl.n	80097f8 <__pow5mult+0x74>
 80097e2:	4639      	mov	r1, r7
 80097e4:	4622      	mov	r2, r4
 80097e6:	4630      	mov	r0, r6
 80097e8:	f7ff ff36 	bl	8009658 <__multiply>
 80097ec:	4639      	mov	r1, r7
 80097ee:	4681      	mov	r9, r0
 80097f0:	4630      	mov	r0, r6
 80097f2:	f7ff fe4a 	bl	800948a <_Bfree>
 80097f6:	464f      	mov	r7, r9
 80097f8:	106d      	asrs	r5, r5, #1
 80097fa:	d00b      	beq.n	8009814 <__pow5mult+0x90>
 80097fc:	6820      	ldr	r0, [r4, #0]
 80097fe:	b938      	cbnz	r0, 8009810 <__pow5mult+0x8c>
 8009800:	4622      	mov	r2, r4
 8009802:	4621      	mov	r1, r4
 8009804:	4630      	mov	r0, r6
 8009806:	f7ff ff27 	bl	8009658 <__multiply>
 800980a:	6020      	str	r0, [r4, #0]
 800980c:	f8c0 8000 	str.w	r8, [r0]
 8009810:	4604      	mov	r4, r0
 8009812:	e7e4      	b.n	80097de <__pow5mult+0x5a>
 8009814:	4638      	mov	r0, r7
 8009816:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800981a:	bf00      	nop
 800981c:	0800a918 	.word	0x0800a918

08009820 <__lshift>:
 8009820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009824:	460c      	mov	r4, r1
 8009826:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800982a:	6923      	ldr	r3, [r4, #16]
 800982c:	6849      	ldr	r1, [r1, #4]
 800982e:	eb0a 0903 	add.w	r9, sl, r3
 8009832:	68a3      	ldr	r3, [r4, #8]
 8009834:	4607      	mov	r7, r0
 8009836:	4616      	mov	r6, r2
 8009838:	f109 0501 	add.w	r5, r9, #1
 800983c:	42ab      	cmp	r3, r5
 800983e:	db32      	blt.n	80098a6 <__lshift+0x86>
 8009840:	4638      	mov	r0, r7
 8009842:	f7ff fdee 	bl	8009422 <_Balloc>
 8009846:	2300      	movs	r3, #0
 8009848:	4680      	mov	r8, r0
 800984a:	f100 0114 	add.w	r1, r0, #20
 800984e:	461a      	mov	r2, r3
 8009850:	4553      	cmp	r3, sl
 8009852:	db2b      	blt.n	80098ac <__lshift+0x8c>
 8009854:	6920      	ldr	r0, [r4, #16]
 8009856:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800985a:	f104 0314 	add.w	r3, r4, #20
 800985e:	f016 021f 	ands.w	r2, r6, #31
 8009862:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009866:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800986a:	d025      	beq.n	80098b8 <__lshift+0x98>
 800986c:	f1c2 0e20 	rsb	lr, r2, #32
 8009870:	2000      	movs	r0, #0
 8009872:	681e      	ldr	r6, [r3, #0]
 8009874:	468a      	mov	sl, r1
 8009876:	4096      	lsls	r6, r2
 8009878:	4330      	orrs	r0, r6
 800987a:	f84a 0b04 	str.w	r0, [sl], #4
 800987e:	f853 0b04 	ldr.w	r0, [r3], #4
 8009882:	459c      	cmp	ip, r3
 8009884:	fa20 f00e 	lsr.w	r0, r0, lr
 8009888:	d814      	bhi.n	80098b4 <__lshift+0x94>
 800988a:	6048      	str	r0, [r1, #4]
 800988c:	b108      	cbz	r0, 8009892 <__lshift+0x72>
 800988e:	f109 0502 	add.w	r5, r9, #2
 8009892:	3d01      	subs	r5, #1
 8009894:	4638      	mov	r0, r7
 8009896:	f8c8 5010 	str.w	r5, [r8, #16]
 800989a:	4621      	mov	r1, r4
 800989c:	f7ff fdf5 	bl	800948a <_Bfree>
 80098a0:	4640      	mov	r0, r8
 80098a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098a6:	3101      	adds	r1, #1
 80098a8:	005b      	lsls	r3, r3, #1
 80098aa:	e7c7      	b.n	800983c <__lshift+0x1c>
 80098ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80098b0:	3301      	adds	r3, #1
 80098b2:	e7cd      	b.n	8009850 <__lshift+0x30>
 80098b4:	4651      	mov	r1, sl
 80098b6:	e7dc      	b.n	8009872 <__lshift+0x52>
 80098b8:	3904      	subs	r1, #4
 80098ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80098be:	f841 2f04 	str.w	r2, [r1, #4]!
 80098c2:	459c      	cmp	ip, r3
 80098c4:	d8f9      	bhi.n	80098ba <__lshift+0x9a>
 80098c6:	e7e4      	b.n	8009892 <__lshift+0x72>

080098c8 <__mcmp>:
 80098c8:	6903      	ldr	r3, [r0, #16]
 80098ca:	690a      	ldr	r2, [r1, #16]
 80098cc:	1a9b      	subs	r3, r3, r2
 80098ce:	b530      	push	{r4, r5, lr}
 80098d0:	d10c      	bne.n	80098ec <__mcmp+0x24>
 80098d2:	0092      	lsls	r2, r2, #2
 80098d4:	3014      	adds	r0, #20
 80098d6:	3114      	adds	r1, #20
 80098d8:	1884      	adds	r4, r0, r2
 80098da:	4411      	add	r1, r2
 80098dc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80098e0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80098e4:	4295      	cmp	r5, r2
 80098e6:	d003      	beq.n	80098f0 <__mcmp+0x28>
 80098e8:	d305      	bcc.n	80098f6 <__mcmp+0x2e>
 80098ea:	2301      	movs	r3, #1
 80098ec:	4618      	mov	r0, r3
 80098ee:	bd30      	pop	{r4, r5, pc}
 80098f0:	42a0      	cmp	r0, r4
 80098f2:	d3f3      	bcc.n	80098dc <__mcmp+0x14>
 80098f4:	e7fa      	b.n	80098ec <__mcmp+0x24>
 80098f6:	f04f 33ff 	mov.w	r3, #4294967295
 80098fa:	e7f7      	b.n	80098ec <__mcmp+0x24>

080098fc <__mdiff>:
 80098fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009900:	460d      	mov	r5, r1
 8009902:	4607      	mov	r7, r0
 8009904:	4611      	mov	r1, r2
 8009906:	4628      	mov	r0, r5
 8009908:	4614      	mov	r4, r2
 800990a:	f7ff ffdd 	bl	80098c8 <__mcmp>
 800990e:	1e06      	subs	r6, r0, #0
 8009910:	d108      	bne.n	8009924 <__mdiff+0x28>
 8009912:	4631      	mov	r1, r6
 8009914:	4638      	mov	r0, r7
 8009916:	f7ff fd84 	bl	8009422 <_Balloc>
 800991a:	2301      	movs	r3, #1
 800991c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009920:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009924:	bfa4      	itt	ge
 8009926:	4623      	movge	r3, r4
 8009928:	462c      	movge	r4, r5
 800992a:	4638      	mov	r0, r7
 800992c:	6861      	ldr	r1, [r4, #4]
 800992e:	bfa6      	itte	ge
 8009930:	461d      	movge	r5, r3
 8009932:	2600      	movge	r6, #0
 8009934:	2601      	movlt	r6, #1
 8009936:	f7ff fd74 	bl	8009422 <_Balloc>
 800993a:	692b      	ldr	r3, [r5, #16]
 800993c:	60c6      	str	r6, [r0, #12]
 800993e:	6926      	ldr	r6, [r4, #16]
 8009940:	f105 0914 	add.w	r9, r5, #20
 8009944:	f104 0214 	add.w	r2, r4, #20
 8009948:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800994c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009950:	f100 0514 	add.w	r5, r0, #20
 8009954:	f04f 0e00 	mov.w	lr, #0
 8009958:	f852 ab04 	ldr.w	sl, [r2], #4
 800995c:	f859 4b04 	ldr.w	r4, [r9], #4
 8009960:	fa1e f18a 	uxtah	r1, lr, sl
 8009964:	b2a3      	uxth	r3, r4
 8009966:	1ac9      	subs	r1, r1, r3
 8009968:	0c23      	lsrs	r3, r4, #16
 800996a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800996e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009972:	b289      	uxth	r1, r1
 8009974:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009978:	45c8      	cmp	r8, r9
 800997a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800997e:	4694      	mov	ip, r2
 8009980:	f845 3b04 	str.w	r3, [r5], #4
 8009984:	d8e8      	bhi.n	8009958 <__mdiff+0x5c>
 8009986:	45bc      	cmp	ip, r7
 8009988:	d304      	bcc.n	8009994 <__mdiff+0x98>
 800998a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800998e:	b183      	cbz	r3, 80099b2 <__mdiff+0xb6>
 8009990:	6106      	str	r6, [r0, #16]
 8009992:	e7c5      	b.n	8009920 <__mdiff+0x24>
 8009994:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009998:	fa1e f381 	uxtah	r3, lr, r1
 800999c:	141a      	asrs	r2, r3, #16
 800999e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80099a2:	b29b      	uxth	r3, r3
 80099a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80099a8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80099ac:	f845 3b04 	str.w	r3, [r5], #4
 80099b0:	e7e9      	b.n	8009986 <__mdiff+0x8a>
 80099b2:	3e01      	subs	r6, #1
 80099b4:	e7e9      	b.n	800998a <__mdiff+0x8e>
	...

080099b8 <__ulp>:
 80099b8:	4b12      	ldr	r3, [pc, #72]	; (8009a04 <__ulp+0x4c>)
 80099ba:	ee10 2a90 	vmov	r2, s1
 80099be:	401a      	ands	r2, r3
 80099c0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	dd04      	ble.n	80099d2 <__ulp+0x1a>
 80099c8:	2000      	movs	r0, #0
 80099ca:	4619      	mov	r1, r3
 80099cc:	ec41 0b10 	vmov	d0, r0, r1
 80099d0:	4770      	bx	lr
 80099d2:	425b      	negs	r3, r3
 80099d4:	151b      	asrs	r3, r3, #20
 80099d6:	2b13      	cmp	r3, #19
 80099d8:	f04f 0000 	mov.w	r0, #0
 80099dc:	f04f 0100 	mov.w	r1, #0
 80099e0:	dc04      	bgt.n	80099ec <__ulp+0x34>
 80099e2:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80099e6:	fa42 f103 	asr.w	r1, r2, r3
 80099ea:	e7ef      	b.n	80099cc <__ulp+0x14>
 80099ec:	3b14      	subs	r3, #20
 80099ee:	2b1e      	cmp	r3, #30
 80099f0:	f04f 0201 	mov.w	r2, #1
 80099f4:	bfda      	itte	le
 80099f6:	f1c3 031f 	rsble	r3, r3, #31
 80099fa:	fa02 f303 	lslle.w	r3, r2, r3
 80099fe:	4613      	movgt	r3, r2
 8009a00:	4618      	mov	r0, r3
 8009a02:	e7e3      	b.n	80099cc <__ulp+0x14>
 8009a04:	7ff00000 	.word	0x7ff00000

08009a08 <__b2d>:
 8009a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a0a:	6905      	ldr	r5, [r0, #16]
 8009a0c:	f100 0714 	add.w	r7, r0, #20
 8009a10:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009a14:	1f2e      	subs	r6, r5, #4
 8009a16:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009a1a:	4620      	mov	r0, r4
 8009a1c:	f7ff fdc5 	bl	80095aa <__hi0bits>
 8009a20:	f1c0 0320 	rsb	r3, r0, #32
 8009a24:	280a      	cmp	r0, #10
 8009a26:	600b      	str	r3, [r1, #0]
 8009a28:	f8df c074 	ldr.w	ip, [pc, #116]	; 8009aa0 <__b2d+0x98>
 8009a2c:	dc14      	bgt.n	8009a58 <__b2d+0x50>
 8009a2e:	f1c0 0e0b 	rsb	lr, r0, #11
 8009a32:	fa24 f10e 	lsr.w	r1, r4, lr
 8009a36:	42b7      	cmp	r7, r6
 8009a38:	ea41 030c 	orr.w	r3, r1, ip
 8009a3c:	bf34      	ite	cc
 8009a3e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009a42:	2100      	movcs	r1, #0
 8009a44:	3015      	adds	r0, #21
 8009a46:	fa04 f000 	lsl.w	r0, r4, r0
 8009a4a:	fa21 f10e 	lsr.w	r1, r1, lr
 8009a4e:	ea40 0201 	orr.w	r2, r0, r1
 8009a52:	ec43 2b10 	vmov	d0, r2, r3
 8009a56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a58:	42b7      	cmp	r7, r6
 8009a5a:	bf3a      	itte	cc
 8009a5c:	f1a5 0608 	subcc.w	r6, r5, #8
 8009a60:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009a64:	2100      	movcs	r1, #0
 8009a66:	380b      	subs	r0, #11
 8009a68:	d015      	beq.n	8009a96 <__b2d+0x8e>
 8009a6a:	4084      	lsls	r4, r0
 8009a6c:	f1c0 0520 	rsb	r5, r0, #32
 8009a70:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8009a74:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8009a78:	42be      	cmp	r6, r7
 8009a7a:	fa21 fc05 	lsr.w	ip, r1, r5
 8009a7e:	ea44 030c 	orr.w	r3, r4, ip
 8009a82:	bf8c      	ite	hi
 8009a84:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009a88:	2400      	movls	r4, #0
 8009a8a:	fa01 f000 	lsl.w	r0, r1, r0
 8009a8e:	40ec      	lsrs	r4, r5
 8009a90:	ea40 0204 	orr.w	r2, r0, r4
 8009a94:	e7dd      	b.n	8009a52 <__b2d+0x4a>
 8009a96:	ea44 030c 	orr.w	r3, r4, ip
 8009a9a:	460a      	mov	r2, r1
 8009a9c:	e7d9      	b.n	8009a52 <__b2d+0x4a>
 8009a9e:	bf00      	nop
 8009aa0:	3ff00000 	.word	0x3ff00000

08009aa4 <__d2b>:
 8009aa4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009aa8:	460e      	mov	r6, r1
 8009aaa:	2101      	movs	r1, #1
 8009aac:	ec59 8b10 	vmov	r8, r9, d0
 8009ab0:	4615      	mov	r5, r2
 8009ab2:	f7ff fcb6 	bl	8009422 <_Balloc>
 8009ab6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009aba:	4607      	mov	r7, r0
 8009abc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009ac0:	bb34      	cbnz	r4, 8009b10 <__d2b+0x6c>
 8009ac2:	9301      	str	r3, [sp, #4]
 8009ac4:	f1b8 0300 	subs.w	r3, r8, #0
 8009ac8:	d027      	beq.n	8009b1a <__d2b+0x76>
 8009aca:	a802      	add	r0, sp, #8
 8009acc:	f840 3d08 	str.w	r3, [r0, #-8]!
 8009ad0:	f7ff fd8a 	bl	80095e8 <__lo0bits>
 8009ad4:	9900      	ldr	r1, [sp, #0]
 8009ad6:	b1f0      	cbz	r0, 8009b16 <__d2b+0x72>
 8009ad8:	9a01      	ldr	r2, [sp, #4]
 8009ada:	f1c0 0320 	rsb	r3, r0, #32
 8009ade:	fa02 f303 	lsl.w	r3, r2, r3
 8009ae2:	430b      	orrs	r3, r1
 8009ae4:	40c2      	lsrs	r2, r0
 8009ae6:	617b      	str	r3, [r7, #20]
 8009ae8:	9201      	str	r2, [sp, #4]
 8009aea:	9b01      	ldr	r3, [sp, #4]
 8009aec:	61bb      	str	r3, [r7, #24]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	bf14      	ite	ne
 8009af2:	2102      	movne	r1, #2
 8009af4:	2101      	moveq	r1, #1
 8009af6:	6139      	str	r1, [r7, #16]
 8009af8:	b1c4      	cbz	r4, 8009b2c <__d2b+0x88>
 8009afa:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009afe:	4404      	add	r4, r0
 8009b00:	6034      	str	r4, [r6, #0]
 8009b02:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009b06:	6028      	str	r0, [r5, #0]
 8009b08:	4638      	mov	r0, r7
 8009b0a:	b003      	add	sp, #12
 8009b0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009b14:	e7d5      	b.n	8009ac2 <__d2b+0x1e>
 8009b16:	6179      	str	r1, [r7, #20]
 8009b18:	e7e7      	b.n	8009aea <__d2b+0x46>
 8009b1a:	a801      	add	r0, sp, #4
 8009b1c:	f7ff fd64 	bl	80095e8 <__lo0bits>
 8009b20:	9b01      	ldr	r3, [sp, #4]
 8009b22:	617b      	str	r3, [r7, #20]
 8009b24:	2101      	movs	r1, #1
 8009b26:	6139      	str	r1, [r7, #16]
 8009b28:	3020      	adds	r0, #32
 8009b2a:	e7e5      	b.n	8009af8 <__d2b+0x54>
 8009b2c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009b30:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009b34:	6030      	str	r0, [r6, #0]
 8009b36:	6918      	ldr	r0, [r3, #16]
 8009b38:	f7ff fd37 	bl	80095aa <__hi0bits>
 8009b3c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009b40:	e7e1      	b.n	8009b06 <__d2b+0x62>

08009b42 <__ratio>:
 8009b42:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b46:	4688      	mov	r8, r1
 8009b48:	4669      	mov	r1, sp
 8009b4a:	4681      	mov	r9, r0
 8009b4c:	f7ff ff5c 	bl	8009a08 <__b2d>
 8009b50:	a901      	add	r1, sp, #4
 8009b52:	4640      	mov	r0, r8
 8009b54:	ec57 6b10 	vmov	r6, r7, d0
 8009b58:	f7ff ff56 	bl	8009a08 <__b2d>
 8009b5c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009b60:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009b64:	eba3 0c02 	sub.w	ip, r3, r2
 8009b68:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009b6c:	1a9b      	subs	r3, r3, r2
 8009b6e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009b72:	ec5b ab10 	vmov	sl, fp, d0
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	bfce      	itee	gt
 8009b7a:	463a      	movgt	r2, r7
 8009b7c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009b80:	465a      	movle	r2, fp
 8009b82:	4659      	mov	r1, fp
 8009b84:	463d      	mov	r5, r7
 8009b86:	bfd4      	ite	le
 8009b88:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8009b8c:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8009b90:	4630      	mov	r0, r6
 8009b92:	ee10 2a10 	vmov	r2, s0
 8009b96:	460b      	mov	r3, r1
 8009b98:	4629      	mov	r1, r5
 8009b9a:	f7f6 fe6f 	bl	800087c <__aeabi_ddiv>
 8009b9e:	ec41 0b10 	vmov	d0, r0, r1
 8009ba2:	b003      	add	sp, #12
 8009ba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009ba8 <__copybits>:
 8009ba8:	3901      	subs	r1, #1
 8009baa:	b510      	push	{r4, lr}
 8009bac:	1149      	asrs	r1, r1, #5
 8009bae:	6914      	ldr	r4, [r2, #16]
 8009bb0:	3101      	adds	r1, #1
 8009bb2:	f102 0314 	add.w	r3, r2, #20
 8009bb6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009bba:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009bbe:	42a3      	cmp	r3, r4
 8009bc0:	4602      	mov	r2, r0
 8009bc2:	d303      	bcc.n	8009bcc <__copybits+0x24>
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	428a      	cmp	r2, r1
 8009bc8:	d305      	bcc.n	8009bd6 <__copybits+0x2e>
 8009bca:	bd10      	pop	{r4, pc}
 8009bcc:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bd0:	f840 2b04 	str.w	r2, [r0], #4
 8009bd4:	e7f3      	b.n	8009bbe <__copybits+0x16>
 8009bd6:	f842 3b04 	str.w	r3, [r2], #4
 8009bda:	e7f4      	b.n	8009bc6 <__copybits+0x1e>

08009bdc <__any_on>:
 8009bdc:	f100 0214 	add.w	r2, r0, #20
 8009be0:	6900      	ldr	r0, [r0, #16]
 8009be2:	114b      	asrs	r3, r1, #5
 8009be4:	4298      	cmp	r0, r3
 8009be6:	b510      	push	{r4, lr}
 8009be8:	db11      	blt.n	8009c0e <__any_on+0x32>
 8009bea:	dd0a      	ble.n	8009c02 <__any_on+0x26>
 8009bec:	f011 011f 	ands.w	r1, r1, #31
 8009bf0:	d007      	beq.n	8009c02 <__any_on+0x26>
 8009bf2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009bf6:	fa24 f001 	lsr.w	r0, r4, r1
 8009bfa:	fa00 f101 	lsl.w	r1, r0, r1
 8009bfe:	428c      	cmp	r4, r1
 8009c00:	d10b      	bne.n	8009c1a <__any_on+0x3e>
 8009c02:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009c06:	4293      	cmp	r3, r2
 8009c08:	d803      	bhi.n	8009c12 <__any_on+0x36>
 8009c0a:	2000      	movs	r0, #0
 8009c0c:	bd10      	pop	{r4, pc}
 8009c0e:	4603      	mov	r3, r0
 8009c10:	e7f7      	b.n	8009c02 <__any_on+0x26>
 8009c12:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009c16:	2900      	cmp	r1, #0
 8009c18:	d0f5      	beq.n	8009c06 <__any_on+0x2a>
 8009c1a:	2001      	movs	r0, #1
 8009c1c:	e7f6      	b.n	8009c0c <__any_on+0x30>

08009c1e <_calloc_r>:
 8009c1e:	b538      	push	{r3, r4, r5, lr}
 8009c20:	fb02 f401 	mul.w	r4, r2, r1
 8009c24:	4621      	mov	r1, r4
 8009c26:	f000 f809 	bl	8009c3c <_malloc_r>
 8009c2a:	4605      	mov	r5, r0
 8009c2c:	b118      	cbz	r0, 8009c36 <_calloc_r+0x18>
 8009c2e:	4622      	mov	r2, r4
 8009c30:	2100      	movs	r1, #0
 8009c32:	f7fe f94c 	bl	8007ece <memset>
 8009c36:	4628      	mov	r0, r5
 8009c38:	bd38      	pop	{r3, r4, r5, pc}
	...

08009c3c <_malloc_r>:
 8009c3c:	b570      	push	{r4, r5, r6, lr}
 8009c3e:	1ccd      	adds	r5, r1, #3
 8009c40:	f025 0503 	bic.w	r5, r5, #3
 8009c44:	3508      	adds	r5, #8
 8009c46:	2d0c      	cmp	r5, #12
 8009c48:	bf38      	it	cc
 8009c4a:	250c      	movcc	r5, #12
 8009c4c:	2d00      	cmp	r5, #0
 8009c4e:	4606      	mov	r6, r0
 8009c50:	db01      	blt.n	8009c56 <_malloc_r+0x1a>
 8009c52:	42a9      	cmp	r1, r5
 8009c54:	d903      	bls.n	8009c5e <_malloc_r+0x22>
 8009c56:	230c      	movs	r3, #12
 8009c58:	6033      	str	r3, [r6, #0]
 8009c5a:	2000      	movs	r0, #0
 8009c5c:	bd70      	pop	{r4, r5, r6, pc}
 8009c5e:	f000 fb78 	bl	800a352 <__malloc_lock>
 8009c62:	4a21      	ldr	r2, [pc, #132]	; (8009ce8 <_malloc_r+0xac>)
 8009c64:	6814      	ldr	r4, [r2, #0]
 8009c66:	4621      	mov	r1, r4
 8009c68:	b991      	cbnz	r1, 8009c90 <_malloc_r+0x54>
 8009c6a:	4c20      	ldr	r4, [pc, #128]	; (8009cec <_malloc_r+0xb0>)
 8009c6c:	6823      	ldr	r3, [r4, #0]
 8009c6e:	b91b      	cbnz	r3, 8009c78 <_malloc_r+0x3c>
 8009c70:	4630      	mov	r0, r6
 8009c72:	f000 fb17 	bl	800a2a4 <_sbrk_r>
 8009c76:	6020      	str	r0, [r4, #0]
 8009c78:	4629      	mov	r1, r5
 8009c7a:	4630      	mov	r0, r6
 8009c7c:	f000 fb12 	bl	800a2a4 <_sbrk_r>
 8009c80:	1c43      	adds	r3, r0, #1
 8009c82:	d124      	bne.n	8009cce <_malloc_r+0x92>
 8009c84:	230c      	movs	r3, #12
 8009c86:	6033      	str	r3, [r6, #0]
 8009c88:	4630      	mov	r0, r6
 8009c8a:	f000 fb63 	bl	800a354 <__malloc_unlock>
 8009c8e:	e7e4      	b.n	8009c5a <_malloc_r+0x1e>
 8009c90:	680b      	ldr	r3, [r1, #0]
 8009c92:	1b5b      	subs	r3, r3, r5
 8009c94:	d418      	bmi.n	8009cc8 <_malloc_r+0x8c>
 8009c96:	2b0b      	cmp	r3, #11
 8009c98:	d90f      	bls.n	8009cba <_malloc_r+0x7e>
 8009c9a:	600b      	str	r3, [r1, #0]
 8009c9c:	50cd      	str	r5, [r1, r3]
 8009c9e:	18cc      	adds	r4, r1, r3
 8009ca0:	4630      	mov	r0, r6
 8009ca2:	f000 fb57 	bl	800a354 <__malloc_unlock>
 8009ca6:	f104 000b 	add.w	r0, r4, #11
 8009caa:	1d23      	adds	r3, r4, #4
 8009cac:	f020 0007 	bic.w	r0, r0, #7
 8009cb0:	1ac3      	subs	r3, r0, r3
 8009cb2:	d0d3      	beq.n	8009c5c <_malloc_r+0x20>
 8009cb4:	425a      	negs	r2, r3
 8009cb6:	50e2      	str	r2, [r4, r3]
 8009cb8:	e7d0      	b.n	8009c5c <_malloc_r+0x20>
 8009cba:	428c      	cmp	r4, r1
 8009cbc:	684b      	ldr	r3, [r1, #4]
 8009cbe:	bf16      	itet	ne
 8009cc0:	6063      	strne	r3, [r4, #4]
 8009cc2:	6013      	streq	r3, [r2, #0]
 8009cc4:	460c      	movne	r4, r1
 8009cc6:	e7eb      	b.n	8009ca0 <_malloc_r+0x64>
 8009cc8:	460c      	mov	r4, r1
 8009cca:	6849      	ldr	r1, [r1, #4]
 8009ccc:	e7cc      	b.n	8009c68 <_malloc_r+0x2c>
 8009cce:	1cc4      	adds	r4, r0, #3
 8009cd0:	f024 0403 	bic.w	r4, r4, #3
 8009cd4:	42a0      	cmp	r0, r4
 8009cd6:	d005      	beq.n	8009ce4 <_malloc_r+0xa8>
 8009cd8:	1a21      	subs	r1, r4, r0
 8009cda:	4630      	mov	r0, r6
 8009cdc:	f000 fae2 	bl	800a2a4 <_sbrk_r>
 8009ce0:	3001      	adds	r0, #1
 8009ce2:	d0cf      	beq.n	8009c84 <_malloc_r+0x48>
 8009ce4:	6025      	str	r5, [r4, #0]
 8009ce6:	e7db      	b.n	8009ca0 <_malloc_r+0x64>
 8009ce8:	20000380 	.word	0x20000380
 8009cec:	20000384 	.word	0x20000384

08009cf0 <__ssputs_r>:
 8009cf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cf4:	688e      	ldr	r6, [r1, #8]
 8009cf6:	429e      	cmp	r6, r3
 8009cf8:	4682      	mov	sl, r0
 8009cfa:	460c      	mov	r4, r1
 8009cfc:	4690      	mov	r8, r2
 8009cfe:	4699      	mov	r9, r3
 8009d00:	d837      	bhi.n	8009d72 <__ssputs_r+0x82>
 8009d02:	898a      	ldrh	r2, [r1, #12]
 8009d04:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009d08:	d031      	beq.n	8009d6e <__ssputs_r+0x7e>
 8009d0a:	6825      	ldr	r5, [r4, #0]
 8009d0c:	6909      	ldr	r1, [r1, #16]
 8009d0e:	1a6f      	subs	r7, r5, r1
 8009d10:	6965      	ldr	r5, [r4, #20]
 8009d12:	2302      	movs	r3, #2
 8009d14:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009d18:	fb95 f5f3 	sdiv	r5, r5, r3
 8009d1c:	f109 0301 	add.w	r3, r9, #1
 8009d20:	443b      	add	r3, r7
 8009d22:	429d      	cmp	r5, r3
 8009d24:	bf38      	it	cc
 8009d26:	461d      	movcc	r5, r3
 8009d28:	0553      	lsls	r3, r2, #21
 8009d2a:	d530      	bpl.n	8009d8e <__ssputs_r+0x9e>
 8009d2c:	4629      	mov	r1, r5
 8009d2e:	f7ff ff85 	bl	8009c3c <_malloc_r>
 8009d32:	4606      	mov	r6, r0
 8009d34:	b950      	cbnz	r0, 8009d4c <__ssputs_r+0x5c>
 8009d36:	230c      	movs	r3, #12
 8009d38:	f8ca 3000 	str.w	r3, [sl]
 8009d3c:	89a3      	ldrh	r3, [r4, #12]
 8009d3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d42:	81a3      	strh	r3, [r4, #12]
 8009d44:	f04f 30ff 	mov.w	r0, #4294967295
 8009d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d4c:	463a      	mov	r2, r7
 8009d4e:	6921      	ldr	r1, [r4, #16]
 8009d50:	f7fe f8b2 	bl	8007eb8 <memcpy>
 8009d54:	89a3      	ldrh	r3, [r4, #12]
 8009d56:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009d5a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009d5e:	81a3      	strh	r3, [r4, #12]
 8009d60:	6126      	str	r6, [r4, #16]
 8009d62:	6165      	str	r5, [r4, #20]
 8009d64:	443e      	add	r6, r7
 8009d66:	1bed      	subs	r5, r5, r7
 8009d68:	6026      	str	r6, [r4, #0]
 8009d6a:	60a5      	str	r5, [r4, #8]
 8009d6c:	464e      	mov	r6, r9
 8009d6e:	454e      	cmp	r6, r9
 8009d70:	d900      	bls.n	8009d74 <__ssputs_r+0x84>
 8009d72:	464e      	mov	r6, r9
 8009d74:	4632      	mov	r2, r6
 8009d76:	4641      	mov	r1, r8
 8009d78:	6820      	ldr	r0, [r4, #0]
 8009d7a:	f000 fad1 	bl	800a320 <memmove>
 8009d7e:	68a3      	ldr	r3, [r4, #8]
 8009d80:	1b9b      	subs	r3, r3, r6
 8009d82:	60a3      	str	r3, [r4, #8]
 8009d84:	6823      	ldr	r3, [r4, #0]
 8009d86:	441e      	add	r6, r3
 8009d88:	6026      	str	r6, [r4, #0]
 8009d8a:	2000      	movs	r0, #0
 8009d8c:	e7dc      	b.n	8009d48 <__ssputs_r+0x58>
 8009d8e:	462a      	mov	r2, r5
 8009d90:	f000 fb30 	bl	800a3f4 <_realloc_r>
 8009d94:	4606      	mov	r6, r0
 8009d96:	2800      	cmp	r0, #0
 8009d98:	d1e2      	bne.n	8009d60 <__ssputs_r+0x70>
 8009d9a:	6921      	ldr	r1, [r4, #16]
 8009d9c:	4650      	mov	r0, sl
 8009d9e:	f000 fadb 	bl	800a358 <_free_r>
 8009da2:	e7c8      	b.n	8009d36 <__ssputs_r+0x46>

08009da4 <_svfiprintf_r>:
 8009da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009da8:	461d      	mov	r5, r3
 8009daa:	898b      	ldrh	r3, [r1, #12]
 8009dac:	061f      	lsls	r7, r3, #24
 8009dae:	b09d      	sub	sp, #116	; 0x74
 8009db0:	4680      	mov	r8, r0
 8009db2:	460c      	mov	r4, r1
 8009db4:	4616      	mov	r6, r2
 8009db6:	d50f      	bpl.n	8009dd8 <_svfiprintf_r+0x34>
 8009db8:	690b      	ldr	r3, [r1, #16]
 8009dba:	b96b      	cbnz	r3, 8009dd8 <_svfiprintf_r+0x34>
 8009dbc:	2140      	movs	r1, #64	; 0x40
 8009dbe:	f7ff ff3d 	bl	8009c3c <_malloc_r>
 8009dc2:	6020      	str	r0, [r4, #0]
 8009dc4:	6120      	str	r0, [r4, #16]
 8009dc6:	b928      	cbnz	r0, 8009dd4 <_svfiprintf_r+0x30>
 8009dc8:	230c      	movs	r3, #12
 8009dca:	f8c8 3000 	str.w	r3, [r8]
 8009dce:	f04f 30ff 	mov.w	r0, #4294967295
 8009dd2:	e0c8      	b.n	8009f66 <_svfiprintf_r+0x1c2>
 8009dd4:	2340      	movs	r3, #64	; 0x40
 8009dd6:	6163      	str	r3, [r4, #20]
 8009dd8:	2300      	movs	r3, #0
 8009dda:	9309      	str	r3, [sp, #36]	; 0x24
 8009ddc:	2320      	movs	r3, #32
 8009dde:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009de2:	2330      	movs	r3, #48	; 0x30
 8009de4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009de8:	9503      	str	r5, [sp, #12]
 8009dea:	f04f 0b01 	mov.w	fp, #1
 8009dee:	4637      	mov	r7, r6
 8009df0:	463d      	mov	r5, r7
 8009df2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009df6:	b10b      	cbz	r3, 8009dfc <_svfiprintf_r+0x58>
 8009df8:	2b25      	cmp	r3, #37	; 0x25
 8009dfa:	d13e      	bne.n	8009e7a <_svfiprintf_r+0xd6>
 8009dfc:	ebb7 0a06 	subs.w	sl, r7, r6
 8009e00:	d00b      	beq.n	8009e1a <_svfiprintf_r+0x76>
 8009e02:	4653      	mov	r3, sl
 8009e04:	4632      	mov	r2, r6
 8009e06:	4621      	mov	r1, r4
 8009e08:	4640      	mov	r0, r8
 8009e0a:	f7ff ff71 	bl	8009cf0 <__ssputs_r>
 8009e0e:	3001      	adds	r0, #1
 8009e10:	f000 80a4 	beq.w	8009f5c <_svfiprintf_r+0x1b8>
 8009e14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e16:	4453      	add	r3, sl
 8009e18:	9309      	str	r3, [sp, #36]	; 0x24
 8009e1a:	783b      	ldrb	r3, [r7, #0]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	f000 809d 	beq.w	8009f5c <_svfiprintf_r+0x1b8>
 8009e22:	2300      	movs	r3, #0
 8009e24:	f04f 32ff 	mov.w	r2, #4294967295
 8009e28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e2c:	9304      	str	r3, [sp, #16]
 8009e2e:	9307      	str	r3, [sp, #28]
 8009e30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009e34:	931a      	str	r3, [sp, #104]	; 0x68
 8009e36:	462f      	mov	r7, r5
 8009e38:	2205      	movs	r2, #5
 8009e3a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009e3e:	4850      	ldr	r0, [pc, #320]	; (8009f80 <_svfiprintf_r+0x1dc>)
 8009e40:	f7f6 f9e6 	bl	8000210 <memchr>
 8009e44:	9b04      	ldr	r3, [sp, #16]
 8009e46:	b9d0      	cbnz	r0, 8009e7e <_svfiprintf_r+0xda>
 8009e48:	06d9      	lsls	r1, r3, #27
 8009e4a:	bf44      	itt	mi
 8009e4c:	2220      	movmi	r2, #32
 8009e4e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009e52:	071a      	lsls	r2, r3, #28
 8009e54:	bf44      	itt	mi
 8009e56:	222b      	movmi	r2, #43	; 0x2b
 8009e58:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009e5c:	782a      	ldrb	r2, [r5, #0]
 8009e5e:	2a2a      	cmp	r2, #42	; 0x2a
 8009e60:	d015      	beq.n	8009e8e <_svfiprintf_r+0xea>
 8009e62:	9a07      	ldr	r2, [sp, #28]
 8009e64:	462f      	mov	r7, r5
 8009e66:	2000      	movs	r0, #0
 8009e68:	250a      	movs	r5, #10
 8009e6a:	4639      	mov	r1, r7
 8009e6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e70:	3b30      	subs	r3, #48	; 0x30
 8009e72:	2b09      	cmp	r3, #9
 8009e74:	d94d      	bls.n	8009f12 <_svfiprintf_r+0x16e>
 8009e76:	b1b8      	cbz	r0, 8009ea8 <_svfiprintf_r+0x104>
 8009e78:	e00f      	b.n	8009e9a <_svfiprintf_r+0xf6>
 8009e7a:	462f      	mov	r7, r5
 8009e7c:	e7b8      	b.n	8009df0 <_svfiprintf_r+0x4c>
 8009e7e:	4a40      	ldr	r2, [pc, #256]	; (8009f80 <_svfiprintf_r+0x1dc>)
 8009e80:	1a80      	subs	r0, r0, r2
 8009e82:	fa0b f000 	lsl.w	r0, fp, r0
 8009e86:	4318      	orrs	r0, r3
 8009e88:	9004      	str	r0, [sp, #16]
 8009e8a:	463d      	mov	r5, r7
 8009e8c:	e7d3      	b.n	8009e36 <_svfiprintf_r+0x92>
 8009e8e:	9a03      	ldr	r2, [sp, #12]
 8009e90:	1d11      	adds	r1, r2, #4
 8009e92:	6812      	ldr	r2, [r2, #0]
 8009e94:	9103      	str	r1, [sp, #12]
 8009e96:	2a00      	cmp	r2, #0
 8009e98:	db01      	blt.n	8009e9e <_svfiprintf_r+0xfa>
 8009e9a:	9207      	str	r2, [sp, #28]
 8009e9c:	e004      	b.n	8009ea8 <_svfiprintf_r+0x104>
 8009e9e:	4252      	negs	r2, r2
 8009ea0:	f043 0302 	orr.w	r3, r3, #2
 8009ea4:	9207      	str	r2, [sp, #28]
 8009ea6:	9304      	str	r3, [sp, #16]
 8009ea8:	783b      	ldrb	r3, [r7, #0]
 8009eaa:	2b2e      	cmp	r3, #46	; 0x2e
 8009eac:	d10c      	bne.n	8009ec8 <_svfiprintf_r+0x124>
 8009eae:	787b      	ldrb	r3, [r7, #1]
 8009eb0:	2b2a      	cmp	r3, #42	; 0x2a
 8009eb2:	d133      	bne.n	8009f1c <_svfiprintf_r+0x178>
 8009eb4:	9b03      	ldr	r3, [sp, #12]
 8009eb6:	1d1a      	adds	r2, r3, #4
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	9203      	str	r2, [sp, #12]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	bfb8      	it	lt
 8009ec0:	f04f 33ff 	movlt.w	r3, #4294967295
 8009ec4:	3702      	adds	r7, #2
 8009ec6:	9305      	str	r3, [sp, #20]
 8009ec8:	4d2e      	ldr	r5, [pc, #184]	; (8009f84 <_svfiprintf_r+0x1e0>)
 8009eca:	7839      	ldrb	r1, [r7, #0]
 8009ecc:	2203      	movs	r2, #3
 8009ece:	4628      	mov	r0, r5
 8009ed0:	f7f6 f99e 	bl	8000210 <memchr>
 8009ed4:	b138      	cbz	r0, 8009ee6 <_svfiprintf_r+0x142>
 8009ed6:	2340      	movs	r3, #64	; 0x40
 8009ed8:	1b40      	subs	r0, r0, r5
 8009eda:	fa03 f000 	lsl.w	r0, r3, r0
 8009ede:	9b04      	ldr	r3, [sp, #16]
 8009ee0:	4303      	orrs	r3, r0
 8009ee2:	3701      	adds	r7, #1
 8009ee4:	9304      	str	r3, [sp, #16]
 8009ee6:	7839      	ldrb	r1, [r7, #0]
 8009ee8:	4827      	ldr	r0, [pc, #156]	; (8009f88 <_svfiprintf_r+0x1e4>)
 8009eea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009eee:	2206      	movs	r2, #6
 8009ef0:	1c7e      	adds	r6, r7, #1
 8009ef2:	f7f6 f98d 	bl	8000210 <memchr>
 8009ef6:	2800      	cmp	r0, #0
 8009ef8:	d038      	beq.n	8009f6c <_svfiprintf_r+0x1c8>
 8009efa:	4b24      	ldr	r3, [pc, #144]	; (8009f8c <_svfiprintf_r+0x1e8>)
 8009efc:	bb13      	cbnz	r3, 8009f44 <_svfiprintf_r+0x1a0>
 8009efe:	9b03      	ldr	r3, [sp, #12]
 8009f00:	3307      	adds	r3, #7
 8009f02:	f023 0307 	bic.w	r3, r3, #7
 8009f06:	3308      	adds	r3, #8
 8009f08:	9303      	str	r3, [sp, #12]
 8009f0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f0c:	444b      	add	r3, r9
 8009f0e:	9309      	str	r3, [sp, #36]	; 0x24
 8009f10:	e76d      	b.n	8009dee <_svfiprintf_r+0x4a>
 8009f12:	fb05 3202 	mla	r2, r5, r2, r3
 8009f16:	2001      	movs	r0, #1
 8009f18:	460f      	mov	r7, r1
 8009f1a:	e7a6      	b.n	8009e6a <_svfiprintf_r+0xc6>
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	3701      	adds	r7, #1
 8009f20:	9305      	str	r3, [sp, #20]
 8009f22:	4619      	mov	r1, r3
 8009f24:	250a      	movs	r5, #10
 8009f26:	4638      	mov	r0, r7
 8009f28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f2c:	3a30      	subs	r2, #48	; 0x30
 8009f2e:	2a09      	cmp	r2, #9
 8009f30:	d903      	bls.n	8009f3a <_svfiprintf_r+0x196>
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d0c8      	beq.n	8009ec8 <_svfiprintf_r+0x124>
 8009f36:	9105      	str	r1, [sp, #20]
 8009f38:	e7c6      	b.n	8009ec8 <_svfiprintf_r+0x124>
 8009f3a:	fb05 2101 	mla	r1, r5, r1, r2
 8009f3e:	2301      	movs	r3, #1
 8009f40:	4607      	mov	r7, r0
 8009f42:	e7f0      	b.n	8009f26 <_svfiprintf_r+0x182>
 8009f44:	ab03      	add	r3, sp, #12
 8009f46:	9300      	str	r3, [sp, #0]
 8009f48:	4622      	mov	r2, r4
 8009f4a:	4b11      	ldr	r3, [pc, #68]	; (8009f90 <_svfiprintf_r+0x1ec>)
 8009f4c:	a904      	add	r1, sp, #16
 8009f4e:	4640      	mov	r0, r8
 8009f50:	f3af 8000 	nop.w
 8009f54:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009f58:	4681      	mov	r9, r0
 8009f5a:	d1d6      	bne.n	8009f0a <_svfiprintf_r+0x166>
 8009f5c:	89a3      	ldrh	r3, [r4, #12]
 8009f5e:	065b      	lsls	r3, r3, #25
 8009f60:	f53f af35 	bmi.w	8009dce <_svfiprintf_r+0x2a>
 8009f64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009f66:	b01d      	add	sp, #116	; 0x74
 8009f68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f6c:	ab03      	add	r3, sp, #12
 8009f6e:	9300      	str	r3, [sp, #0]
 8009f70:	4622      	mov	r2, r4
 8009f72:	4b07      	ldr	r3, [pc, #28]	; (8009f90 <_svfiprintf_r+0x1ec>)
 8009f74:	a904      	add	r1, sp, #16
 8009f76:	4640      	mov	r0, r8
 8009f78:	f000 f882 	bl	800a080 <_printf_i>
 8009f7c:	e7ea      	b.n	8009f54 <_svfiprintf_r+0x1b0>
 8009f7e:	bf00      	nop
 8009f80:	0800a924 	.word	0x0800a924
 8009f84:	0800a92a 	.word	0x0800a92a
 8009f88:	0800a92e 	.word	0x0800a92e
 8009f8c:	00000000 	.word	0x00000000
 8009f90:	08009cf1 	.word	0x08009cf1

08009f94 <_printf_common>:
 8009f94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f98:	4691      	mov	r9, r2
 8009f9a:	461f      	mov	r7, r3
 8009f9c:	688a      	ldr	r2, [r1, #8]
 8009f9e:	690b      	ldr	r3, [r1, #16]
 8009fa0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009fa4:	4293      	cmp	r3, r2
 8009fa6:	bfb8      	it	lt
 8009fa8:	4613      	movlt	r3, r2
 8009faa:	f8c9 3000 	str.w	r3, [r9]
 8009fae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009fb2:	4606      	mov	r6, r0
 8009fb4:	460c      	mov	r4, r1
 8009fb6:	b112      	cbz	r2, 8009fbe <_printf_common+0x2a>
 8009fb8:	3301      	adds	r3, #1
 8009fba:	f8c9 3000 	str.w	r3, [r9]
 8009fbe:	6823      	ldr	r3, [r4, #0]
 8009fc0:	0699      	lsls	r1, r3, #26
 8009fc2:	bf42      	ittt	mi
 8009fc4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009fc8:	3302      	addmi	r3, #2
 8009fca:	f8c9 3000 	strmi.w	r3, [r9]
 8009fce:	6825      	ldr	r5, [r4, #0]
 8009fd0:	f015 0506 	ands.w	r5, r5, #6
 8009fd4:	d107      	bne.n	8009fe6 <_printf_common+0x52>
 8009fd6:	f104 0a19 	add.w	sl, r4, #25
 8009fda:	68e3      	ldr	r3, [r4, #12]
 8009fdc:	f8d9 2000 	ldr.w	r2, [r9]
 8009fe0:	1a9b      	subs	r3, r3, r2
 8009fe2:	42ab      	cmp	r3, r5
 8009fe4:	dc28      	bgt.n	800a038 <_printf_common+0xa4>
 8009fe6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8009fea:	6822      	ldr	r2, [r4, #0]
 8009fec:	3300      	adds	r3, #0
 8009fee:	bf18      	it	ne
 8009ff0:	2301      	movne	r3, #1
 8009ff2:	0692      	lsls	r2, r2, #26
 8009ff4:	d42d      	bmi.n	800a052 <_printf_common+0xbe>
 8009ff6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009ffa:	4639      	mov	r1, r7
 8009ffc:	4630      	mov	r0, r6
 8009ffe:	47c0      	blx	r8
 800a000:	3001      	adds	r0, #1
 800a002:	d020      	beq.n	800a046 <_printf_common+0xb2>
 800a004:	6823      	ldr	r3, [r4, #0]
 800a006:	68e5      	ldr	r5, [r4, #12]
 800a008:	f8d9 2000 	ldr.w	r2, [r9]
 800a00c:	f003 0306 	and.w	r3, r3, #6
 800a010:	2b04      	cmp	r3, #4
 800a012:	bf08      	it	eq
 800a014:	1aad      	subeq	r5, r5, r2
 800a016:	68a3      	ldr	r3, [r4, #8]
 800a018:	6922      	ldr	r2, [r4, #16]
 800a01a:	bf0c      	ite	eq
 800a01c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a020:	2500      	movne	r5, #0
 800a022:	4293      	cmp	r3, r2
 800a024:	bfc4      	itt	gt
 800a026:	1a9b      	subgt	r3, r3, r2
 800a028:	18ed      	addgt	r5, r5, r3
 800a02a:	f04f 0900 	mov.w	r9, #0
 800a02e:	341a      	adds	r4, #26
 800a030:	454d      	cmp	r5, r9
 800a032:	d11a      	bne.n	800a06a <_printf_common+0xd6>
 800a034:	2000      	movs	r0, #0
 800a036:	e008      	b.n	800a04a <_printf_common+0xb6>
 800a038:	2301      	movs	r3, #1
 800a03a:	4652      	mov	r2, sl
 800a03c:	4639      	mov	r1, r7
 800a03e:	4630      	mov	r0, r6
 800a040:	47c0      	blx	r8
 800a042:	3001      	adds	r0, #1
 800a044:	d103      	bne.n	800a04e <_printf_common+0xba>
 800a046:	f04f 30ff 	mov.w	r0, #4294967295
 800a04a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a04e:	3501      	adds	r5, #1
 800a050:	e7c3      	b.n	8009fda <_printf_common+0x46>
 800a052:	18e1      	adds	r1, r4, r3
 800a054:	1c5a      	adds	r2, r3, #1
 800a056:	2030      	movs	r0, #48	; 0x30
 800a058:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a05c:	4422      	add	r2, r4
 800a05e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a062:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a066:	3302      	adds	r3, #2
 800a068:	e7c5      	b.n	8009ff6 <_printf_common+0x62>
 800a06a:	2301      	movs	r3, #1
 800a06c:	4622      	mov	r2, r4
 800a06e:	4639      	mov	r1, r7
 800a070:	4630      	mov	r0, r6
 800a072:	47c0      	blx	r8
 800a074:	3001      	adds	r0, #1
 800a076:	d0e6      	beq.n	800a046 <_printf_common+0xb2>
 800a078:	f109 0901 	add.w	r9, r9, #1
 800a07c:	e7d8      	b.n	800a030 <_printf_common+0x9c>
	...

0800a080 <_printf_i>:
 800a080:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a084:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a088:	460c      	mov	r4, r1
 800a08a:	7e09      	ldrb	r1, [r1, #24]
 800a08c:	b085      	sub	sp, #20
 800a08e:	296e      	cmp	r1, #110	; 0x6e
 800a090:	4617      	mov	r7, r2
 800a092:	4606      	mov	r6, r0
 800a094:	4698      	mov	r8, r3
 800a096:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a098:	f000 80b3 	beq.w	800a202 <_printf_i+0x182>
 800a09c:	d822      	bhi.n	800a0e4 <_printf_i+0x64>
 800a09e:	2963      	cmp	r1, #99	; 0x63
 800a0a0:	d036      	beq.n	800a110 <_printf_i+0x90>
 800a0a2:	d80a      	bhi.n	800a0ba <_printf_i+0x3a>
 800a0a4:	2900      	cmp	r1, #0
 800a0a6:	f000 80b9 	beq.w	800a21c <_printf_i+0x19c>
 800a0aa:	2958      	cmp	r1, #88	; 0x58
 800a0ac:	f000 8083 	beq.w	800a1b6 <_printf_i+0x136>
 800a0b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a0b4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a0b8:	e032      	b.n	800a120 <_printf_i+0xa0>
 800a0ba:	2964      	cmp	r1, #100	; 0x64
 800a0bc:	d001      	beq.n	800a0c2 <_printf_i+0x42>
 800a0be:	2969      	cmp	r1, #105	; 0x69
 800a0c0:	d1f6      	bne.n	800a0b0 <_printf_i+0x30>
 800a0c2:	6820      	ldr	r0, [r4, #0]
 800a0c4:	6813      	ldr	r3, [r2, #0]
 800a0c6:	0605      	lsls	r5, r0, #24
 800a0c8:	f103 0104 	add.w	r1, r3, #4
 800a0cc:	d52a      	bpl.n	800a124 <_printf_i+0xa4>
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	6011      	str	r1, [r2, #0]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	da03      	bge.n	800a0de <_printf_i+0x5e>
 800a0d6:	222d      	movs	r2, #45	; 0x2d
 800a0d8:	425b      	negs	r3, r3
 800a0da:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a0de:	486f      	ldr	r0, [pc, #444]	; (800a29c <_printf_i+0x21c>)
 800a0e0:	220a      	movs	r2, #10
 800a0e2:	e039      	b.n	800a158 <_printf_i+0xd8>
 800a0e4:	2973      	cmp	r1, #115	; 0x73
 800a0e6:	f000 809d 	beq.w	800a224 <_printf_i+0x1a4>
 800a0ea:	d808      	bhi.n	800a0fe <_printf_i+0x7e>
 800a0ec:	296f      	cmp	r1, #111	; 0x6f
 800a0ee:	d020      	beq.n	800a132 <_printf_i+0xb2>
 800a0f0:	2970      	cmp	r1, #112	; 0x70
 800a0f2:	d1dd      	bne.n	800a0b0 <_printf_i+0x30>
 800a0f4:	6823      	ldr	r3, [r4, #0]
 800a0f6:	f043 0320 	orr.w	r3, r3, #32
 800a0fa:	6023      	str	r3, [r4, #0]
 800a0fc:	e003      	b.n	800a106 <_printf_i+0x86>
 800a0fe:	2975      	cmp	r1, #117	; 0x75
 800a100:	d017      	beq.n	800a132 <_printf_i+0xb2>
 800a102:	2978      	cmp	r1, #120	; 0x78
 800a104:	d1d4      	bne.n	800a0b0 <_printf_i+0x30>
 800a106:	2378      	movs	r3, #120	; 0x78
 800a108:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a10c:	4864      	ldr	r0, [pc, #400]	; (800a2a0 <_printf_i+0x220>)
 800a10e:	e055      	b.n	800a1bc <_printf_i+0x13c>
 800a110:	6813      	ldr	r3, [r2, #0]
 800a112:	1d19      	adds	r1, r3, #4
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	6011      	str	r1, [r2, #0]
 800a118:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a11c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a120:	2301      	movs	r3, #1
 800a122:	e08c      	b.n	800a23e <_printf_i+0x1be>
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	6011      	str	r1, [r2, #0]
 800a128:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a12c:	bf18      	it	ne
 800a12e:	b21b      	sxthne	r3, r3
 800a130:	e7cf      	b.n	800a0d2 <_printf_i+0x52>
 800a132:	6813      	ldr	r3, [r2, #0]
 800a134:	6825      	ldr	r5, [r4, #0]
 800a136:	1d18      	adds	r0, r3, #4
 800a138:	6010      	str	r0, [r2, #0]
 800a13a:	0628      	lsls	r0, r5, #24
 800a13c:	d501      	bpl.n	800a142 <_printf_i+0xc2>
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	e002      	b.n	800a148 <_printf_i+0xc8>
 800a142:	0668      	lsls	r0, r5, #25
 800a144:	d5fb      	bpl.n	800a13e <_printf_i+0xbe>
 800a146:	881b      	ldrh	r3, [r3, #0]
 800a148:	4854      	ldr	r0, [pc, #336]	; (800a29c <_printf_i+0x21c>)
 800a14a:	296f      	cmp	r1, #111	; 0x6f
 800a14c:	bf14      	ite	ne
 800a14e:	220a      	movne	r2, #10
 800a150:	2208      	moveq	r2, #8
 800a152:	2100      	movs	r1, #0
 800a154:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a158:	6865      	ldr	r5, [r4, #4]
 800a15a:	60a5      	str	r5, [r4, #8]
 800a15c:	2d00      	cmp	r5, #0
 800a15e:	f2c0 8095 	blt.w	800a28c <_printf_i+0x20c>
 800a162:	6821      	ldr	r1, [r4, #0]
 800a164:	f021 0104 	bic.w	r1, r1, #4
 800a168:	6021      	str	r1, [r4, #0]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d13d      	bne.n	800a1ea <_printf_i+0x16a>
 800a16e:	2d00      	cmp	r5, #0
 800a170:	f040 808e 	bne.w	800a290 <_printf_i+0x210>
 800a174:	4665      	mov	r5, ip
 800a176:	2a08      	cmp	r2, #8
 800a178:	d10b      	bne.n	800a192 <_printf_i+0x112>
 800a17a:	6823      	ldr	r3, [r4, #0]
 800a17c:	07db      	lsls	r3, r3, #31
 800a17e:	d508      	bpl.n	800a192 <_printf_i+0x112>
 800a180:	6923      	ldr	r3, [r4, #16]
 800a182:	6862      	ldr	r2, [r4, #4]
 800a184:	429a      	cmp	r2, r3
 800a186:	bfde      	ittt	le
 800a188:	2330      	movle	r3, #48	; 0x30
 800a18a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a18e:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a192:	ebac 0305 	sub.w	r3, ip, r5
 800a196:	6123      	str	r3, [r4, #16]
 800a198:	f8cd 8000 	str.w	r8, [sp]
 800a19c:	463b      	mov	r3, r7
 800a19e:	aa03      	add	r2, sp, #12
 800a1a0:	4621      	mov	r1, r4
 800a1a2:	4630      	mov	r0, r6
 800a1a4:	f7ff fef6 	bl	8009f94 <_printf_common>
 800a1a8:	3001      	adds	r0, #1
 800a1aa:	d14d      	bne.n	800a248 <_printf_i+0x1c8>
 800a1ac:	f04f 30ff 	mov.w	r0, #4294967295
 800a1b0:	b005      	add	sp, #20
 800a1b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a1b6:	4839      	ldr	r0, [pc, #228]	; (800a29c <_printf_i+0x21c>)
 800a1b8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a1bc:	6813      	ldr	r3, [r2, #0]
 800a1be:	6821      	ldr	r1, [r4, #0]
 800a1c0:	1d1d      	adds	r5, r3, #4
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	6015      	str	r5, [r2, #0]
 800a1c6:	060a      	lsls	r2, r1, #24
 800a1c8:	d50b      	bpl.n	800a1e2 <_printf_i+0x162>
 800a1ca:	07ca      	lsls	r2, r1, #31
 800a1cc:	bf44      	itt	mi
 800a1ce:	f041 0120 	orrmi.w	r1, r1, #32
 800a1d2:	6021      	strmi	r1, [r4, #0]
 800a1d4:	b91b      	cbnz	r3, 800a1de <_printf_i+0x15e>
 800a1d6:	6822      	ldr	r2, [r4, #0]
 800a1d8:	f022 0220 	bic.w	r2, r2, #32
 800a1dc:	6022      	str	r2, [r4, #0]
 800a1de:	2210      	movs	r2, #16
 800a1e0:	e7b7      	b.n	800a152 <_printf_i+0xd2>
 800a1e2:	064d      	lsls	r5, r1, #25
 800a1e4:	bf48      	it	mi
 800a1e6:	b29b      	uxthmi	r3, r3
 800a1e8:	e7ef      	b.n	800a1ca <_printf_i+0x14a>
 800a1ea:	4665      	mov	r5, ip
 800a1ec:	fbb3 f1f2 	udiv	r1, r3, r2
 800a1f0:	fb02 3311 	mls	r3, r2, r1, r3
 800a1f4:	5cc3      	ldrb	r3, [r0, r3]
 800a1f6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a1fa:	460b      	mov	r3, r1
 800a1fc:	2900      	cmp	r1, #0
 800a1fe:	d1f5      	bne.n	800a1ec <_printf_i+0x16c>
 800a200:	e7b9      	b.n	800a176 <_printf_i+0xf6>
 800a202:	6813      	ldr	r3, [r2, #0]
 800a204:	6825      	ldr	r5, [r4, #0]
 800a206:	6961      	ldr	r1, [r4, #20]
 800a208:	1d18      	adds	r0, r3, #4
 800a20a:	6010      	str	r0, [r2, #0]
 800a20c:	0628      	lsls	r0, r5, #24
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	d501      	bpl.n	800a216 <_printf_i+0x196>
 800a212:	6019      	str	r1, [r3, #0]
 800a214:	e002      	b.n	800a21c <_printf_i+0x19c>
 800a216:	066a      	lsls	r2, r5, #25
 800a218:	d5fb      	bpl.n	800a212 <_printf_i+0x192>
 800a21a:	8019      	strh	r1, [r3, #0]
 800a21c:	2300      	movs	r3, #0
 800a21e:	6123      	str	r3, [r4, #16]
 800a220:	4665      	mov	r5, ip
 800a222:	e7b9      	b.n	800a198 <_printf_i+0x118>
 800a224:	6813      	ldr	r3, [r2, #0]
 800a226:	1d19      	adds	r1, r3, #4
 800a228:	6011      	str	r1, [r2, #0]
 800a22a:	681d      	ldr	r5, [r3, #0]
 800a22c:	6862      	ldr	r2, [r4, #4]
 800a22e:	2100      	movs	r1, #0
 800a230:	4628      	mov	r0, r5
 800a232:	f7f5 ffed 	bl	8000210 <memchr>
 800a236:	b108      	cbz	r0, 800a23c <_printf_i+0x1bc>
 800a238:	1b40      	subs	r0, r0, r5
 800a23a:	6060      	str	r0, [r4, #4]
 800a23c:	6863      	ldr	r3, [r4, #4]
 800a23e:	6123      	str	r3, [r4, #16]
 800a240:	2300      	movs	r3, #0
 800a242:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a246:	e7a7      	b.n	800a198 <_printf_i+0x118>
 800a248:	6923      	ldr	r3, [r4, #16]
 800a24a:	462a      	mov	r2, r5
 800a24c:	4639      	mov	r1, r7
 800a24e:	4630      	mov	r0, r6
 800a250:	47c0      	blx	r8
 800a252:	3001      	adds	r0, #1
 800a254:	d0aa      	beq.n	800a1ac <_printf_i+0x12c>
 800a256:	6823      	ldr	r3, [r4, #0]
 800a258:	079b      	lsls	r3, r3, #30
 800a25a:	d413      	bmi.n	800a284 <_printf_i+0x204>
 800a25c:	68e0      	ldr	r0, [r4, #12]
 800a25e:	9b03      	ldr	r3, [sp, #12]
 800a260:	4298      	cmp	r0, r3
 800a262:	bfb8      	it	lt
 800a264:	4618      	movlt	r0, r3
 800a266:	e7a3      	b.n	800a1b0 <_printf_i+0x130>
 800a268:	2301      	movs	r3, #1
 800a26a:	464a      	mov	r2, r9
 800a26c:	4639      	mov	r1, r7
 800a26e:	4630      	mov	r0, r6
 800a270:	47c0      	blx	r8
 800a272:	3001      	adds	r0, #1
 800a274:	d09a      	beq.n	800a1ac <_printf_i+0x12c>
 800a276:	3501      	adds	r5, #1
 800a278:	68e3      	ldr	r3, [r4, #12]
 800a27a:	9a03      	ldr	r2, [sp, #12]
 800a27c:	1a9b      	subs	r3, r3, r2
 800a27e:	42ab      	cmp	r3, r5
 800a280:	dcf2      	bgt.n	800a268 <_printf_i+0x1e8>
 800a282:	e7eb      	b.n	800a25c <_printf_i+0x1dc>
 800a284:	2500      	movs	r5, #0
 800a286:	f104 0919 	add.w	r9, r4, #25
 800a28a:	e7f5      	b.n	800a278 <_printf_i+0x1f8>
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d1ac      	bne.n	800a1ea <_printf_i+0x16a>
 800a290:	7803      	ldrb	r3, [r0, #0]
 800a292:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a296:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a29a:	e76c      	b.n	800a176 <_printf_i+0xf6>
 800a29c:	0800a935 	.word	0x0800a935
 800a2a0:	0800a946 	.word	0x0800a946

0800a2a4 <_sbrk_r>:
 800a2a4:	b538      	push	{r3, r4, r5, lr}
 800a2a6:	4c06      	ldr	r4, [pc, #24]	; (800a2c0 <_sbrk_r+0x1c>)
 800a2a8:	2300      	movs	r3, #0
 800a2aa:	4605      	mov	r5, r0
 800a2ac:	4608      	mov	r0, r1
 800a2ae:	6023      	str	r3, [r4, #0]
 800a2b0:	f7f7 f830 	bl	8001314 <_sbrk>
 800a2b4:	1c43      	adds	r3, r0, #1
 800a2b6:	d102      	bne.n	800a2be <_sbrk_r+0x1a>
 800a2b8:	6823      	ldr	r3, [r4, #0]
 800a2ba:	b103      	cbz	r3, 800a2be <_sbrk_r+0x1a>
 800a2bc:	602b      	str	r3, [r5, #0]
 800a2be:	bd38      	pop	{r3, r4, r5, pc}
 800a2c0:	20000a04 	.word	0x20000a04

0800a2c4 <nanf>:
 800a2c4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a2cc <nanf+0x8>
 800a2c8:	4770      	bx	lr
 800a2ca:	bf00      	nop
 800a2cc:	7fc00000 	.word	0x7fc00000

0800a2d0 <strncmp>:
 800a2d0:	b510      	push	{r4, lr}
 800a2d2:	b16a      	cbz	r2, 800a2f0 <strncmp+0x20>
 800a2d4:	3901      	subs	r1, #1
 800a2d6:	1884      	adds	r4, r0, r2
 800a2d8:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a2dc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a2e0:	4293      	cmp	r3, r2
 800a2e2:	d103      	bne.n	800a2ec <strncmp+0x1c>
 800a2e4:	42a0      	cmp	r0, r4
 800a2e6:	d001      	beq.n	800a2ec <strncmp+0x1c>
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d1f5      	bne.n	800a2d8 <strncmp+0x8>
 800a2ec:	1a98      	subs	r0, r3, r2
 800a2ee:	bd10      	pop	{r4, pc}
 800a2f0:	4610      	mov	r0, r2
 800a2f2:	e7fc      	b.n	800a2ee <strncmp+0x1e>

0800a2f4 <__ascii_wctomb>:
 800a2f4:	b149      	cbz	r1, 800a30a <__ascii_wctomb+0x16>
 800a2f6:	2aff      	cmp	r2, #255	; 0xff
 800a2f8:	bf85      	ittet	hi
 800a2fa:	238a      	movhi	r3, #138	; 0x8a
 800a2fc:	6003      	strhi	r3, [r0, #0]
 800a2fe:	700a      	strbls	r2, [r1, #0]
 800a300:	f04f 30ff 	movhi.w	r0, #4294967295
 800a304:	bf98      	it	ls
 800a306:	2001      	movls	r0, #1
 800a308:	4770      	bx	lr
 800a30a:	4608      	mov	r0, r1
 800a30c:	4770      	bx	lr
	...

0800a310 <malloc>:
 800a310:	4b02      	ldr	r3, [pc, #8]	; (800a31c <malloc+0xc>)
 800a312:	4601      	mov	r1, r0
 800a314:	6818      	ldr	r0, [r3, #0]
 800a316:	f7ff bc91 	b.w	8009c3c <_malloc_r>
 800a31a:	bf00      	nop
 800a31c:	2000003c 	.word	0x2000003c

0800a320 <memmove>:
 800a320:	4288      	cmp	r0, r1
 800a322:	b510      	push	{r4, lr}
 800a324:	eb01 0302 	add.w	r3, r1, r2
 800a328:	d807      	bhi.n	800a33a <memmove+0x1a>
 800a32a:	1e42      	subs	r2, r0, #1
 800a32c:	4299      	cmp	r1, r3
 800a32e:	d00a      	beq.n	800a346 <memmove+0x26>
 800a330:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a334:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a338:	e7f8      	b.n	800a32c <memmove+0xc>
 800a33a:	4283      	cmp	r3, r0
 800a33c:	d9f5      	bls.n	800a32a <memmove+0xa>
 800a33e:	1881      	adds	r1, r0, r2
 800a340:	1ad2      	subs	r2, r2, r3
 800a342:	42d3      	cmn	r3, r2
 800a344:	d100      	bne.n	800a348 <memmove+0x28>
 800a346:	bd10      	pop	{r4, pc}
 800a348:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a34c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a350:	e7f7      	b.n	800a342 <memmove+0x22>

0800a352 <__malloc_lock>:
 800a352:	4770      	bx	lr

0800a354 <__malloc_unlock>:
 800a354:	4770      	bx	lr
	...

0800a358 <_free_r>:
 800a358:	b538      	push	{r3, r4, r5, lr}
 800a35a:	4605      	mov	r5, r0
 800a35c:	2900      	cmp	r1, #0
 800a35e:	d045      	beq.n	800a3ec <_free_r+0x94>
 800a360:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a364:	1f0c      	subs	r4, r1, #4
 800a366:	2b00      	cmp	r3, #0
 800a368:	bfb8      	it	lt
 800a36a:	18e4      	addlt	r4, r4, r3
 800a36c:	f7ff fff1 	bl	800a352 <__malloc_lock>
 800a370:	4a1f      	ldr	r2, [pc, #124]	; (800a3f0 <_free_r+0x98>)
 800a372:	6813      	ldr	r3, [r2, #0]
 800a374:	4610      	mov	r0, r2
 800a376:	b933      	cbnz	r3, 800a386 <_free_r+0x2e>
 800a378:	6063      	str	r3, [r4, #4]
 800a37a:	6014      	str	r4, [r2, #0]
 800a37c:	4628      	mov	r0, r5
 800a37e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a382:	f7ff bfe7 	b.w	800a354 <__malloc_unlock>
 800a386:	42a3      	cmp	r3, r4
 800a388:	d90c      	bls.n	800a3a4 <_free_r+0x4c>
 800a38a:	6821      	ldr	r1, [r4, #0]
 800a38c:	1862      	adds	r2, r4, r1
 800a38e:	4293      	cmp	r3, r2
 800a390:	bf04      	itt	eq
 800a392:	681a      	ldreq	r2, [r3, #0]
 800a394:	685b      	ldreq	r3, [r3, #4]
 800a396:	6063      	str	r3, [r4, #4]
 800a398:	bf04      	itt	eq
 800a39a:	1852      	addeq	r2, r2, r1
 800a39c:	6022      	streq	r2, [r4, #0]
 800a39e:	6004      	str	r4, [r0, #0]
 800a3a0:	e7ec      	b.n	800a37c <_free_r+0x24>
 800a3a2:	4613      	mov	r3, r2
 800a3a4:	685a      	ldr	r2, [r3, #4]
 800a3a6:	b10a      	cbz	r2, 800a3ac <_free_r+0x54>
 800a3a8:	42a2      	cmp	r2, r4
 800a3aa:	d9fa      	bls.n	800a3a2 <_free_r+0x4a>
 800a3ac:	6819      	ldr	r1, [r3, #0]
 800a3ae:	1858      	adds	r0, r3, r1
 800a3b0:	42a0      	cmp	r0, r4
 800a3b2:	d10b      	bne.n	800a3cc <_free_r+0x74>
 800a3b4:	6820      	ldr	r0, [r4, #0]
 800a3b6:	4401      	add	r1, r0
 800a3b8:	1858      	adds	r0, r3, r1
 800a3ba:	4282      	cmp	r2, r0
 800a3bc:	6019      	str	r1, [r3, #0]
 800a3be:	d1dd      	bne.n	800a37c <_free_r+0x24>
 800a3c0:	6810      	ldr	r0, [r2, #0]
 800a3c2:	6852      	ldr	r2, [r2, #4]
 800a3c4:	605a      	str	r2, [r3, #4]
 800a3c6:	4401      	add	r1, r0
 800a3c8:	6019      	str	r1, [r3, #0]
 800a3ca:	e7d7      	b.n	800a37c <_free_r+0x24>
 800a3cc:	d902      	bls.n	800a3d4 <_free_r+0x7c>
 800a3ce:	230c      	movs	r3, #12
 800a3d0:	602b      	str	r3, [r5, #0]
 800a3d2:	e7d3      	b.n	800a37c <_free_r+0x24>
 800a3d4:	6820      	ldr	r0, [r4, #0]
 800a3d6:	1821      	adds	r1, r4, r0
 800a3d8:	428a      	cmp	r2, r1
 800a3da:	bf04      	itt	eq
 800a3dc:	6811      	ldreq	r1, [r2, #0]
 800a3de:	6852      	ldreq	r2, [r2, #4]
 800a3e0:	6062      	str	r2, [r4, #4]
 800a3e2:	bf04      	itt	eq
 800a3e4:	1809      	addeq	r1, r1, r0
 800a3e6:	6021      	streq	r1, [r4, #0]
 800a3e8:	605c      	str	r4, [r3, #4]
 800a3ea:	e7c7      	b.n	800a37c <_free_r+0x24>
 800a3ec:	bd38      	pop	{r3, r4, r5, pc}
 800a3ee:	bf00      	nop
 800a3f0:	20000380 	.word	0x20000380

0800a3f4 <_realloc_r>:
 800a3f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3f6:	4607      	mov	r7, r0
 800a3f8:	4614      	mov	r4, r2
 800a3fa:	460e      	mov	r6, r1
 800a3fc:	b921      	cbnz	r1, 800a408 <_realloc_r+0x14>
 800a3fe:	4611      	mov	r1, r2
 800a400:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a404:	f7ff bc1a 	b.w	8009c3c <_malloc_r>
 800a408:	b922      	cbnz	r2, 800a414 <_realloc_r+0x20>
 800a40a:	f7ff ffa5 	bl	800a358 <_free_r>
 800a40e:	4625      	mov	r5, r4
 800a410:	4628      	mov	r0, r5
 800a412:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a414:	f000 f814 	bl	800a440 <_malloc_usable_size_r>
 800a418:	42a0      	cmp	r0, r4
 800a41a:	d20f      	bcs.n	800a43c <_realloc_r+0x48>
 800a41c:	4621      	mov	r1, r4
 800a41e:	4638      	mov	r0, r7
 800a420:	f7ff fc0c 	bl	8009c3c <_malloc_r>
 800a424:	4605      	mov	r5, r0
 800a426:	2800      	cmp	r0, #0
 800a428:	d0f2      	beq.n	800a410 <_realloc_r+0x1c>
 800a42a:	4631      	mov	r1, r6
 800a42c:	4622      	mov	r2, r4
 800a42e:	f7fd fd43 	bl	8007eb8 <memcpy>
 800a432:	4631      	mov	r1, r6
 800a434:	4638      	mov	r0, r7
 800a436:	f7ff ff8f 	bl	800a358 <_free_r>
 800a43a:	e7e9      	b.n	800a410 <_realloc_r+0x1c>
 800a43c:	4635      	mov	r5, r6
 800a43e:	e7e7      	b.n	800a410 <_realloc_r+0x1c>

0800a440 <_malloc_usable_size_r>:
 800a440:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a444:	1f18      	subs	r0, r3, #4
 800a446:	2b00      	cmp	r3, #0
 800a448:	bfbc      	itt	lt
 800a44a:	580b      	ldrlt	r3, [r1, r0]
 800a44c:	18c0      	addlt	r0, r0, r3
 800a44e:	4770      	bx	lr

0800a450 <_init>:
 800a450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a452:	bf00      	nop
 800a454:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a456:	bc08      	pop	{r3}
 800a458:	469e      	mov	lr, r3
 800a45a:	4770      	bx	lr

0800a45c <_fini>:
 800a45c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a45e:	bf00      	nop
 800a460:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a462:	bc08      	pop	{r3}
 800a464:	469e      	mov	lr, r3
 800a466:	4770      	bx	lr
