$version Generated by VerilatedVcd $end
$date Wed Dec 22 18:15:25 2021
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire  1 4 clk $end
  $var wire  8 0 io_dinA [7:0] $end
  $var wire  8 1 io_dinB [7:0] $end
  $var wire  1 / io_din_vld $end
  $var wire 16 3 io_dout [15:0] $end
  $var wire  1 2 io_dout_vld $end
  $var wire  1 5 reset $end
  $scope module booth4_v2 $end
   $var wire  9 6 Add2B [8:0] $end
   $var wire  9 ' AddB [8:0] $end
   $var wire  9 7 Minus2B [8:0] $end
   $var wire  9 ( MinusB [8:0] $end
   $var wire  9 $ Negative2B [8:0] $end
   $var wire  9 # NegativeB [8:0] $end
   $var wire  9 & Positive2B [8:0] $end
   $var wire  9 % PositiveB [8:0] $end
   $var wire 18 9 aftershift [17:0] $end
   $var wire  9 8 beforeshift [8:0] $end
   $var wire  2 + cal_cnt [1:0] $end
   $var wire  1 , cal_en $end
   $var wire  1 : cal_en_regNext $end
   $var wire  1 4 clk $end
   $var wire  3 * flag_bits [2:0] $end
   $var wire  8 0 io_dinA [7:0] $end
   $var wire  8 1 io_dinB [7:0] $end
   $var wire  1 / io_din_vld $end
   $var wire 16 3 io_dout [15:0] $end
   $var wire  1 2 io_dout_vld $end
   $var wire  1 5 reset $end
   $var wire 18 ) shiftReg [17:0] $end
   $var wire  9 . shiftReg_high [8:0] $end
   $var wire  9 - shiftReg_low [8:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b110011001 #
b100110010 $
b001100111 %
b011001110 &
b001100111 '
b110011001 (
b000000000000000000 )
b000 *
b00 +
0,
b000000000 -
b000000000 .
0/
b10111010 0
b01100111 1
02
b0000000000000000 3
04
15
b011001110 6
b100110010 7
b000000000 8
b000000000000000000 9
0:
#80
05
#85
14
#87
04
#89
14
#91
04
#93
14
#95
04
#97
14
#99
04
#100
#101
b110100101 #
b101001010 $
b001011011 %
b010110110 &
b001011011 '
b110100101 (
1/
b00110111 0
b01011011 1
14
b010110110 6
b101001010 7
#103
04
#105
b000000000001101110 )
b110 *
1,
b001101110 -
0/
b0000000000110111 3
14
b110100101 8
b001101001010011011 9
#107
04
#109
b011000100 '
b000001110 (
b001101001010011011 )
b011 *
b01 +
b010011011 -
b001101001 .
b0110100101001101 3
14
b100011111 6
b110110011 7
b100011111 8
b001000111110100110 9
1:
#111
04
#113
b010100010 '
b111101100 (
b001000111110100110 )
b110 *
b10 +
b110100110 -
b001000111 .
b0100011111010011 3
14
b011111101 6
b110010001 7
b111101100 8
b001111011001101001 9
#115
04
#117
b011010110 '
b000100000 (
b001111011001101001 )
b001 *
b11 +
b001101001 -
b001111011 .
b0111101100110100 3
14
b100110001 6
b111000101 7
b011010110 8
b000110101100011010 9
#119
04
#121
b010010000 '
b111011010 (
b000110101100011010 )
b010 *
b00 +
0,
b100011010 -
b000110101 .
12
b0011010110001101 3
14
b011101011 6
b101111111 7
b010010000 8
b000100100001000110 9
#123
04
#125
02
14
0:
#127
04
#129
14
#131
04
#133
14
#135
04
#137
14
#139
04
#141
14
#143
04
#145
14
#147
04
#149
14
#151
04
#153
14
#155
04
#157
14
#159
04
#161
14
#163
04
#165
14
#167
04
#169
14
#171
04
#173
14
#175
04
#177
14
#179
04
#181
14
#183
04
#185
14
#187
04
#189
14
#191
04
#193
14
#195
04
#197
14
#199
04
#201
14
#203
04
#205
14
#207
04
#209
14
#211
04
#213
14
#215
04
#217
14
#219
04
#221
14
#223
04
#225
