V 51
K 150012364800 fd13ce
Y 0
D 0 0 1700 1100
Z 1
i 64
I 60 virtex2p:FD16CE 1 450 820 0 1 '
C 51 8 4 0
C 52 1 1 0
C 55 1 8 0
C 53 1 7 0
C 54 1 3 0
T 1575 75 30 0 3 JRG
Q 14 0 0
T 1560 30 10 0 3 A
T 1560 50 10 0 3 1
T 1360 70 10 0 3 Clock Enable & Asynchronous Clr
T 30 1060 10 0 3 drawn by KS
T 30 1050 10 0 3 Copyright (c) 1993, Xilinx Inc.
I 56 virtex2p:FD16CE 1 450 940 0 1 '
C 54 2 3 0
C 53 2 7 0
C 55 2 8 0
C 52 2 1 0
C 51 1 4 0
I 57 virtex2p:FD8CE 1 450 700 0 1 '
C 54 8 3 0
C 53 8 7 0
C 55 8 8 0
C 52 8 1 0
C 51 5 4 0
N 53
J 450 880 2
J 450 1000 2
J 370 1000 3
J 370 880 5
J 90 70 1
J 370 70 3
J 370 760 5
J 450 760 2
S 4 1
S 3 2
S 4 3
S 7 4
S 5 6
L 100 70 10 0 3 0 1 0 CE
S 6 7
S 7 8
N 54
J 450 860 2
J 450 980 2
J 390 980 3
J 390 860 5
J 90 50 1
J 390 50 3
J 390 740 5
J 450 740 2
S 4 1
S 3 2
S 4 3
S 7 4
S 5 6
L 100 50 10 0 3 0 1 0 C
S 6 7
S 7 8
N 55
J 450 830 2
J 450 950 2
J 410 950 3
J 410 830 5
J 90 30 1
J 410 30 3
J 410 710 5
J 450 710 2
S 4 1
S 3 2
S 4 3
S 7 4
S 5 6
L 100 30 10 0 3 0 1 0 CLR
S 6 7
S 7 8
N 52
J 450 900 8
J 450 1020 8
J 250 1020 9
J 250 900 11
J 90 90 7
J 250 90 9
J 250 780 11
J 450 780 8
B 4 1
L 280 905 10 0 3 0 1 0 D[31:16]
B 3 2
L 280 1025 10 0 3 0 1 0 D[15:0]
B 4 3
B 5 6
L 90 100 20 0 3 0 1 0 D[39:0]
B 6 7
B 7 8
L 280 785 10 0 3 0 1 0 D[39:32]
B 7 4
N 51
J 570 1020 8
J 920 1040 7
J 770 1040 9
J 770 1020 11
J 570 780 8
J 770 780 9
J 770 900 11
J 570 900 8
B 1 4
L 600 1025 10 0 3 0 1 0 Q[15:0]
B 3 2
L 850 1050 20 0 3 0 1 0 Q[39:0]
B 4 3
B 7 4
B 5 6
L 600 785 10 0 3 0 1 0 Q[39:32]
B 8 7
L 600 905 10 0 3 0 1 0 Q[31:16]
B 6 7
I 50 virtex:BSHEETL 1 1260 0 0 1 '
T 1360 100 10 0 3 VIRTEX Family FD40CE Macro
T 1360 80 10 0 3 40-Bit Data Register w/
T 1320 50 10 0 3 15th December 2003
E
