// Seed: 1562785647
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  assign id_6 = id_7;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    output wor id_4,
    input tri id_5,
    output wire id_6,
    output uwire id_7
    , id_11,
    input wand id_8,
    input tri1 id_9
);
  wire id_12;
  always @(*) deassign id_4;
  wire id_13;
  wire id_14;
  module_0(
      id_13, id_11, id_13, id_13, id_14, id_12
  );
  wire id_15;
endmodule
