# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../edge_dff.v" \
"../../../../../T_FF.v" \
"../../../../../counter.v" \
"../../../../../stimulus.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
