var group___u_a_r_t___peripheral__access__layer___g_r_o_u_p =
[
    [ "UART struct", "group___u_a_r_t__structs___g_r_o_u_p.html", "group___u_a_r_t__structs___g_r_o_u_p" ],
    [ "UART Register Masks", "group___u_a_r_t___register___masks___g_r_o_u_p.html", "group___u_a_r_t___register___masks___g_r_o_u_p" ],
    [ "UART0", "group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga0508661f121639ffdee7de2353a0def2", null ],
    [ "UART0_BASE_PTR", "group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga50a02c91ffbd11fa7b4f0c33fe585199", null ],
    [ "UART0_BasePtr", "group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gac8d7e2b7652b3153505f8b05406a9a74", null ],
    [ "UART1", "group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga8d69bf04d07af4fbbab5a8bd291f65ff", null ],
    [ "UART1_BASE_PTR", "group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gafb5b1236c1cdf2d9a6464251b791030c", null ],
    [ "UART1_BasePtr", "group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gaa4e4b3f8fca364b25f7f8751430980de", null ],
    [ "UART2", "group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde", null ],
    [ "UART2_BASE_PTR", "group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga75ca2ea4e490b3c1c7aa55fc9c25cd37", null ],
    [ "UART2_BasePtr", "group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gab79b549f24bf449b7d3e3992c2076b59", null ],
    [ "UART3", "group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga961726a611b38bcaf61f3d598b0a59ec", null ],
    [ "UART3_BASE_PTR", "group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#gadf42d0466618b9209401839e1af9b3c4", null ],
    [ "UART3_BasePtr", "group___u_a_r_t___peripheral__access__layer___g_r_o_u_p.html#ga7ff62a4528f45ebc7ead7fea7f456e9b", null ]
];