
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N6/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N6/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N6/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3579454
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.078 ; gain = 239.832 ; free physical = 91633 ; free virtual = 202073
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.554; parent = 2372.429; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.133; parent = 3040.051; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N6/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N6/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3120.016 ; gain = 322.770 ; free physical = 91567 ; free virtual = 202007
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.554; parent = 2372.429; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4093.102; parent = 3120.020; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3137.828 ; gain = 340.582 ; free physical = 91570 ; free virtual = 202010
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.554; parent = 2372.429; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.914; parent = 3137.832; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3137.828 ; gain = 340.582 ; free physical = 91570 ; free virtual = 202010
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.554; parent = 2372.429; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4110.914; parent = 3137.832; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3137.828 ; gain = 0.000 ; free physical = 91578 ; free virtual = 202018
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N6/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3304.547 ; gain = 0.000 ; free physical = 91621 ; free virtual = 202061
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3304.547 ; gain = 0.000 ; free physical = 91621 ; free virtual = 202062
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.547 ; gain = 507.301 ; free physical = 91689 ; free virtual = 202129
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.097; parent = 2389.972; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.617; parent = 3272.535; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.547 ; gain = 507.301 ; free physical = 91691 ; free virtual = 202131
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.097; parent = 2389.972; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.617; parent = 3272.535; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3304.547 ; gain = 507.301 ; free physical = 91691 ; free virtual = 202132
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.097; parent = 2389.972; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.617; parent = 3272.535; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3304.547 ; gain = 507.301 ; free physical = 91729 ; free virtual = 202170
Synthesis current peak Physical Memory [PSS] (MB): peak = 2644.097; parent = 2389.972; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4245.617; parent = 3272.535; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   23 Bit       Adders := 99    
+---Registers : 
	               23 Bit    Registers := 102   
	               16 Bit    Registers := 100   
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:07 . Memory (MB): peak = 3304.547 ; gain = 507.301 ; free physical = 91941 ; free virtual = 202396
Synthesis current peak Physical Memory [PSS] (MB): peak = 2861.573; parent = 2607.479; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4272.664; parent = 3299.582; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 3724.906 ; gain = 927.660 ; free physical = 91576 ; free virtual = 202031
Synthesis current peak Physical Memory [PSS] (MB): peak = 3262.614; parent = 3008.519; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4697.992; parent = 3724.910; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:01:19 . Memory (MB): peak = 3751.047 ; gain = 953.801 ; free physical = 91557 ; free virtual = 202012
Synthesis current peak Physical Memory [PSS] (MB): peak = 3284.044; parent = 3029.948; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4724.133; parent = 3751.051; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 4046.961 ; gain = 1249.715 ; free physical = 91284 ; free virtual = 201737
Synthesis current peak Physical Memory [PSS] (MB): peak = 3300.634; parent = 3046.538; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5020.047; parent = 4046.965; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:27 . Memory (MB): peak = 4046.961 ; gain = 1249.715 ; free physical = 91292 ; free virtual = 201745
Synthesis current peak Physical Memory [PSS] (MB): peak = 3301.103; parent = 3047.007; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5020.047; parent = 4046.965; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:27 . Memory (MB): peak = 4046.961 ; gain = 1249.715 ; free physical = 91292 ; free virtual = 201745
Synthesis current peak Physical Memory [PSS] (MB): peak = 3301.118; parent = 3047.022; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5020.047; parent = 4046.965; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 4046.961 ; gain = 1249.715 ; free physical = 91295 ; free virtual = 201748
Synthesis current peak Physical Memory [PSS] (MB): peak = 3302.778; parent = 3048.683; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5020.047; parent = 4046.965; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 4046.961 ; gain = 1249.715 ; free physical = 91300 ; free virtual = 201753
Synthesis current peak Physical Memory [PSS] (MB): peak = 3302.841; parent = 3048.745; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5020.047; parent = 4046.965; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 4046.961 ; gain = 1249.715 ; free physical = 91300 ; free virtual = 201753
Synthesis current peak Physical Memory [PSS] (MB): peak = 3303.681; parent = 3049.585; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5020.047; parent = 4046.965; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 4046.961 ; gain = 1249.715 ; free physical = 91305 ; free virtual = 201758
Synthesis current peak Physical Memory [PSS] (MB): peak = 3303.681; parent = 3049.585; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5020.047; parent = 4046.965; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|dotprod     | stage6_reg[3][17] | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|dotprod     | vld_layer8_reg    | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  1297|
|3     |LUT2   |  6395|
|4     |LUT3   |   400|
|5     |LUT4   |  2400|
|6     |LUT5   |  3000|
|7     |LUT6   |  5000|
|8     |SRL16E |    19|
|9     |FDRE   |  3405|
|10    |IBUF   |  3003|
|11    |OBUF   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:28 . Memory (MB): peak = 4046.961 ; gain = 1249.715 ; free physical = 91304 ; free virtual = 201757
Synthesis current peak Physical Memory [PSS] (MB): peak = 3303.681; parent = 3049.585; children = 254.125
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5020.047; parent = 4046.965; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 4046.961 ; gain = 1082.996 ; free physical = 91324 ; free virtual = 201777
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 4046.969 ; gain = 1249.715 ; free physical = 91334 ; free virtual = 201787
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4046.969 ; gain = 0.000 ; free physical = 91461 ; free virtual = 201914
INFO: [Netlist 29-17] Analyzing 4301 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N6/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N6/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4070.973 ; gain = 0.000 ; free physical = 91296 ; free virtual = 201749
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3004 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3003 instances

Synth Design complete, checksum: 83540422
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:41 . Memory (MB): peak = 4070.973 ; gain = 2366.516 ; free physical = 91495 ; free virtual = 201949
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N6/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M200_W9_N6/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 4638.820 ; gain = 567.848 ; free physical = 91047 ; free virtual = 201500
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 18:58:27 2025...
