
module FSM1 (clk,state_reg,state_next);
//INPUTS:
input clk;
input [1:0] state_reg;


//OUTPUTS:
output reg [1:0] state_next;

//state_next - REGISTER THAT STORES VALUE OF THE STATE THAT WILL BE AFTER ONE CLOCK CYCLE FROM "NOW"

initial begin
	state_next <= 2'b00;
end

////////////////////////////////////////////////////////////////////////////////////////////////////////////////
always @(posedge clk) begin 
	 case (state_reg)
		  0 : begin
				
		  end
		  1 : begin
				
		  end
		  2 : begin
			  
		  end
		  3 : begin
				
			end
			default: begin
					state_next = 0;
			end
	 endcase
end 

endmodule
////////////////////////////////////////////////////////////////////////////////////////////////////////////////