EESchema-LIBRARY Version 2.3
#encoding utf-8
#(c) SnapEDA 2016 (snapeda.com)
#This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License (CC BY-SA) with Design Exception 1.0
#
# ATMEGA128RFA1-ZU
#
DEF ATMEGA128RFA1-ZU U 0 40 Y Y 1 L N
F0 "U" -311 2376 50 H V L BNN
F1 "ATMEGA128RFA1-ZU" -211 -2766 50 H V L BNN
F2 "QFN50P900X900X90-64N" 0 0 50 H I L BNN
F3 "" 0 0 50 H I L BNN
F4 "-" 0 0 50 H I L BNN "OC_NEWARK"
F5 "1841596" 0 0 50 H I L BNN "OC_FARNELL"
F6 "ATMEGA128RFA1-ZU" 0 0 50 H I L BNN "MPN"
F7 "QFN-64" 0 0 50 H I L BNN "PACKAGE"
F8 "Atmel" 0 0 50 H I L BNN "SUPPLIER"
F9 "8-bit Microcontroller" 0 0 50 H I L BNN "DESCRIPTION"
DRAW
S -1400 -2600 1400 2300 0 0 16 f
X [EVDD] 59 -1600 2100 200 R 40 40 0 0 W 
X [AVDD] 60 -1600 2000 200 R 40 40 0 0 W 
X [DEVDD]_2 44 -1600 1900 200 R 40 40 0 0 W 
X [DEVDD]_3 34 -1600 1800 200 R 40 40 0 0 W 
X [DEVDD]_4 23 -1600 1700 200 R 40 40 0 0 W 
X [DEVDD] 54 -1600 1600 200 R 40 40 0 0 W 
X [DVDD]_2 21 -1600 1500 200 R 40 40 0 0 W 
X [DVDD] 22 -1600 1400 200 R 40 40 0 0 W 
X [RFP] 8 -1600 1200 200 R 40 40 0 0 I 
X [RFN] 9 -1600 1100 200 R 40 40 0 0 I 
X [TST] 11 -1600 1000 200 R 40 40 0 0 I 
X [RSTN] 12 -1600 900 200 R 40 40 0 0 I 
X [RSTON] 13 -1600 800 200 R 40 40 0 0 I 
X [CLKI] 33 -1600 700 200 R 40 40 0 0 I 
X [XTAL1] 57 -1600 600 200 R 40 40 0 0 I 
X [AREF] 62 -1600 500 200 R 40 40 0 0 I 
X [PD0:SCL:INT0] 25 -1600 300 200 R 40 40 0 0 B 
X [PD1:SDA:INT1] 26 -1600 200 200 R 40 40 0 0 B 
X [PD2:RXD1:INT2] 27 -1600 100 200 R 40 40 0 0 B 
X [PD3:TXD1:INT3] 28 -1600 0 200 R 40 40 0 0 B 
X [PD4:ICP1] 29 -1600 -100 200 R 40 40 0 0 B 
X [PD5:XCK1] 30 -1600 -200 200 R 40 40 0 0 B 
X [PD6:T1] 31 -1600 -300 200 R 40 40 0 0 B 
X [PD7:T0] 32 -1600 -400 200 R 40 40 0 0 B 
X [PB0:SSN:PCINT0] 36 -1600 -600 200 R 40 40 0 0 B 
X [PB1:SCK:PCINT1] 37 -1600 -700 200 R 40 40 0 0 B 
X [PB2:MOSI:PDI:PCINT2] 38 -1600 -800 200 R 40 40 0 0 B 
X [PB3:MISO:PDO:PCINT3] 39 -1600 -900 200 R 40 40 0 0 B 
X [PB4:OC2A:PCINT4] 40 -1600 -1000 200 R 40 40 0 0 B 
X [PB5:OC1A:PCINT5] 41 -1600 -1100 200 R 40 40 0 0 B 
X [PB6:OC1B:PCINT6] 42 -1600 -1200 200 R 40 40 0 0 B 
X [PB7:OC0A:OC1C:PCINT7] 43 -1600 -1300 200 R 40 40 0 0 B 
X [AVSS_RFP] 7 -1600 -1500 200 R 40 40 0 0 W 
X [AVSS_RFN] 10 -1600 -1600 200 R 40 40 0 0 W 
X [DVSS:DSVSS] 20 -1600 -1700 200 R 40 40 0 0 W 
X [AVSS:ASVSS] 61 -1600 -1800 200 R 40 40 0 0 W 
X [DVSS]_2 35 -1600 -1900 200 R 40 40 0 0 W 
X [DVSS]_3 24 -1600 -2000 200 R 40 40 0 0 W 
X [DVSS]_4 45 -1600 -2100 200 R 40 40 0 0 W 
X [DVSS] 55 -1600 -2200 200 R 40 40 0 0 W 
X [AVSS] 58 -1600 -2300 200 R 40 40 0 0 W 
X EPAD 65 -1600 -2400 200 R 40 40 0 0 P 
X [PE0:RXD0:PCINT8] 46 1600 2100 200 L 40 40 0 0 B 
X [PE1:TXD0] 47 1600 2000 200 L 40 40 0 0 B 
X [PE2:XCK0:AIN0] 48 1600 1900 200 L 40 40 0 0 B 
X [PE3:OC3A:AIN1] 49 1600 1800 200 L 40 40 0 0 B 
X [PE4:OC3B:INT4] 50 1600 1700 200 L 40 40 0 0 B 
X [PE5:OC3C:INT5] 51 1600 1600 200 L 40 40 0 0 B 
X [PE6:T3:INT6] 52 1600 1500 200 L 40 40 0 0 B 
X [PE7:ICP3:INT7:CLKO] 53 1600 1400 200 L 40 40 0 0 B 
X [PF0:ADC0] 63 1600 1200 200 L 40 40 0 0 B 
X [PF1:ADC1] 64 1600 1100 200 L 40 40 0 0 B 
X [PF2:ADC2:DIG2] 1 1600 1000 200 L 40 40 0 0 B 
X [PF3:ADC3:DIG4] 2 1600 900 200 L 40 40 0 0 B 
X [PF4:ADC4:TCK] 3 1600 800 200 L 40 40 0 0 B 
X [PF5:ADC5:TMS] 4 1600 700 200 L 40 40 0 0 B 
X [PF6:ADC6:TDO] 5 1600 600 200 L 40 40 0 0 B 
X [PF7:ADC7:TDI] 6 1600 500 200 L 40 40 0 0 B 
X [PG0:DIG3] 14 1600 300 200 L 40 40 0 0 B 
X [PG1:DIG1] 15 1600 200 200 L 40 40 0 0 B 
X [PG2:AMR] 16 1600 100 200 L 40 40 0 0 B 
X [PG3:TOSC2] 17 1600 0 200 L 40 40 0 0 B 
X [PG4:TOSC1] 18 1600 -100 200 L 40 40 0 0 B 
X [PG5:OC0B] 19 1600 -200 200 L 40 40 0 0 B 
X [XTAL2] 56 1600 -400 200 L 40 40 0 0 O 
ENDDRAW
ENDDEF
#
# End Library