<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>COMP4601 Musings</title><link>/</link><description>Recent content on COMP4601 Musings</description><generator>Hugo -- gohugo.io</generator><language>en</language><copyright>Andrew Wong (z5206677)</copyright><lastBuildDate>Wed, 08 Jun 2022 02:18:16 +0000</lastBuildDate><atom:link href="/index.xml" rel="self" type="application/rss+xml"/><item><title>Directives</title><link>/directives/</link><pubDate>Wed, 08 Jun 2022 02:18:16 +0000</pubDate><guid>/directives/</guid><description/></item><item><title>Implications of Performance</title><link>/lectures/implications-of-performance/</link><pubDate>Wed, 08 Jun 2022 01:23:22 +0000</pubDate><guid>/lectures/implications-of-performance/</guid><description>There is no good rule to pick the optimal target clock frequency.</description></item><item><title>HLS</title><link>/lectures/hls/</link><pubDate>Wed, 01 Jun 2022 03:06:11 +0000</pubDate><guid>/lectures/hls/</guid><description>Example - FIR Filter A Finite Impulse Response filter performs a convolution on an input sequence with a fixed set of coefficients</description></item><item><title>FPGA Refresher</title><link>/fpga-refresher/</link><pubDate>Wed, 01 Jun 2022 02:38:38 +0000</pubDate><guid>/fpga-refresher/</guid><description>The FPGA composes of an arrangement of slices and routing components</description></item><item><title>Parellel Programming for FPGAs</title><link>/lectures/parellel-programming-for-fpgas/</link><pubDate>Wed, 01 Jun 2022 01:50:07 +0000</pubDate><guid>/lectures/parellel-programming-for-fpgas/</guid><description>VHDL and Verilog are used to specify design at RTL (register transfer level) RTL -&amp;gt; Logic that leads to a final value HLS (High-level Synthesis) allows for the generation of RTL designs through high level code (i.</description></item><item><title>Useful Tools</title><link>/useful-tools/</link><pubDate>Wed, 01 Jun 2022 01:37:37 +0000</pubDate><guid>/useful-tools/</guid><description>Circuit Simulation CircuitLab Digital Logic Simulation Digital Logic Sim Waveform Diagrams Wavedrom</description></item><item><title>Assessment Schedule</title><link>/assessment-schedule/</link><pubDate>Wed, 01 Jun 2022 01:22:23 +0000</pubDate><guid>/assessment-schedule/</guid><description> There are 4 weeks of assessable lab activities (Weeks 2, 3, 4, 5) Due the week (or two) after Worth 10% each Seminars - 40 minute seminars Project Organise teams by Week 3</description></item></channel></rss>