"use strict";(self.webpackChunkkinderheim=self.webpackChunkkinderheim||[]).push([[46302],{3905:function(e,t,a){a.d(t,{Zo:function(){return p},kt:function(){return u}});var r=a(67294);function i(e,t,a){return t in e?Object.defineProperty(e,t,{value:a,enumerable:!0,configurable:!0,writable:!0}):e[t]=a,e}function n(e,t){var a=Object.keys(e);if(Object.getOwnPropertySymbols){var r=Object.getOwnPropertySymbols(e);t&&(r=r.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),a.push.apply(a,r)}return a}function o(e){for(var t=1;t<arguments.length;t++){var a=null!=arguments[t]?arguments[t]:{};t%2?n(Object(a),!0).forEach((function(t){i(e,t,a[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(a)):n(Object(a)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(a,t))}))}return e}function s(e,t){if(null==e)return{};var a,r,i=function(e,t){if(null==e)return{};var a,r,i={},n=Object.keys(e);for(r=0;r<n.length;r++)a=n[r],t.indexOf(a)>=0||(i[a]=e[a]);return i}(e,t);if(Object.getOwnPropertySymbols){var n=Object.getOwnPropertySymbols(e);for(r=0;r<n.length;r++)a=n[r],t.indexOf(a)>=0||Object.prototype.propertyIsEnumerable.call(e,a)&&(i[a]=e[a])}return i}var l=r.createContext({}),m=function(e){var t=r.useContext(l),a=t;return e&&(a="function"==typeof e?e(t):o(o({},t),e)),a},p=function(e){var t=m(e.components);return r.createElement(l.Provider,{value:t},e.children)},c={inlineCode:"code",wrapper:function(e){var t=e.children;return r.createElement(r.Fragment,{},t)}},h=r.forwardRef((function(e,t){var a=e.components,i=e.mdxType,n=e.originalType,l=e.parentName,p=s(e,["components","mdxType","originalType","parentName"]),h=m(a),u=i,k=h["".concat(l,".").concat(u)]||h[u]||c[u]||n;return a?r.createElement(k,o(o({ref:t},p),{},{components:a})):r.createElement(k,o({ref:t},p))}));function u(e,t){var a=arguments,i=t&&t.mdxType;if("string"==typeof e||i){var n=a.length,o=new Array(n);o[0]=h;var s={};for(var l in t)hasOwnProperty.call(t,l)&&(s[l]=t[l]);s.originalType=e,s.mdxType="string"==typeof e?e:i,o[1]=s;for(var m=2;m<n;m++)o[m]=a[m];return r.createElement.apply(null,o)}return r.createElement.apply(null,a)}h.displayName="MDXCreateElement"},20526:function(e,t,a){a.r(t),a.d(t,{assets:function(){return p},contentTitle:function(){return l},default:function(){return u},frontMatter:function(){return s},metadata:function(){return m},toc:function(){return c}});var r=a(87462),i=a(63366),n=(a(67294),a(3905)),o=["components"],s={title:"RISC-V"},l="[RISC-V](https://en.wikipedia.org/wiki/RISC-V)",m={unversionedId:"hardware/cpu/risc-v",id:"hardware/cpu/risc-v",title:"RISC-V",description:"Links",source:"@site/docs/hardware/cpu/risc-v.md",sourceDirName:"hardware/cpu",slug:"/hardware/cpu/risc-v",permalink:"/kinderheim/hardware/cpu/risc-v",draft:!1,editUrl:"https://github.com/ecioran/kinderheim/docs/hardware/cpu/risc-v.md",tags:[],version:"current",frontMatter:{title:"RISC-V"},sidebar:"tutorialSidebar",previous:{title:"AMD",permalink:"/kinderheim/hardware/cpu/amd"},next:{title:"Displays",permalink:"/kinderheim/hardware/displays"}},p={},c=[{value:"Links",id:"links",level:2}],h={toc:c};function u(e){var t=e.components,a=(0,i.Z)(e,o);return(0,n.kt)("wrapper",(0,r.Z)({},h,a,{components:t,mdxType:"MDXLayout"}),(0,n.kt)("h1",{id:"risc-v"},(0,n.kt)("a",{parentName:"h1",href:"https://en.wikipedia.org/wiki/RISC-V"},"RISC-V")),(0,n.kt)("h2",{id:"links"},"Links"),(0,n.kt)("ul",null,(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv/riscv-isa-manual"},"RISC-V Instruction Set Manual")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv/riscv-asm-manual/blob/master/riscv-asm.md"},"RISC-V Assembly Programmer's Manual")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/rv8-io/rv8"},"rv8")," - RISC-V simulator for x86-64. (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=21802302"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://x86.lol/generic/2020/01/01/riscv-intro.html"},"RISC-V Stumbling Blocks (2020)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/mit-plv/riscv-coq"},"RISC-V Specification in Coq")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/sifive/RiscvSpecFormal"},"Formal Specification of RISC-V ISA in Kami")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv/riscv-software-list"},"RISC-V Software Ecosystem Overview")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.youtube.com/watch?v=wJ96s3pNtI0"},"Verified seL4 on secure RISC-V processors - Gernot Heiser (2020)")," (",(0,n.kt)("a",{parentName:"li",href:"https://ts.data61.csiro.au/publications/csiroabstracts/Heiser_20.abstract.pml"},"Paper"),") (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=23923090"},"HN"),") (",(0,n.kt)("a",{parentName:"li",href:"https://lobste.rs/s/gp9e88/verified_sel4_on_secure_risc_v_processors"},"Lobsters"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.sifive.com/"},"SiFive")," - Design RISC-V CPUs in an hour. Get custom SoCs designed in weeks, not months."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://craigjb.com/2020/01/22/ecp5/"},"Rust on Risc-V (VexRiscv) on SpinalHDL with SymbiFlow on the Hackaday Supercon Badge (2020)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/repnop/vanadinite"},"vanadinite")," - RISC-V OS written in Rust."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv/riscv-debug-spec"},"RISC-V Debug Specification")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://people.eecs.berkeley.edu/~krste/videos.html"},"Krste Asanovi\u0107 Videos")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://people.eecs.berkeley.edu/~krste/publications.html"},"Krste Asanovi\u0107 Publications")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/takahirox/riscv-rust"},"riscv-rust")," - RISC-V processor emulator written in Rust."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"http://www.ulisp.com/show?30X8"},"Sipeed Maixduino RISC-V board")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://k155la3.blog/2020/03/21/learning-embedded-rust-by-building-riscv-powered-robot-part-1/"},"Learning embedded Rust by building RISC-V-powered robot (2020)")," (",(0,n.kt)("a",{parentName:"li",href:"https://lobste.rs/s/ar5lfs/learning_embedded_rust_by_building_risc_v"},"Lobsters"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/d0iasm/rvemu"},"rvemu")," - RISC-V Online Emulataor."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://web.cecs.pdx.edu/~harry/riscv/"},"Overview of RISC-V Instruction Set Architecture")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/lowRISC/riscv-llvm"},"RISC-V LLVM")," - Hosts a series of patches implementing a RISC-V backend for LLVM as well as initial tutorial material."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.lowrisc.org/"},"lowRISC")," - Develop and maintain open source silicon designs and tools."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/johnwinans/rvalp"},"RISC-V Assemly Language Programming book")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://embeddedgo.github.io/2020/05/31/bare_metal_programming_risc-v_in_go.html"},"Bare metal RISC-V programming in Go (2020)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/drom/awesome-riscv"},"Awesome RISC-V")," - Curated list of awesome RISC-V implementations."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://microkerneldude.wordpress.com/2020/06/09/sel4-is-verified-on-risc-v/"},"seL4 is verified on RISC-V! (2020)")," (",(0,n.kt)("a",{parentName:"li",href:"https://lobste.rs/s/2nnrmh/sel4_is_verified_on_risc_v"},"Lobsters"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/openhwgroup/cva6"},"RISC-V CPU")," - Open source CPU capable of booting Linux. (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=23768080"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://cacm.acm.org/magazines/2020/5/244325-will-risc-v-revolutionize-computing/fulltext"},"Will RISC-V Revolutionize Computing?")," (",(0,n.kt)("a",{parentName:"li",href:"https://lobste.rs/s/icegvf/will_risc_v_revolutionize_computing"},"Lobsters"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/vmmc2/Vulcan"},"Vulcan")," - RISC-V Instruction Set Simulator Built For Education."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/mortbopet/Ripes"},"Ripes")," - Graphical processor simulator and assembly editor for the RISC-V ISA."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.sifive.com/blog/sifive-core-ip-20g1"},"SiFive Core IP 20G1")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=23983704"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://twilco.github.io/riscv-from-scratch/2019/03/10/riscv-from-scratch-1.html"},"RISC-V from scratch")," (",(0,n.kt)("a",{parentName:"li",href:"https://github.com/twilco/riscv-from-scratch"},"Code"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.cnx-software.com/2020/09/04/picorio-linux-risc-v-sbc-is-an-open-source-alternative-to-raspberry-pi-board/"},"PicoRio Linux RISC-V SBC is an open-source alternative to Raspberry Pi board (2020)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=24378758"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/cliffordwolf/picorv32"},"PicoRV32")," - Size-Optimized RISC-V CPU."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/olofk/serv"},"SERV")," - Award-winning bit-serial RISC-V core."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/chipsalliance/Cores-SweRVolf"},"SweRVolf")," - FuseSoC-based SoC for the SweRV RISC-V core."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/openrisc/mor1kx"},"mor1kx")," - OpenRISC 1000 processor IP core."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://semiengineering.com/where-risc-v-is-gaining-traction/"},"RISC-V's Expanding Footprint (2020)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://semiengineering.com/riding-the-risc-v-wave/"},"Riding the RISC-V wave (2020)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=24460383"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://rioslab.org/"},"RIOS Lab")," - Developing open source IP and software that helps make the RISC-V ecosystem world-class."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://semiengineering.com/risc-v-whats-missing-and-whos-competing/"},"RISC-V: What\u2019s Missing and Who\u2019s Competing (2020)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=24602264"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://bluespec.com/"},"Bluespec")," - Open Source RISC-V Cores and Tools."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/B-Lang-org/bsc"},"Bluespec Compiler")," - Compiler, simulator, and tools for the Bluespec Hardware Description Language. (",(0,n.kt)("a",{parentName:"li",href:"https://github.com/B-Lang-org/bsc-contrib"},"Contributed libraries and utilities"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/bu-icsg/dana"},"DANA")," - Chisel3 implementation of a fully connected neural network accelerator, DANA, supporting inference or learning."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/d0iasm/book.rvemu"},"Writing a RISC-V Emulator from Scratch in 10 Steps")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://liam-on-linux.livejournal.com/73983.html"},"Modernising RISC OS in 2020: is there hope for the ancient ARM OS? (2020)")," (",(0,n.kt)("a",{parentName:"li",href:"https://lobste.rs/s/wh5bzl/modernising_risc_os_2020_is_there_hope_for"},"Lobsters"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/oxidecomputer/tockilator"},"Tockilator")," - Deducing Tock execution flows from Ibex Verilator traces."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://web.eecs.utk.edu/~smarz1/courses/ece356/notes/assembly/"},"Lecture notes on RISC-V assembly")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=24810604"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/physical-computation/narvie"},"narvie")," - Native REPL for RISC-V Instructions."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/patricoferris/riscv-o-spec"},"OCaml RISC-V Extension")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://web.eecs.utk.edu/~azh/blog/parsingriscv.html"},"Parsing RISC-V assembly (2020)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/ultraembedded/riscv"},"RISC-V Core")," - 32-bit RISC-V core written in Verilog and an instruction set simulator supporting RV32IM."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/ultraembedded/biriscv"},"biRISC-V")," - 32-bit dual issue RISC-V CPU."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://danielmangum.com/posts/non-local-jumps-riscv/"},"Understanding Non-Local Jumps (setjmp/longjmp) in RISC-V Assembly (2020)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/POETSII/tinsel"},"Tinsel")," - RISC-V-based manythread message-passing architecture designed for FPGA clusters."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/ZipCPU/zipcpu"},"Zip CPU")," - Small, light weight, RISC CPU soft core. (",(0,n.kt)("a",{parentName:"li",href:"https://zipcpu.com/about/"},"Web"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://gist.github.com/erincandescent/8a10eeeea1918ee4f9d9982f7618ef68"},"ex-ARM engineer critiques RISC-V")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=24958423"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.crowdsupply.com/sutajio-kosagi/precursor"},"Precursor")," - Mobile, Open Hardware, RISC-V System-on-Chip (SoC) Development Kit. (",(0,n.kt)("a",{parentName:"li",href:"https://www.bunniestudios.com/blog/?p=6336"},"Precursor: From Boot to Root"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/ria-jit/ria-jit"},"Dynamic Binary Translation (RISC-V -> x86)")," - Make RISC-V code executable on the x86-64 ISA by means of dynamic binary translation."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/chipsalliance/Cores-SweRV"},"Western Digital SweRV RISC-V Core")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=25002448"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv/riscv-cores-list"},"RISC-V Cores and SoC Overview")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://blog.stephenmarz.com/2020/11/11/risc-v-os-using-rust-graphics/"},"Getting Graphical Output from our Custom RISC-V Operating System in Rust (2020)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/litex-hub/linux-on-litex-vexriscv"},"Linux on LiteX-VexRiscv")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/johnwinans/rvddt"},"rvddt")," - RISC-V Dynamic Debugging Tool."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/jjyr/jonesforth_riscv"},"Jonesforth RISC-V")," - RISC-V implementation of Jones forth."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/google/riscv-dv"},"RISCV-DV")," - SV/UVM based open-source instruction generator for RISC-V processor verification."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.kvakil.me/venus/"},"venus")," - RISC-V instruction set simulator built for education. (",(0,n.kt)("a",{parentName:"li",href:"https://github.com/kvakil/venus"},"Code"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/jameslzhu/riscv-card"},"RISC-V Reference Card")," (",(0,n.kt)("a",{parentName:"li",href:"https://github.com/jameslzhu/riscv-card/blob/master/riscv-card.pdf"},"PDF"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://medium.com/swlh/what-does-risc-and-cisc-mean-in-2020-7b4d42c9a9de"},"What do RISC and CISC mean in 2020?")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=25159704"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/olofk/serv"},"SERV")," - SErial RISC-V CPU."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv/educational-materials"},"RISC-V Educational Materials")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://medium.com/@simonhallam/do-some-arm-c7ddc2d59202"},"Do Some ARM (2018)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://erik-engheim.medium.com/the-genius-of-risc-v-microprocessors-b19d735abaa6"},"The Genius of RISC-V Microprocessors (2020)")," (",(0,n.kt)("a",{parentName:"li",href:"https://lobste.rs/s/ar3phv/genius_risc_v_microprocessors"},"Lobsters"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/msyksphinz-self/swimmer_riscv"},"Swimmer-RISCV")," - Instruction set simulator for RISC-V."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/msyksphinz-self/dydra"},"Dydra")," - Instruction set emulator written in Rust, now supports RISC-V as guest ISA, x86-64 as host ISA."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/rsd-devel/rsd"},"RSD")," - RISC-V Out-of-Order Superscalar Processor. (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=25644678"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/v8-riscv/v8"},"v8-riscv")," - Port of JavaScript V8 engine to RISC-V. (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=25663403"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://sporks.space/2021/02/01/risc-v-isnt-as-interesting-as-you-think/"},"RISC-V isn't as interesting as you think (2021)")," (",(0,n.kt)("a",{parentName:"li",href:"https://lobste.rs/s/wzdymn/risc_v_isn_t_as_interesting_as_you_think"},"Lobsters"),") (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=26001972"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/chipsalliance/rocket-chip"},"Rocket Chip Generator")," - Contains the Rocket chip generator necessary to instantiate the RISC-V Rocket Core."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://mcla.ug/blog/risc-v-cpu-part-1.html"},"Designing a RISC-V CPU (2021)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=26164574"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/jbroll/riscv-asm"},"RISC-V assembler in Tcl")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://risc-v-getting-started-guide.readthedocs.io/en/latest/"},"RISC-V Getting Started Guide")," (",(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv/risc-v-getting-started-guide"},"Code"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/standardsemiconductor/lion"},"Lion: A formally verified, 5-stage pipeline RISC-V core")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=26341055"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/nbdd0121/r2vm"},"R2VM")," - Rust RISC-V Virtual Machine."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://commaok.xyz/post/riscv_isa_blog_post/"},"What happens when you load into x0 on RISC-V? (2021)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/TheThirdOne/rars"},"RARS")," - RISC-V Assembler and Runtime Simulator."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/luojia65/rustsbi"},"RustSBI")," - RISC-V Supervisor Binary Interface (SBI) implementation in Rust; runs on M-mode."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv/riscv-isa-sim"},"Spike RISC-V ISA Simulator")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://marz.utk.edu/my-courses/cosc230/book/example-risc-v-assembly-programs/"},"Examples of RISC-V Assembly Programs")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=26946993"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv/riscv-elf-psabi-doc"},"RISC-V ELF psABI Document")," - Processor-specific application binary interface document for RISC-V."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/ucb-bar/riscv-mini"},"riscv-mini")," - Simple RISC-V 3-stage pipeline written in Chisel."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/black-parrot/black-parrot"},"BlackParrot")," - Linux-Capable Accelerator Host RISC-V Multicore."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://spectrum.ieee.org/geek-life/hands-on/build-a-riscv-cpu-from-scratch"},"Build a RISC-V CPU From Scratch (2021)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=27289213"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/stnolting/neorv32"},"NEORV32 RISC-V Processor")," - Size-optimized, customizable full-scale 32-bit RISC-V soft-core CPU and SoC written in platform-independent VHDL. (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=27343948"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://ekaitz.elenq.tech/lightening.html"},"RISC-V Adventures: Lightening")," (",(0,n.kt)("a",{parentName:"li",href:"https://ekaitz.elenq.tech/hex0.html"},"Part 2"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv/riscv-sbi-doc"},"RISC-V Supervisor Binary Interface Spec")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.youtube.com/watch?v=camQ9QeBY9Q"},"George Hotz | twitchcore: a little RISC-V core | in Python | in Verilog | on FPGA (2021)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/OpenXiangShan/XiangShan"},"XiangShan")," - Open-source high-performance RISC-V processor."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.cnx-software.com/2021/07/05/xiangshan-open-source-64-bit-risc-v-processor-rival-arm-cortex-a76/"},"XiangShan open-source 64-bit RISC-V processor to rival Arm Cortex-A76 (2021)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=27737718"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://danielmangum.com/categories/risc-v-bytes/"},"RISC-V Bytes")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/lekkit/rvvm"},"RVVM")," - RISC-V Virtual Machine. (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=27918744"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://microkerneldude.wordpress.com/2021/08/04/sel4-integrity-enforcement-proved-for-risc-v/"},"seL4 Integrity Enforcement Proved for RISC-V (2021)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://tomverbeure.github.io/2021/07/18/VexRiscv-OpenOCD-and-Traps.html"},"VexRiscv, OpenOCD, and Traps (2021)")," (",(0,n.kt)("a",{parentName:"li",href:"https://github.com/tomverbeure/vexriscv_ocd_blog"},"Code"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/rhysd/riscv32-cpu-chisel"},"Learning how to make RISC-V 32bit CPU with Chisel")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://blog.pimaker.at/texts/rvc1/"},"Linux in a Pixel Shader \u2013 A RISC-V Emulator for VRChat (2021)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=28312632"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/PiMaker/rvc"},"rvc")," - 32-bit RISC-V emulator in a shader (and C)."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/stevehoover/LF-Building-a-RISC-V-CPU-Core"},"Building a RISC-V CPU Core")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.esperanto.ai/wp-content/uploads/2021/08/HC2021.Esperanto.Ditzel.Final_.pdf"},"Accelerating ML Recommendation with over a Thousand RISC-V/Tensor Processors on Esperanto\u2019s ET-SoC-1 Chip (2021)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv/riscv-crypto"},"RISC-V Cryptography Extension")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=28394597"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://wiki.riscv.org/display/TECH/GitHub+Repo+Map"},"RISC-V Wiki")," (",(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv"},"GitHub"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv-boom/riscv-boom"},"Berkeley Out-of-Order Machine (BOOM")," - Synthesizable and parameterizable open source RV64GC RISC-V core written in the Chisel hardware construction language."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.sifive.com/boards/hifive-unmatched"},"HiFive Unmatched")," - RISC-V Linux development platform. (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=28468118"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/mit-pdos/RVirt"},"RVirt")," - S-mode trap-and-emulate hypervisor for RISC-V."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/vortexgpgpu/vortex"},"Vortex RISC-V GPGPU")," - Full-system RISCV-based GPGPU processor. (",(0,n.kt)("a",{parentName:"li",href:"http://vortex.cc.gatech.edu/"},"Web"),") (",(0,n.kt)("a",{parentName:"li",href:"https://github.com/vortexgpgpu/vortex_tutorials"},"Tutorials"),") (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=29388213"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://klarasystems.com/articles/risc-v-the-new-architecture-on-the-block/"},"RISC-V: The New Architecture on the Block")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=28696450"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/rust-embedded/riscv"},"riscv")," - Low level access to RISC-V processors using Rust."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.intel.com/content/www/us/en/products/details/fpga/nios-processor/v.html"},"Nios V \u2013 Intel's RISC-V Processor")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=28767046"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://fuse.wikichip.org/news/6413/alibaba-open-source-xuantie-risc-v-cores-introduces-in-house-armv9-server-chip/"},"Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip (2021)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=28939287"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.youtube.com/watch?v=AOC7KmHvx9w"},"RISC-V and the CPU Revolution, Yunsup Lee (2018)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.youtube.com/playlist?list=PLP29wDx6QmW4sXTvFYgbHrLygqH8_oNEH"},"RISC-V CPU In TypeScript - YouTube")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://semiengineering.com/high-level-synthesis-for-risc-v/"},"High-Level Synthesis For RISC-V (2021)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=29028633"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.youtube.com/watch?v=v0ssX-JiV-s"},"The Genius of the RISC-V Microprocessor - Erik Engheim (2021)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv-software-src/opensbi"},"RISC-V Open Source Supervisor Binary Interface (OpenSBI)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv/riscv-j-extension"},"RISC-V J Extension Specification - Instructions for JITs")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=30647151"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://gmplib.org/list-archives/gmp-devel/2021-September/006013.html"},"\u201cRISC V is a terrible architecture\u201d (2021)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=29420622"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.sifive.com/press/sifive-raises-risc-v-performance-bar-with-new-best-in-class"},"New SiFive RISC-V core P650 with 40% IPC increase (2021)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=29418153"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/scarv/xcrypto"},"XCrypto")," - Cryptographic ISE for RISC-V."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/pulp-platform/mempool"},"MemPool")," - 256-RISC-V-core system with low-latency access into shared L1 memory."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/pulp-platform/fpnew"},"FPnew")," - Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/siliconcompiler/zerosoc"},"ZeroSoC")," - RISC-V SoC designed to demonstrate the capabilities of SiliconCompiler."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://mcyoung.xyz/2021/11/29/assembly-1/"},"Understanding Assembly Part I: RISC-V (2021)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://www.youtube.com/playlist?list=PL85jopFZCnbPGAhsdS16Nn4CdX6o1LeZe"},"RISC-V Summit 2021 - YouTube")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/Wren6991/ChristmasSoC"},"ChristmasSoc")," - Dual-core RISC-V SoC with JTAG, atomics, SDRAM."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://cse.msu.edu/~enbody/postrisc/postrisc2.htm"},"Beyond RISC \u2013 The Post-RISC Architecture (1996)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=29659456"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/luojia65/sifive-core"},"SiFive-Core")," - Low level access to SiFive RISC-V processor cores."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/minerva-cpu/minerva"},"Minerva")," - 32-bit RISC-V soft processor."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/MaxXSoft/Fuxi"},"Fuxi")," - 32-bit pipelined RISC-V processor written in Chisel3."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/YosysHQ/nerv"},"NERV")," - Naive Educational RISC V processor."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/tommythorn/yari"},"YARI")," - High performance soft core RISC implementation, binary compatible with a subset of MIPS R3000."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/MstMoonshine/rv_emu_rs"},"32-bit RISC-V Emulator in Rust")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/rafaelcalcada/steel-core"},"Steel")," - RISC-V processor core that implements the RV32I and Zicsr instruction sets of the RISC-V specifications."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv/sail-riscv"},"Sail RISC-V model")," - Formal specification of the RISC-V architecture, written in Sail."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv-mcu/e203_hbirdv2"},"Ultra-Low Power RISC-V Core")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv/riscv-opcodes"},"RISC-V Opcodes")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/bluespec/Piccolo"},"Piccolo")," - RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/Mazin21/RISC-V-Computer"},"RISC-V-Computer built in Logisim capable of running C/C++ programs")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/YosysHQ/riscv-formal"},"RISC-V Formal Verification Framework")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/CarterTS/Qor"},"Qor")," - Simple kernel written in Rust for RISC-V."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/kuopinghsu/srv32"},"SRV32")," - Simple 3-stage pipeline RISC-V processor."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://andreas.welcomes-you.com/zfs-risc-v-512mb-lichee-rv/"},"ZFS on a single core RISC-V hardware with 512MB (2022)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=30663400"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/mikeroyal/RISC-V-Guide"},"RISC-V Guide")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv-non-isa/riscv-arch-test"},"RISC-V Architecture Test SIG")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://erik-engheim.medium.com/addressing-criticism-of-risc-v-microprocessors-803239b53284"},"Addressing Criticism of RISC-V Microprocessors (2022)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=30740433"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv-collab/riscv-gnu-toolchain"},"RISC-V GNU Compiler Toolchain")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://danielmangum.com/posts/risc-v-bytes-rust-cross-compilation/"},"Cross-Compiling Rust for RISC-V (2022)")," (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=30754080"},"HN"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/jwnhy/coffer"},"Coffer")," - RISC-V Trusted Execution Environment."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://moonbaseotago.github.io/about/"},"VRoom")," - High end RISC-V implementation. (",(0,n.kt)("a",{parentName:"li",href:"https://news.ycombinator.com/item?id=30755716"},"HN"),") (",(0,n.kt)("a",{parentName:"li",href:"https://github.com/MoonbaseOtago/vroom"},"Code"),")"),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/SpinalHDL/NaxRiscv"},"NaxRiscv")," - RISC-V core."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/tommythorn/yarvi"},"YARVI")," - RISC-V Implementation."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/losfair/FlatRv"},"FlatRv")," - Cross-platform RISC-V interpreter that implements the RV32IMA instruction set."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/SymbioticEDA/riscv-formal"},"RISC-V Formal Verification Framework")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/bluespec/Flute"},"Flute")," - RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/rsnikhil/Forvis_RISCV-ISA-Spec"},"RISCV-ISA-Spec")," - Formal specification of RISC-V Instruction Set."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/pulp-platform/snitch"},"Snitch System")," - Lean but mean RISC-V system."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv-software-src/riscv-angel"},"JavaScript RISC-V ISA Simulator. Boots Linux in a web-browser")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/fwsGonzo/rvscript"},"RVScript")," - Fast RISC-V-based scripting backend for game engines."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://danielmangum.com/risc-v-tips/2022-05-14-opening-a-udp-socket-risc-v/"},"Opening a UDP Socket in RISC-V Assembly (2022)")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/ucb-bar/riscv-torture"},"RISC-V Torture Test")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/repnop/sbi"},"SBI")," - Rust library to interface with the RISC-V Supervisor Binary Interface."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/LowLevelJavaScript/RISC-V-Emulator"},"RISC V Emulator")),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/rust-embedded/riscv-rt"},"riscv-rt")," - Minimal runtime / startup for RISC-V CPU's."),(0,n.kt)("li",{parentName:"ul"},(0,n.kt)("a",{parentName:"li",href:"https://github.com/riscv-non-isa/riscv-toolchain-conventions"},"RISC-V Toolchain Conventions"))))}u.isMDXComponent=!0}}]);