perf vendor events intel: Update IvyTown files to V20

jira LE-1907
Rebuild_History Non-Buildable kernel-3.10.0-1062.el7
commit-author Andi Kleen <ak@linux.intel.com>
commit 5b50758c4b5e2b122309ee307bd2ebd7fcd8871f
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-3.10.0-1062.el7/5b50758c.failed

	Signed-off-by: Andi Kleen <ak@linux.intel.com>
Link: https://lkml.kernel.org/r/20180118234518.GA27753@tassilo.jf.intel.com
	Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
(cherry picked from commit 5b50758c4b5e2b122309ee307bd2ebd7fcd8871f)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	tools/perf/pmu-events/arch/x86/ivytown/cache.json
#	tools/perf/pmu-events/arch/x86/ivytown/memory.json
diff --cc tools/perf/pmu-events/arch/x86/ivytown/cache.json
index ff27a620edd8,6dad3ad6b102..000000000000
--- a/tools/perf/pmu-events/arch/x86/ivytown/cache.json
+++ b/tools/perf/pmu-events/arch/x86/ivytown/cache.json
@@@ -780,40 -802,6 +780,43 @@@
          "CounterHTOff": "0,1,2,3,4,5,6,7"
      },
      {
++<<<<<<< HEAD
 +        "PublicDescription": "Cycles with at least 6 offcore outstanding Demand Data Read transactions in uncore queue.",
 +        "EventCode": "0x60",
 +        "Counter": "0,1,2,3",
 +        "UMask": "0x1",
 +        "EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6",
 +        "SampleAfterValue": "2000003",
 +        "BriefDescription": "Cycles with at least 6 offcore outstanding Demand Data Read transactions in uncore queue",
 +        "CounterMask": "6",
 +        "CounterHTOff": "0,1,2,3,4,5,6,7"
 +    },
 +    {
 +        "PublicDescription": "Cycles with L1D load Misses outstanding from any thread on physical core.",
 +        "EventCode": "0x48",
 +        "Counter": "2",
 +        "UMask": "0x1",
 +        "AnyThread": "1",
 +        "EventName": "L1D_PEND_MISS.PENDING_CYCLES_ANY",
 +        "SampleAfterValue": "2000003",
 +        "BriefDescription": "Cycles with L1D load Misses outstanding from any thread on physical core",
 +        "CounterMask": "1",
 +        "CounterHTOff": "2"
 +    },
 +    {
 +        "PublicDescription": "Cycles a demand request was blocked due to Fill Buffers inavailability.",
 +        "EventCode": "0x48",
 +        "Counter": "0,1,2,3",
 +        "UMask": "0x2",
 +        "EventName": "L1D_PEND_MISS.FB_FULL",
 +        "SampleAfterValue": "2000003",
 +        "BriefDescription": "Cycles a demand request was blocked due to Fill Buffers inavailability",
 +        "CounterMask": "1",
 +        "CounterHTOff": "0,1,2,3,4,5,6,7"
 +    },
 +    {
++=======
++>>>>>>> 5b50758c4b5e (perf vendor events intel: Update IvyTown files to V20)
          "EventCode": "0xB7, 0xBB",
          "MSRValue": "0x4003c0091",
          "Counter": "0,1,2,3",
diff --cc tools/perf/pmu-events/arch/x86/ivytown/memory.json
index 437d98f3e344,3a7b86af8816..000000000000
--- a/tools/perf/pmu-events/arch/x86/ivytown/memory.json
+++ b/tools/perf/pmu-events/arch/x86/ivytown/memory.json
@@@ -153,6 -141,18 +153,21 @@@
          "CounterHTOff": "3"
      },
      {
++<<<<<<< HEAD
++=======
+         "PEBS": "2",
+         "EventCode": "0xCD",
+         "Counter": "3",
+         "UMask": "0x2",
+         "EventName": "MEM_TRANS_RETIRED.PRECISE_STORE",
+         "SampleAfterValue": "2000003",
+         "BriefDescription": "Sample stores and collect precise store operation via PEBS record. PMC3 only.",
+         "PRECISE_STORE": "1",
+         "TakenAlone": "1",
+         "CounterHTOff": "3"
+     },
+     {
++>>>>>>> 5b50758c4b5e (perf vendor events intel: Update IvyTown files to V20)
          "EventCode": "0xB7, 0xBB",
          "MSRValue": "0x3fffc00244",
          "Counter": "0,1,2,3",
* Unmerged path tools/perf/pmu-events/arch/x86/ivytown/cache.json
* Unmerged path tools/perf/pmu-events/arch/x86/ivytown/memory.json
