# risc
a reimplimentation of Henessy & Patterson's model RISC CPU
(Definitely needs to be updated at some point...)
