Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/CS152B/Desktop/cs152b/Lab1/tb_isim_beh.exe -prj C:/Users/CS152B/Desktop/cs152b/Lab1/tb_beh.prj work.tb work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/CS152B/Desktop/cs152b/Lab1/verilog source files/addbit.v" into library work
Analyzing Verilog file "C:/Users/CS152B/Desktop/cs152b/Lab1/verilog source files/sixteen_bit_adder.v" into library work
Analyzing Verilog file "C:/Users/CS152B/Desktop/cs152b/Lab1/verilog source files/mux.v" into library work
Analyzing Verilog file "C:/Users/CS152B/Desktop/cs152b/Lab1/verilog source files/logical_shift_right.v" into library work
Analyzing Verilog file "C:/Users/CS152B/Desktop/cs152b/Lab1/verilog source files/logical_shift_left.v" into library work
Analyzing Verilog file "C:/Users/CS152B/Desktop/cs152b/Lab1/verilog source files/bitwise_or.v" into library work
Analyzing Verilog file "C:/Users/CS152B/Desktop/cs152b/Lab1/verilog source files/bitwise_inv.v" into library work
Analyzing Verilog file "C:/Users/CS152B/Desktop/cs152b/Lab1/verilog source files/bitwise_and.v" into library work
Analyzing Verilog file "C:/Users/CS152B/Desktop/cs152b/Lab1/verilog source files/arithmetic_shift_right.v" into library work
Analyzing Verilog file "C:/Users/CS152B/Desktop/cs152b/Lab1/verilog source files/arithmetic_shift_left.v" into library work
Analyzing Verilog file "C:/Users/CS152B/Desktop/cs152b/Lab1/verilog source files/sixteen_bit_alu.v" into library work
Analyzing Verilog file "C:/Users/CS152B/Desktop/cs152b/Lab1/verilog source files/register_file.v" into library work
Analyzing Verilog file "C:/Users/CS152B/Desktop/cs152b/Lab1/verilog source files/tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module mux
Compiling module addbit
Compiling module sixteen_bit_adder_signed_default
Compiling module bitwise_or
Compiling module bitwise_and
Compiling module bitwise_inv
Compiling module logical_shift_left
Compiling module logical_shift_right
Compiling module arithmetic_shift_left
Compiling module arithmetic_shift_right
Compiling module sixteen_bit_alu_default
ERROR:Simulator:799 - Unsupported net type
Compiling module register_file
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable C:/Users/CS152B/Desktop/cs152b/Lab1/tb_isim_beh.exe
Fuse Memory Usage: 29800 KB
Fuse CPU Usage: 592 ms
