module and_tb();
   reg a;
   reg b;
   reg expected;
   
   wire c;

   and  u1(c, a, b);

   initial 
     begin
	a = 0;
	b = 0;
	expected = 0;

	#10 a = 0;
	b = 1;
	expected = 0;
	
	#10 a = 1;
	b = 0;
	expected = 0;
	
	#10 a = 1;
	b = 1;
	expected = 1;
     end

   initial
     $monitor("and %d %b %b (%b %b)", $time, a, b, c, expected);
   
endmodule
