OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
clock_tree_synthesis -sink_clustering_enable -balance_levels -distance_between_buffers 60
[INFO CTS-0050] Root buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0051] Sink buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    BUFx24_ASAP7_75t_R
[INFO CTS-0049] Characterization buffer is BUFx24_ASAP7_75t_R.
[INFO CTS-0039] Number of created patterns = 4200.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           20          1           7           
[WARNING CTS-0043] 560 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 2611.
[INFO CTS-0047]     Number of keys in characterization LUT: 305.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 4370 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 4370.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 1350  dbu (1 um).
[INFO CTS-0021]  Distance between buffers: 22 units (60 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 30 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 238.
[INFO CTS-0024]  Normalized sink region: [(5.62642, 3.74211), (106.565, 107.675)].
[INFO CTS-0025]     Width:  100.9384.
[INFO CTS-0026]     Height: 103.9329.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 119
    Sub-region size: 100.9384 X 51.9664
[INFO CTS-0034]     Segment length (rounded): 26.
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 0 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 60
    Sub-region size: 50.4692 X 51.9664
[INFO CTS-0034]     Segment length (rounded): 26.
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 101 inSlew: 1 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 3
      location: 0.25 buffer: BUFx24_ASAP7_75t_R
    Key: 0 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 2 delay: 1
 Level 3
    Direction: Vertical
    Sinks per sub-region: 30
    Sub-region size: 50.4692 X 25.9832
[INFO CTS-0034]     Segment length (rounded): 12.
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 14 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
 Level 4
    Direction: Horizontal
    Sinks per sub-region: 15
    Sub-region size: 25.2346 X 25.9832
[INFO CTS-0034]     Segment length (rounded): 12.
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 14 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
 Level 5
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 25.2346 X 12.9916
[INFO CTS-0034]     Segment length (rounded): 6.
    Key: 42 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 6 delay: 1
 Out of 14 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 238.
[INFO CTS-0018]     Created 275 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 4.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 4.
[INFO CTS-0015]     Created 275 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:1, 5:5, 6:6, 7:5, 8:8, 9:6, 10:3, 11:1, 12:6, 13:6, 14:9, 15:16, 16:21, 17:19, 18:33, 19:36, 20:25, 21:34, 22:16, 23:6, 24:8..
[INFO CTS-0017]     Max level of the clock tree: 5.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 4370
[INFO CTS-0100]  Leaf buffers 238
[INFO CTS-0101]  Average sink wire length 246.56 um
[INFO CTS-0102]  Path depth 4 - 4
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 6869 u^2 32% utilization.
[INFO RSZ-0058] Using max wire length 162um.
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 6869 u^2 32% utilization.
Placement Analysis
---------------------------------
total displacement        321.6 u
average displacement        0.0 u
max displacement            1.2 u
original HPWL          144444.6 u
legalized HPWL         148491.0 u
delta HPWL                    3 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0094] Found 48 endpoints with setup violations.
[INFO RSZ-0040] Inserted 47 buffers.
[INFO RSZ-0041] Resized 1 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
Error: cts.tcl, 111 couldn't execute "eqy": no such file or directory
Command exited with non-zero status 1
Elapsed time: 0:29.50[h:]min:sec. CPU time: user 29.34 sys 0.15 (99%). Peak memory: 529080KB.
