Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Final_Parallel\DECA\deca_graphics\hardware\deca_vip.qsys --block-symbol-file --output-directory=C:\Final_Parallel\DECA\deca_graphics\hardware\deca_vip --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading hardware/deca_vip.qsys
Progress: Reading input file
Progress: Adding alt_vip_cpr_1 [alt_vip_cpr 13.1]
Progress: Parameterizing module alt_vip_cpr_1
Progress: Adding alt_vip_cpr_2 [alt_vip_cpr 13.1]
Progress: Parameterizing module alt_vip_cpr_2
Progress: Adding alt_vip_vfr_1 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_1
Progress: Adding alt_vip_vfr_2 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_2
Progress: Adding altpll_mipi [altpll 15.0]
Progress: Parameterizing module altpll_mipi
Progress: Adding altpll_sys [altpll 15.0]
Progress: Parameterizing module altpll_sys
Progress: Adding clk_50 [clock_source 15.0]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_vip [altera_clock_bridge 15.0]
Progress: Parameterizing module clock_bridge_vip
Progress: Adding ddr3_status [altera_avalon_pio 15.0]
Progress: Parameterizing module ddr3_status
Progress: Adding hdmi_cvo [alt_vip_cl_cvo 15.0]
Progress: Parameterizing module hdmi_cvo
Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_mipi
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding mem_if_ddr3_emif [altera_mem_if_ddr3_emif 15.0]
Progress: Parameterizing module mem_if_ddr3_emif
Progress: Adding nios2_gen2 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2
Progress: Adding sw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 15.0]
Progress: Parameterizing module timer
Progress: Adding tpg [alt_vip_cl_tpg 15.0]
Progress: Parameterizing module tpg
Progress: Adding vip_mixer [alt_vip_cl_mixer 15.0]
Progress: Parameterizing module vip_mixer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: deca_vip.alt_vip_vfr_1: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: deca_vip.ddr3_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: deca_vip.hdmi_cvo.scheduler.cmd_control_slave: scheduler.cmd_control_slave must be connected to an Avalon-ST sink
Warning: deca_vip.hdmi_cvo.scheduler.resp_control_slave: scheduler.resp_control_slave must be connected to an Avalon-ST source
Warning: deca_vip.mem_if_ddr3_emif.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: deca_vip.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: deca_vip.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: deca_vip.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: deca_vip.altpll_mipi: altpll_mipi.areset_conduit must be exported, or connected to a matching conduit.
Warning: deca_vip.altpll_mipi: altpll_mipi.locked_conduit must be exported, or connected to a matching conduit.
Warning: deca_vip.altpll_mipi: altpll_mipi.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: deca_vip.altpll_sys: altpll_sys.areset_conduit must be exported, or connected to a matching conduit.
Warning: deca_vip.altpll_sys: altpll_sys.locked_conduit must be exported, or connected to a matching conduit.
Warning: deca_vip.altpll_sys: altpll_sys.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: deca_vip.altpll_sys: altpll_sys.pll_slave must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Final_Parallel\DECA\deca_graphics\hardware\deca_vip.qsys --synthesis=VERILOG --output-directory=C:\Final_Parallel\DECA\deca_graphics\hardware\deca_vip\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading hardware/deca_vip.qsys
Progress: Reading input file
Progress: Adding alt_vip_cpr_1 [alt_vip_cpr 13.1]
Progress: Parameterizing module alt_vip_cpr_1
Progress: Adding alt_vip_cpr_2 [alt_vip_cpr 13.1]
Progress: Parameterizing module alt_vip_cpr_2
Progress: Adding alt_vip_vfr_1 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_1
Progress: Adding alt_vip_vfr_2 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_2
Progress: Adding altpll_mipi [altpll 15.0]
Progress: Parameterizing module altpll_mipi
Progress: Adding altpll_sys [altpll 15.0]
Progress: Parameterizing module altpll_sys
Progress: Adding clk_50 [clock_source 15.0]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_vip [altera_clock_bridge 15.0]
Progress: Parameterizing module clock_bridge_vip
Progress: Adding ddr3_status [altera_avalon_pio 15.0]
Progress: Parameterizing module ddr3_status
Progress: Adding hdmi_cvo [alt_vip_cl_cvo 15.0]
Progress: Parameterizing module hdmi_cvo
Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_mipi
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led [altera_avalon_pio 15.0]
Progress: Parameterizing module led
Progress: Adding mem_if_ddr3_emif [altera_mem_if_ddr3_emif 15.0]
Progress: Parameterizing module mem_if_ddr3_emif
Progress: Adding nios2_gen2 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module onchip_memory2
Progress: Adding sw [altera_avalon_pio 15.0]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 15.0]
Progress: Parameterizing module timer
Progress: Adding tpg [alt_vip_cl_tpg 15.0]
Progress: Parameterizing module tpg
Progress: Adding vip_mixer [alt_vip_cl_mixer 15.0]
Progress: Parameterizing module vip_mixer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: deca_vip.alt_vip_vfr_1: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/altera/15.0/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: deca_vip.ddr3_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: deca_vip.hdmi_cvo.scheduler.cmd_control_slave: scheduler.cmd_control_slave must be connected to an Avalon-ST sink
Warning: deca_vip.hdmi_cvo.scheduler.resp_control_slave: scheduler.resp_control_slave must be connected to an Avalon-ST source
Warning: deca_vip.mem_if_ddr3_emif.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: deca_vip.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: deca_vip.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: deca_vip.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Warning: deca_vip.altpll_mipi: altpll_mipi.areset_conduit must be exported, or connected to a matching conduit.
Warning: deca_vip.altpll_mipi: altpll_mipi.locked_conduit must be exported, or connected to a matching conduit.
Warning: deca_vip.altpll_mipi: altpll_mipi.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: deca_vip.altpll_sys: altpll_sys.areset_conduit must be exported, or connected to a matching conduit.
Warning: deca_vip.altpll_sys: altpll_sys.locked_conduit must be exported, or connected to a matching conduit.
Warning: deca_vip.altpll_sys: altpll_sys.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: deca_vip.altpll_sys: altpll_sys.pll_slave must be connected to an Avalon-MM master
Info: deca_vip: Generating deca_vip "deca_vip" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink4
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux_001.sink6
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux_001.sink8
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux_001.sink9
Info: Inserting clock-crossing logic between alt_vip_vfr_1_avalon_master_to_mem_if_ddr3_emif_avl_cmd_width_adapter.src and cmd_mux.sink0
Info: Inserting clock-crossing logic between nios2_gen2_data_master_to_mem_if_ddr3_emif_avl_cmd_width_adapter.src and cmd_mux.sink1
Info: Inserting clock-crossing logic between nios2_gen2_instruction_master_to_mem_if_ddr3_emif_avl_cmd_width_adapter.src and cmd_mux.sink2
Info: Inserting clock-crossing logic between mem_if_ddr3_emif_avl_to_alt_vip_vfr_1_avalon_master_rsp_width_adapter.src and rsp_mux.sink0
Info: Inserting clock-crossing logic between mem_if_ddr3_emif_avl_to_nios2_gen2_data_master_rsp_width_adapter.src and rsp_mux_001.sink0
Info: Inserting clock-crossing logic between mem_if_ddr3_emif_avl_to_nios2_gen2_instruction_master_rsp_width_adapter.src and rsp_mux_002.sink0
Info: alt_vip_cpr_1: "deca_vip" instantiated alt_vip_cpr "alt_vip_cpr_1"
Info: alt_vip_vfr_1: "deca_vip" instantiated alt_vip_vfr "alt_vip_vfr_1"
Info: altpll_mipi: "deca_vip" instantiated altpll "altpll_mipi"
Info: altpll_sys: "deca_vip" instantiated altpll "altpll_sys"
Info: ddr3_status: Starting RTL generation for module 'deca_vip_ddr3_status'
Info: ddr3_status:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=deca_vip_ddr3_status --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6782_6945148455266790586.dir/0007_ddr3_status_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6782_6945148455266790586.dir/0007_ddr3_status_gen//deca_vip_ddr3_status_component_configuration.pl  --do_build_sim=0  ]
Info: ddr3_status: Done RTL generation for module 'deca_vip_ddr3_status'
Info: ddr3_status: "deca_vip" instantiated altera_avalon_pio "ddr3_status"
Info: hdmi_cvo: "deca_vip" instantiated alt_vip_cl_cvo "hdmi_cvo"
Info: jtag_uart: Starting RTL generation for module 'deca_vip_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=deca_vip_jtag_uart --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6782_6945148455266790586.dir/0008_jtag_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6782_6945148455266790586.dir/0008_jtag_uart_gen//deca_vip_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'deca_vip_jtag_uart'
Info: jtag_uart: "deca_vip" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led: Starting RTL generation for module 'deca_vip_led'
Info: led:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=deca_vip_led --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6782_6945148455266790586.dir/0009_led_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6782_6945148455266790586.dir/0009_led_gen//deca_vip_led_component_configuration.pl  --do_build_sim=0  ]
Info: led: Done RTL generation for module 'deca_vip_led'
Info: led: "deca_vip" instantiated altera_avalon_pio "led"
Info: mem_if_ddr3_emif: "deca_vip" instantiated altera_mem_if_ddr3_emif "mem_if_ddr3_emif"
Info: nios2_gen2: "deca_vip" instantiated altera_nios2_gen2 "nios2_gen2"
Info: onchip_memory2: Starting RTL generation for module 'deca_vip_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=deca_vip_onchip_memory2 --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6782_6945148455266790586.dir/0010_onchip_memory2_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6782_6945148455266790586.dir/0010_onchip_memory2_gen//deca_vip_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'deca_vip_onchip_memory2'
Info: onchip_memory2: "deca_vip" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: sw: Starting RTL generation for module 'deca_vip_sw'
Info: sw:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=deca_vip_sw --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6782_6945148455266790586.dir/0011_sw_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6782_6945148455266790586.dir/0011_sw_gen//deca_vip_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'deca_vip_sw'
Info: sw: "deca_vip" instantiated altera_avalon_pio "sw"
Info: sysid_qsys: "deca_vip" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer: Starting RTL generation for module 'deca_vip_timer'
Info: timer:   Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=deca_vip_timer --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6782_6945148455266790586.dir/0013_timer_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6782_6945148455266790586.dir/0013_timer_gen//deca_vip_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'deca_vip_timer'
Info: timer: "deca_vip" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "deca_vip" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "deca_vip" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "deca_vip" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "deca_vip" instantiated altera_reset_controller "rst_controller"
Info: din0: "alt_vip_cpr_1" instantiated alt_avalon_st_input "din0"
Info: dout0_takeb_muxinst: "alt_vip_cpr_1" instantiated alt_cusp_muxbin2 "dout0_takeb_muxinst"
Info: dout0_wdata_muxinst: "alt_vip_cpr_1" instantiated alt_cusp_muxhot16 "dout0_wdata_muxinst"
Info: dout0: "alt_vip_cpr_1" instantiated alt_avalon_st_output "dout0"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/alt_cusp150_package.vhd
Info: din0_non_img_buffer_regs: "alt_vip_cpr_1" instantiated alt_reg "din0_non_img_buffer_regs"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/alt_cusp150_package.vhd
Info: pc: "alt_vip_cpr_1" instantiated alt_pc "pc"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/alt_cusp150_package.vhd
Info: ctrl_cnt_id_1008_line254: "alt_vip_cpr_1" instantiated alt_au "ctrl_cnt_id_1008_line254"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/alt_cusp150_package.vhd
Info: fu_id_1314_line242_28: "alt_vip_cpr_1" instantiated alt_cmp "fu_id_1314_line242_28"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/alt_cusp150_package.vhd
Info: clocksource: "alt_vip_cpr_1" instantiated alt_cusp_testbench_clock "clocksource"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/alt_cusp150_package.vhd
Info: video_in: "hdmi_cvo" instantiated alt_vip_video_input_bridge "video_in"
Info: scheduler: "hdmi_cvo" instantiated alt_vip_cvo_scheduler "scheduler"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/alt_vip_common_pkg.sv
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/alt_vip_common_event_packet_encode.sv
Info: cvo_core: "hdmi_cvo" instantiated alt_vip_cvo_core "cvo_core"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/alt_vip_common_pkg.sv
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/alt_vip_common_event_packet_encode.sv
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/alt_vip_common_event_packet_decode.sv
Info: pll0: "mem_if_ddr3_emif" instantiated altera_mem_if_ddr3_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating altgpio
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the deca_vip_mem_if_ddr3_emif_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "mem_if_ddr3_emif" instantiated altera_mem_if_ddr3_phy_core "p0"
Info: m0: "mem_if_ddr3_emif" instantiated altera_mem_if_ddr3_afi_mux "m0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "mem_if_ddr3_emif" instantiated altera_mem_if_ddr3_qseq "s0"
Info: c0: "mem_if_ddr3_emif" instantiated altera_mem_if_nextgen_ddr3_controller "c0"
Info: cpu: Starting RTL generation for module 'deca_vip_nios2_gen2_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=deca_vip_nios2_gen2_cpu --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6782_6945148455266790586.dir/0021_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6782_6945148455266790586.dir/0021_cpu_gen//deca_vip_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.12.12 21:37:41 (*) Starting Nios II generation
Info: cpu: # 2015.12.12 21:37:41 (*)   Checking for plaintext license.
Info: cpu: # 2015.12.12 21:37:46 (*)   Plaintext license not found.
Info: cpu: # 2015.12.12 21:37:46 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2015.12.12 21:37:50 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2015.12.12 21:37:50 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.12.12 21:37:50 (*)   Creating all objects for CPU
Info: cpu: # 2015.12.12 21:37:50 (*)     Testbench
Info: cpu: # 2015.12.12 21:37:50 (*)     Instruction decoding
Info: cpu: # 2015.12.12 21:37:50 (*)       Instruction fields
Info: cpu: # 2015.12.12 21:37:51 (*)       Instruction decodes
Info: cpu: # 2015.12.12 21:37:52 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2015.12.12 21:37:52 (*)       Instruction controls
Info: cpu: # 2015.12.12 21:37:53 (*)     Pipeline frontend
Info: cpu: # 2015.12.12 21:37:53 (*)     Pipeline backend
Info: cpu: # 2015.12.12 21:38:01 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.12.12 21:38:08 (*)   Creating encrypted RTL
Info: cpu: # 2015.12.12 21:38:10 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'deca_vip_nios2_gen2_cpu'
Info: cpu: "nios2_gen2" instantiated altera_nios2_gen2_unit "cpu"
Info: alt_vip_vfr_1_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "alt_vip_vfr_1_avalon_master_translator"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/altera_merlin_master_translator.sv
Info: mem_if_ddr3_emif_avl_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "mem_if_ddr3_emif_avl_translator"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/altera_merlin_slave_translator.sv
Info: alt_vip_vfr_1_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "alt_vip_vfr_1_avalon_master_agent"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/altera_merlin_master_agent.sv
Info: mem_if_ddr3_emif_avl_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "mem_if_ddr3_emif_avl_agent"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: mem_if_ddr3_emif_avl_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "mem_if_ddr3_emif_avl_agent_rsp_fifo"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: nios2_gen2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_data_master_limiter"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/altera_avalon_sc_fifo.v
Info: mem_if_ddr3_emif_avl_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "mem_if_ddr3_emif_avl_burst_adapter"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/altera_merlin_arbitrator.sv
Info: alt_vip_vfr_1_avalon_master_to_mem_if_ddr3_emif_avl_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "alt_vip_vfr_1_avalon_master_to_mem_if_ddr3_emif_avl_cmd_width_adapter"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Final_Parallel/DECA/deca_graphics/hardware/deca_vip/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: ng0: "c0" instantiated altera_mem_if_nextgen_ddr3_controller_core "ng0"
Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: deca_vip: Done "deca_vip" with 71 modules, 247 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
