vendor_name = ModelSim
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_A.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_B.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_C.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_D.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_E.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_F.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_G.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_D-Trigger.v
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_Counter.v
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform1.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform2.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform3.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform4.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform5.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform6.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_encoder.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_main.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform7.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_decoder_yx1.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform8.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_decoder_yx2.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform9.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_decoder_yx3.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform10.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_decoder_main.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform11.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/NOT_A-G.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/FD.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/main.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DC.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/BCD.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_DC_RE_yx1.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform12.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_DC_RE_yx2.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform13.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_DC_RE_yx3.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform14.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DC_Reverse.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform15.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform16.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_decoder_yx0.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform17.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/DZ1_Quartus_DC_RE_yx0.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform18.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/main_prom.bdf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/Waveform19.vwf
source_file = 1, E:/3k-6s/CUiMP/DZ1/DZ1_Quartus/db/DZ1_Quartus.cbx.xml
design_name = main_prom
instance = comp, \a~output , a~output, main_prom, 1
instance = comp, \b~output , b~output, main_prom, 1
instance = comp, \c~output , c~output, main_prom, 1
instance = comp, \d~output , d~output, main_prom, 1
instance = comp, \e~output , e~output, main_prom, 1
instance = comp, \f~output , f~output, main_prom, 1
instance = comp, \g~output , g~output, main_prom, 1
instance = comp, \CLK~input , CLK~input, main_prom, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, main_prom, 1
instance = comp, \inst4|out_pos[2]~2 , inst4|out_pos[2]~2, main_prom, 1
instance = comp, \inst4|out_pos[2] , inst4|out_pos[2], main_prom, 1
instance = comp, \inst4|out_pos~0 , inst4|out_pos~0, main_prom, 1
instance = comp, \inst4|out_pos[1] , inst4|out_pos[1], main_prom, 1
instance = comp, \inst4|out_pos~1 , inst4|out_pos~1, main_prom, 1
instance = comp, \inst4|out_pos[0] , inst4|out_pos[0], main_prom, 1
instance = comp, \inst|inst|inst6 , inst|inst|inst6, main_prom, 1
instance = comp, \inst|inst2|inst4 , inst|inst2|inst4, main_prom, 1
instance = comp, \inst|inst3|inst~0 , inst|inst3|inst~0, main_prom, 1
instance = comp, \inst|inst5|not_x1 , inst|inst5|not_x1, main_prom, 1
instance = comp, \inst|inst6|not_x5 , inst|inst6|not_x5, main_prom, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
