<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,   355, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 1329, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   379, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   335, user inline pragmas are applied</column>
            <column name="">(4) simplification,   331, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 2158, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   364, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   364, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   364, apply array reshape pragmas</column>
            <column name="">(5) access patterns,   329, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   329, loop and instruction simplification</column>
            <column name="">(2) parallelization,   329, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,   329, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,   329, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,   501, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,   551, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="forward" col1="gemm.cpp:111" col2="355" col3="331" col4="329" col5="329" col6="551">
                    <row id="2" col0="node2" col1="gemm.cpp:67" col2="141" col3="224" col4="219" col5="219" col6="282"/>
                    <row id="1" col0="node1" col1="gemm.cpp:38" col2="82" col3="51" col4="39" col5="39" col6="75"/>
                    <row id="3" col0="node0" col1="gemm.cpp:17" col2="63" col3="31" col4="31" col5="31" col6="51"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

