<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="floating_point_0_synth_1" LaunchDir="C:/Users/chenzhiyuan/source/vscode/verilog/comprehensive_designing/comprehensive_designing.runs/floating_point_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

