-- This file has been generated by specsgen. Do not modify by hand!

module Unison.Target.Minimal.SpecsGen.MinimalRegisterClassDecl
       (MinimalRegisterClass(..)) where
 
data MinimalRegisterClass = M32
                          | R32
                          deriving (Eq, Ord, Read, Show)

