/**
 * \file IfxDma_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_DMA/V0.2.1.1.5
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Dma_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Dma_Registers
 * 
 */
#ifndef IFXDMA_BF_H
#define IFXDMA_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Dma_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_DMA_CLC_Bits.DISR */
#define IFX_DMA_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_DMA_CLC_Bits.DISR */
#define IFX_DMA_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CLC_Bits.DISR */
#define IFX_DMA_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_DMA_CLC_Bits.DISS */
#define IFX_DMA_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_DMA_CLC_Bits.DISS */
#define IFX_DMA_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CLC_Bits.DISS */
#define IFX_DMA_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_DMA_CLC_Bits.EDIS */
#define IFX_DMA_CLC_EDIS_LEN (1u)

/** \brief Mask for Ifx_DMA_CLC_Bits.EDIS */
#define IFX_DMA_CLC_EDIS_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CLC_Bits.EDIS */
#define IFX_DMA_CLC_EDIS_OFF (3u)

/** \brief Length for Ifx_DMA_OTSS_Bits.TGS */
#define IFX_DMA_OTSS_TGS_LEN (4u)

/** \brief Mask for Ifx_DMA_OTSS_Bits.TGS */
#define IFX_DMA_OTSS_TGS_MSK (0xfu)

/** \brief Offset for Ifx_DMA_OTSS_Bits.TGS */
#define IFX_DMA_OTSS_TGS_OFF (0u)

/** \brief Length for Ifx_DMA_OTSS_Bits.TGB */
#define IFX_DMA_OTSS_TGB_LEN (1u)

/** \brief Mask for Ifx_DMA_OTSS_Bits.TGB */
#define IFX_DMA_OTSS_TGB_MSK (0x1u)

/** \brief Offset for Ifx_DMA_OTSS_Bits.TGB */
#define IFX_DMA_OTSS_TGB_OFF (14u)

/** \brief Length for Ifx_DMA_OTSS_Bits.TG_P */
#define IFX_DMA_OTSS_TG_P_LEN (1u)

/** \brief Mask for Ifx_DMA_OTSS_Bits.TG_P */
#define IFX_DMA_OTSS_TG_P_MSK (0x1u)

/** \brief Offset for Ifx_DMA_OTSS_Bits.TG_P */
#define IFX_DMA_OTSS_TG_P_OFF (15u)

/** \brief Length for Ifx_DMA_ID_Bits.MOD_REV */
#define IFX_DMA_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_DMA_ID_Bits.MOD_REV */
#define IFX_DMA_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_DMA_ID_Bits.MOD_REV */
#define IFX_DMA_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_DMA_ID_Bits.MOD_TYPE */
#define IFX_DMA_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_DMA_ID_Bits.MOD_TYPE */
#define IFX_DMA_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_DMA_ID_Bits.MOD_TYPE */
#define IFX_DMA_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_DMA_ID_Bits.MOD_NUM */
#define IFX_DMA_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_DMA_ID_Bits.MOD_NUM */
#define IFX_DMA_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_DMA_ID_Bits.MOD_NUM */
#define IFX_DMA_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_DMA_PROT_Bits.STATE */
#define IFX_DMA_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_DMA_PROT_Bits.STATE */
#define IFX_DMA_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_DMA_PROT_Bits.STATE */
#define IFX_DMA_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_DMA_PROT_Bits.SWEN */
#define IFX_DMA_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_DMA_PROT_Bits.SWEN */
#define IFX_DMA_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_DMA_PROT_Bits.SWEN */
#define IFX_DMA_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_DMA_PROT_Bits.VM */
#define IFX_DMA_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_DMA_PROT_Bits.VM */
#define IFX_DMA_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_DMA_PROT_Bits.VM */
#define IFX_DMA_PROT_VM_OFF (16u)

/** \brief Length for Ifx_DMA_PROT_Bits.VMEN */
#define IFX_DMA_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_DMA_PROT_Bits.VMEN */
#define IFX_DMA_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_DMA_PROT_Bits.VMEN */
#define IFX_DMA_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_DMA_PROT_Bits.PRS */
#define IFX_DMA_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_DMA_PROT_Bits.PRS */
#define IFX_DMA_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_DMA_PROT_Bits.PRS */
#define IFX_DMA_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_DMA_PROT_Bits.PRSEN */
#define IFX_DMA_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_DMA_PROT_Bits.PRSEN */
#define IFX_DMA_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_DMA_PROT_Bits.PRSEN */
#define IFX_DMA_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_DMA_PROT_Bits.TAGID */
#define IFX_DMA_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_DMA_PROT_Bits.TAGID */
#define IFX_DMA_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_DMA_PROT_Bits.TAGID */
#define IFX_DMA_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_DMA_PROT_Bits.ODEF */
#define IFX_DMA_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_DMA_PROT_Bits.ODEF */
#define IFX_DMA_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_DMA_PROT_Bits.ODEF */
#define IFX_DMA_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_DMA_PROT_Bits.OWEN */
#define IFX_DMA_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_DMA_PROT_Bits.OWEN */
#define IFX_DMA_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_DMA_PROT_Bits.OWEN */
#define IFX_DMA_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_DMA_PROTCSE_Bits.STATE */
#define IFX_DMA_PROTCSE_STATE_LEN (3u)

/** \brief Mask for Ifx_DMA_PROTCSE_Bits.STATE */
#define IFX_DMA_PROTCSE_STATE_MSK (0x7u)

/** \brief Offset for Ifx_DMA_PROTCSE_Bits.STATE */
#define IFX_DMA_PROTCSE_STATE_OFF (0u)

/** \brief Length for Ifx_DMA_PROTCSE_Bits.SWEN */
#define IFX_DMA_PROTCSE_SWEN_LEN (1u)

/** \brief Mask for Ifx_DMA_PROTCSE_Bits.SWEN */
#define IFX_DMA_PROTCSE_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_DMA_PROTCSE_Bits.SWEN */
#define IFX_DMA_PROTCSE_SWEN_OFF (3u)

/** \brief Length for Ifx_DMA_PROTCSE_Bits.CSTAGOFF */
#define IFX_DMA_PROTCSE_CSTAGOFF_LEN (3u)

/** \brief Mask for Ifx_DMA_PROTCSE_Bits.CSTAGOFF */
#define IFX_DMA_PROTCSE_CSTAGOFF_MSK (0x7u)

/** \brief Offset for Ifx_DMA_PROTCSE_Bits.CSTAGOFF */
#define IFX_DMA_PROTCSE_CSTAGOFF_OFF (8u)

/** \brief Length for Ifx_DMA_PROTCSE_Bits.CSEN */
#define IFX_DMA_PROTCSE_CSEN_LEN (1u)

/** \brief Mask for Ifx_DMA_PROTCSE_Bits.CSEN */
#define IFX_DMA_PROTCSE_CSEN_MSK (0x1u)

/** \brief Offset for Ifx_DMA_PROTCSE_Bits.CSEN */
#define IFX_DMA_PROTCSE_CSEN_OFF (11u)

/** \brief Length for Ifx_DMA_PROTCSE_Bits.VM */
#define IFX_DMA_PROTCSE_VM_LEN (3u)

/** \brief Mask for Ifx_DMA_PROTCSE_Bits.VM */
#define IFX_DMA_PROTCSE_VM_MSK (0x7u)

/** \brief Offset for Ifx_DMA_PROTCSE_Bits.VM */
#define IFX_DMA_PROTCSE_VM_OFF (16u)

/** \brief Length for Ifx_DMA_PROTCSE_Bits.VMEN */
#define IFX_DMA_PROTCSE_VMEN_LEN (1u)

/** \brief Mask for Ifx_DMA_PROTCSE_Bits.VMEN */
#define IFX_DMA_PROTCSE_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_DMA_PROTCSE_Bits.VMEN */
#define IFX_DMA_PROTCSE_VMEN_OFF (19u)

/** \brief Length for Ifx_DMA_PROTCSE_Bits.PRS */
#define IFX_DMA_PROTCSE_PRS_LEN (3u)

/** \brief Mask for Ifx_DMA_PROTCSE_Bits.PRS */
#define IFX_DMA_PROTCSE_PRS_MSK (0x7u)

/** \brief Offset for Ifx_DMA_PROTCSE_Bits.PRS */
#define IFX_DMA_PROTCSE_PRS_OFF (20u)

/** \brief Length for Ifx_DMA_PROTCSE_Bits.PRSEN */
#define IFX_DMA_PROTCSE_PRSEN_LEN (1u)

/** \brief Mask for Ifx_DMA_PROTCSE_Bits.PRSEN */
#define IFX_DMA_PROTCSE_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_DMA_PROTCSE_Bits.PRSEN */
#define IFX_DMA_PROTCSE_PRSEN_OFF (23u)

/** \brief Length for Ifx_DMA_PROTCSE_Bits.TAGID */
#define IFX_DMA_PROTCSE_TAGID_LEN (6u)

/** \brief Mask for Ifx_DMA_PROTCSE_Bits.TAGID */
#define IFX_DMA_PROTCSE_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_DMA_PROTCSE_Bits.TAGID */
#define IFX_DMA_PROTCSE_TAGID_OFF (24u)

/** \brief Length for Ifx_DMA_PROTCSE_Bits.ODEF */
#define IFX_DMA_PROTCSE_ODEF_LEN (1u)

/** \brief Mask for Ifx_DMA_PROTCSE_Bits.ODEF */
#define IFX_DMA_PROTCSE_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_DMA_PROTCSE_Bits.ODEF */
#define IFX_DMA_PROTCSE_ODEF_OFF (30u)

/** \brief Length for Ifx_DMA_PROTCSE_Bits.OWEN */
#define IFX_DMA_PROTCSE_OWEN_LEN (1u)

/** \brief Mask for Ifx_DMA_PROTCSE_Bits.OWEN */
#define IFX_DMA_PROTCSE_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_DMA_PROTCSE_Bits.OWEN */
#define IFX_DMA_PROTCSE_OWEN_OFF (31u)

/** \brief Length for Ifx_DMA_TIME_Bits.COUNT */
#define IFX_DMA_TIME_COUNT_LEN (32u)

/** \brief Mask for Ifx_DMA_TIME_Bits.COUNT */
#define IFX_DMA_TIME_COUNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_DMA_TIME_Bits.COUNT */
#define IFX_DMA_TIME_COUNT_OFF (0u)

/** \brief Length for Ifx_DMA_ERRSR_Bits.LEC */
#define IFX_DMA_ERRSR_LEC_LEN (7u)

/** \brief Mask for Ifx_DMA_ERRSR_Bits.LEC */
#define IFX_DMA_ERRSR_LEC_MSK (0x7fu)

/** \brief Offset for Ifx_DMA_ERRSR_Bits.LEC */
#define IFX_DMA_ERRSR_LEC_OFF (0u)

/** \brief Length for Ifx_DMA_ERRSR_Bits.NRTRLER */
#define IFX_DMA_ERRSR_NRTRLER_LEN (1u)

/** \brief Mask for Ifx_DMA_ERRSR_Bits.NRTRLER */
#define IFX_DMA_ERRSR_NRTRLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ERRSR_Bits.NRTRLER */
#define IFX_DMA_ERRSR_NRTRLER_OFF (16u)

/** \brief Length for Ifx_DMA_ERRSR_Bits.OVFLER */
#define IFX_DMA_ERRSR_OVFLER_LEN (1u)

/** \brief Mask for Ifx_DMA_ERRSR_Bits.OVFLER */
#define IFX_DMA_ERRSR_OVFLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ERRSR_Bits.OVFLER */
#define IFX_DMA_ERRSR_OVFLER_OFF (18u)

/** \brief Length for Ifx_DMA_CLRE_Bits.CNRTRLER */
#define IFX_DMA_CLRE_CNRTRLER_LEN (1u)

/** \brief Mask for Ifx_DMA_CLRE_Bits.CNRTRLER */
#define IFX_DMA_CLRE_CNRTRLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CLRE_Bits.CNRTRLER */
#define IFX_DMA_CLRE_CNRTRLER_OFF (16u)

/** \brief Length for Ifx_DMA_CLRE_Bits.COVFLER */
#define IFX_DMA_CLRE_COVFLER_LEN (1u)

/** \brief Mask for Ifx_DMA_CLRE_Bits.COVFLER */
#define IFX_DMA_CLRE_COVFLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CLRE_Bits.COVFLER */
#define IFX_DMA_CLRE_COVFLER_OFF (18u)

/** \brief Length for Ifx_DMA_TIMEOCS_Bits.SUS */
#define IFX_DMA_TIMEOCS_SUS_LEN (4u)

/** \brief Mask for Ifx_DMA_TIMEOCS_Bits.SUS */
#define IFX_DMA_TIMEOCS_SUS_MSK (0xfu)

/** \brief Offset for Ifx_DMA_TIMEOCS_Bits.SUS */
#define IFX_DMA_TIMEOCS_SUS_OFF (24u)

/** \brief Length for Ifx_DMA_TIMEOCS_Bits.SUS_P */
#define IFX_DMA_TIMEOCS_SUS_P_LEN (1u)

/** \brief Mask for Ifx_DMA_TIMEOCS_Bits.SUS_P */
#define IFX_DMA_TIMEOCS_SUS_P_MSK (0x1u)

/** \brief Offset for Ifx_DMA_TIMEOCS_Bits.SUS_P */
#define IFX_DMA_TIMEOCS_SUS_P_OFF (28u)

/** \brief Length for Ifx_DMA_TIMEOCS_Bits.SUSSTA */
#define IFX_DMA_TIMEOCS_SUSSTA_LEN (1u)

/** \brief Mask for Ifx_DMA_TIMEOCS_Bits.SUSSTA */
#define IFX_DMA_TIMEOCS_SUSSTA_MSK (0x1u)

/** \brief Offset for Ifx_DMA_TIMEOCS_Bits.SUSSTA */
#define IFX_DMA_TIMEOCS_SUSSTA_OFF (29u)

/** \brief Length for Ifx_DMA_LCLTEST_Bits.LCLT */
#define IFX_DMA_LCLTEST_LCLT_LEN (1u)

/** \brief Mask for Ifx_DMA_LCLTEST_Bits.LCLT */
#define IFX_DMA_LCLTEST_LCLT_MSK (0x1u)

/** \brief Offset for Ifx_DMA_LCLTEST_Bits.LCLT */
#define IFX_DMA_LCLTEST_LCLT_OFF (0u)

/** \brief Length for Ifx_DMA_ME_SR_Bits.RS */
#define IFX_DMA_ME_SR_RS_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_SR_Bits.RS */
#define IFX_DMA_ME_SR_RS_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_SR_Bits.RS */
#define IFX_DMA_ME_SR_RS_OFF (0u)

/** \brief Length for Ifx_DMA_ME_SR_Bits.WS */
#define IFX_DMA_ME_SR_WS_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_SR_Bits.WS */
#define IFX_DMA_ME_SR_WS_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_SR_Bits.WS */
#define IFX_DMA_ME_SR_WS_OFF (4u)

/** \brief Length for Ifx_DMA_ME_SR_Bits.CH */
#define IFX_DMA_ME_SR_CH_LEN (7u)

/** \brief Mask for Ifx_DMA_ME_SR_Bits.CH */
#define IFX_DMA_ME_SR_CH_MSK (0x7fu)

/** \brief Offset for Ifx_DMA_ME_SR_Bits.CH */
#define IFX_DMA_ME_SR_CH_OFF (16u)

/** \brief Length for Ifx_DMA_ME_RDCRC_Bits.RDCRC */
#define IFX_DMA_ME_RDCRC_RDCRC_LEN (32u)

/** \brief Mask for Ifx_DMA_ME_RDCRC_Bits.RDCRC */
#define IFX_DMA_ME_RDCRC_RDCRC_MSK (0xffffffffu)

/** \brief Offset for Ifx_DMA_ME_RDCRC_Bits.RDCRC */
#define IFX_DMA_ME_RDCRC_RDCRC_OFF (0u)

/** \brief Length for Ifx_DMA_ME_SDCRC_Bits.SDCRC */
#define IFX_DMA_ME_SDCRC_SDCRC_LEN (32u)

/** \brief Mask for Ifx_DMA_ME_SDCRC_Bits.SDCRC */
#define IFX_DMA_ME_SDCRC_SDCRC_MSK (0xffffffffu)

/** \brief Offset for Ifx_DMA_ME_SDCRC_Bits.SDCRC */
#define IFX_DMA_ME_SDCRC_SDCRC_OFF (0u)

/** \brief Length for Ifx_DMA_ME_SADR_Bits.SADR */
#define IFX_DMA_ME_SADR_SADR_LEN (32u)

/** \brief Mask for Ifx_DMA_ME_SADR_Bits.SADR */
#define IFX_DMA_ME_SADR_SADR_MSK (0xffffffffu)

/** \brief Offset for Ifx_DMA_ME_SADR_Bits.SADR */
#define IFX_DMA_ME_SADR_SADR_OFF (0u)

/** \brief Length for Ifx_DMA_ME_DADR_Bits.DADR */
#define IFX_DMA_ME_DADR_DADR_LEN (32u)

/** \brief Mask for Ifx_DMA_ME_DADR_Bits.DADR */
#define IFX_DMA_ME_DADR_DADR_MSK (0xffffffffu)

/** \brief Offset for Ifx_DMA_ME_DADR_Bits.DADR */
#define IFX_DMA_ME_DADR_DADR_OFF (0u)

/** \brief Length for Ifx_DMA_ME_ADICR_Bits.SMF */
#define IFX_DMA_ME_ADICR_SMF_LEN (3u)

/** \brief Mask for Ifx_DMA_ME_ADICR_Bits.SMF */
#define IFX_DMA_ME_ADICR_SMF_MSK (0x7u)

/** \brief Offset for Ifx_DMA_ME_ADICR_Bits.SMF */
#define IFX_DMA_ME_ADICR_SMF_OFF (0u)

/** \brief Length for Ifx_DMA_ME_ADICR_Bits.INCS */
#define IFX_DMA_ME_ADICR_INCS_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_ADICR_Bits.INCS */
#define IFX_DMA_ME_ADICR_INCS_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_ADICR_Bits.INCS */
#define IFX_DMA_ME_ADICR_INCS_OFF (3u)

/** \brief Length for Ifx_DMA_ME_ADICR_Bits.DMF */
#define IFX_DMA_ME_ADICR_DMF_LEN (3u)

/** \brief Mask for Ifx_DMA_ME_ADICR_Bits.DMF */
#define IFX_DMA_ME_ADICR_DMF_MSK (0x7u)

/** \brief Offset for Ifx_DMA_ME_ADICR_Bits.DMF */
#define IFX_DMA_ME_ADICR_DMF_OFF (4u)

/** \brief Length for Ifx_DMA_ME_ADICR_Bits.INCD */
#define IFX_DMA_ME_ADICR_INCD_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_ADICR_Bits.INCD */
#define IFX_DMA_ME_ADICR_INCD_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_ADICR_Bits.INCD */
#define IFX_DMA_ME_ADICR_INCD_OFF (7u)

/** \brief Length for Ifx_DMA_ME_ADICR_Bits.CBLS */
#define IFX_DMA_ME_ADICR_CBLS_LEN (4u)

/** \brief Mask for Ifx_DMA_ME_ADICR_Bits.CBLS */
#define IFX_DMA_ME_ADICR_CBLS_MSK (0xfu)

/** \brief Offset for Ifx_DMA_ME_ADICR_Bits.CBLS */
#define IFX_DMA_ME_ADICR_CBLS_OFF (8u)

/** \brief Length for Ifx_DMA_ME_ADICR_Bits.CBLD */
#define IFX_DMA_ME_ADICR_CBLD_LEN (4u)

/** \brief Mask for Ifx_DMA_ME_ADICR_Bits.CBLD */
#define IFX_DMA_ME_ADICR_CBLD_MSK (0xfu)

/** \brief Offset for Ifx_DMA_ME_ADICR_Bits.CBLD */
#define IFX_DMA_ME_ADICR_CBLD_OFF (12u)

/** \brief Length for Ifx_DMA_ME_ADICR_Bits.SHCT */
#define IFX_DMA_ME_ADICR_SHCT_LEN (4u)

/** \brief Mask for Ifx_DMA_ME_ADICR_Bits.SHCT */
#define IFX_DMA_ME_ADICR_SHCT_MSK (0xfu)

/** \brief Offset for Ifx_DMA_ME_ADICR_Bits.SHCT */
#define IFX_DMA_ME_ADICR_SHCT_OFF (16u)

/** \brief Length for Ifx_DMA_ME_ADICR_Bits.SCBE */
#define IFX_DMA_ME_ADICR_SCBE_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_ADICR_Bits.SCBE */
#define IFX_DMA_ME_ADICR_SCBE_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_ADICR_Bits.SCBE */
#define IFX_DMA_ME_ADICR_SCBE_OFF (20u)

/** \brief Length for Ifx_DMA_ME_ADICR_Bits.DCBE */
#define IFX_DMA_ME_ADICR_DCBE_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_ADICR_Bits.DCBE */
#define IFX_DMA_ME_ADICR_DCBE_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_ADICR_Bits.DCBE */
#define IFX_DMA_ME_ADICR_DCBE_OFF (21u)

/** \brief Length for Ifx_DMA_ME_ADICR_Bits.STAMP */
#define IFX_DMA_ME_ADICR_STAMP_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_ADICR_Bits.STAMP */
#define IFX_DMA_ME_ADICR_STAMP_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_ADICR_Bits.STAMP */
#define IFX_DMA_ME_ADICR_STAMP_OFF (22u)

/** \brief Length for Ifx_DMA_ME_ADICR_Bits.WRPSE */
#define IFX_DMA_ME_ADICR_WRPSE_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_ADICR_Bits.WRPSE */
#define IFX_DMA_ME_ADICR_WRPSE_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_ADICR_Bits.WRPSE */
#define IFX_DMA_ME_ADICR_WRPSE_OFF (24u)

/** \brief Length for Ifx_DMA_ME_ADICR_Bits.WRPDE */
#define IFX_DMA_ME_ADICR_WRPDE_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_ADICR_Bits.WRPDE */
#define IFX_DMA_ME_ADICR_WRPDE_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_ADICR_Bits.WRPDE */
#define IFX_DMA_ME_ADICR_WRPDE_OFF (25u)

/** \brief Length for Ifx_DMA_ME_ADICR_Bits.INTCT */
#define IFX_DMA_ME_ADICR_INTCT_LEN (2u)

/** \brief Mask for Ifx_DMA_ME_ADICR_Bits.INTCT */
#define IFX_DMA_ME_ADICR_INTCT_MSK (0x3u)

/** \brief Offset for Ifx_DMA_ME_ADICR_Bits.INTCT */
#define IFX_DMA_ME_ADICR_INTCT_OFF (26u)

/** \brief Length for Ifx_DMA_ME_ADICR_Bits.IRDV */
#define IFX_DMA_ME_ADICR_IRDV_LEN (4u)

/** \brief Mask for Ifx_DMA_ME_ADICR_Bits.IRDV */
#define IFX_DMA_ME_ADICR_IRDV_MSK (0xfu)

/** \brief Offset for Ifx_DMA_ME_ADICR_Bits.IRDV */
#define IFX_DMA_ME_ADICR_IRDV_OFF (28u)

/** \brief Length for Ifx_DMA_ME_CHCR_Bits.TREL */
#define IFX_DMA_ME_CHCR_TREL_LEN (14u)

/** \brief Mask for Ifx_DMA_ME_CHCR_Bits.TREL */
#define IFX_DMA_ME_CHCR_TREL_MSK (0x3fffu)

/** \brief Offset for Ifx_DMA_ME_CHCR_Bits.TREL */
#define IFX_DMA_ME_CHCR_TREL_OFF (0u)

/** \brief Length for Ifx_DMA_ME_CHCR_Bits.BLKM */
#define IFX_DMA_ME_CHCR_BLKM_LEN (3u)

/** \brief Mask for Ifx_DMA_ME_CHCR_Bits.BLKM */
#define IFX_DMA_ME_CHCR_BLKM_MSK (0x7u)

/** \brief Offset for Ifx_DMA_ME_CHCR_Bits.BLKM */
#define IFX_DMA_ME_CHCR_BLKM_OFF (16u)

/** \brief Length for Ifx_DMA_ME_CHCR_Bits.RROAT */
#define IFX_DMA_ME_CHCR_RROAT_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_CHCR_Bits.RROAT */
#define IFX_DMA_ME_CHCR_RROAT_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_CHCR_Bits.RROAT */
#define IFX_DMA_ME_CHCR_RROAT_OFF (19u)

/** \brief Length for Ifx_DMA_ME_CHCR_Bits.CHMODE */
#define IFX_DMA_ME_CHCR_CHMODE_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_CHCR_Bits.CHMODE */
#define IFX_DMA_ME_CHCR_CHMODE_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_CHCR_Bits.CHMODE */
#define IFX_DMA_ME_CHCR_CHMODE_OFF (20u)

/** \brief Length for Ifx_DMA_ME_CHCR_Bits.CHDW */
#define IFX_DMA_ME_CHCR_CHDW_LEN (3u)

/** \brief Mask for Ifx_DMA_ME_CHCR_Bits.CHDW */
#define IFX_DMA_ME_CHCR_CHDW_MSK (0x7u)

/** \brief Offset for Ifx_DMA_ME_CHCR_Bits.CHDW */
#define IFX_DMA_ME_CHCR_CHDW_OFF (21u)

/** \brief Length for Ifx_DMA_ME_CHCR_Bits.PATSEL */
#define IFX_DMA_ME_CHCR_PATSEL_LEN (3u)

/** \brief Mask for Ifx_DMA_ME_CHCR_Bits.PATSEL */
#define IFX_DMA_ME_CHCR_PATSEL_MSK (0x7u)

/** \brief Offset for Ifx_DMA_ME_CHCR_Bits.PATSEL */
#define IFX_DMA_ME_CHCR_PATSEL_OFF (24u)

/** \brief Length for Ifx_DMA_ME_CHCR_Bits.SWAP */
#define IFX_DMA_ME_CHCR_SWAP_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_CHCR_Bits.SWAP */
#define IFX_DMA_ME_CHCR_SWAP_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_CHCR_Bits.SWAP */
#define IFX_DMA_ME_CHCR_SWAP_OFF (27u)

/** \brief Length for Ifx_DMA_ME_CHCR_Bits.PRSEL */
#define IFX_DMA_ME_CHCR_PRSEL_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_CHCR_Bits.PRSEL */
#define IFX_DMA_ME_CHCR_PRSEL_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_CHCR_Bits.PRSEL */
#define IFX_DMA_ME_CHCR_PRSEL_OFF (28u)

/** \brief Length for Ifx_DMA_ME_SHADR_Bits.SHADR */
#define IFX_DMA_ME_SHADR_SHADR_LEN (32u)

/** \brief Mask for Ifx_DMA_ME_SHADR_Bits.SHADR */
#define IFX_DMA_ME_SHADR_SHADR_MSK (0xffffffffu)

/** \brief Offset for Ifx_DMA_ME_SHADR_Bits.SHADR */
#define IFX_DMA_ME_SHADR_SHADR_OFF (0u)

/** \brief Length for Ifx_DMA_ME_CHSR_Bits.TCOUNT */
#define IFX_DMA_ME_CHSR_TCOUNT_LEN (14u)

/** \brief Mask for Ifx_DMA_ME_CHSR_Bits.TCOUNT */
#define IFX_DMA_ME_CHSR_TCOUNT_MSK (0x3fffu)

/** \brief Offset for Ifx_DMA_ME_CHSR_Bits.TCOUNT */
#define IFX_DMA_ME_CHSR_TCOUNT_OFF (0u)

/** \brief Length for Ifx_DMA_ME_CHSR_Bits.LXO */
#define IFX_DMA_ME_CHSR_LXO_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_CHSR_Bits.LXO */
#define IFX_DMA_ME_CHSR_LXO_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_CHSR_Bits.LXO */
#define IFX_DMA_ME_CHSR_LXO_OFF (15u)

/** \brief Length for Ifx_DMA_ME_CHSR_Bits.WRPS */
#define IFX_DMA_ME_CHSR_WRPS_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_CHSR_Bits.WRPS */
#define IFX_DMA_ME_CHSR_WRPS_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_CHSR_Bits.WRPS */
#define IFX_DMA_ME_CHSR_WRPS_OFF (16u)

/** \brief Length for Ifx_DMA_ME_CHSR_Bits.WRPD */
#define IFX_DMA_ME_CHSR_WRPD_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_CHSR_Bits.WRPD */
#define IFX_DMA_ME_CHSR_WRPD_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_CHSR_Bits.WRPD */
#define IFX_DMA_ME_CHSR_WRPD_OFF (17u)

/** \brief Length for Ifx_DMA_ME_CHSR_Bits.ICH */
#define IFX_DMA_ME_CHSR_ICH_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_CHSR_Bits.ICH */
#define IFX_DMA_ME_CHSR_ICH_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_CHSR_Bits.ICH */
#define IFX_DMA_ME_CHSR_ICH_OFF (18u)

/** \brief Length for Ifx_DMA_ME_CHSR_Bits.IPM */
#define IFX_DMA_ME_CHSR_IPM_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_CHSR_Bits.IPM */
#define IFX_DMA_ME_CHSR_IPM_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_CHSR_Bits.IPM */
#define IFX_DMA_ME_CHSR_IPM_OFF (19u)

/** \brief Length for Ifx_DMA_ME_CHSR_Bits.BUFFER */
#define IFX_DMA_ME_CHSR_BUFFER_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_CHSR_Bits.BUFFER */
#define IFX_DMA_ME_CHSR_BUFFER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_CHSR_Bits.BUFFER */
#define IFX_DMA_ME_CHSR_BUFFER_OFF (22u)

/** \brief Length for Ifx_DMA_ME_CHSR_Bits.FROZEN */
#define IFX_DMA_ME_CHSR_FROZEN_LEN (1u)

/** \brief Mask for Ifx_DMA_ME_CHSR_Bits.FROZEN */
#define IFX_DMA_ME_CHSR_FROZEN_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ME_CHSR_Bits.FROZEN */
#define IFX_DMA_ME_CHSR_FROZEN_OFF (23u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN00 */
#define IFX_DMA_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN00 */
#define IFX_DMA_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN00 */
#define IFX_DMA_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN01 */
#define IFX_DMA_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN01 */
#define IFX_DMA_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN01 */
#define IFX_DMA_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN02 */
#define IFX_DMA_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN02 */
#define IFX_DMA_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN02 */
#define IFX_DMA_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN03 */
#define IFX_DMA_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN03 */
#define IFX_DMA_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN03 */
#define IFX_DMA_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN04 */
#define IFX_DMA_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN04 */
#define IFX_DMA_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN04 */
#define IFX_DMA_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN05 */
#define IFX_DMA_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN05 */
#define IFX_DMA_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN05 */
#define IFX_DMA_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN06 */
#define IFX_DMA_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN06 */
#define IFX_DMA_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN06 */
#define IFX_DMA_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN07 */
#define IFX_DMA_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN07 */
#define IFX_DMA_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN07 */
#define IFX_DMA_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN08 */
#define IFX_DMA_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN08 */
#define IFX_DMA_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN08 */
#define IFX_DMA_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN09 */
#define IFX_DMA_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN09 */
#define IFX_DMA_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN09 */
#define IFX_DMA_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN10 */
#define IFX_DMA_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN10 */
#define IFX_DMA_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN10 */
#define IFX_DMA_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN11 */
#define IFX_DMA_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN11 */
#define IFX_DMA_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN11 */
#define IFX_DMA_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN12 */
#define IFX_DMA_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN12 */
#define IFX_DMA_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN12 */
#define IFX_DMA_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN13 */
#define IFX_DMA_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN13 */
#define IFX_DMA_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN13 */
#define IFX_DMA_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN14 */
#define IFX_DMA_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN14 */
#define IFX_DMA_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN14 */
#define IFX_DMA_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN15 */
#define IFX_DMA_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN15 */
#define IFX_DMA_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN15 */
#define IFX_DMA_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN16 */
#define IFX_DMA_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN16 */
#define IFX_DMA_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN16 */
#define IFX_DMA_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN17 */
#define IFX_DMA_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN17 */
#define IFX_DMA_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN17 */
#define IFX_DMA_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN18 */
#define IFX_DMA_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN18 */
#define IFX_DMA_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN18 */
#define IFX_DMA_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN19 */
#define IFX_DMA_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN19 */
#define IFX_DMA_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN19 */
#define IFX_DMA_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN20 */
#define IFX_DMA_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN20 */
#define IFX_DMA_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN20 */
#define IFX_DMA_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN21 */
#define IFX_DMA_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN21 */
#define IFX_DMA_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN21 */
#define IFX_DMA_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN22 */
#define IFX_DMA_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN22 */
#define IFX_DMA_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN22 */
#define IFX_DMA_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN23 */
#define IFX_DMA_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN23 */
#define IFX_DMA_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN23 */
#define IFX_DMA_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN24 */
#define IFX_DMA_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN24 */
#define IFX_DMA_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN24 */
#define IFX_DMA_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN25 */
#define IFX_DMA_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN25 */
#define IFX_DMA_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN25 */
#define IFX_DMA_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN26 */
#define IFX_DMA_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN26 */
#define IFX_DMA_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN26 */
#define IFX_DMA_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN27 */
#define IFX_DMA_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN27 */
#define IFX_DMA_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN27 */
#define IFX_DMA_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN28 */
#define IFX_DMA_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN28 */
#define IFX_DMA_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN28 */
#define IFX_DMA_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN29 */
#define IFX_DMA_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN29 */
#define IFX_DMA_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN29 */
#define IFX_DMA_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN30 */
#define IFX_DMA_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN30 */
#define IFX_DMA_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN30 */
#define IFX_DMA_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_DMA_ACCEN_WRA_Bits.EN31 */
#define IFX_DMA_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRA_Bits.EN31 */
#define IFX_DMA_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRA_Bits.EN31 */
#define IFX_DMA_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_DMA_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_DMA_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_DMA_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_DMA_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_DMA_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_DMA_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_DMA_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_DMA_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_DMA_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_DMA_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_DMA_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_DMA_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_DMA_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_DMA_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_DMA_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_DMA_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_DMA_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_DMA_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_DMA_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_DMA_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_DMA_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_DMA_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_DMA_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_DMA_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN00 */
#define IFX_DMA_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN00 */
#define IFX_DMA_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN00 */
#define IFX_DMA_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN01 */
#define IFX_DMA_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN01 */
#define IFX_DMA_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN01 */
#define IFX_DMA_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN02 */
#define IFX_DMA_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN02 */
#define IFX_DMA_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN02 */
#define IFX_DMA_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN03 */
#define IFX_DMA_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN03 */
#define IFX_DMA_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN03 */
#define IFX_DMA_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN04 */
#define IFX_DMA_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN04 */
#define IFX_DMA_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN04 */
#define IFX_DMA_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN05 */
#define IFX_DMA_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN05 */
#define IFX_DMA_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN05 */
#define IFX_DMA_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN06 */
#define IFX_DMA_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN06 */
#define IFX_DMA_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN06 */
#define IFX_DMA_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN07 */
#define IFX_DMA_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN07 */
#define IFX_DMA_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN07 */
#define IFX_DMA_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN08 */
#define IFX_DMA_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN08 */
#define IFX_DMA_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN08 */
#define IFX_DMA_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN09 */
#define IFX_DMA_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN09 */
#define IFX_DMA_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN09 */
#define IFX_DMA_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN10 */
#define IFX_DMA_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN10 */
#define IFX_DMA_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN10 */
#define IFX_DMA_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN11 */
#define IFX_DMA_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN11 */
#define IFX_DMA_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN11 */
#define IFX_DMA_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN12 */
#define IFX_DMA_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN12 */
#define IFX_DMA_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN12 */
#define IFX_DMA_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN13 */
#define IFX_DMA_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN13 */
#define IFX_DMA_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN13 */
#define IFX_DMA_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN14 */
#define IFX_DMA_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN14 */
#define IFX_DMA_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN14 */
#define IFX_DMA_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN15 */
#define IFX_DMA_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN15 */
#define IFX_DMA_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN15 */
#define IFX_DMA_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN16 */
#define IFX_DMA_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN16 */
#define IFX_DMA_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN16 */
#define IFX_DMA_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN17 */
#define IFX_DMA_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN17 */
#define IFX_DMA_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN17 */
#define IFX_DMA_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN18 */
#define IFX_DMA_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN18 */
#define IFX_DMA_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN18 */
#define IFX_DMA_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN19 */
#define IFX_DMA_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN19 */
#define IFX_DMA_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN19 */
#define IFX_DMA_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN20 */
#define IFX_DMA_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN20 */
#define IFX_DMA_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN20 */
#define IFX_DMA_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN21 */
#define IFX_DMA_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN21 */
#define IFX_DMA_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN21 */
#define IFX_DMA_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN22 */
#define IFX_DMA_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN22 */
#define IFX_DMA_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN22 */
#define IFX_DMA_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN23 */
#define IFX_DMA_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN23 */
#define IFX_DMA_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN23 */
#define IFX_DMA_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN24 */
#define IFX_DMA_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN24 */
#define IFX_DMA_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN24 */
#define IFX_DMA_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN25 */
#define IFX_DMA_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN25 */
#define IFX_DMA_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN25 */
#define IFX_DMA_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN26 */
#define IFX_DMA_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN26 */
#define IFX_DMA_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN26 */
#define IFX_DMA_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN27 */
#define IFX_DMA_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN27 */
#define IFX_DMA_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN27 */
#define IFX_DMA_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN28 */
#define IFX_DMA_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN28 */
#define IFX_DMA_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN28 */
#define IFX_DMA_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN29 */
#define IFX_DMA_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN29 */
#define IFX_DMA_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN29 */
#define IFX_DMA_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN30 */
#define IFX_DMA_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN30 */
#define IFX_DMA_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN30 */
#define IFX_DMA_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_DMA_ACCEN_RDA_Bits.EN31 */
#define IFX_DMA_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDA_Bits.EN31 */
#define IFX_DMA_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDA_Bits.EN31 */
#define IFX_DMA_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_DMA_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_DMA_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_DMA_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_DMA_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_DMA_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_DMA_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_DMA_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_DMA_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_DMA_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_DMA_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_DMA_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_DMA_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_DMA_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_DMA_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_DMA_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_DMA_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_DMA_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_DMA_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_DMA_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_DMA_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_DMA_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_DMA_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_DMA_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_DMA_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_DMA_ACCEN_VM_Bits.RD00 */
#define IFX_DMA_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_VM_Bits.RD00 */
#define IFX_DMA_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_VM_Bits.RD00 */
#define IFX_DMA_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_DMA_ACCEN_VM_Bits.RD01 */
#define IFX_DMA_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_VM_Bits.RD01 */
#define IFX_DMA_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_VM_Bits.RD01 */
#define IFX_DMA_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_DMA_ACCEN_VM_Bits.RD02 */
#define IFX_DMA_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_VM_Bits.RD02 */
#define IFX_DMA_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_VM_Bits.RD02 */
#define IFX_DMA_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_DMA_ACCEN_VM_Bits.RD03 */
#define IFX_DMA_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_VM_Bits.RD03 */
#define IFX_DMA_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_VM_Bits.RD03 */
#define IFX_DMA_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_DMA_ACCEN_VM_Bits.RD04 */
#define IFX_DMA_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_VM_Bits.RD04 */
#define IFX_DMA_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_VM_Bits.RD04 */
#define IFX_DMA_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_DMA_ACCEN_VM_Bits.RD05 */
#define IFX_DMA_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_VM_Bits.RD05 */
#define IFX_DMA_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_VM_Bits.RD05 */
#define IFX_DMA_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_DMA_ACCEN_VM_Bits.RD06 */
#define IFX_DMA_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_VM_Bits.RD06 */
#define IFX_DMA_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_VM_Bits.RD06 */
#define IFX_DMA_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_DMA_ACCEN_VM_Bits.RD07 */
#define IFX_DMA_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_VM_Bits.RD07 */
#define IFX_DMA_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_VM_Bits.RD07 */
#define IFX_DMA_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_DMA_ACCEN_VM_Bits.WR00 */
#define IFX_DMA_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_VM_Bits.WR00 */
#define IFX_DMA_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_VM_Bits.WR00 */
#define IFX_DMA_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_DMA_ACCEN_VM_Bits.WR01 */
#define IFX_DMA_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_VM_Bits.WR01 */
#define IFX_DMA_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_VM_Bits.WR01 */
#define IFX_DMA_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_DMA_ACCEN_VM_Bits.WR02 */
#define IFX_DMA_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_VM_Bits.WR02 */
#define IFX_DMA_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_VM_Bits.WR02 */
#define IFX_DMA_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_DMA_ACCEN_VM_Bits.WR03 */
#define IFX_DMA_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_VM_Bits.WR03 */
#define IFX_DMA_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_VM_Bits.WR03 */
#define IFX_DMA_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_DMA_ACCEN_VM_Bits.WR04 */
#define IFX_DMA_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_VM_Bits.WR04 */
#define IFX_DMA_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_VM_Bits.WR04 */
#define IFX_DMA_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_DMA_ACCEN_VM_Bits.WR05 */
#define IFX_DMA_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_VM_Bits.WR05 */
#define IFX_DMA_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_VM_Bits.WR05 */
#define IFX_DMA_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_DMA_ACCEN_VM_Bits.WR06 */
#define IFX_DMA_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_VM_Bits.WR06 */
#define IFX_DMA_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_VM_Bits.WR06 */
#define IFX_DMA_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_DMA_ACCEN_VM_Bits.WR07 */
#define IFX_DMA_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_VM_Bits.WR07 */
#define IFX_DMA_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_VM_Bits.WR07 */
#define IFX_DMA_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_DMA_ACCEN_PRS_Bits.RD00 */
#define IFX_DMA_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_PRS_Bits.RD00 */
#define IFX_DMA_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_PRS_Bits.RD00 */
#define IFX_DMA_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_DMA_ACCEN_PRS_Bits.RD01 */
#define IFX_DMA_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_PRS_Bits.RD01 */
#define IFX_DMA_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_PRS_Bits.RD01 */
#define IFX_DMA_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_DMA_ACCEN_PRS_Bits.RD02 */
#define IFX_DMA_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_PRS_Bits.RD02 */
#define IFX_DMA_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_PRS_Bits.RD02 */
#define IFX_DMA_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_DMA_ACCEN_PRS_Bits.RD03 */
#define IFX_DMA_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_PRS_Bits.RD03 */
#define IFX_DMA_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_PRS_Bits.RD03 */
#define IFX_DMA_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_DMA_ACCEN_PRS_Bits.RD04 */
#define IFX_DMA_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_PRS_Bits.RD04 */
#define IFX_DMA_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_PRS_Bits.RD04 */
#define IFX_DMA_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_DMA_ACCEN_PRS_Bits.RD05 */
#define IFX_DMA_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_PRS_Bits.RD05 */
#define IFX_DMA_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_PRS_Bits.RD05 */
#define IFX_DMA_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_DMA_ACCEN_PRS_Bits.RD06 */
#define IFX_DMA_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_PRS_Bits.RD06 */
#define IFX_DMA_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_PRS_Bits.RD06 */
#define IFX_DMA_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_DMA_ACCEN_PRS_Bits.RD07 */
#define IFX_DMA_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_PRS_Bits.RD07 */
#define IFX_DMA_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_PRS_Bits.RD07 */
#define IFX_DMA_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_DMA_ACCEN_PRS_Bits.WR00 */
#define IFX_DMA_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_PRS_Bits.WR00 */
#define IFX_DMA_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_PRS_Bits.WR00 */
#define IFX_DMA_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_DMA_ACCEN_PRS_Bits.WR01 */
#define IFX_DMA_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_PRS_Bits.WR01 */
#define IFX_DMA_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_PRS_Bits.WR01 */
#define IFX_DMA_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_DMA_ACCEN_PRS_Bits.WR02 */
#define IFX_DMA_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_PRS_Bits.WR02 */
#define IFX_DMA_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_PRS_Bits.WR02 */
#define IFX_DMA_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_DMA_ACCEN_PRS_Bits.WR03 */
#define IFX_DMA_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_PRS_Bits.WR03 */
#define IFX_DMA_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_PRS_Bits.WR03 */
#define IFX_DMA_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_DMA_ACCEN_PRS_Bits.WR04 */
#define IFX_DMA_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_PRS_Bits.WR04 */
#define IFX_DMA_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_PRS_Bits.WR04 */
#define IFX_DMA_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_DMA_ACCEN_PRS_Bits.WR05 */
#define IFX_DMA_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_PRS_Bits.WR05 */
#define IFX_DMA_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_PRS_Bits.WR05 */
#define IFX_DMA_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_DMA_ACCEN_PRS_Bits.WR06 */
#define IFX_DMA_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_PRS_Bits.WR06 */
#define IFX_DMA_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_PRS_Bits.WR06 */
#define IFX_DMA_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_DMA_ACCEN_PRS_Bits.WR07 */
#define IFX_DMA_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_DMA_ACCEN_PRS_Bits.WR07 */
#define IFX_DMA_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_DMA_ACCEN_PRS_Bits.WR07 */
#define IFX_DMA_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_DMA_RP_MODE_Bits.MODE */
#define IFX_DMA_RP_MODE_MODE_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_MODE_Bits.MODE */
#define IFX_DMA_RP_MODE_MODE_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_MODE_Bits.MODE */
#define IFX_DMA_RP_MODE_MODE_OFF (0u)

/** \brief Length for Ifx_DMA_RP_MODE_Bits.CS */
#define IFX_DMA_RP_MODE_CS_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_MODE_Bits.CS */
#define IFX_DMA_RP_MODE_CS_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_MODE_Bits.CS */
#define IFX_DMA_RP_MODE_CS_OFF (1u)

/** \brief Length for Ifx_DMA_RP_MODE_Bits.VM */
#define IFX_DMA_RP_MODE_VM_LEN (3u)

/** \brief Mask for Ifx_DMA_RP_MODE_Bits.VM */
#define IFX_DMA_RP_MODE_VM_MSK (0x7u)

/** \brief Offset for Ifx_DMA_RP_MODE_Bits.VM */
#define IFX_DMA_RP_MODE_VM_OFF (16u)

/** \brief Length for Ifx_DMA_RP_MODE_Bits.VMEN */
#define IFX_DMA_RP_MODE_VMEN_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_MODE_Bits.VMEN */
#define IFX_DMA_RP_MODE_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_MODE_Bits.VMEN */
#define IFX_DMA_RP_MODE_VMEN_OFF (19u)

/** \brief Length for Ifx_DMA_RP_MODE_Bits.PRS */
#define IFX_DMA_RP_MODE_PRS_LEN (3u)

/** \brief Mask for Ifx_DMA_RP_MODE_Bits.PRS */
#define IFX_DMA_RP_MODE_PRS_MSK (0x7u)

/** \brief Offset for Ifx_DMA_RP_MODE_Bits.PRS */
#define IFX_DMA_RP_MODE_PRS_OFF (20u)

/** \brief Length for Ifx_DMA_RP_MODE_Bits.PRSEN */
#define IFX_DMA_RP_MODE_PRSEN_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_MODE_Bits.PRSEN */
#define IFX_DMA_RP_MODE_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_MODE_Bits.PRSEN */
#define IFX_DMA_RP_MODE_PRSEN_OFF (23u)

/** \brief Length for Ifx_DMA_RP_MODE_Bits.TAGOFF */
#define IFX_DMA_RP_MODE_TAGOFF_LEN (3u)

/** \brief Mask for Ifx_DMA_RP_MODE_Bits.TAGOFF */
#define IFX_DMA_RP_MODE_TAGOFF_MSK (0x7u)

/** \brief Offset for Ifx_DMA_RP_MODE_Bits.TAGOFF */
#define IFX_DMA_RP_MODE_TAGOFF_OFF (24u)

/** \brief Length for Ifx_DMA_RP_MODE_Bits.VALID */
#define IFX_DMA_RP_MODE_VALID_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_MODE_Bits.VALID */
#define IFX_DMA_RP_MODE_VALID_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_MODE_Bits.VALID */
#define IFX_DMA_RP_MODE_VALID_OFF (31u)

/** \brief Length for Ifx_DMA_RP_PRRA_Bits.PAT00 */
#define IFX_DMA_RP_PRRA_PAT00_LEN (8u)

/** \brief Mask for Ifx_DMA_RP_PRRA_Bits.PAT00 */
#define IFX_DMA_RP_PRRA_PAT00_MSK (0xffu)

/** \brief Offset for Ifx_DMA_RP_PRRA_Bits.PAT00 */
#define IFX_DMA_RP_PRRA_PAT00_OFF (0u)

/** \brief Length for Ifx_DMA_RP_PRRA_Bits.PAT01 */
#define IFX_DMA_RP_PRRA_PAT01_LEN (8u)

/** \brief Mask for Ifx_DMA_RP_PRRA_Bits.PAT01 */
#define IFX_DMA_RP_PRRA_PAT01_MSK (0xffu)

/** \brief Offset for Ifx_DMA_RP_PRRA_Bits.PAT01 */
#define IFX_DMA_RP_PRRA_PAT01_OFF (8u)

/** \brief Length for Ifx_DMA_RP_PRRA_Bits.PAT02 */
#define IFX_DMA_RP_PRRA_PAT02_LEN (8u)

/** \brief Mask for Ifx_DMA_RP_PRRA_Bits.PAT02 */
#define IFX_DMA_RP_PRRA_PAT02_MSK (0xffu)

/** \brief Offset for Ifx_DMA_RP_PRRA_Bits.PAT02 */
#define IFX_DMA_RP_PRRA_PAT02_OFF (16u)

/** \brief Length for Ifx_DMA_RP_PRRA_Bits.PAT03 */
#define IFX_DMA_RP_PRRA_PAT03_LEN (8u)

/** \brief Mask for Ifx_DMA_RP_PRRA_Bits.PAT03 */
#define IFX_DMA_RP_PRRA_PAT03_MSK (0xffu)

/** \brief Offset for Ifx_DMA_RP_PRRA_Bits.PAT03 */
#define IFX_DMA_RP_PRRA_PAT03_OFF (24u)

/** \brief Length for Ifx_DMA_RP_PRRB_Bits.PAT10 */
#define IFX_DMA_RP_PRRB_PAT10_LEN (8u)

/** \brief Mask for Ifx_DMA_RP_PRRB_Bits.PAT10 */
#define IFX_DMA_RP_PRRB_PAT10_MSK (0xffu)

/** \brief Offset for Ifx_DMA_RP_PRRB_Bits.PAT10 */
#define IFX_DMA_RP_PRRB_PAT10_OFF (0u)

/** \brief Length for Ifx_DMA_RP_PRRB_Bits.PAT11 */
#define IFX_DMA_RP_PRRB_PAT11_LEN (8u)

/** \brief Mask for Ifx_DMA_RP_PRRB_Bits.PAT11 */
#define IFX_DMA_RP_PRRB_PAT11_MSK (0xffu)

/** \brief Offset for Ifx_DMA_RP_PRRB_Bits.PAT11 */
#define IFX_DMA_RP_PRRB_PAT11_OFF (8u)

/** \brief Length for Ifx_DMA_RP_PRRB_Bits.PAT12 */
#define IFX_DMA_RP_PRRB_PAT12_LEN (8u)

/** \brief Mask for Ifx_DMA_RP_PRRB_Bits.PAT12 */
#define IFX_DMA_RP_PRRB_PAT12_MSK (0xffu)

/** \brief Offset for Ifx_DMA_RP_PRRB_Bits.PAT12 */
#define IFX_DMA_RP_PRRB_PAT12_OFF (16u)

/** \brief Length for Ifx_DMA_RP_PRRB_Bits.PAT13 */
#define IFX_DMA_RP_PRRB_PAT13_LEN (8u)

/** \brief Mask for Ifx_DMA_RP_PRRB_Bits.PAT13 */
#define IFX_DMA_RP_PRRB_PAT13_MSK (0xffu)

/** \brief Offset for Ifx_DMA_RP_PRRB_Bits.PAT13 */
#define IFX_DMA_RP_PRRB_PAT13_OFF (24u)

/** \brief Length for Ifx_DMA_RP_ERRINTR_Bits.SIT */
#define IFX_DMA_RP_ERRINTR_SIT_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_ERRINTR_Bits.SIT */
#define IFX_DMA_RP_ERRINTR_SIT_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_ERRINTR_Bits.SIT */
#define IFX_DMA_RP_ERRINTR_SIT_OFF (0u)

/** \brief Length for Ifx_DMA_RP_EER_Bits.ESER */
#define IFX_DMA_RP_EER_ESER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_EER_Bits.ESER */
#define IFX_DMA_RP_EER_ESER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_EER_Bits.ESER */
#define IFX_DMA_RP_EER_ESER_OFF (16u)

/** \brief Length for Ifx_DMA_RP_EER_Bits.EDER */
#define IFX_DMA_RP_EER_EDER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_EER_Bits.EDER */
#define IFX_DMA_RP_EER_EDER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_EER_Bits.EDER */
#define IFX_DMA_RP_EER_EDER_OFF (17u)

/** \brief Length for Ifx_DMA_RP_EER_Bits.ELER */
#define IFX_DMA_RP_EER_ELER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_EER_Bits.ELER */
#define IFX_DMA_RP_EER_ELER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_EER_Bits.ELER */
#define IFX_DMA_RP_EER_ELER_OFF (26u)

/** \brief Length for Ifx_DMA_RP_EER_Bits.ECDTER */
#define IFX_DMA_RP_EER_ECDTER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_EER_Bits.ECDTER */
#define IFX_DMA_RP_EER_ECDTER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_EER_Bits.ECDTER */
#define IFX_DMA_RP_EER_ECDTER_OFF (29u)

/** \brief Length for Ifx_DMA_RP_ERRSR_Bits.LEC */
#define IFX_DMA_RP_ERRSR_LEC_LEN (7u)

/** \brief Mask for Ifx_DMA_RP_ERRSR_Bits.LEC */
#define IFX_DMA_RP_ERRSR_LEC_MSK (0x7fu)

/** \brief Offset for Ifx_DMA_RP_ERRSR_Bits.LEC */
#define IFX_DMA_RP_ERRSR_LEC_OFF (0u)

/** \brief Length for Ifx_DMA_RP_ERRSR_Bits.SER */
#define IFX_DMA_RP_ERRSR_SER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_ERRSR_Bits.SER */
#define IFX_DMA_RP_ERRSR_SER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_ERRSR_Bits.SER */
#define IFX_DMA_RP_ERRSR_SER_OFF (16u)

/** \brief Length for Ifx_DMA_RP_ERRSR_Bits.DER */
#define IFX_DMA_RP_ERRSR_DER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_ERRSR_Bits.DER */
#define IFX_DMA_RP_ERRSR_DER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_ERRSR_Bits.DER */
#define IFX_DMA_RP_ERRSR_DER_OFF (17u)

/** \brief Length for Ifx_DMA_RP_ERRSR_Bits.OVFLER */
#define IFX_DMA_RP_ERRSR_OVFLER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_ERRSR_Bits.OVFLER */
#define IFX_DMA_RP_ERRSR_OVFLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_ERRSR_Bits.OVFLER */
#define IFX_DMA_RP_ERRSR_OVFLER_OFF (18u)

/** \brief Length for Ifx_DMA_RP_ERRSR_Bits.TCSCER */
#define IFX_DMA_RP_ERRSR_TCSCER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_ERRSR_Bits.TCSCER */
#define IFX_DMA_RP_ERRSR_TCSCER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_ERRSR_Bits.TCSCER */
#define IFX_DMA_RP_ERRSR_TCSCER_OFF (19u)

/** \brief Length for Ifx_DMA_RP_ERRSR_Bits.RAMER */
#define IFX_DMA_RP_ERRSR_RAMER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_ERRSR_Bits.RAMER */
#define IFX_DMA_RP_ERRSR_RAMER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_ERRSR_Bits.RAMER */
#define IFX_DMA_RP_ERRSR_RAMER_OFF (24u)

/** \brief Length for Ifx_DMA_RP_ERRSR_Bits.CLLER */
#define IFX_DMA_RP_ERRSR_CLLER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_ERRSR_Bits.CLLER */
#define IFX_DMA_RP_ERRSR_CLLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_ERRSR_Bits.CLLER */
#define IFX_DMA_RP_ERRSR_CLLER_OFF (25u)

/** \brief Length for Ifx_DMA_RP_ERRSR_Bits.DLLER */
#define IFX_DMA_RP_ERRSR_DLLER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_ERRSR_Bits.DLLER */
#define IFX_DMA_RP_ERRSR_DLLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_ERRSR_Bits.DLLER */
#define IFX_DMA_RP_ERRSR_DLLER_OFF (26u)

/** \brief Length for Ifx_DMA_RP_ERRSR_Bits.DBTRLER */
#define IFX_DMA_RP_ERRSR_DBTRLER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_ERRSR_Bits.DBTRLER */
#define IFX_DMA_RP_ERRSR_DBTRLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_ERRSR_Bits.DBTRLER */
#define IFX_DMA_RP_ERRSR_DBTRLER_OFF (27u)

/** \brief Length for Ifx_DMA_RP_ERRSR_Bits.CBTRLER */
#define IFX_DMA_RP_ERRSR_CBTRLER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_ERRSR_Bits.CBTRLER */
#define IFX_DMA_RP_ERRSR_CBTRLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_ERRSR_Bits.CBTRLER */
#define IFX_DMA_RP_ERRSR_CBTRLER_OFF (28u)

/** \brief Length for Ifx_DMA_RP_ERRSR_Bits.CDTRLER */
#define IFX_DMA_RP_ERRSR_CDTRLER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_ERRSR_Bits.CDTRLER */
#define IFX_DMA_RP_ERRSR_CDTRLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_ERRSR_Bits.CDTRLER */
#define IFX_DMA_RP_ERRSR_CDTRLER_OFF (29u)

/** \brief Length for Ifx_DMA_RP_ERRSR_Bits.DCTRLER */
#define IFX_DMA_RP_ERRSR_DCTRLER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_ERRSR_Bits.DCTRLER */
#define IFX_DMA_RP_ERRSR_DCTRLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_ERRSR_Bits.DCTRLER */
#define IFX_DMA_RP_ERRSR_DCTRLER_OFF (30u)

/** \brief Length for Ifx_DMA_RP_ERRSR_Bits.IRTRLER */
#define IFX_DMA_RP_ERRSR_IRTRLER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_ERRSR_Bits.IRTRLER */
#define IFX_DMA_RP_ERRSR_IRTRLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_ERRSR_Bits.IRTRLER */
#define IFX_DMA_RP_ERRSR_IRTRLER_OFF (31u)

/** \brief Length for Ifx_DMA_RP_CLRE_Bits.CSER */
#define IFX_DMA_RP_CLRE_CSER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_CLRE_Bits.CSER */
#define IFX_DMA_RP_CLRE_CSER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_CLRE_Bits.CSER */
#define IFX_DMA_RP_CLRE_CSER_OFF (16u)

/** \brief Length for Ifx_DMA_RP_CLRE_Bits.CDER */
#define IFX_DMA_RP_CLRE_CDER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_CLRE_Bits.CDER */
#define IFX_DMA_RP_CLRE_CDER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_CLRE_Bits.CDER */
#define IFX_DMA_RP_CLRE_CDER_OFF (17u)

/** \brief Length for Ifx_DMA_RP_CLRE_Bits.COVFLER */
#define IFX_DMA_RP_CLRE_COVFLER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_CLRE_Bits.COVFLER */
#define IFX_DMA_RP_CLRE_COVFLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_CLRE_Bits.COVFLER */
#define IFX_DMA_RP_CLRE_COVFLER_OFF (18u)

/** \brief Length for Ifx_DMA_RP_CLRE_Bits.CTCSCER */
#define IFX_DMA_RP_CLRE_CTCSCER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_CLRE_Bits.CTCSCER */
#define IFX_DMA_RP_CLRE_CTCSCER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_CLRE_Bits.CTCSCER */
#define IFX_DMA_RP_CLRE_CTCSCER_OFF (19u)

/** \brief Length for Ifx_DMA_RP_CLRE_Bits.CRAMER */
#define IFX_DMA_RP_CLRE_CRAMER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_CLRE_Bits.CRAMER */
#define IFX_DMA_RP_CLRE_CRAMER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_CLRE_Bits.CRAMER */
#define IFX_DMA_RP_CLRE_CRAMER_OFF (24u)

/** \brief Length for Ifx_DMA_RP_CLRE_Bits.CCLLER */
#define IFX_DMA_RP_CLRE_CCLLER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_CLRE_Bits.CCLLER */
#define IFX_DMA_RP_CLRE_CCLLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_CLRE_Bits.CCLLER */
#define IFX_DMA_RP_CLRE_CCLLER_OFF (25u)

/** \brief Length for Ifx_DMA_RP_CLRE_Bits.CDLLER */
#define IFX_DMA_RP_CLRE_CDLLER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_CLRE_Bits.CDLLER */
#define IFX_DMA_RP_CLRE_CDLLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_CLRE_Bits.CDLLER */
#define IFX_DMA_RP_CLRE_CDLLER_OFF (26u)

/** \brief Length for Ifx_DMA_RP_CLRE_Bits.CDBTRLER */
#define IFX_DMA_RP_CLRE_CDBTRLER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_CLRE_Bits.CDBTRLER */
#define IFX_DMA_RP_CLRE_CDBTRLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_CLRE_Bits.CDBTRLER */
#define IFX_DMA_RP_CLRE_CDBTRLER_OFF (27u)

/** \brief Length for Ifx_DMA_RP_CLRE_Bits.CCBTRLER */
#define IFX_DMA_RP_CLRE_CCBTRLER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_CLRE_Bits.CCBTRLER */
#define IFX_DMA_RP_CLRE_CCBTRLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_CLRE_Bits.CCBTRLER */
#define IFX_DMA_RP_CLRE_CCBTRLER_OFF (28u)

/** \brief Length for Ifx_DMA_RP_CLRE_Bits.CCDTRLER */
#define IFX_DMA_RP_CLRE_CCDTRLER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_CLRE_Bits.CCDTRLER */
#define IFX_DMA_RP_CLRE_CCDTRLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_CLRE_Bits.CCDTRLER */
#define IFX_DMA_RP_CLRE_CCDTRLER_OFF (29u)

/** \brief Length for Ifx_DMA_RP_CLRE_Bits.CDCTRLER */
#define IFX_DMA_RP_CLRE_CDCTRLER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_CLRE_Bits.CDCTRLER */
#define IFX_DMA_RP_CLRE_CDCTRLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_CLRE_Bits.CDCTRLER */
#define IFX_DMA_RP_CLRE_CDCTRLER_OFF (30u)

/** \brief Length for Ifx_DMA_RP_CLRE_Bits.CIRTRLER */
#define IFX_DMA_RP_CLRE_CIRTRLER_LEN (1u)

/** \brief Mask for Ifx_DMA_RP_CLRE_Bits.CIRTRLER */
#define IFX_DMA_RP_CLRE_CIRTRLER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_RP_CLRE_Bits.CIRTRLER */
#define IFX_DMA_RP_CLRE_CIRTRLER_OFF (31u)

/** \brief Length for Ifx_DMA_HRR_Bits.HRP */
#define IFX_DMA_HRR_HRP_LEN (4u)

/** \brief Mask for Ifx_DMA_HRR_Bits.HRP */
#define IFX_DMA_HRR_HRP_MSK (0xfu)

/** \brief Offset for Ifx_DMA_HRR_Bits.HRP */
#define IFX_DMA_HRR_HRP_OFF (0u)

/** \brief Length for Ifx_DMA_HRR_Bits.HRPV */
#define IFX_DMA_HRR_HRPV_LEN (1u)

/** \brief Mask for Ifx_DMA_HRR_Bits.HRPV */
#define IFX_DMA_HRR_HRPV_MSK (0x1u)

/** \brief Offset for Ifx_DMA_HRR_Bits.HRPV */
#define IFX_DMA_HRR_HRPV_OFF (4u)

/** \brief Length for Ifx_DMA_SUSENR_Bits.SUSEN */
#define IFX_DMA_SUSENR_SUSEN_LEN (1u)

/** \brief Mask for Ifx_DMA_SUSENR_Bits.SUSEN */
#define IFX_DMA_SUSENR_SUSEN_MSK (0x1u)

/** \brief Offset for Ifx_DMA_SUSENR_Bits.SUSEN */
#define IFX_DMA_SUSENR_SUSEN_OFF (0u)

/** \brief Length for Ifx_DMA_SUSACR_Bits.SUSAC */
#define IFX_DMA_SUSACR_SUSAC_LEN (1u)

/** \brief Mask for Ifx_DMA_SUSACR_Bits.SUSAC */
#define IFX_DMA_SUSACR_SUSAC_MSK (0x1u)

/** \brief Offset for Ifx_DMA_SUSACR_Bits.SUSAC */
#define IFX_DMA_SUSACR_SUSAC_OFF (0u)

/** \brief Length for Ifx_DMA_TSR_Bits.RST */
#define IFX_DMA_TSR_RST_LEN (1u)

/** \brief Mask for Ifx_DMA_TSR_Bits.RST */
#define IFX_DMA_TSR_RST_MSK (0x1u)

/** \brief Offset for Ifx_DMA_TSR_Bits.RST */
#define IFX_DMA_TSR_RST_OFF (0u)

/** \brief Length for Ifx_DMA_TSR_Bits.HTRE */
#define IFX_DMA_TSR_HTRE_LEN (1u)

/** \brief Mask for Ifx_DMA_TSR_Bits.HTRE */
#define IFX_DMA_TSR_HTRE_MSK (0x1u)

/** \brief Offset for Ifx_DMA_TSR_Bits.HTRE */
#define IFX_DMA_TSR_HTRE_OFF (1u)

/** \brief Length for Ifx_DMA_TSR_Bits.TRL */
#define IFX_DMA_TSR_TRL_LEN (1u)

/** \brief Mask for Ifx_DMA_TSR_Bits.TRL */
#define IFX_DMA_TSR_TRL_MSK (0x1u)

/** \brief Offset for Ifx_DMA_TSR_Bits.TRL */
#define IFX_DMA_TSR_TRL_OFF (2u)

/** \brief Length for Ifx_DMA_TSR_Bits.CH */
#define IFX_DMA_TSR_CH_LEN (1u)

/** \brief Mask for Ifx_DMA_TSR_Bits.CH */
#define IFX_DMA_TSR_CH_MSK (0x1u)

/** \brief Offset for Ifx_DMA_TSR_Bits.CH */
#define IFX_DMA_TSR_CH_OFF (3u)

/** \brief Length for Ifx_DMA_TSR_Bits.ETRL */
#define IFX_DMA_TSR_ETRL_LEN (1u)

/** \brief Mask for Ifx_DMA_TSR_Bits.ETRL */
#define IFX_DMA_TSR_ETRL_MSK (0x1u)

/** \brief Offset for Ifx_DMA_TSR_Bits.ETRL */
#define IFX_DMA_TSR_ETRL_OFF (4u)

/** \brief Length for Ifx_DMA_TSR_Bits.WWC */
#define IFX_DMA_TSR_WWC_LEN (1u)

/** \brief Mask for Ifx_DMA_TSR_Bits.WWC */
#define IFX_DMA_TSR_WWC_MSK (0x1u)

/** \brief Offset for Ifx_DMA_TSR_Bits.WWC */
#define IFX_DMA_TSR_WWC_OFF (5u)

/** \brief Length for Ifx_DMA_TSR_Bits.HLTREQ */
#define IFX_DMA_TSR_HLTREQ_LEN (1u)

/** \brief Mask for Ifx_DMA_TSR_Bits.HLTREQ */
#define IFX_DMA_TSR_HLTREQ_MSK (0x1u)

/** \brief Offset for Ifx_DMA_TSR_Bits.HLTREQ */
#define IFX_DMA_TSR_HLTREQ_OFF (8u)

/** \brief Length for Ifx_DMA_TSR_Bits.HLTACK */
#define IFX_DMA_TSR_HLTACK_LEN (1u)

/** \brief Mask for Ifx_DMA_TSR_Bits.HLTACK */
#define IFX_DMA_TSR_HLTACK_MSK (0x1u)

/** \brief Offset for Ifx_DMA_TSR_Bits.HLTACK */
#define IFX_DMA_TSR_HLTACK_OFF (9u)

/** \brief Length for Ifx_DMA_TSR_Bits.ECH */
#define IFX_DMA_TSR_ECH_LEN (1u)

/** \brief Mask for Ifx_DMA_TSR_Bits.ECH */
#define IFX_DMA_TSR_ECH_MSK (0x1u)

/** \brief Offset for Ifx_DMA_TSR_Bits.ECH */
#define IFX_DMA_TSR_ECH_OFF (16u)

/** \brief Length for Ifx_DMA_TSR_Bits.DCH */
#define IFX_DMA_TSR_DCH_LEN (1u)

/** \brief Mask for Ifx_DMA_TSR_Bits.DCH */
#define IFX_DMA_TSR_DCH_MSK (0x1u)

/** \brief Offset for Ifx_DMA_TSR_Bits.DCH */
#define IFX_DMA_TSR_DCH_OFF (17u)

/** \brief Length for Ifx_DMA_TSR_Bits.CTL */
#define IFX_DMA_TSR_CTL_LEN (1u)

/** \brief Mask for Ifx_DMA_TSR_Bits.CTL */
#define IFX_DMA_TSR_CTL_MSK (0x1u)

/** \brief Offset for Ifx_DMA_TSR_Bits.CTL */
#define IFX_DMA_TSR_CTL_OFF (18u)

/** \brief Length for Ifx_DMA_TSR_Bits.HLTCLR */
#define IFX_DMA_TSR_HLTCLR_LEN (1u)

/** \brief Mask for Ifx_DMA_TSR_Bits.HLTCLR */
#define IFX_DMA_TSR_HLTCLR_MSK (0x1u)

/** \brief Offset for Ifx_DMA_TSR_Bits.HLTCLR */
#define IFX_DMA_TSR_HLTCLR_OFF (24u)

/** \brief Length for Ifx_DMA_CH_RDCRCR_Bits.RDCRC */
#define IFX_DMA_CH_RDCRCR_RDCRC_LEN (32u)

/** \brief Mask for Ifx_DMA_CH_RDCRCR_Bits.RDCRC */
#define IFX_DMA_CH_RDCRCR_RDCRC_MSK (0xffffffffu)

/** \brief Offset for Ifx_DMA_CH_RDCRCR_Bits.RDCRC */
#define IFX_DMA_CH_RDCRCR_RDCRC_OFF (0u)

/** \brief Length for Ifx_DMA_CH_SDCRCR_Bits.SDCRC */
#define IFX_DMA_CH_SDCRCR_SDCRC_LEN (32u)

/** \brief Mask for Ifx_DMA_CH_SDCRCR_Bits.SDCRC */
#define IFX_DMA_CH_SDCRCR_SDCRC_MSK (0xffffffffu)

/** \brief Offset for Ifx_DMA_CH_SDCRCR_Bits.SDCRC */
#define IFX_DMA_CH_SDCRCR_SDCRC_OFF (0u)

/** \brief Length for Ifx_DMA_CH_SADR_Bits.SADR */
#define IFX_DMA_CH_SADR_SADR_LEN (32u)

/** \brief Mask for Ifx_DMA_CH_SADR_Bits.SADR */
#define IFX_DMA_CH_SADR_SADR_MSK (0xffffffffu)

/** \brief Offset for Ifx_DMA_CH_SADR_Bits.SADR */
#define IFX_DMA_CH_SADR_SADR_OFF (0u)

/** \brief Length for Ifx_DMA_CH_DADR_Bits.DADR */
#define IFX_DMA_CH_DADR_DADR_LEN (32u)

/** \brief Mask for Ifx_DMA_CH_DADR_Bits.DADR */
#define IFX_DMA_CH_DADR_DADR_MSK (0xffffffffu)

/** \brief Offset for Ifx_DMA_CH_DADR_Bits.DADR */
#define IFX_DMA_CH_DADR_DADR_OFF (0u)

/** \brief Length for Ifx_DMA_CH_ADICR_Bits.SMF */
#define IFX_DMA_CH_ADICR_SMF_LEN (3u)

/** \brief Mask for Ifx_DMA_CH_ADICR_Bits.SMF */
#define IFX_DMA_CH_ADICR_SMF_MSK (0x7u)

/** \brief Offset for Ifx_DMA_CH_ADICR_Bits.SMF */
#define IFX_DMA_CH_ADICR_SMF_OFF (0u)

/** \brief Length for Ifx_DMA_CH_ADICR_Bits.INCS */
#define IFX_DMA_CH_ADICR_INCS_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_ADICR_Bits.INCS */
#define IFX_DMA_CH_ADICR_INCS_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_ADICR_Bits.INCS */
#define IFX_DMA_CH_ADICR_INCS_OFF (3u)

/** \brief Length for Ifx_DMA_CH_ADICR_Bits.DMF */
#define IFX_DMA_CH_ADICR_DMF_LEN (3u)

/** \brief Mask for Ifx_DMA_CH_ADICR_Bits.DMF */
#define IFX_DMA_CH_ADICR_DMF_MSK (0x7u)

/** \brief Offset for Ifx_DMA_CH_ADICR_Bits.DMF */
#define IFX_DMA_CH_ADICR_DMF_OFF (4u)

/** \brief Length for Ifx_DMA_CH_ADICR_Bits.INCD */
#define IFX_DMA_CH_ADICR_INCD_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_ADICR_Bits.INCD */
#define IFX_DMA_CH_ADICR_INCD_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_ADICR_Bits.INCD */
#define IFX_DMA_CH_ADICR_INCD_OFF (7u)

/** \brief Length for Ifx_DMA_CH_ADICR_Bits.CBLS */
#define IFX_DMA_CH_ADICR_CBLS_LEN (4u)

/** \brief Mask for Ifx_DMA_CH_ADICR_Bits.CBLS */
#define IFX_DMA_CH_ADICR_CBLS_MSK (0xfu)

/** \brief Offset for Ifx_DMA_CH_ADICR_Bits.CBLS */
#define IFX_DMA_CH_ADICR_CBLS_OFF (8u)

/** \brief Length for Ifx_DMA_CH_ADICR_Bits.CBLD */
#define IFX_DMA_CH_ADICR_CBLD_LEN (4u)

/** \brief Mask for Ifx_DMA_CH_ADICR_Bits.CBLD */
#define IFX_DMA_CH_ADICR_CBLD_MSK (0xfu)

/** \brief Offset for Ifx_DMA_CH_ADICR_Bits.CBLD */
#define IFX_DMA_CH_ADICR_CBLD_OFF (12u)

/** \brief Length for Ifx_DMA_CH_ADICR_Bits.SHCT */
#define IFX_DMA_CH_ADICR_SHCT_LEN (4u)

/** \brief Mask for Ifx_DMA_CH_ADICR_Bits.SHCT */
#define IFX_DMA_CH_ADICR_SHCT_MSK (0xfu)

/** \brief Offset for Ifx_DMA_CH_ADICR_Bits.SHCT */
#define IFX_DMA_CH_ADICR_SHCT_OFF (16u)

/** \brief Length for Ifx_DMA_CH_ADICR_Bits.SCBE */
#define IFX_DMA_CH_ADICR_SCBE_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_ADICR_Bits.SCBE */
#define IFX_DMA_CH_ADICR_SCBE_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_ADICR_Bits.SCBE */
#define IFX_DMA_CH_ADICR_SCBE_OFF (20u)

/** \brief Length for Ifx_DMA_CH_ADICR_Bits.DCBE */
#define IFX_DMA_CH_ADICR_DCBE_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_ADICR_Bits.DCBE */
#define IFX_DMA_CH_ADICR_DCBE_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_ADICR_Bits.DCBE */
#define IFX_DMA_CH_ADICR_DCBE_OFF (21u)

/** \brief Length for Ifx_DMA_CH_ADICR_Bits.STAMP */
#define IFX_DMA_CH_ADICR_STAMP_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_ADICR_Bits.STAMP */
#define IFX_DMA_CH_ADICR_STAMP_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_ADICR_Bits.STAMP */
#define IFX_DMA_CH_ADICR_STAMP_OFF (22u)

/** \brief Length for Ifx_DMA_CH_ADICR_Bits.WRPSE */
#define IFX_DMA_CH_ADICR_WRPSE_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_ADICR_Bits.WRPSE */
#define IFX_DMA_CH_ADICR_WRPSE_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_ADICR_Bits.WRPSE */
#define IFX_DMA_CH_ADICR_WRPSE_OFF (24u)

/** \brief Length for Ifx_DMA_CH_ADICR_Bits.WRPDE */
#define IFX_DMA_CH_ADICR_WRPDE_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_ADICR_Bits.WRPDE */
#define IFX_DMA_CH_ADICR_WRPDE_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_ADICR_Bits.WRPDE */
#define IFX_DMA_CH_ADICR_WRPDE_OFF (25u)

/** \brief Length for Ifx_DMA_CH_ADICR_Bits.INTCT */
#define IFX_DMA_CH_ADICR_INTCT_LEN (2u)

/** \brief Mask for Ifx_DMA_CH_ADICR_Bits.INTCT */
#define IFX_DMA_CH_ADICR_INTCT_MSK (0x3u)

/** \brief Offset for Ifx_DMA_CH_ADICR_Bits.INTCT */
#define IFX_DMA_CH_ADICR_INTCT_OFF (26u)

/** \brief Length for Ifx_DMA_CH_ADICR_Bits.IRDV */
#define IFX_DMA_CH_ADICR_IRDV_LEN (4u)

/** \brief Mask for Ifx_DMA_CH_ADICR_Bits.IRDV */
#define IFX_DMA_CH_ADICR_IRDV_MSK (0xfu)

/** \brief Offset for Ifx_DMA_CH_ADICR_Bits.IRDV */
#define IFX_DMA_CH_ADICR_IRDV_OFF (28u)

/** \brief Length for Ifx_DMA_CH_CHCFGR_Bits.TREL */
#define IFX_DMA_CH_CHCFGR_TREL_LEN (14u)

/** \brief Mask for Ifx_DMA_CH_CHCFGR_Bits.TREL */
#define IFX_DMA_CH_CHCFGR_TREL_MSK (0x3fffu)

/** \brief Offset for Ifx_DMA_CH_CHCFGR_Bits.TREL */
#define IFX_DMA_CH_CHCFGR_TREL_OFF (0u)

/** \brief Length for Ifx_DMA_CH_CHCFGR_Bits.BLKM */
#define IFX_DMA_CH_CHCFGR_BLKM_LEN (3u)

/** \brief Mask for Ifx_DMA_CH_CHCFGR_Bits.BLKM */
#define IFX_DMA_CH_CHCFGR_BLKM_MSK (0x7u)

/** \brief Offset for Ifx_DMA_CH_CHCFGR_Bits.BLKM */
#define IFX_DMA_CH_CHCFGR_BLKM_OFF (16u)

/** \brief Length for Ifx_DMA_CH_CHCFGR_Bits.RROAT */
#define IFX_DMA_CH_CHCFGR_RROAT_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_CHCFGR_Bits.RROAT */
#define IFX_DMA_CH_CHCFGR_RROAT_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_CHCFGR_Bits.RROAT */
#define IFX_DMA_CH_CHCFGR_RROAT_OFF (19u)

/** \brief Length for Ifx_DMA_CH_CHCFGR_Bits.CHMODE */
#define IFX_DMA_CH_CHCFGR_CHMODE_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_CHCFGR_Bits.CHMODE */
#define IFX_DMA_CH_CHCFGR_CHMODE_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_CHCFGR_Bits.CHMODE */
#define IFX_DMA_CH_CHCFGR_CHMODE_OFF (20u)

/** \brief Length for Ifx_DMA_CH_CHCFGR_Bits.CHDW */
#define IFX_DMA_CH_CHCFGR_CHDW_LEN (3u)

/** \brief Mask for Ifx_DMA_CH_CHCFGR_Bits.CHDW */
#define IFX_DMA_CH_CHCFGR_CHDW_MSK (0x7u)

/** \brief Offset for Ifx_DMA_CH_CHCFGR_Bits.CHDW */
#define IFX_DMA_CH_CHCFGR_CHDW_OFF (21u)

/** \brief Length for Ifx_DMA_CH_CHCFGR_Bits.PATSEL */
#define IFX_DMA_CH_CHCFGR_PATSEL_LEN (3u)

/** \brief Mask for Ifx_DMA_CH_CHCFGR_Bits.PATSEL */
#define IFX_DMA_CH_CHCFGR_PATSEL_MSK (0x7u)

/** \brief Offset for Ifx_DMA_CH_CHCFGR_Bits.PATSEL */
#define IFX_DMA_CH_CHCFGR_PATSEL_OFF (24u)

/** \brief Length for Ifx_DMA_CH_CHCFGR_Bits.SWAP */
#define IFX_DMA_CH_CHCFGR_SWAP_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_CHCFGR_Bits.SWAP */
#define IFX_DMA_CH_CHCFGR_SWAP_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_CHCFGR_Bits.SWAP */
#define IFX_DMA_CH_CHCFGR_SWAP_OFF (27u)

/** \brief Length for Ifx_DMA_CH_CHCFGR_Bits.PRSEL */
#define IFX_DMA_CH_CHCFGR_PRSEL_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_CHCFGR_Bits.PRSEL */
#define IFX_DMA_CH_CHCFGR_PRSEL_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_CHCFGR_Bits.PRSEL */
#define IFX_DMA_CH_CHCFGR_PRSEL_OFF (28u)

/** \brief Length for Ifx_DMA_CH_SHADR_Bits.SHADR */
#define IFX_DMA_CH_SHADR_SHADR_LEN (32u)

/** \brief Mask for Ifx_DMA_CH_SHADR_Bits.SHADR */
#define IFX_DMA_CH_SHADR_SHADR_MSK (0xffffffffu)

/** \brief Offset for Ifx_DMA_CH_SHADR_Bits.SHADR */
#define IFX_DMA_CH_SHADR_SHADR_OFF (0u)

/** \brief Length for Ifx_DMA_CH_CHCSR_Bits.TCOUNT */
#define IFX_DMA_CH_CHCSR_TCOUNT_LEN (14u)

/** \brief Mask for Ifx_DMA_CH_CHCSR_Bits.TCOUNT */
#define IFX_DMA_CH_CHCSR_TCOUNT_MSK (0x3fffu)

/** \brief Offset for Ifx_DMA_CH_CHCSR_Bits.TCOUNT */
#define IFX_DMA_CH_CHCSR_TCOUNT_OFF (0u)

/** \brief Length for Ifx_DMA_CH_CHCSR_Bits.LXO */
#define IFX_DMA_CH_CHCSR_LXO_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_CHCSR_Bits.LXO */
#define IFX_DMA_CH_CHCSR_LXO_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_CHCSR_Bits.LXO */
#define IFX_DMA_CH_CHCSR_LXO_OFF (15u)

/** \brief Length for Ifx_DMA_CH_CHCSR_Bits.WRPS */
#define IFX_DMA_CH_CHCSR_WRPS_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_CHCSR_Bits.WRPS */
#define IFX_DMA_CH_CHCSR_WRPS_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_CHCSR_Bits.WRPS */
#define IFX_DMA_CH_CHCSR_WRPS_OFF (16u)

/** \brief Length for Ifx_DMA_CH_CHCSR_Bits.WRPD */
#define IFX_DMA_CH_CHCSR_WRPD_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_CHCSR_Bits.WRPD */
#define IFX_DMA_CH_CHCSR_WRPD_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_CHCSR_Bits.WRPD */
#define IFX_DMA_CH_CHCSR_WRPD_OFF (17u)

/** \brief Length for Ifx_DMA_CH_CHCSR_Bits.ICH */
#define IFX_DMA_CH_CHCSR_ICH_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_CHCSR_Bits.ICH */
#define IFX_DMA_CH_CHCSR_ICH_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_CHCSR_Bits.ICH */
#define IFX_DMA_CH_CHCSR_ICH_OFF (18u)

/** \brief Length for Ifx_DMA_CH_CHCSR_Bits.IPM */
#define IFX_DMA_CH_CHCSR_IPM_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_CHCSR_Bits.IPM */
#define IFX_DMA_CH_CHCSR_IPM_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_CHCSR_Bits.IPM */
#define IFX_DMA_CH_CHCSR_IPM_OFF (19u)

/** \brief Length for Ifx_DMA_CH_CHCSR_Bits.BUFFER */
#define IFX_DMA_CH_CHCSR_BUFFER_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_CHCSR_Bits.BUFFER */
#define IFX_DMA_CH_CHCSR_BUFFER_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_CHCSR_Bits.BUFFER */
#define IFX_DMA_CH_CHCSR_BUFFER_OFF (22u)

/** \brief Length for Ifx_DMA_CH_CHCSR_Bits.FROZEN */
#define IFX_DMA_CH_CHCSR_FROZEN_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_CHCSR_Bits.FROZEN */
#define IFX_DMA_CH_CHCSR_FROZEN_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_CHCSR_Bits.FROZEN */
#define IFX_DMA_CH_CHCSR_FROZEN_OFF (23u)

/** \brief Length for Ifx_DMA_CH_CHCSR_Bits.SWB */
#define IFX_DMA_CH_CHCSR_SWB_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_CHCSR_Bits.SWB */
#define IFX_DMA_CH_CHCSR_SWB_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_CHCSR_Bits.SWB */
#define IFX_DMA_CH_CHCSR_SWB_OFF (24u)

/** \brief Length for Ifx_DMA_CH_CHCSR_Bits.CWRP */
#define IFX_DMA_CH_CHCSR_CWRP_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_CHCSR_Bits.CWRP */
#define IFX_DMA_CH_CHCSR_CWRP_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_CHCSR_Bits.CWRP */
#define IFX_DMA_CH_CHCSR_CWRP_OFF (25u)

/** \brief Length for Ifx_DMA_CH_CHCSR_Bits.CICH */
#define IFX_DMA_CH_CHCSR_CICH_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_CHCSR_Bits.CICH */
#define IFX_DMA_CH_CHCSR_CICH_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_CHCSR_Bits.CICH */
#define IFX_DMA_CH_CHCSR_CICH_OFF (26u)

/** \brief Length for Ifx_DMA_CH_CHCSR_Bits.SIT */
#define IFX_DMA_CH_CHCSR_SIT_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_CHCSR_Bits.SIT */
#define IFX_DMA_CH_CHCSR_SIT_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_CHCSR_Bits.SIT */
#define IFX_DMA_CH_CHCSR_SIT_OFF (27u)

/** \brief Length for Ifx_DMA_CH_CHCSR_Bits.SCH */
#define IFX_DMA_CH_CHCSR_SCH_LEN (1u)

/** \brief Mask for Ifx_DMA_CH_CHCSR_Bits.SCH */
#define IFX_DMA_CH_CHCSR_SCH_MSK (0x1u)

/** \brief Offset for Ifx_DMA_CH_CHCSR_Bits.SCH */
#define IFX_DMA_CH_CHCSR_SCH_OFF (31u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXDMA_BF_H */
