WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2516706 heartbeat IPC: 3.973 cumulative IPC: 3.973 (Simulation time: 00 hr 01 min 49 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2516707 cumulative IPC: 3.973 (Simulation time: 00 hr 01 min 49 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2516707 cumulative IPC: 3.973 (Simulation time: 00 hr 01 min 49 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 10680684 heartbeat IPC: 1.225 cumulative IPC: 1.225 (Simulation time: 00 hr 05 min 20 sec)
Simulation finished CPU 0 instructions: 10000001 cycles: 8163978 cumulative IPC: 1.225 (Simulation time: 00 hr 05 min 20 sec)
Simulation complete CPU 0 instructions: 10000001 cycles: 8163978 cumulative IPC: 1.225 (Simulation time: 00 hr 05 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_4B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.225 instructions: 10000001 cycles: 8163978
CPU 0 Branch Prediction Accuracy: 99.2% MPKI: 2.572 Average ROB Occupancy at Mispredict: 126.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0195
BRANCH_INDIRECT: 0.121
BRANCH_CONDITIONAL: 2.35
BRANCH_DIRECT_CALL: 0.0287
BRANCH_INDIRECT_CALL: 0.0075
BRANCH_RETURN: 0.0471

LLC TOTAL        ACCESS:     203999 HIT:     127928 MISS:      76071
LLC LOAD         ACCESS:     176955 HIT:     112027 MISS:      64928
LLC RFO          ACCESS:       3640 HIT:       1224 MISS:       2416
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       6609 HIT:       6609 MISS:          0
LLC TRANSLATION  ACCESS:      16795 HIT:       8068 MISS:       8727
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 704.5 cycles
cpu0_DTLB TOTAL        ACCESS:    1249019 HIT:    1110645 MISS:     138374
cpu0_DTLB LOAD         ACCESS:    1249019 HIT:    1110645 MISS:     138374
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 73.53 cycles
cpu0_ITLB TOTAL        ACCESS:     110531 HIT:     103543 MISS:       6988
cpu0_ITLB LOAD         ACCESS:     110531 HIT:     103543 MISS:       6988
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 6.383 cycles
cpu0_L1D TOTAL        ACCESS:    1535534 HIT:    1240579 MISS:     294955
cpu0_L1D LOAD         ACCESS:     936066 HIT:     685507 MISS:     250559
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     497361 HIT:     471726 MISS:      25635
cpu0_L1D TRANSLATION  ACCESS:     102107 HIT:      83346 MISS:      18761
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 196.4 cycles
cpu0_L1I TOTAL        ACCESS:     122092 HIT:     112567 MISS:       9525
cpu0_L1I LOAD         ACCESS:     122092 HIT:     112567 MISS:       9525
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 46.6 cycles
cpu0_L2C TOTAL        ACCESS:     210697 HIT:      13306 MISS:     197391
cpu0_L2C LOAD         ACCESS:     181699 HIT:       4744 MISS:     176955
cpu0_L2C RFO          ACCESS:       4078 HIT:        438 MISS:       3640
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       7321 HIT:       7320 MISS:          1
cpu0_L2C TRANSLATION  ACCESS:      17599 HIT:        804 MISS:      16795
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 291.9 cycles
cpu0_STLB TOTAL        ACCESS:     103859 HIT:       2273 MISS:     101586
cpu0_STLB LOAD         ACCESS:     103859 HIT:       2273 MISS:     101586
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 94.77 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      23936
  ROW_BUFFER_MISS:      51558
 AVG DBUS CONGESTED CYCLE: 3.87
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        752
  FULL:       4247
