{"context": " More than 1 year has passed since last update.\u3053\u306e\u8a18\u4e8b\u306f \u9ad8\u77e5\u5de5\u79d1\u5927 Advent Calendar 2015\u306e 12/16 \u306e\u8a18\u4e8b\u3067\u3059\n\n\u306f\u3058\u3081\u306b\n\n\nSoC FPGA\u306e\u9b45\u529b\u3092\u66f8\u304d\u307e\u3059.\n\u3053\u306e\u8a18\u4e8b\u306f,\u79c1\u306e\u7d4c\u9a13\u304b\u3089\u306a\u308b\u52d8\u9055\u3044\u3067\u69cb\u6210\u3055\u308c\u3066\u304a\u308a\u307e\u3059.\nXilinx\u306f\u3084\u3063\u305f\u3053\u3068\u306a\u3044\u306e\u3067,Altera\u306b\u3064\u3044\u3066\u3060\u3051\u66f8\u304d\u307e\u3059.\n\n\u6ce8)\u3053\u306e\u8a18\u4e8b\u3092\u8aad\u3093\u3067\u3082FPGA\u304c\u51fa\u6765\u308b\u3088\u3046\u306b\u306a\u308a\u307e\u305b\u3093.\n\nFPGA\u306b\u3064\u3044\u3066\n\nSoC FPGA\u304c\u7d20\u6674\u3089\u3057\u3044\u7406\u7531\nSoC FPGA\u306f,1\u30c1\u30c3\u30d7\u5185\u306bFPGA\u3068ARM Cortex-A9\u3092\u642d\u8f09\u3057\u3066\u3044\u307e\u3059.\n\nDE1-SoC FPGA\nTerasic\u793e\u306eDE1-SoC FPGA Board $249(12\u67081\u65e5)\nDE0-nano-SoC\nTerasic\u793e\u306eDE0-nano-SoC Board $99(12\u67081\u65e5)\n\u7d20\u6674\u3089\u3057\u3044\u7406\u7531\n\nSD Card\u304b\u3089Linux OS\u3092\u30d6\u30fc\u30c8\u51fa\u6765\u308b!(\u30e9\u30ba\u30d1\u30a4\u611f\u899a\u3067)\n\nHPS IP\u30b3\u30a2\u3067FPGA\u3068ARM\u3067DRR3\u30e1\u30e2\u30ea\u3092\u5171\u6709\u51fa\u6765\u308b!!(\u6700\u8fd1\u3067\u304d\u305f)\nFPGA\u306f\u4e26\u5217\u51e6\u7406\u3084\u30d1\u30a4\u30d7\u30e9\u30a4\u30f3\u51e6\u7406\u304c\u5f97\u610f(CPU\u306b\u306f\u4e0d\u5f97\u610f)\nFPGA\u5074\u306f\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2CPU(NIOS)\u304c\u7a4d\u3081\u308b(\u30de\u30a4\u30b3\u30f3\u7684\u9010\u6b21\u51e6\u7406\u304c\u53ef\u80fd)\n\n1\u30dc\u30fc\u30c9\u5185\u3067OS\u306e\u3042\u308b\u9ad8\u901f\u51e6\u7406\u30b7\u30b9\u30c6\u30e0\u304c\u5b8c\u6210\u3059\u308b\n\u7701\u30a8\u30cd\u5c0f\u30b9\u30da\u30fc\u30b9\u3067\u30ed\u30dc\u30c3\u30c8\u306b\u4e57\u305b\u6613\u3044\n\n...\u3064\u307e\u308a\u6700\u5f37!!!(\u96d1\u306a\u8aac\u660e)\n1\u30c1\u30c3\u30d7(\u30dc\u30fc\u30c9)\u3067OS\u306e\u3042\u308b\u7d44\u8fbc\u307f\u30b7\u30b9\u30c6\u30e0\u3092\u69cb\u7bc9\u3059\u308b\u3053\u3068\u304c\u51fa\u6765\u307e\u3059.\n\u5f93\u6765\u306eFPGA+CPU(OS\u3042\u308a)\u306e\u30b7\u30b9\u30c6\u30e0\u306f,FPGA\u30dc\u30fc\u30c9\u3092PCI Express\u7d4c\u7531\u3067\u901a\u4fe1\u3057\u3066\u3044\u307e\u3057\u305f.SoC FPGA\u306f,\u30c1\u30c3\u30d7\u5185\u3067\u305d\u308c\u304c\u5b8c\u7d50\u3057\u3066\u3044\u308b\u611f\u3058\u3067\u3059.\u3055\u3089\u306b\u30bd\u30d5\u30c8\u3068\u30cf\u30fc\u30c9\u306e\u5206\u62c5\u304c\u5207\u308a\u5206\u3051\u3084\u308a\u3084\u3059\u3044(\u5352\u7814\u4f53\u9a13\u8ac7).FPGA\u3068ARM(Linux)\u3067\u5207\u308a\u5206\u3051\u3067\u304d\u3066,\u304a\u4e92\u3044\u4f55\u3057\u3066\u308b\u304b\u5206\u304b\u3089\u306a\u304f\u3066\u3082\u30b7\u30b9\u30c6\u30e0\u69cb\u7bc9\u304c\u51fa\u6765\u308b.\u30bd\u30d5\u30c8\u3068\u30cf\u30fc\u30c9\u306e\u958b\u767a\u8005\u304c\u5171\u6709\u3059\u308b\u60c5\u5831\u306f,\u30e1\u30e2\u30ea\u30de\u30c3\u30d7\u306e\u5834\u6240\u3068\u30ec\u30b8\u30b9\u30bf\u306e\u4f5c\u7528\u3060\u3051\u3067\u51fa\u6765\u308b.\n\nSoC FPGA\u306e\u8a2d\u8a08\u30d5\u30ed\u30fc\n\u3000\u3000\u3000Qsys\u3067\u30b7\u30b9\u30c6\u30e0\u8a2d\u8a08\n\u3000\u3000\u3000\u3000\u3000\u3000\u3000\u2193\n\u3000Quartus\u3067HDL\u3092\u7528\u3044\u3066\u63a5\u7d9a\u3092\u8a18\u8ff0\n\u3000\u3000\u3000\u3000\u3000\u3000\u3000\u2193\nEclipse\u3067NIOS CPU\u306e\u30d7\u30ed\u30b0\u30e9\u30e0\u8a18\u8ff0\n\u3000\u3000\u3000\u3000\u3000\u3000\u3000\u2193\n\u30b3\u30f3\u30d1\u30a4\u30eb\u3057\u3066SD Card\u306b\u5165\u308c\u308b\u30d5\u30a1\u30a4\u30eb\u3092\u751f\u6210\n\u3000\u3000\u3000\u3000\u3000\u3000\u3000\u2193\nSD Card\u306bOS\u306eImage\u30d5\u30a1\u30a4\u30eb\u3084FPGA\u306e\u56de\u8def\u60c5\u5831\u306e\u30d5\u30a1\u30a4\u30eb\u3092\u5165\u308c\u308b\n\u3000\u3000\u3000\u3000\u3000\u3000\u3000\u2193\n\u3000\u3000\u3000\u3000\u3000\u3000\u8d77\u52d5!!!\n\u3000\u3000\u3000\u3000\u3000\u3000\u3000\u2193\nLinux\u306f,mmap\u3067FPGA\u306e\u30ec\u30b8\u30b9\u30bf\u306b\u30a2\u30af\u30bb\u30b9\nSoCFPGA\u306f,\u30d6\u30fc\u30c8\u3059\u308b\u6642\u306bFPGA\u306e\u56de\u8def\u304c\u66f8\u304d\u8fbc\u307e\u308c\u307e\u3059.\n\u8d77\u52d5\u3057\u305f\u3089,\u30d7\u30ed\u30b0\u30e9\u30e0\u3092\u66f8\u304f\u3060\u3051\u3063\u3066\u611f\u3058\u3067\u3059.\nOS\u304c\u3042\u308c\u3070,USB\u3067\u3082Ethernet\u3067\u3082\u30e9\u30a4\u30d6\u30e9\u30ea\u3067\u3082\u597d\u304d\u653e\u984c\u51fa\u6765\u308b\u3068\u601d\u3044\u307e\u3059.\n\u4ee5\u4e0b\u3067\u3082\u3046\u5c11\u3057\u8aac\u660e\u3057\u307e\u3059.\n\u96f0\u56f2\u6c17\u3060\u3051\u4f1d\u3048\u308b\u3088\u3046\u306b\u8aac\u660e\u3059\u308b\u306e\u3067,\u9069\u5f53\u306b\u898b\u3066\u304f\u3060\u3055\u3044.\nLinux\u5074\u306f,\u307f\u3093\u306a\u77e5\u3063\u3066\u308b\u3063\u3066\u3053\u3068\u3067\u4eca\u56de\u306f\u8aac\u660e\u3057\u307e\u305b\u3093.\n\u3079\u3063\u5225\u306b\u5168\u304f\u5206\u304b\u3089\u306a\u3044\u8a33\u3058\u3083\u306a\u3044\u306a\u3044\u3093\u3060\u304b\u3089\u306d\u03a3(\u00b4\u2200\uff40||;)\uff84\uff9e\uff77\uff6f!!(1mm\u3082\u307e\u3060\u89e6\u3063\u3066\u306a\u3044\u306a\u3093\u3066\u8a00\u3048\u306a\u3044\n\nQsys\u3067\u30b7\u30b9\u30c6\u30e0\u8a2d\u8a08\nQsys\u3067\u306f,Altera\u304c\u4e88\u3081\u7528\u610f\u3055\u308c\u3066\u3044\u308bIP\u30b3\u30a2\u3092\u914d\u7f6e\u3057\u3066\u30b7\u30b9\u30c6\u30e0\u8a2d\u8a08\u3092\u884c\u3044\u307e\u3059.\n\u753b\u50cf\u3067\u4e00\u4f8b\u3092\u793a\u3057\u307e\u3059.(\u30af\u30ea\u30c3\u30af\u3057\u3066\u62e1\u5927\u3057\u3066\u898b\u3066\u304f\u3060\u3055\u3044)\n\nQsys\u753b\u50cf1\n\nQsys\u753b\u50cf2\n\u3053\u306e\u30c4\u30fc\u30eb\u3067\u914d\u7f6e\u3057\u3066\u30b3\u30cd\u30c3\u30af\u30b7\u30e7\u30f3\u3092\u30af\u30ea\u30c3\u30af\u3057\u3066\u4f5c\u3063\u3066\u884c\u304d\u307e\u3059.\nExport\u306e\u6b04\u304c\u9ed2\u3044\u6240\u306fQuartus\u306e\u65b9\u3067\u63a5\u7d9a\u5148\u3092HDL\u8a18\u8ff0\u51fa\u6765\u3066\u5b9f\u969b\u306e\u30d4\u30f3\u306b\u5272\u308a\u5f53\u3066\u308b\u3053\u3068\u304c\u51fa\u6765\u307e\u3059.Qsys\u306f,Avalon bus\u898f\u683c\u306b\u3057\u305f\u304c\u3063\u3066HDL\u3067\u81ea\u4f5c\u30e2\u30b8\u30e5\u30fc\u30eb\u3092\u8a2d\u8a08\u3057\u3066\u767b\u9332\u3059\u308b\u3053\u3068\u3067,IP\u30b3\u30a2\u3068\u3057\u3066\u4f7f\u3048\u308b\u3088\u3046\u306b\u306a\u308a\u307e\u3059.\n(\u30e1\u30e2\u30ea\u30de\u30c3\u30d7\u306e\u30a2\u30c9\u30ec\u30b9\u306e\u898b\u65b9)\n\u30e1\u30e2\u30ea\u30de\u30c3\u30d7\u306e\u30a2\u30c9\u30ec\u30b9\u306f16\u9032\u6570\u306e\u30d0\u30a4\u30c8\u6570\u3067\u8868\u793a\u3055\u308c\u3066\u3044\u307e\u3059.\n\u4f8b)ram_main\u306f24576 bytes\u3067\u30d1\u30e9\u30e1\u30fc\u30bf\u6307\u5b9a\u3057\u3066\u3044\u307e\u3059.\n24576\u306f16\u9032\u6570\u30675fff\n\u3088\u3063\u30661_0000~1_5fff\u306e\u30a2\u30c9\u30ec\u30b9\u7bc4\u56f2\u306b\u306a\u308a\u307e\u3059.\n\nQuartus\u3067\u63a5\u7d9a\u3092\u8a18\u8ff0\n\u3053\u3053\u3067\u306f,HDL\u8a00\u8a9e\u3092\u7528\u3044\u3066\u8a2d\u8a08\u3057\u307e\u3059.\u99b4\u67d3\u307f\u304c\u306a\u3044\u4eba\u304c\u591a\u3044\u3068\u601d\u3046\u306e\u3067\u7c21\u5358\u306b\u8aac\u660e\u3059\u308b\u3068PWM\u3068\u304bUART\u3068\u304b\u306e\u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u3092\u30d7\u30ed\u30b0\u30e9\u30e0\u3067\u8a2d\u8a08\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059.Qsys\u306b\u3042\u308bIP\u30b3\u30a2\u3082HDL\u8a00\u8a9e\u3067\u51fa\u6765\u3066\u3044\u307e\u3059.Quartus\u3067HDL\u8a18\u8ff0\u3057\u3066CPU\u306b\u63a5\u7d9a\u3059\u308b\u5834\u5408\u3068Qsys\u3067\u30b3\u30f3\u30dd\u30fc\u30cd\u30f3\u30c8\u3068\u3057\u3066\u767b\u9332\u3057\u3066CPU\u306b\u63a5\u7d9a\u3059\u308b2\u30d1\u30bf\u30fc\u30f3\u3067\u8a2d\u8a08\u51fa\u6765\u307e\u3059.\u4f7f\u3044\u56de\u3057\u305f\u3044\u30b3\u30f3\u30dd\u30fc\u30cd\u30f3\u30c8\u306f,Qsys\u3067\u767b\u9332\u3059\u308b\u3068\u8a2d\u8a08\u901f\u5ea6\u304c\u5411\u4e0a\u3057\u307e\u3059.Pin Planner Editor\u3067,HDL\u8a18\u8ff0\u306einput\u3068output\u30d4\u30f3\u3092\u5b9f\u969b\u306e\u30d4\u30f3\u306b\u5272\u308a\u5f53\u3066\u3057\u307e\u3059.\n\nEclipse\u3067NIOS\u306e\u30d7\u30ed\u30b0\u30e9\u30e0\u3092\u8a18\u8ff0\n\u3053\u306e\u5de5\u7a0b\u306f,\u7686\u3055\u3093\u304c\u77e5\u3063\u3066\u308b\u30de\u30a4\u30b3\u30f3\u3067\u30d7\u30ed\u30b0\u30e9\u30e0\u3092\u66f8\u304f\u5de5\u7a0b\u3068\u540c\u3058\u3067\u3059.\nNIOS\u3068DMA\u3067DDR3 SDRAM\u306b\u30a2\u30af\u30bb\u30b9\u3059\u308b\u30d7\u30ed\u30b0\u30e9\u30e0\u4f8b\u3092\u8cbc\u308a\u307e\u3059.\n#include <stdio.h>\n#include <stdlib.h>\n#include \"system.h\"\n#include <io.h>\n\nint main()\n{\n  void* tx_address = RAM1_BASE;\n  void* rx_address = 0x20000000; //DDR3 SDRAM top address\n\n  IOWR(DMA_BASE,6,0);           // stop dma component\n  IOWR(DMA_BASE,0,0x0);         // clear Stauts registe\n\n  int i;\n\n  for(i=0;i<16;i++){\n    IOWR_32DIRECT(RAM1_BASE,i*4,i);  //4byte 16words\n  }\n\n\n  while(1){\n    if(IORD_32DIRECT(DIPSW_PIO_BASE,0) == 0x1){\n      IOWR(DMA_BASE,1,tx_address);  // set source address\n      IOWR(DMA_BASE,2,rx_address);  // set destination address\n      IOWR(DMA_BASE,3,4*16);        // set bytes to transfer 4byte 16words\n      IOWR(DMA_BASE,6,0x8C);        // start dma transfer (word mode)\n\n      while(!(IORD(DMA_BASE,0) & (1 << 0) == 1)); //transfer length 0 end\n      IOWR(DMA_BASE,6,0);           // stop dma component\n      IOWR(DMA_BASE,0,0x0);         // clear Stauts registe\n    }\n  }\n\n  return 0;\n}\n\n\n\u3053\u306e\u30d7\u30ed\u30b0\u30e9\u30e0\u306fDIPSW\u304c1\u306b\u306a\u3063\u305f\u6642\u306b,ram1\u304b\u3089ddr3\u307832bit 16words\u306e\u30c7\u30fc\u30bf\u3092\u8ee2\u9001\u3057\u3066\u3044\u307e\u3059.\nDMA_BASE\u306a\u3069\u306f,system.h\u3067\u5b9a\u7fa9\u3055\u308c\u3066\u3044\u307e\u3059.\n\u5b9a\u7fa9\u3055\u308c\u3066\u3044\u308b\u5024\u306f,Qsys\u306b\u8868\u793a\u3055\u308c\u3066\u3044\u308b\u30a2\u30c9\u30ec\u30b9\u3068\u540c\u3058\u3067\u3059.\u4e0a\u306e\u753b\u50cf\u3067\u8a00\u3046\u3068,DMA_BASE\u306f0x2000\u3063\u3066\u3053\u3068\u306b\u306a\u308a\u307e\u3059.\nIOWR_32DIRECT(addresss,offset,data); //write\u95a2\u6570\nIORD_32DIRECT(address,offset);      //read\u95a2\u6570\u3000\u623b\u308a\u5024\u3042\u308a\n\n\u3053\u306e\u95a2\u6570\u306f32bit\u30a2\u30af\u30bb\u30b9\u3067NIOS\u306e\u30c7\u30fc\u30bf\u30d0\u30b9\u306b\u63a5\u7d9a\u3055\u308c\u3066\u3044\u308bIP\u30b3\u30a2\u306e\u30ec\u30b8\u30b9\u30bf(\u30ec\u30b8\u30b9\u30bf\u306e\u30a2\u30c9\u30ec\u30b9\u306faddress+offset)\u306bread/write\u51fa\u6765\u307e\u3059(io.h\u306b\u5b9a\u7fa9\u3055\u308c\u3066\u3044\u306616,8 bit\u306e\u95a2\u6570\u3082\u3042\u308a\u307e\u3059).\u3061\u306a\u307f\u306b\u30dd\u30a4\u30f3\u30bf\u3067\u3082\u30a2\u30af\u30bb\u30b9\u51fa\u6765\u307e\u3059.\n\n\u304a\u308f\u308a\u3084\u88dc\u8db3\n\u6700\u5f8c\u307e\u3067\u8aad\u3093\u3067\u3082\u3042\u307e\u308a\u5206\u304b\u3089\u306a\u304b\u3063\u305f\u3068\u601d\u3044\u307e\u3059.\n\u4e16\u306e\u4e2d\u306b\u306fSoC FPGA\u3063\u3066\u7269\u304c\u3042\u308b\u3093\u3060\u306a\u3041\uff5e\u3063\u3066\u7a0b\u5ea6\u3067\u3044\u3044\u3067\u3059.\nSoC FPGA\u306f,\u4f4e\u30ec\u30a4\u30e4\u304b\u3089\u9ad8\u30ec\u30a4\u30e4\u307e\u3067\u81ea\u5206\u3067\u30ab\u30b9\u30bf\u30e0\u51fa\u6765\u308b\u306e\u3067\u3059\u3054\u304f\u697d\u3057\u3044\u3068\u601d\u3044\u307e\u3059.CPU\u81ea\u4f5c\u304b\u3089GUI\u30a2\u30d7\u30ea\u30b1\u30fc\u30b7\u30e7\u30f3\u307e\u3067\u8a2d\u8a08\u51fa\u6765\u307e\u3059.\u307e\u3060\u307e\u3060\u9b45\u529b\u3084\u8aac\u660e\u304c\u3061\u3083\u3093\u3068\u4f1d\u308f\u3063\u3066\u306a\u3044\u3068\u601d\u3046\u306e\u3067\u8208\u5473\u304c\u308f\u3044\u305f\u4eba\u306f\u76f4\u63a5\u805e\u3044\u3066\u304f\u3060\u3055\u3044.\n\n\u4f7f\u3044\u3069\u3053\u308d\n\u30e9\u30ba\u30d1\u30a4+\u30de\u30a4\u30b3\u30f3\u306e\u7d44\u307f\u5408\u308f\u305b\u3082\u624b\u8efd\u3067\u3044\u3044\u3067\u3059\u304c,\u753b\u50cf\u51e6\u7406\u307f\u305f\u3044\u306a\u30c7\u30fc\u30bf\u306e\u8ee2\u9001\u3084\u51e6\u7406\u3092\u3059\u308b\u5834\u5408\u306fSoC FPGA\u304c\u304a\u52e7\u3081\u3067\u3059(Gbps\u306e\u901a\u4fe1\u304c\u53ef\u80fd).\n\n\u8cfc\u5165\u6ce8\u610f\u70b9\n\u6ce8)HPS IP\u30b3\u30a2\u306e\u8a2d\u5b9a\u306f,\u30dc\u30fc\u30c9\u306b\u3088\u3063\u3066\u30d1\u30e9\u30e1\u30fc\u30bf\u304c\u7570\u306a\u308a\u307e\u3059.DDR\u30e1\u30e2\u30ea\u306a\u3069\u306e\u30c1\u30c3\u30d7\u306e\u4ed5\u69d8\u3067\u8a2d\u5b9a\u3059\u308b\u30d1\u30e9\u30e1\u30fc\u30bf\u7570\u306a\u308b\u305f\u3081\u3067\u3059.DDR\u30e1\u30e2\u30ea\u3092\u4f7f\u3044\u305f\u3044\u5834\u5408\u306f,\u30dc\u30fc\u30c9\u30e1\u30fc\u30ab\u30fc\u304c\u516c\u958b\u3057\u3066\u3044\u308b\u30b5\u30f3\u30d7\u30eb\u30d7\u30ed\u30b8\u30a7\u30af\u30c8\u3092\u4f7f\u3046\u3053\u3068\u3092\u304a\u52e7\u3081\u3057\u307e\u3059.\u30b5\u30f3\u30d7\u30eb\u3084\u60c5\u5831\u304c\u5c11\u306a\u3044\u30dc\u30fc\u30c9\u306f\u304a\u52e7\u3081\u3057\u307e\u305b\u3093.OS\u306e\u30b5\u30dd\u30fc\u30c8\u304c\u306a\u3044\u30dc\u30fc\u30c9\u3082\u304a\u52e7\u3081\u3057\u307e\u305b\u3093.\n\u3053\u306e\u8a18\u4e8b\u306f \u9ad8\u77e5\u5de5\u79d1\u5927 [Advent Calendar 2015](http://www.adventar.org/calendars/965)\u306e 12/16 \u306e\u8a18\u4e8b\u3067\u3059\n#\u306f\u3058\u3081\u306b\n* [SoC FPGA](http://www.elsena.co.jp/elspear/altera/device/soc/)\u306e\u9b45\u529b\u3092\u66f8\u304d\u307e\u3059.\n* \u3053\u306e\u8a18\u4e8b\u306f,\u79c1\u306e\u7d4c\u9a13\u304b\u3089\u306a\u308b\u52d8\u9055\u3044\u3067\u69cb\u6210\u3055\u308c\u3066\u304a\u308a\u307e\u3059.\n* Xilinx\u306f\u3084\u3063\u305f\u3053\u3068\u306a\u3044\u306e\u3067,Altera\u306b\u3064\u3044\u3066\u3060\u3051\u66f8\u304d\u307e\u3059.\n\n\u6ce8)\u3053\u306e\u8a18\u4e8b\u3092\u8aad\u3093\u3067\u3082FPGA\u304c\u51fa\u6765\u308b\u3088\u3046\u306b\u306a\u308a\u307e\u305b\u3093.\n\n#FPGA\u306b\u3064\u3044\u3066\n\n#[SoC FPGA](https://www.altera.co.jp/products/soc/overview.html)\u304c\u7d20\u6674\u3089\u3057\u3044\u7406\u7531\n**SoC FPGA**\u306f,1\u30c1\u30c3\u30d7\u5185\u306b**FPGA**\u3068**ARM Cortex-A9**\u3092\u642d\u8f09\u3057\u3066\u3044\u307e\u3059.\n\n![image_43_thumb.jpg](https://qiita-image-store.s3.amazonaws.com/0/97833/adb6883e-6829-f134-cb4d-fabb5ea5f116.jpeg)\n\n[DE1-SoC FPGA](http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=836)\nTerasic\u793e\u306eDE1-SoC FPGA Board $249(12\u67081\u65e5)\n\n[DE0-nano-SoC](http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&No=941)\nTerasic\u793e\u306eDE0-nano-SoC Board $99(12\u67081\u65e5)\n\n\u7d20\u6674\u3089\u3057\u3044\u7406\u7531\n\n* SD Card\u304b\u3089**Linux OS**\u3092\u30d6\u30fc\u30c8\u51fa\u6765\u308b!(\u30e9\u30ba\u30d1\u30a4\u611f\u899a\u3067)\n* [HPS](https://www.altera.co.jp/products/fpga/features/cyv-soc-hps.html) IP\u30b3\u30a2\u3067**FPGA**\u3068**ARM**\u3067**DRR3\u30e1\u30e2\u30ea\u3092\u5171\u6709**\u51fa\u6765\u308b!!(\u6700\u8fd1\u3067\u304d\u305f)\n* FPGA\u306f**\u4e26\u5217\u51e6\u7406**\u3084**\u30d1\u30a4\u30d7\u30e9\u30a4\u30f3\u51e6\u7406**\u304c\u5f97\u610f(CPU\u306b\u306f\u4e0d\u5f97\u610f)\n* FPGA\u5074\u306f**\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2CPU(NIOS)**\u304c\u7a4d\u3081\u308b(\u30de\u30a4\u30b3\u30f3\u7684\u9010\u6b21\u51e6\u7406\u304c\u53ef\u80fd)\n* **1\u30dc\u30fc\u30c9**\u5185\u3067OS\u306e\u3042\u308b\u9ad8\u901f\u51e6\u7406\u30b7\u30b9\u30c6\u30e0\u304c\u5b8c\u6210\u3059\u308b\n* \u7701\u30a8\u30cd\u5c0f\u30b9\u30da\u30fc\u30b9\u3067\u30ed\u30dc\u30c3\u30c8\u306b\u4e57\u305b\u6613\u3044\n\n**...\u3064\u307e\u308a\u6700\u5f37!!!**(\u96d1\u306a\u8aac\u660e)\n\n1\u30c1\u30c3\u30d7(\u30dc\u30fc\u30c9)\u3067**OS\u306e\u3042\u308b\u7d44\u8fbc\u307f\u30b7\u30b9\u30c6\u30e0**\u3092\u69cb\u7bc9\u3059\u308b\u3053\u3068\u304c\u51fa\u6765\u307e\u3059.\n\u5f93\u6765\u306eFPGA+CPU(OS\u3042\u308a)\u306e\u30b7\u30b9\u30c6\u30e0\u306f,FPGA\u30dc\u30fc\u30c9\u3092[PCI Express](https://ja.wikipedia.org/wiki/PCI_Express)\u7d4c\u7531\u3067\u901a\u4fe1\u3057\u3066\u3044\u307e\u3057\u305f.SoC FPGA\u306f,\u30c1\u30c3\u30d7\u5185\u3067\u305d\u308c\u304c\u5b8c\u7d50\u3057\u3066\u3044\u308b\u611f\u3058\u3067\u3059.\u3055\u3089\u306b**\u30bd\u30d5\u30c8\u3068\u30cf\u30fc\u30c9\u306e\u5206\u62c5**\u304c\u5207\u308a\u5206\u3051\u3084\u308a\u3084\u3059\u3044(\u5352\u7814\u4f53\u9a13\u8ac7).FPGA\u3068ARM(Linux)\u3067\u5207\u308a\u5206\u3051\u3067\u304d\u3066,\u304a\u4e92\u3044\u4f55\u3057\u3066\u308b\u304b\u5206\u304b\u3089\u306a\u304f\u3066\u3082\u30b7\u30b9\u30c6\u30e0\u69cb\u7bc9\u304c\u51fa\u6765\u308b.\u30bd\u30d5\u30c8\u3068\u30cf\u30fc\u30c9\u306e\u958b\u767a\u8005\u304c\u5171\u6709\u3059\u308b\u60c5\u5831\u306f,**\u30e1\u30e2\u30ea\u30de\u30c3\u30d7**\u306e\u5834\u6240\u3068**\u30ec\u30b8\u30b9\u30bf\u306e\u4f5c\u7528**\u3060\u3051\u3067\u51fa\u6765\u308b.\n\n#SoC FPGA\u306e\u8a2d\u8a08\u30d5\u30ed\u30fc\n\n\u3000\u3000\u3000[Qsys](https://www.altera.co.jp/products/design-software/fpga-design/quartus-prime/quartus-ii-subscription-edition/qts-qsys.html)\u3067\u30b7\u30b9\u30c6\u30e0\u8a2d\u8a08\n\u3000\u3000\u3000\u3000\u3000\u3000\u3000\u2193\n\u3000[Quartus](https://www.altera.co.jp/products/design-software/fpga-design/quartus-prime/overview.html)\u3067HDL\u3092\u7528\u3044\u3066\u63a5\u7d9a\u3092\u8a18\u8ff0\n\u3000\u3000\u3000\u3000\u3000\u3000\u3000\u2193\nEclipse\u3067NIOS CPU\u306e\u30d7\u30ed\u30b0\u30e9\u30e0\u8a18\u8ff0\n\u3000\u3000\u3000\u3000\u3000\u3000\u3000\u2193\n\u30b3\u30f3\u30d1\u30a4\u30eb\u3057\u3066SD Card\u306b\u5165\u308c\u308b\u30d5\u30a1\u30a4\u30eb\u3092\u751f\u6210\n\u3000\u3000\u3000\u3000\u3000\u3000\u3000\u2193\nSD Card\u306bOS\u306eImage\u30d5\u30a1\u30a4\u30eb\u3084FPGA\u306e\u56de\u8def\u60c5\u5831\u306e\u30d5\u30a1\u30a4\u30eb\u3092\u5165\u308c\u308b\n\u3000\u3000\u3000\u3000\u3000\u3000\u3000\u2193\n\u3000\u3000\u3000\u3000\u3000\u3000\u8d77\u52d5!!!\n\u3000\u3000\u3000\u3000\u3000\u3000\u3000\u2193\nLinux\u306f,mmap\u3067FPGA\u306e\u30ec\u30b8\u30b9\u30bf\u306b\u30a2\u30af\u30bb\u30b9\n\nSoCFPGA\u306f,\u30d6\u30fc\u30c8\u3059\u308b\u6642\u306bFPGA\u306e\u56de\u8def\u304c\u66f8\u304d\u8fbc\u307e\u308c\u307e\u3059.\n\u8d77\u52d5\u3057\u305f\u3089,\u30d7\u30ed\u30b0\u30e9\u30e0\u3092\u66f8\u304f\u3060\u3051\u3063\u3066\u611f\u3058\u3067\u3059.\nOS\u304c\u3042\u308c\u3070,USB\u3067\u3082Ethernet\u3067\u3082\u30e9\u30a4\u30d6\u30e9\u30ea\u3067\u3082\u597d\u304d\u653e\u984c\u51fa\u6765\u308b\u3068\u601d\u3044\u307e\u3059.\n\n\u4ee5\u4e0b\u3067\u3082\u3046\u5c11\u3057\u8aac\u660e\u3057\u307e\u3059.\n\u96f0\u56f2\u6c17\u3060\u3051\u4f1d\u3048\u308b\u3088\u3046\u306b\u8aac\u660e\u3059\u308b\u306e\u3067,\u9069\u5f53\u306b\u898b\u3066\u304f\u3060\u3055\u3044.\nLinux\u5074\u306f,\u307f\u3093\u306a\u77e5\u3063\u3066\u308b\u3063\u3066\u3053\u3068\u3067\u4eca\u56de\u306f\u8aac\u660e\u3057\u307e\u305b\u3093.\n\u3079\u3063\u5225\u306b\u5168\u304f\u5206\u304b\u3089\u306a\u3044\u8a33\u3058\u3083\u306a\u3044\u306a\u3044\u3093\u3060\u304b\u3089\u306d\u03a3(\u00b4\u2200\uff40||;)\uff84\uff9e\uff77\uff6f!!(1mm\u3082\u307e\u3060\u89e6\u3063\u3066\u306a\u3044\u306a\u3093\u3066\u8a00\u3048\u306a\u3044\n\n#Qsys\u3067\u30b7\u30b9\u30c6\u30e0\u8a2d\u8a08\n\nQsys\u3067\u306f,Altera\u304c\u4e88\u3081\u7528\u610f\u3055\u308c\u3066\u3044\u308b[IP\u30b3\u30a2](https://ja.wikipedia.org/wiki/IP%E3%82%B3%E3%82%A2)\u3092\u914d\u7f6e\u3057\u3066\u30b7\u30b9\u30c6\u30e0\u8a2d\u8a08\u3092\u884c\u3044\u307e\u3059.\n\u753b\u50cf\u3067\u4e00\u4f8b\u3092\u793a\u3057\u307e\u3059.(\u30af\u30ea\u30c3\u30af\u3057\u3066\u62e1\u5927\u3057\u3066\u898b\u3066\u304f\u3060\u3055\u3044)\n\n\n\n![hps3.png](https://qiita-image-store.s3.amazonaws.com/0/97833/3ecb6e24-4a0c-7377-8c41-618c3e566999.png)\nQsys\u753b\u50cf1\n![hps4.png](https://qiita-image-store.s3.amazonaws.com/0/97833/cf5b918c-9cf5-c490-d9d5-3b011508d295.png)\nQsys\u753b\u50cf2\n\n\u3053\u306e\u30c4\u30fc\u30eb\u3067\u914d\u7f6e\u3057\u3066\u30b3\u30cd\u30c3\u30af\u30b7\u30e7\u30f3\u3092\u30af\u30ea\u30c3\u30af\u3057\u3066\u4f5c\u3063\u3066\u884c\u304d\u307e\u3059.\nExport\u306e\u6b04\u304c\u9ed2\u3044\u6240\u306fQuartus\u306e\u65b9\u3067\u63a5\u7d9a\u5148\u3092HDL\u8a18\u8ff0\u51fa\u6765\u3066\u5b9f\u969b\u306e\u30d4\u30f3\u306b\u5272\u308a\u5f53\u3066\u308b\u3053\u3068\u304c\u51fa\u6765\u307e\u3059.Qsys\u306f,Avalon bus\u898f\u683c\u306b\u3057\u305f\u304c\u3063\u3066HDL\u3067\u81ea\u4f5c\u30e2\u30b8\u30e5\u30fc\u30eb\u3092\u8a2d\u8a08\u3057\u3066\u767b\u9332\u3059\u308b\u3053\u3068\u3067,IP\u30b3\u30a2\u3068\u3057\u3066\u4f7f\u3048\u308b\u3088\u3046\u306b\u306a\u308a\u307e\u3059.\n\n(\u30e1\u30e2\u30ea\u30de\u30c3\u30d7\u306e\u30a2\u30c9\u30ec\u30b9\u306e\u898b\u65b9)\n\u30e1\u30e2\u30ea\u30de\u30c3\u30d7\u306e\u30a2\u30c9\u30ec\u30b9\u306f16\u9032\u6570\u306e\u30d0\u30a4\u30c8\u6570\u3067\u8868\u793a\u3055\u308c\u3066\u3044\u307e\u3059.\n\n\u4f8b)ram_main\u306f24576 bytes\u3067\u30d1\u30e9\u30e1\u30fc\u30bf\u6307\u5b9a\u3057\u3066\u3044\u307e\u3059.\n24576\u306f16\u9032\u6570\u30675fff\n\u3088\u3063\u30661_0000~1_5fff\u306e\u30a2\u30c9\u30ec\u30b9\u7bc4\u56f2\u306b\u306a\u308a\u307e\u3059.\n\n#Quartus\u3067\u63a5\u7d9a\u3092\u8a18\u8ff0\n\n\u3053\u3053\u3067\u306f,HDL\u8a00\u8a9e\u3092\u7528\u3044\u3066\u8a2d\u8a08\u3057\u307e\u3059.\u99b4\u67d3\u307f\u304c\u306a\u3044\u4eba\u304c\u591a\u3044\u3068\u601d\u3046\u306e\u3067\u7c21\u5358\u306b\u8aac\u660e\u3059\u308b\u3068PWM\u3068\u304bUART\u3068\u304b\u306e\u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u3092\u30d7\u30ed\u30b0\u30e9\u30e0\u3067\u8a2d\u8a08\u3059\u308b\u3053\u3068\u304c\u3067\u304d\u307e\u3059.Qsys\u306b\u3042\u308bIP\u30b3\u30a2\u3082HDL\u8a00\u8a9e\u3067\u51fa\u6765\u3066\u3044\u307e\u3059.Quartus\u3067HDL\u8a18\u8ff0\u3057\u3066CPU\u306b\u63a5\u7d9a\u3059\u308b\u5834\u5408\u3068Qsys\u3067\u30b3\u30f3\u30dd\u30fc\u30cd\u30f3\u30c8\u3068\u3057\u3066\u767b\u9332\u3057\u3066CPU\u306b\u63a5\u7d9a\u3059\u308b2\u30d1\u30bf\u30fc\u30f3\u3067\u8a2d\u8a08\u51fa\u6765\u307e\u3059.\u4f7f\u3044\u56de\u3057\u305f\u3044\u30b3\u30f3\u30dd\u30fc\u30cd\u30f3\u30c8\u306f,Qsys\u3067\u767b\u9332\u3059\u308b\u3068\u8a2d\u8a08\u901f\u5ea6\u304c\u5411\u4e0a\u3057\u307e\u3059.Pin Planner Editor\u3067,HDL\u8a18\u8ff0\u306einput\u3068output\u30d4\u30f3\u3092\u5b9f\u969b\u306e\u30d4\u30f3\u306b\u5272\u308a\u5f53\u3066\u3057\u307e\u3059.\n\n\n#Eclipse\u3067NIOS\u306e\u30d7\u30ed\u30b0\u30e9\u30e0\u3092\u8a18\u8ff0\n\u3053\u306e\u5de5\u7a0b\u306f,\u7686\u3055\u3093\u304c\u77e5\u3063\u3066\u308b\u30de\u30a4\u30b3\u30f3\u3067\u30d7\u30ed\u30b0\u30e9\u30e0\u3092\u66f8\u304f\u5de5\u7a0b\u3068\u540c\u3058\u3067\u3059.\nNIOS\u3068DMA\u3067DDR3 SDRAM\u306b\u30a2\u30af\u30bb\u30b9\u3059\u308b\u30d7\u30ed\u30b0\u30e9\u30e0\u4f8b\u3092\u8cbc\u308a\u307e\u3059.\n\n```c\n#include <stdio.h>\n#include <stdlib.h>\n#include \"system.h\"\n#include <io.h>\n\nint main()\n{\n  void* tx_address = RAM1_BASE;\n  void* rx_address = 0x20000000; //DDR3 SDRAM top address\n\n  IOWR(DMA_BASE,6,0);           // stop dma component\n  IOWR(DMA_BASE,0,0x0);         // clear Stauts registe\n\n  int i;\n\n  for(i=0;i<16;i++){\n    IOWR_32DIRECT(RAM1_BASE,i*4,i);  //4byte 16words\n  }\n\n\n  while(1){\n    if(IORD_32DIRECT(DIPSW_PIO_BASE,0) == 0x1){\n      IOWR(DMA_BASE,1,tx_address);  // set source address\n      IOWR(DMA_BASE,2,rx_address);  // set destination address\n      IOWR(DMA_BASE,3,4*16);        // set bytes to transfer 4byte 16words\n      IOWR(DMA_BASE,6,0x8C);        // start dma transfer (word mode)\n\n      while(!(IORD(DMA_BASE,0) & (1 << 0) == 1)); //transfer length 0 end\n      IOWR(DMA_BASE,6,0);           // stop dma component\n      IOWR(DMA_BASE,0,0x0);         // clear Stauts registe\n    }\n  }\n\n  return 0;\n}\n\n```\n\u3053\u306e\u30d7\u30ed\u30b0\u30e9\u30e0\u306fDIPSW\u304c1\u306b\u306a\u3063\u305f\u6642\u306b,ram1\u304b\u3089ddr3\u307832bit 16words\u306e\u30c7\u30fc\u30bf\u3092\u8ee2\u9001\u3057\u3066\u3044\u307e\u3059.\n\nDMA_BASE\u306a\u3069\u306f,system.h\u3067\u5b9a\u7fa9\u3055\u308c\u3066\u3044\u307e\u3059.\n\u5b9a\u7fa9\u3055\u308c\u3066\u3044\u308b\u5024\u306f,Qsys\u306b\u8868\u793a\u3055\u308c\u3066\u3044\u308b\u30a2\u30c9\u30ec\u30b9\u3068\u540c\u3058\u3067\u3059.\u4e0a\u306e\u753b\u50cf\u3067\u8a00\u3046\u3068,DMA_BASE\u306f0x2000\u3063\u3066\u3053\u3068\u306b\u306a\u308a\u307e\u3059.\n\n```c\nIOWR_32DIRECT(addresss,offset,data); //write\u95a2\u6570\nIORD_32DIRECT(address,offset);      //read\u95a2\u6570\u3000\u623b\u308a\u5024\u3042\u308a\n```\n\u3053\u306e\u95a2\u6570\u306f32bit\u30a2\u30af\u30bb\u30b9\u3067NIOS\u306e\u30c7\u30fc\u30bf\u30d0\u30b9\u306b\u63a5\u7d9a\u3055\u308c\u3066\u3044\u308bIP\u30b3\u30a2\u306e\u30ec\u30b8\u30b9\u30bf(\u30ec\u30b8\u30b9\u30bf\u306e\u30a2\u30c9\u30ec\u30b9\u306faddress+offset)\u306bread/write\u51fa\u6765\u307e\u3059(io.h\u306b\u5b9a\u7fa9\u3055\u308c\u3066\u3044\u306616,8 bit\u306e\u95a2\u6570\u3082\u3042\u308a\u307e\u3059).\u3061\u306a\u307f\u306b\u30dd\u30a4\u30f3\u30bf\u3067\u3082\u30a2\u30af\u30bb\u30b9\u51fa\u6765\u307e\u3059.\n\n#\u304a\u308f\u308a\u3084\u88dc\u8db3\n\u6700\u5f8c\u307e\u3067\u8aad\u3093\u3067\u3082\u3042\u307e\u308a\u5206\u304b\u3089\u306a\u304b\u3063\u305f\u3068\u601d\u3044\u307e\u3059.\n\u4e16\u306e\u4e2d\u306b\u306fSoC FPGA\u3063\u3066\u7269\u304c\u3042\u308b\u3093\u3060\u306a\u3041\uff5e\u3063\u3066\u7a0b\u5ea6\u3067\u3044\u3044\u3067\u3059.\nSoC FPGA\u306f,\u4f4e\u30ec\u30a4\u30e4\u304b\u3089\u9ad8\u30ec\u30a4\u30e4\u307e\u3067\u81ea\u5206\u3067\u30ab\u30b9\u30bf\u30e0\u51fa\u6765\u308b\u306e\u3067\u3059\u3054\u304f\u697d\u3057\u3044\u3068\u601d\u3044\u307e\u3059.**CPU\u81ea\u4f5c**\u304b\u3089**GUI\u30a2\u30d7\u30ea\u30b1\u30fc\u30b7\u30e7\u30f3**\u307e\u3067\u8a2d\u8a08\u51fa\u6765\u307e\u3059.\u307e\u3060\u307e\u3060\u9b45\u529b\u3084\u8aac\u660e\u304c\u3061\u3083\u3093\u3068\u4f1d\u308f\u3063\u3066\u306a\u3044\u3068\u601d\u3046\u306e\u3067\u8208\u5473\u304c\u308f\u3044\u305f\u4eba\u306f\u76f4\u63a5\u805e\u3044\u3066\u304f\u3060\u3055\u3044.\n\n###\u4f7f\u3044\u3069\u3053\u308d\n\u30e9\u30ba\u30d1\u30a4+\u30de\u30a4\u30b3\u30f3\u306e\u7d44\u307f\u5408\u308f\u305b\u3082\u624b\u8efd\u3067\u3044\u3044\u3067\u3059\u304c,\u753b\u50cf\u51e6\u7406\u307f\u305f\u3044\u306a\u30c7\u30fc\u30bf\u306e\u8ee2\u9001\u3084\u51e6\u7406\u3092\u3059\u308b\u5834\u5408\u306fSoC FPGA\u304c\u304a\u52e7\u3081\u3067\u3059(Gbps\u306e\u901a\u4fe1\u304c\u53ef\u80fd).\n\n###\u8cfc\u5165\u6ce8\u610f\u70b9\n\u6ce8)HPS IP\u30b3\u30a2\u306e\u8a2d\u5b9a\u306f,\u30dc\u30fc\u30c9\u306b\u3088\u3063\u3066\u30d1\u30e9\u30e1\u30fc\u30bf\u304c\u7570\u306a\u308a\u307e\u3059.DDR\u30e1\u30e2\u30ea\u306a\u3069\u306e\u30c1\u30c3\u30d7\u306e\u4ed5\u69d8\u3067\u8a2d\u5b9a\u3059\u308b\u30d1\u30e9\u30e1\u30fc\u30bf\u7570\u306a\u308b\u305f\u3081\u3067\u3059.DDR\u30e1\u30e2\u30ea\u3092\u4f7f\u3044\u305f\u3044\u5834\u5408\u306f,\u30dc\u30fc\u30c9\u30e1\u30fc\u30ab\u30fc\u304c\u516c\u958b\u3057\u3066\u3044\u308b**\u30b5\u30f3\u30d7\u30eb\u30d7\u30ed\u30b8\u30a7\u30af\u30c8**\u3092\u4f7f\u3046\u3053\u3068\u3092\u304a\u52e7\u3081\u3057\u307e\u3059.**\u30b5\u30f3\u30d7\u30eb**\u3084**\u60c5\u5831**\u304c\u5c11\u306a\u3044\u30dc\u30fc\u30c9\u306f\u304a\u52e7\u3081\u3057\u307e\u305b\u3093.**OS\u306e\u30b5\u30dd\u30fc\u30c8**\u304c\u306a\u3044\u30dc\u30fc\u30c9\u3082\u304a\u52e7\u3081\u3057\u307e\u305b\u3093.\n", "tags": ["FPGA", "Altera"]}