Coverage Report by file with details

=================================================================================
=== File: APB_ASSERTIONS.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            2         2         0     100.0

================================Statement Details================================

Statement Coverage for file APB_ASSERTIONS.sv --
NOTE: The modification timestamp for source file 'APB_ASSERTIONS.sv' has been altered since compilation.

    1                                                module APB_SVA (wrapper_if.DUT Iff);
    2                                                //WE Have 5 SECNARIOS
    3                                                //RESET, Read, Write with and without strope
    4                                                //we need assert property and cover that property
    5                                                
    6                                                // RESET, Remeber that the reset is active low
    7                                                
    8               1                       4643     always_comb begin 
    9                                                    if (~Iff.PRESETn) begin
    10                                                       assert_rst: assert final (Iff.PRDATA == 0 && Iff.PREADY ==0);
    11                                                       cover_rst: cover final (Iff.PRDATA == 0 && Iff.PREADY ==0);
    12                                                   end
    13                                               end
    14                                               
    15                                               function bit isinside_range(logic [15:0] PADDR);
    16                                                return (PADDR inside{16'h0000,16'h0040,16'h0080,
    17                                                       16'h00c0,16'h0100,16'h0140,16'h0180,16'h01c0,16'h0200,
    18                                                       16'h0240,16'h0280,16'h02c0,16'h0300,16'h0340,16'h0380,16'h03c0});
    19                                               endfunction
    20                                               
    21                                               //Write
    22              1                      11392     ap2: assert property (@(posedge Iff.PCLK) disable iff (!Iff.PRESETn)(isinside_range(Iff.PADDR) && Iff.PSELx && Iff.PENABLE && Iff.PWRITE && !Iff.PREADY)|-> ##[1:3] (Iff.PREADY));
    23                                               cp2: cover  property (@(posedge Iff.PCLK) disable iff (!Iff.PRESETn)(isinside_range(Iff.PADDR) && Iff.PSELx && Iff.PENABLE && Iff.PWRITE && !Iff.PREADY)|-> ##[1:3] (Iff.PREADY));
    24                                               //READ
    25                                               ap3: assert property (@(posedge Iff.PCLK) disable iff (!Iff.PRESETn)(isinside_range(Iff.PADDR) && Iff.PSELx && Iff.PENABLE && ~Iff.PWRITE && !Iff.PREADY)|-> ##[1:3] (Iff.PREADY));// && (Iff.PRDATA!=0) we may read data that's equal to zero
    26                                               cp3: cover  property (@(posedge Iff.PCLK) disable iff (!Iff.PRESETn)(isinside_range(Iff.PADDR) && Iff.PSELx && Iff.PENABLE && ~Iff.PWRITE && !Iff.PREADY)|-> ##[1:3] (Iff.PREADY));// && (Iff.PRDATA!=0) we may read data that's equal to zero
    27                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         2         2         0     100.0

================================Branch Details================================

Branch Coverage for file APB_ASSERTIONS.sv --
NOTE: The modification timestamp for source file 'APB_ASSERTIONS.sv' has been altered since compilation.

------------------------------------IF Branch------------------------------------
    9                                       4643     Count coming in to IF
    9               1                        257         if (~Iff.PRESETn) begin
                                            4386     All False Count
Branch totals: 2 hits of 2 branches = 100.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File APB_ASSERTIONS.sv --

       Line                                   Node      1H->0L      0L->1H                          "Coverage"
--------------------------------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: APB_COVERAGE_CLASS.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            4         4         0     100.0

================================Statement Details================================

Statement Coverage for file APB_COVERAGE_CLASS.sv --

    1                                                package APB_Coverage_Class_pkg;
    2                                                import APB_Sequence_Class_pkg::*;
    3                                                
    4                                                class APB_Coverage_Class;
    5                                                
    6                                                
    7               1                          1     APB_Sequence_Class APB_Sequence_Object = new();
    8                                                
    9                                                covergroup cg;
    10                                                 cp_a:coverpoint APB_Sequence_Object.PADDR {
    11                                                   bins addr_bins[16] = {16'h0000,16'h0040,16'h0080,16'h00c0,16'h0100,16'h0140,16'h0180,16'h01c0,16'h0200,16'h0240,16'h0280,16'h02c0,16'h0300,16'h0340,16'h0380,16'h03c0};
    12                                               }
    13                                                cp_b: coverpoint APB_Sequence_Object.PSELx {
    14                                                   bins psel_low = {0};
    15                                                   bins psel_high = {1};
    16                                                 }
    17                                               
    18                                                 cp_c:coverpoint APB_Sequence_Object.PWRITE {
    19                                                   bins write = {1};
    20                                                   bins read  = {0};
    21                                                 }
    22                                               
    23                                                 cross cp_a, cp_b, cp_c;
    24                                               
    25                                               endgroup
    26                                               
    27                                               
    28                                               function void sample_data(APB_Sequence_Class O1);
    29              1                       3001       APB_Sequence_Object = O1;
    30              1                       3001       cg.sample();
    31                                                   
    32                                               endfunction
    33                                               
    34                                               function new();
    35              1                          1         cg=new();
    36                                                   
    37                                               endfunction
    38                                               
    39                                               
    40                                               endclass //APB_Coverage_Class
    41                                               
    42                                                   
    43                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File APB_COVERAGE_CLASS.sv --

       Line                                   Node      1H->0L      0L->1H                          "Coverage"
--------------------------------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: APB_INTERFACE.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            0         0         0     100.0
Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                    172       172         0     100.0

================================Toggle Details================================

Toggle Coverage for File APB_INTERFACE.sv --

       Line                                   Node      1H->0L      0L->1H                          "Coverage"
--------------------------------------------------------------------------------------------------------------
          3                                   PCLK           1           1                              100.00 
          4                                PRESETn           1           1                              100.00 
          7                               PADDR[9]           1           1                              100.00 
          7                               PADDR[8]           1           1                              100.00 
          7                               PADDR[7]           1           1                              100.00 
          7                               PADDR[6]           1           1                              100.00 
          7                               PADDR[5]           1           1                              100.00 
          7                               PADDR[4]           1           1                              100.00 
          7                               PADDR[3]           1           1                              100.00 
          7                               PADDR[2]           1           1                              100.00 
          7                               PADDR[1]           1           1                              100.00 
          7                              PADDR[15]           1           1                              100.00 
          7                              PADDR[14]           1           1                              100.00 
          7                              PADDR[13]           1           1                              100.00 
          7                              PADDR[12]           1           1                              100.00 
          7                              PADDR[11]           1           1                              100.00 
          7                              PADDR[10]           1           1                              100.00 
          7                               PADDR[0]           1           1                              100.00 
          8                                 PWRITE           1           1                              100.00 
          9                              PWDATA[9]           1           1                              100.00 
          9                              PWDATA[8]           1           1                              100.00 
          9                              PWDATA[7]           1           1                              100.00 
          9                              PWDATA[6]           1           1                              100.00 
          9                              PWDATA[5]           1           1                              100.00 
          9                              PWDATA[4]           1           1                              100.00 
          9                              PWDATA[3]           1           1                              100.00 
          9                             PWDATA[31]           1           1                              100.00 
          9                             PWDATA[30]           1           1                              100.00 
          9                              PWDATA[2]           1           1                              100.00 
          9                             PWDATA[29]           1           1                              100.00 
          9                             PWDATA[28]           1           1                              100.00 
          9                             PWDATA[27]           1           1                              100.00 
          9                             PWDATA[26]           1           1                              100.00 
          9                             PWDATA[25]           1           1                              100.00 
          9                             PWDATA[24]           1           1                              100.00 
          9                             PWDATA[23]           1           1                              100.00 
          9                             PWDATA[22]           1           1                              100.00 
          9                             PWDATA[21]           1           1                              100.00 
          9                             PWDATA[20]           1           1                              100.00 
          9                              PWDATA[1]           1           1                              100.00 
          9                             PWDATA[19]           1           1                              100.00 
          9                             PWDATA[18]           1           1                              100.00 
          9                             PWDATA[17]           1           1                              100.00 
          9                             PWDATA[16]           1           1                              100.00 
          9                             PWDATA[15]           1           1                              100.00 
          9                             PWDATA[14]           1           1                              100.00 
          9                             PWDATA[13]           1           1                              100.00 
          9                             PWDATA[12]           1           1                              100.00 
          9                             PWDATA[11]           1           1                              100.00 
          9                             PWDATA[10]           1           1                              100.00 
          9                              PWDATA[0]           1           1                              100.00 
         10                                PENABLE           1           1                              100.00 
         11                                  PSELx           1           1                              100.00 
         14                                 PREADY           1           1                              100.00 
         15                              PRDATA[9]           1           1                              100.00 
         15                              PRDATA[8]           1           1                              100.00 
         15                              PRDATA[7]           1           1                              100.00 
         15                              PRDATA[6]           1           1                              100.00 
         15                              PRDATA[5]           1           1                              100.00 
         15                              PRDATA[4]           1           1                              100.00 
         15                              PRDATA[3]           1           1                              100.00 
         15                             PRDATA[31]           1           1                              100.00 
         15                             PRDATA[30]           1           1                              100.00 
         15                              PRDATA[2]           1           1                              100.00 
         15                             PRDATA[29]           1           1                              100.00 
         15                             PRDATA[28]           1           1                              100.00 
         15                             PRDATA[27]           1           1                              100.00 
         15                             PRDATA[26]           1           1                              100.00 
         15                             PRDATA[25]           1           1                              100.00 
         15                             PRDATA[24]           1           1                              100.00 
         15                             PRDATA[23]           1           1                              100.00 
         15                             PRDATA[22]           1           1                              100.00 
         15                             PRDATA[21]           1           1                              100.00 
         15                             PRDATA[20]           1           1                              100.00 
         15                              PRDATA[1]           1           1                              100.00 
         15                             PRDATA[19]           1           1                              100.00 
         15                             PRDATA[18]           1           1                              100.00 
         15                             PRDATA[17]           1           1                              100.00 
         15                             PRDATA[16]           1           1                              100.00 
         15                             PRDATA[15]           1           1                              100.00 
         15                             PRDATA[14]           1           1                              100.00 
         15                             PRDATA[13]           1           1                              100.00 
         15                             PRDATA[12]           1           1                              100.00 
         15                             PRDATA[11]           1           1                              100.00 
         15                             PRDATA[10]           1           1                              100.00 
         15                              PRDATA[0]           1           1                              100.00 

Total Node Count     =         86 
Toggled Node Count   =         86 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (172 of 172 bins)

=================================================================================
=== File: APB_MONITOR_CLASS.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            2         2         0     100.0

================================Statement Details================================

Statement Coverage for file APB_MONITOR_CLASS.sv --
NOTE: The modification timestamp for source file 'APB_MONITOR_CLASS.sv' has been altered since compilation.

    1                                                package APB_Monitor_Class_pkg;
    2                                                import APB_Sequence_Class_pkg::*;
    3                                                import APB_Coverage_Class_pkg::*;
    4                                                import APB_Scoreboard_Class_pkg::*;
    5                                                
    6                                                class APB_Monitor_Class;
    7                                                
    8                                                
    9                                                APB_Scoreboard_Class APB_Scoreboard_Object = new();
    10                                               APB_Coverage_Class APB_Coverage_Object = new();
    11                                               
    12                                               
    13                                               task  monitor(APB_Sequence_Class seq1);
    14                                               
    15              1                       3001     APB_Scoreboard_Object.scoreboard(seq1);
    16              1                       3001     APB_Coverage_Object.sample_data(seq1);
    17                                               
    18                                                   
    19                                               endtask
    20                                               
    21                                               
    22                                               
    23                                               endclass //APB_Monitor_class
    24                                               
    25                                               
    26                                               
    27                                               
    28                                               
    29                                               endpackage

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File APB_MONITOR_CLASS.sv --

       Line                                   Node      1H->0L      0L->1H                          "Coverage"
--------------------------------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: APB_SCOREBOARD_CLASS.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           16        16         0     100.0

================================Statement Details================================

Statement Coverage for file APB_SCOREBOARD_CLASS.sv --
NOTE: The modification timestamp for source file 'APB_SCOREBOARD_CLASS.sv' has been altered since compilation.

    1                                                package APB_Scoreboard_Class_pkg;
    2                                                import APB_Sequence_Class_pkg::*;
    3                                                import shared_pkg::*;
    4                                                
    5                                                
    6                                                
    7                                                class APB_Scoreboard_Class;
    8                                                 logic [DATA_WIDTH-1:0] a_array [logic [ADDR_WIDTH-1:0]]; //key is a Logic (inside Brackets) 
    9                                                 int right_count,wrong_count;
    10                                                logic                          PREADY_Expected;
    11                                                logic [DATA_WIDTH-1 : 0]       PRDATA_Expected, PRDATA_TEMP;
    12                                                APB_Sequence_Class seq1 = new();
    13                                                bit compare;
    14                                               
    15                                                task  refrence_model(); // Integrity CHECK
    16                                               
    17                                                if(!seq1.PRESETn)begin
    18              1                        649         PREADY_Expected=0;
    19              1                        649         PRDATA_Expected=0; 
    20              1                        649         compare = 1;
    21                                                 end else if(seq1.PSELx && seq1.PENABLE && seq1.PREADY) begin
    22                                                    if (seq1.PWRITE == 1) begin
    23                                                       if (seq1.PADDR inside{16'h0000,16'h0040,16'h0080,
    24                                                       16'h00c0,16'h0100,16'h0140,16'h0180,16'h01c0,16'h0200,
    25                                                       16'h0240,16'h0280,16'h02c0,16'h0300,16'h0340,16'h0380,16'h03c0
    26                                                       })begin
    27              1                       1113              a_array[seq1.PADDR] = seq1.PWDATA;
    28              1                       1113              compare =0;
    29                                                       end
    30                                                    end else begin
    31                                                       if(a_array.exists(seq1.PADDR)) begin
    32              1                        652             PRDATA_Expected = a_array[seq1.PADDR];
    33              1                        652             PRDATA_TEMP = PRDATA_Expected;
    34              1                        652             compare =1;
    35                                                       end else begin
    36              1                          E                 compare = 0;
    37                                                       end
    38                                                    end
    39                                                 end else begin
    40              1                        479        PRDATA_Expected = 0;
    41              1                        479        compare = 1;
    42                                                 end
    43                                               endtask 
    44                                               
    45                                               task  scoreboard(APB_Sequence_Class seq2);
    46              1                       3001     seq1 = seq2;
    47              1                       3001     refrence_model();
    48                                               
    49                                                if (compare) begin           // Only compare during a read transaction
    50                                                   if (seq1.PRDATA === PRDATA_Expected) begin
    51              1                       1888         $display("Read match at %h: %h, EXPECTED: %h ", seq1.PADDR, seq1.PRDATA, PRDATA_Expected);
    52              1                       1888         right_count++;        
    53              1                       1888         $display("Right count = %h , Wrong count = %h", right_count, wrong_count);
    54                                                   end else begin
    55              1                          E         $display("Read data mismatch at %h: expected %h, got %h,Address:%h Time:%0t ",
    56              1                          E          seq1.PADDR, PRDATA_Expected, seq1.PRDATA,seq1.PADDR , $time); //Could be due to read or write problem
    57              1                          E         wrong_count++;
    58                                                   $display("Right count = %h , Wrong count = %h", right_count, wrong_count);
    59                                                   end
    60              1                       1113      end else begin
    61                                                  $display("NOTHING HAPPENED");
    62                                                end
    63                                               
    64                                               endtask
    65                                               
    66                                               
    67                                               endclass //APB_Scoreboard_Class
    68                                                   
    69                                               endpackage 

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        10        10         0     100.0

================================Branch Details================================

Branch Coverage for file APB_SCOREBOARD_CLASS.sv --
NOTE: The modification timestamp for source file 'APB_SCOREBOARD_CLASS.sv' has been altered since compilation.

------------------------------------IF Branch------------------------------------
    17                                      3001     Count coming in to IF
    17              1                        649      if(!seq1.PRESETn)begin
    21              1                      E-hit       end else if(seq1.PSELx && seq1.PENABLE && seq1.PREADY) begin
    39              1                        479       end else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    22                                      1873     Count coming in to IF
    22              1                       1221          if (seq1.PWRITE == 1) begin
    30              1                        652          end else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    23                                      1221     Count coming in to IF
    23              1                       1113             if (seq1.PADDR inside{16'h0000,16'h0040,16'h0080,
                                             108     All False Count
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    31                                       652     Count coming in to IF
    31              1                        652             if(a_array.exists(seq1.PADDR)) begin
    35              1                          E             end else begin
Branch totals: 1 hit of 1 branch = 100.0%

------------------------------------IF Branch------------------------------------
    49                                      3001     Count coming in to IF
    49              1                       1888      if (compare) begin           // Only compare during a read transaction
    59              1                       1113         end
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    50                                      1888     Count coming in to IF
    50              1                       1888         if (seq1.PRDATA === PRDATA_Expected) begin
    54              1                          E         end else begin
Branch totals: 1 hit of 1 branch = 100.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      0         0         0     100.0

================================Toggle Details================================

Toggle Coverage for File APB_SCOREBOARD_CLASS.sv --

       Line                                   Node      1H->0L      0L->1H                          "Coverage"
--------------------------------------------------------------------------------------------------------------

Total Node Count     =          0 
Toggled Node Count   =          0 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (0 of 0 bins)

=================================================================================
=== File: APB_TB.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                          115       115         0     100.0

================================Statement Details================================

Statement Coverage for file APB_TB.sv --
NOTE: The modification timestamp for source file 'APB_TB.sv' has been altered since compilation.

    1                                                import APB_Sequence_Class_pkg::*;
    2                                                import APB_Monitor_Class_pkg::*;
    3                                                import shared_pkg::*;
    4                                                
    5                                                module APB_TB (wrapper_if.TEST Iff);
    6                                                integer start_time;
    7                                                
    8               1                          1     APB_Sequence_Class O1 = new();
    9               1                          1     APB_Monitor_Class O2 = new();
    10                                               initial begin
    11                                                   //WE Begin with some directed tests to get confident then proceed with random testing
    12                                                   //RESET
    13              1                          1         Iff.PRESETn = 0;
    14              1                          1         O1.PRESETn = Iff.PRESETn;
    15              1                          3         repeat(3) @(negedge Iff.PCLK);
    15              2                          3     
    16              1                          1         O1.PREADY= Iff.PREADY;
    17              1                          1         O1.PRDATA= Iff.PRDATA;
    18              1                          1         O2.monitor(O1);
    19              1                          1         Iff.PRESETn = 1;
    20              1                          1         O1.PRESETn = Iff.PRESETn;
    21              1                          1         O1.c.constraint_mode(0);
    22              1                       1000         repeat (1000) begin
    23                                                   assert (O1.randomize()); 
    24                                                   //Setup phase
    25              1                       1000         Iff.PADDR  = O1.PADDR ;
    26              1                       1000         Iff.PWRITE = 1;         //O1.PWRITE
    27              1                       1000             O1.PWRITE = 1;
    28              1                       1000         Iff.PWDATA = O1.PWDATA;
    29              1                       1000         Iff.PSELx  = 1 ;
    30              1                       1000             O1.PSELx = 1;
    31              1                       1000         Iff.PENABLE= 0;
    32              1                       1000             O1.PENABLE =0;
    33              1                       1000         @(negedge Iff.PCLK);
    34              1                       1000          Iff.PENABLE= 1;
    35              1                       1000             O1.PENABLE =1;
    36              1                       1000         start_time = $time;
    37              1                       1000         forever begin
    38              1                       4940         @(negedge Iff.PCLK);
    39              1                       1000          if (Iff.PREADY == 1 || ($time - start_time > 100)) break;
    40                                                   end
    41                                                
    42              1                       1000         O1.PREADY = Iff.PREADY;
    43              1                       1000         O1.PRDATA = Iff.PRDATA;
    44              1                       1000         O2.monitor(O1);
    45              1                       1000         @(negedge Iff.PCLK);
    46                                                   end
    47                                               
    48              1                          1         O1.c.constraint_mode(1);
    49              1                       1000             repeat (1000) begin
    50                                                   assert (O1.randomize()); 
    51                                                   //Setup phase
    52              1                       1000         Iff.PADDR  = O1.PADDR ;
    53              1                       1000         Iff.PWRITE = 1;         //O1.PWRITE
    54              1                       1000             O1.PWRITE = 1;
    55              1                       1000         Iff.PWDATA = O1.PWDATA;
    56              1                       1000         Iff.PSELx  = 1 ;
    57              1                       1000             O1.PSELx = 1;
    58              1                       1000         Iff.PENABLE= 0;
    59              1                       1000             O1.PENABLE =0;
    60              1                       1000         @(negedge Iff.PCLK);
    61              1                       1000          Iff.PENABLE= 1;
    62              1                       1000             O1.PENABLE =1;
    63              1                       1000         start_time = $time;
    64              1                       1000         forever begin
    65              1                       2000         @(negedge Iff.PCLK);
    66              1                      E-hit          if (Iff.PREADY == 1 || ($time - start_time > 100)) break;
    67                                                   end
    68              1                       1000         O1.PREADY = Iff.PREADY;
    69              1                       1000         O1.PRDATA = Iff.PRDATA;
    70              1                       1000         O2.monitor(O1);
    71              1                       1000         @(negedge Iff.PCLK);
    72                                                   end
    73                                                   //We know write in all RF, let's read only in sequence
    74                                               
    75              1                        500       repeat (500) begin
    76                                                   assert (O1.randomize()); 
    77                                                   //Setup phase
    78              1                        500         Iff.PRESETn = O1.PRESETn;
    79              1                        500         Iff.PADDR  = O1.PADDR;
    80              1                        500         Iff.PWRITE = 0;
    81              1                        500             O1.PWRITE = 0 ;
    82              1                        500         Iff.PWDATA = O1.PWDATA;
    83              1                        500         Iff.PSELx  = 1;
    84              1                        500                 O1.PSELx= 1;
    85              1                        500         Iff.PENABLE = 0;
    86              1                        500              O1.PENABLE = 0;
    87              1                        500         @(negedge Iff.PCLK);
    88              1                        500          Iff.PENABLE= 1;
    89              1                        500             O1.PENABLE =1;
    90              1                        500         start_time = $time;
    91              1                        500         forever begin
    92              1                       1714         @(negedge Iff.PCLK);
    93              1                        500          if (Iff.PREADY == 1 || ($time - start_time > 300)) break;
    94                                                   end
    95              1                        500         O1.PREADY = Iff.PREADY;
    96              1                        500         O1.PRDATA = Iff.PRDATA;
    97              1                        500         O2.monitor(O1);
    98                                               
    99              1                        500         @(negedge Iff.PCLK);
    100                                              
    101                                                  end 
    102                                              
    103             1                          1         Iff.PRESETn = 0;
    104             1                          1         O1.PRESETn = Iff.PRESETn;
    105             1                          3         repeat(3) @(negedge Iff.PCLK);
    105             2                          3     
    106             1                          1         O1.PREADY= Iff.PREADY;
    107             1                          1         O1.PRDATA= Iff.PRDATA;
    108                                                  
    109                                              //READ AND WRITE
    110             1                          1     $display("Time at the third Testcases run: %t", $time);
    111             1                        500     repeat (500) begin
    112                                                assert (O1.randomize());
    113                                                Iff.PRESETn = O1.PRESETn;
    114                                                Iff.PADDR   = O1.PADDR;
    115                                                Iff.PWRITE  = O1.PWRITE;
    116             1                        500       Iff.PWDATA  = O1.PWDATA;
    117             1                        500       Iff.PSELx   = O1.PSELx;
    118             1                        500       Iff.PENABLE = 0;
    119             1                        500        O1.PENABLE=0;
    120             1                        500       @(negedge Iff.PCLK);
    121             1                        500     
    122             1                        500       // Access Phase 
    123             1                        500       Iff.PENABLE = 1;
    124                                                  O1.PENABLE=1;
    125                                                start_time = $time;
    126             1                        500       // wait for PREADY
    127             1                        500       forever begin
    128             1                        500         @(negedge Iff.PCLK);
    129                                                  if (Iff.PREADY == 1)
    130                                                    break;
    131             1                        500         else if ($time - start_time > 300) begin
    132             1                       2260           $display("Timeout at %t. Resetting...", $time);
    133                                                    Iff.PRESETn = 0;
    134             1                        410           O1.PRESETn =0;
    135                                                    Iff.PSELx   = 0;
    136             1                         90           O1.PSELx =0;
    137             1                         90           @(negedge Iff.PCLK);
    138             1                         90           Iff.PRESETn = 1;
    139             1                         90           O1.PRESETn =1;
    140             1                         90           @(negedge Iff.PCLK);
    141             1                         90           break;
    142             1                         90         end
    143             1                         90       end
    144             1                         90     
    145             1                         90       // Capture DUT outputs after transaction
    146                                                O1.PREADY = Iff.PREADY;
    147                                                O1.PRDATA = Iff.PRDATA;
    148                                              
    149                                                //  Display transaction info
    150             1                        500       $display("Reset: %h | Addr: %h | PWRITE: %h | PWDATA: %h | PSELx: %h | PENABLE: %h | PREADY: %h | PRDATA: %h @ %0t",
    151             1                        500                Iff.PRESETn, Iff.PADDR, Iff.PWRITE, Iff.PWDATA, Iff.PSELx, Iff.PENABLE, Iff.PREADY, Iff.PRDATA, $time);
    152                                              
    153                                                O2.monitor(O1);
    154             1                        500     
    155                                                //  Transaction done — deassert control signals
    156                                                @(negedge Iff.PCLK);
    157                                                Iff.PSELx   = 0;
    158             1                        500       O1.PSELx =0;
    159                                                Iff.PENABLE = 0;
    160                                                O1.PENABLE =0;
    161             1                        500     end
    162             1                        500     $stop; 
    163             1                        500     end
    164             1                        500     
    165             1                        500     endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         7         7         0     100.0

================================Branch Details================================

Branch Coverage for file APB_TB.sv --
NOTE: The modification timestamp for source file 'APB_TB.sv' has been altered since compilation.

------------------------------------IF Branch------------------------------------
    39                                      4940     Count coming in to IF
    39              1                       1000          if (Iff.PREADY == 1 || ($time - start_time > 100)) break;
                                            3940     All False Count
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    66                                      2000     Count coming in to IF
    66              1                      E-hit          if (Iff.PREADY == 1 || ($time - start_time > 100)) break;
                                           E-hit     All False Count
Branch totals: 0 hits of 0 branches = 100.0%

------------------------------------IF Branch------------------------------------
    93                                      1714     Count coming in to IF
    93              1                        500          if (Iff.PREADY == 1 || ($time - start_time > 300)) break;
                                            1214     All False Count
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    133                                     2260     Count coming in to IF
    133             1                        410           Iff.PRESETn = 0;
    135             1                         90           Iff.PSELx   = 0;
                                            1760     All False Count
Branch totals: 3 hits of 3 branches = 100.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              4         4         0     100.0

================================Condition Details================================

Condition Coverage for file APB_TB.sv --
NOTE: The modification timestamp for source file 'APB_TB.sv' has been altered since compilation.

----------------Focused Condition View-------------------
Line       39 Item    1  ((Iff.PREADY == 1) || (($time() - start_time) > 100))
Condition totals: 2 of 2 input terms covered = 100.0%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
               (Iff.PREADY == 1)         Y
  (($time() - start_time) > 100)         Y

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:          1  (Iff.PREADY == 1)_0               ~(($time() - start_time) > 100)
  Row   2:          1  (Iff.PREADY == 1)_1               -                             
  Row   3:          1  (($time() - start_time) > 100)_0  ~(Iff.PREADY == 1)            
  Row   4:          1  (($time() - start_time) > 100)_1  ~(Iff.PREADY == 1)            

----------------Focused Condition View-------------------
Line       66 Item    1  ((Iff.PREADY == 1) || (($time() - start_time) > 100))
Condition totals: 0 of 0 input terms covered = 100.0% (all terms are excluded)

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
               (Iff.PREADY == 1)         E
  (($time() - start_time) > 100)         E

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:      E-hit  (Iff.PREADY == 1)_0               ~(($time() - start_time) > 100)
  Row   2:      E-hit  (Iff.PREADY == 1)_1               -                             
  Row   3:      E-hit  (($time() - start_time) > 100)_0  ~(Iff.PREADY == 1)            
  Row   4:          E  (($time() - start_time) > 100)_1  ~(Iff.PREADY == 1)            

----------------Focused Condition View-------------------
Line       93 Item    1  ((Iff.PREADY == 1) || (($time() - start_time) > 300))
Condition totals: 2 of 2 input terms covered = 100.0%

                      Input Term   Covered  Reason for no coverage   Hint
                     -----------  --------  -----------------------  --------------
               (Iff.PREADY == 1)         Y
  (($time() - start_time) > 300)         Y

     Rows:       Hits  FEC Target                        Non-masking condition(s)      
 ---------  ---------  --------------------              -------------------------     
  Row   1:          1  (Iff.PREADY == 1)_0               ~(($time() - start_time) > 300)
  Row   2:          1  (Iff.PREADY == 1)_1               -                             
  Row   3:          1  (($time() - start_time) > 300)_0  ~(Iff.PREADY == 1)            
  Row   4:          1  (($time() - start_time) > 300)_1  ~(Iff.PREADY == 1)            


Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                     64        32        32      50.0

================================Toggle Details================================

Toggle Coverage for File APB_TB.sv --

       Line                                   Node      1H->0L      0L->1H                          "Coverage"
--------------------------------------------------------------------------------------------------------------
          6                          start_time[9]           1           1                              100.00 
          6                          start_time[8]           1           1                              100.00 
          6                          start_time[7]           1           1                              100.00 
          6                          start_time[6]           1           1                              100.00 
          6                          start_time[5]           1           1                              100.00 
          6                          start_time[4]           1           1                              100.00 
          6                          start_time[3]           1           1                              100.00 
          6                         start_time[31]           0           0                                0.00 
          6                         start_time[30]           0           0                                0.00 
          6                          start_time[2]           0           1                               50.00 
          6                         start_time[29]           0           0                                0.00 
          6                         start_time[28]           0           0                                0.00 
          6                         start_time[27]           0           0                                0.00 
          6                         start_time[26]           0           0                                0.00 
          6                         start_time[25]           0           0                                0.00 
          6                         start_time[24]           0           0                                0.00 
          6                         start_time[23]           0           0                                0.00 
          6                         start_time[22]           0           0                                0.00 
          6                         start_time[21]           0           0                                0.00 
          6                         start_time[20]           0           0                                0.00 
          6                          start_time[1]           0           0                                0.00 
          6                         start_time[19]           0           0                                0.00 
          6                         start_time[18]           0           1                               50.00 
          6                         start_time[17]           1           1                              100.00 
          6                         start_time[16]           1           1                              100.00 
          6                         start_time[15]           1           1                              100.00 
          6                         start_time[14]           1           1                              100.00 
          6                         start_time[13]           1           1                              100.00 
          6                         start_time[12]           1           1                              100.00 
          6                         start_time[11]           1           1                              100.00 
          6                         start_time[10]           1           1                              100.00 
          6                          start_time[0]           0           0                                0.00 

Total Node Count     =         32 
Toggled Node Count   =         15 
Untoggled Node Count =         17 

Toggle Coverage      =       50.0% (32 of 64 bins)

=================================================================================
=== File: APB_TOP.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                            2         2         0     100.0

================================Statement Details================================

Statement Coverage for file APB_TOP.sv --

    1                                                module APB_TOP ();
    2                                                bit PCLK;
    3                                                
    4               1                      34201     always #10 PCLK= ~PCLK;
    4               2                      34200     
    5                                                
    6                                                wrapper_if Iff (PCLK);
    7                                                
    8                                                APB_Wrapper apb_wrapper(Iff);
    9                                                
    10                                               APB_TB apb_tb(Iff);       
    11                                               bind APB_Wrapper APB_SVA sva(Iff);
    12                                               
    13                                               endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                         0         0         0     100.0
Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              0         0         0     100.0
Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             0         0         0     100.0
FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                       100.0
        States                       0         0         0     100.0
        Transitions                  0         0         0     100.0
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                      2         2         0     100.0

================================Toggle Details================================

Toggle Coverage for File APB_TOP.sv --

       Line                                   Node      1H->0L      0L->1H                          "Coverage"
--------------------------------------------------------------------------------------------------------------
          2                                   PCLK           1           1                              100.00 

Total Node Count     =          1 
Toggled Node Count   =          1 
Untoggled Node Count =          0 

Toggle Coverage      =      100.0% (2 of 2 bins)

=================================================================================
=== File: APB_Wrapper.sv
=================================================================================
Statement Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Stmts                           70        70         0     100.0

================================Statement Details================================

Statement Coverage for file APB_Wrapper.sv --

    1                                                package shared_pkg;
    2                                                	parameter DATA_WIDTH = 32;
    3                                                    parameter ADDR_WIDTH = 32;
    4                                                    parameter NO_SLAVES  = 1;	
    5                                                    int clk_cycle = 4;
    6                                                	
    7                                                	// States type using onehot encoding
    8                                                	typedef enum logic [2:0] {
    9                                                	IDLE   = 3'b001,
    10                                               	SETUP  = 3'b011,
    11                                               	ENABLE = 3'b010,
    12                                               	READY = 3'b110} state_e;
    13                                               
    14                                               	parameter ACTIVE_RESET = 2;	
    15                                               	parameter READ_OP = 30;	
    16                                               	parameter WRITE_OP = 70;	
    17                                               	parameter MAX_DATA = 32'hFFFF_FFFF;	
    18                                               	parameter MIN_DATA = 32'h0000_0000;	
    19                                               
    20                                               	parameter READ_ACTIVE_PENABLE_LOOP 	  = 12;	
    21                                               	parameter READ_INACTIVE_PENABLE_LOOP  = 2;	
    22                                               	parameter WRITE_ACTIVE_PENABLE_LOOP   = 12;	
    23                                               	parameter WRITE_INACTIVE_PENABLE_LOOP = 2;	
    24                                               	parameter TOGGLE_LOOP   = 5;
    25                                               	parameter RANDOM_LOOP   = 10;
    26                                               endpackage : shared_pkg
    27                                               
    28                                               module RegisterFile #(
    29                                                   parameter DATA_WIDTH = 32,
    30                                                   parameter ADDR_WIDTH = 16			
    31                                                ) (
    32                                                // Global Sinals
    33                                               	input wire  						clk,
    34                                                   input wire							rstn,  
    35                                               
    36                                                   input wire [ADDR_WIDTH-1 : 0]   	addr,
    37                                                   input wire [DATA_WIDTH-1 : 0]   	write_data,
    38                                                   input wire                      	wr,
    39                                                   input wire 							enable,
    40                                               
    41                                                   output reg [DATA_WIDTH-1 : 0]   	read_data
    42                                                   // output 	                      		RegSLVERR,
    43                                                   // output reg                      	RegREADY      
    44                                                );
    45                                               
    46                                               	// RegSLVERR is pripherable 
    47                                               	assign RegSLVERR = 0;
    48                                               		
    49                                               	// Registers
    50                                               	reg [DATA_WIDTH-1:0] SYS_STATUS_REG;
    51                                               	reg [DATA_WIDTH-1:0] INT_CTRL_REG;
    52                                               	reg [DATA_WIDTH-1:0] DEV_ID_REG;
    53                                               	reg [DATA_WIDTH-1:0] MEM_CTRL_REG;
    54                                               	reg [DATA_WIDTH-1:0] TEMP_SENSOR_REG;
    55                                               	reg [DATA_WIDTH-1:0] ADC_CTRL_REG;
    56                                               	reg [DATA_WIDTH-1:0] DBG_CTRL_REG;
    57                                               	reg [DATA_WIDTH-1:0] GPIO_DATA_REG;
    58                                               	reg [DATA_WIDTH-1:0] DAC_OUTPUT_REG;
    59                                               	reg [DATA_WIDTH-1:0] VOLTAGE_CTRL_REG;
    60                                               	reg [DATA_WIDTH-1:0] CLK_CONFIG_REG;
    61                                               	reg [DATA_WIDTH-1:0] TIMER_COUNT_REG;
    62                                               	reg [DATA_WIDTH-1:0] INPUT_DATA_REG;
    63                                               	reg [DATA_WIDTH-1:0] OUTPUT_DATA_REG;
    64                                               	reg [DATA_WIDTH-1:0] DMA_CTRL_REG;
    65                                               	reg [DATA_WIDTH-1:0] SYS_CTRL_REG;
    66              1                       7600     	always @(*) begin
    67                                               		if (~wr & enable) begin
    68                                               			case (addr)
    69              1                         48     				16'h0000: read_data <= SYS_STATUS_REG;
    70              1                         39     				16'h0040: read_data <= INT_CTRL_REG;
    71              1                         42     				16'h0080: read_data <= DEV_ID_REG;
    72              1                         45     				16'h00c0: read_data <= MEM_CTRL_REG;
    73              1                         48     				16'h0100: read_data <= TEMP_SENSOR_REG;
    74              1                         29     				16'h0140: read_data <= ADC_CTRL_REG;
    75              1                         35     				16'h0180: read_data <= DBG_CTRL_REG;
    76              1                         45     				16'h01c0: read_data <= GPIO_DATA_REG;
    77              1                         42     				16'h0200: read_data <= DAC_OUTPUT_REG;
    78              1                         29     				16'h0240: read_data <= VOLTAGE_CTRL_REG;
    79              1                         45     				16'h0280: read_data <= CLK_CONFIG_REG;
    80              1                         35     				16'h02c0: read_data <= TIMER_COUNT_REG;
    81              1                         55     				16'h0300: read_data <= INPUT_DATA_REG;
    82              1                         32     				16'h0340: read_data <= OUTPUT_DATA_REG;
    83              1                         45     				16'h0380: read_data <= DMA_CTRL_REG;
    84              1                         38     				16'h03c0: read_data <= SYS_CTRL_REG;
    85                                               			endcase
    86                                               		end
    87                                               		
    88                                               	end
    89                                               
    90              1                       7907         always @(posedge clk or negedge rstn) begin
    91                                                   	if(~rstn) begin
    92              1                        276         		read_data <= 0;
    93                                                   	end
    94                                                       else if(enable) begin
    95                                               
    96                                                       	if(wr) begin
    97                                                           	case (addr)
    98              1                        136                 		16'h0000: SYS_STATUS_REG	<= write_data;
    99              1                        172     					16'h0040: INT_CTRL_REG		<= write_data;
    100             1                        130     					16'h0080: DEV_ID_REG		<= write_data;
    101             1                        160     					16'h00c0: MEM_CTRL_REG		<= write_data;
    102             1                        144     					16'h0100: TEMP_SENSOR_REG	<= write_data;
    103             1                        142     					16'h0140: ADC_CTRL_REG		<= write_data;
    104             1                        134     					16'h0180: DBG_CTRL_REG		<= write_data;
    105             1                        184     					16'h01c0: GPIO_DATA_REG	 	<= write_data;
    106             1                        142     					16'h0200: DAC_OUTPUT_REG	<= write_data;
    107             1                        162     					16'h0240: VOLTAGE_CTRL_REG	<= write_data;
    108             1                        152     					16'h0280: CLK_CONFIG_REG	<= write_data;
    109             1                        124     					16'h02c0: TIMER_COUNT_REG	<= write_data;
    110             1                        150     					16'h0300: INPUT_DATA_REG	<= write_data;
    111             1                        152     					16'h0340: OUTPUT_DATA_REG	<= write_data;
    112             1                        152     					16'h0380: DMA_CTRL_REG		<= write_data;
    113             1                        178     					16'h03c0: SYS_CTRL_REG		<= write_data;
    114                                                          	endcase
    115                                              
    116                                                          end
    117                                                      end
    118                                                      
    119                                                  end
    120                                              endmodule
    121                                              
    122                                              module APB_Slave #(
    123                                                  parameter DATA_WIDTH = 32,
    124                                                  parameter ADDR_WIDTH = 16,
    125                                                  parameter SLAVE_ID = 4'b0001
    126                                               ) (
    127                                               // Global Sinals
    128                                                  input PCLK                                 ,
    129                                                  input PRESETn                              ,  
    130                                              
    131                                               // input SLAVE FROM MASTER  
    132                                                  input [ADDR_WIDTH-1 : 0]     PADDR         ,
    133                                                  input                        PWRITE        ,
    134                                                  input [DATA_WIDTH-1 : 0]     PWDATA        ,
    135                                                  input                        PENABLE       ,
    136                                              
    137                                               // input SLAVE FROM REG_FILE  
    138                                                  input [DATA_WIDTH-1 : 0]     RegRDATA      ,
    139                                                  input       PSELx         ,
    140                                                
    141                                               // output SLAVE TO MASTER  
    142                                                  output reg                       PREADY    ,
    143                                                  output reg [DATA_WIDTH-1 : 0]    PRDATA    ,
    144                                              
    145                                               // output SLAVE TO REG_FILE  
    146                                                  output reg [ADDR_WIDTH-1 : 0]    RegADDR   ,
    147                                                  output reg [DATA_WIDTH-1 : 0]    RegWDATA  ,
    148                                                  output reg                       RegENABLE,
    149                                                  output reg                       RegWRITE
    150                                               );
    151                                                  
    152                                                  import shared_pkg::*;
    153                                                  state_e NextState, CurrentState;
    154                                                  wire correct_slave;
    155                                                  reg [3:0] address_encoding;
    156             1                       1108         assign correct_slave = PSELx && (SLAVE_ID === address_encoding);
    157                                               // Next State Logic
    158             1                      13519         always @(*) begin
    159                                                      case (CurrentState)
    160                                                          IDLE: begin
    161                                                              if (correct_slave) begin
    162             1                        513                         NextState <= SETUP;
    163                                                              end
    164                                                              else begin
    165             1                       1897                         NextState <= IDLE;
    166                                                              end
    167                                                          end
    168                                                          SETUP: begin
    169                                                              if (~correct_slave) begin 
    170             1                        242                         NextState <= IDLE;
    171                                                              end
    172                                                              else if (PENABLE) begin
    173             1                       4248                         NextState <= ENABLE;
    174                                                              end 
    175                                                              else begin
    176             1                       2371                         NextState <= SETUP;
    177                                                              end
    178                                                          end
    179                                                          ENABLE: begin
    180             1                       2124                     NextState <= READY;
    181                                                          end
    182                                                          READY: begin
    183                                                              if (correct_slave) begin 
    184             1                       2124                         NextState <= SETUP;
    185                                                              end else begin
    186             1                          E                         NextState <= IDLE;
    187                                                              end
    188                                                          end
    189                                                          default: 
    190             1                          E                     NextState <= IDLE;
    191                                                      endcase
    192                                                  end
    193                                              
    194                                               // State Memory
    195             1                       9389         always @(posedge PCLK or negedge PRESETn) begin
    196                                                      if (!PRESETn) begin
    197             1                        317                 CurrentState = IDLE;
    198                                                      end else begin
    199             1                       9072                 CurrentState = NextState;
    200                                                      end
    201                                                  end
    202                                              
    203                                                  
    204                                               // output Logic
    205             1                      10524         always @(posedge PCLK or negedge PRESETn) begin
    206                                                      if (!PRESETn) begin
    207             1                        376                 RegENABLE    <= 0;
    208             1                        376                 RegADDR      <= 0; 
    209             1                        376                 RegWRITE     <= 0;
    210             1                        376                 PREADY       <= 0;
    211             1                        376                 PRDATA       <= 0;
    212             1                        376                 RegWDATA     <= 0;
    213                                                      end
    214                                                      else begin
    215                                                          case (CurrentState)
    216                                                              IDLE: begin
    217             1                       1652                         RegENABLE <= 0;
    218                                                              end 
    219                                                              SETUP: begin
    220             1                       4248                         RegADDR <= PADDR;
    221             1                       4248                         RegWRITE <= PWRITE;
    222             1                       4248                         RegWDATA <= PWDATA;
    223             1                       4248                         RegENABLE <= 0;
    224             1                       4248                         PREADY <= 0;
    225                                                              end 
    226                                                              ENABLE: begin
    227             1                       2124                         RegENABLE <= PENABLE;
    228                                                                  /*
    229                                                                      RegENABLE <= 1;
    230                                                                  */
    231                                                              end
    232                                                              READY: begin
    233             1                       2124                         PREADY <= 1;
    234             1                       2124                             PRDATA <= RegRDATA;
    235                                                              end 
    236                                                              default: begin
    237             1                          E                         RegENABLE <= 0;
    238             1                          E                         PREADY <= 0;
    239                                                              end
    240                                                          endcase
    241                                                      end
    242                                                  end
    243                                              
    244                                               wire [1:0] encoding;
    245             1                        767      assign encoding = PADDR[ADDR_WIDTH-1:ADDR_WIDTH-2];
    246                                               // ADDRESS Decoding
    247             1                        936         always @(*) begin
    248                                                      if (PSELx) begin
    249                                                          case (encoding)
    250             1                        287                     2'b00: address_encoding = 4'b0001; 
    251             1                        187                     2'b01: address_encoding = 4'b0010; 
    252             1                        180                     2'b10: address_encoding = 4'b0100; 
    253             1                        197                     2'b11: address_encoding = 4'b1000; 
    254             1                          E                     default: address_encoding = 4'b0000;
    255                                                          endcase
    256                                                      end else begin
    257             1                         85                 address_encoding = 0;
    258                                                      end
    259                                                  end
    260                                              endmodule
    261                                              
    262                                              module APB_Wrapper (wrapper_if.DUT Iff);
    263                                               // input Slave FROM RegisterFile
    264                                                  wire [Iff.DATA_WIDTH-1 : 0]     RegRDATA    ;
    265                                              
    266                                               // output Slave TO RegisterFile
    267                                                  wire [Iff.ADDR_WIDTH-1 : 0]    RegADDR      ;
    268                                                  wire [Iff.DATA_WIDTH-1 : 0]    RegWDATA     ;
    269                                                  wire                       RegWRITE     ;
    270                                                  wire                       RegENABLE    ;
    271                                              
    272                                               RegisterFile #(
    273                                                  .DATA_WIDTH(Iff.DATA_WIDTH) ,
    274                                                  .ADDR_WIDTH(Iff.ADDR_WIDTH) 
    275                                               )reg_file(
    276                                              
    277                                                  .clk(Iff.PCLK)              ,
    278                                                  .rstn(Iff.PRESETn)          ,
    279                                              
    280                                                  .addr(RegADDR)          ,
    281                                                  .write_data(RegWDATA)   ,
    282                                                  .wr(RegWRITE)           ,
    283                                                  .enable(RegENABLE)      ,
    284                                              
    285                                                  .read_data(RegRDATA)    
    286                                               );
    287                                              
    288                                               APB_Slave #(
    289                                                  .DATA_WIDTH(Iff.DATA_WIDTH) ,
    290                                                  .ADDR_WIDTH(Iff.ADDR_WIDTH) ,
    291                                                  .SLAVE_ID(4'b0001)
    292                                               )apb_slave(
    293                                               // Global Sinals
    294                                                  .PCLK(Iff.PCLK)             ,
    295                                                  .PRESETn(Iff.PRESETn)       ,
    296                                              
    297                                               // input Slave FROM Master
    298                                                  .PADDR(Iff.PADDR)           ,
    299                                                  .PWRITE(Iff.PWRITE)         ,
    300                                                  .PWDATA(Iff.PWDATA)         ,
    301                                                  .PENABLE(Iff.PENABLE)       ,
    302                                               // input Slave FROM RegisterFile
    303                                                  .RegRDATA(RegRDATA)     ,
    304                                                  .PSELx(Iff.PSELx),
    305                                                  .RegENABLE(RegENABLE),
    306                                              
    307                                               // output Slave TO Master
    308                                                  .PREADY(Iff.PREADY)         ,
    309                                                  .PRDATA(Iff.PRDATA)         ,
    310                                              
    311                                               // output Slave TO RegisterFile
    312                                                  .RegADDR(RegADDR)       ,
    313                                                  .RegWDATA(RegWDATA)     ,
    314                                                  .RegWRITE(RegWRITE)
    315                                               );
    316                                              
    317                                              endmodule

Branch Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Branches                        64        64         0     100.0

================================Branch Details================================

Branch Coverage for file APB_Wrapper.sv --

------------------------------------IF Branch------------------------------------
    67                                      7600     Count coming in to IF
    67              1                        652     		if (~wr & enable) begin
                                            6948     All False Count
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------CASE Branch------------------------------------
    68                                       652     Count coming in to CASE
    69              1                         48     				16'h0000: read_data <= SYS_STATUS_REG;
    70              1                         39     				16'h0040: read_data <= INT_CTRL_REG;
    71              1                         42     				16'h0080: read_data <= DEV_ID_REG;
    72              1                         45     				16'h00c0: read_data <= MEM_CTRL_REG;
    73              1                         48     				16'h0100: read_data <= TEMP_SENSOR_REG;
    74              1                         29     				16'h0140: read_data <= ADC_CTRL_REG;
    75              1                         35     				16'h0180: read_data <= DBG_CTRL_REG;
    76              1                         45     				16'h01c0: read_data <= GPIO_DATA_REG;
    77              1                         42     				16'h0200: read_data <= DAC_OUTPUT_REG;
    78              1                         29     				16'h0240: read_data <= VOLTAGE_CTRL_REG;
    79              1                         45     				16'h0280: read_data <= CLK_CONFIG_REG;
    80              1                         35     				16'h02c0: read_data <= TIMER_COUNT_REG;
    81              1                         55     				16'h0300: read_data <= INPUT_DATA_REG;
    82              1                         32     				16'h0340: read_data <= OUTPUT_DATA_REG;
    83              1                         45     				16'h0380: read_data <= DMA_CTRL_REG;
    84              1                         38     				16'h03c0: read_data <= SYS_CTRL_REG;
                                               E     All False Count
Branch totals: 16 hits of 16 branches = 100.0%

------------------------------------IF Branch------------------------------------
    91                                      7907     Count coming in to IF
    91              1                        276         	if(~rstn) begin
    94              1                       3331             else if(enable) begin
                                            4300     All False Count
Branch totals: 3 hits of 3 branches = 100.0%

------------------------------------IF Branch------------------------------------
    96                                      3331     Count coming in to IF
    96              1                       2679             	if(wr) begin
                                             652     All False Count
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------CASE Branch------------------------------------
    97                                      2679     Count coming in to CASE
    98              1                        136                 		16'h0000: SYS_STATUS_REG	<= write_data;
    99              1                        172     					16'h0040: INT_CTRL_REG		<= write_data;
    100             1                        130     					16'h0080: DEV_ID_REG		<= write_data;
    101             1                        160     					16'h00c0: MEM_CTRL_REG		<= write_data;
    102             1                        144     					16'h0100: TEMP_SENSOR_REG	<= write_data;
    103             1                        142     					16'h0140: ADC_CTRL_REG		<= write_data;
    104             1                        134     					16'h0180: DBG_CTRL_REG		<= write_data;
    105             1                        184     					16'h01c0: GPIO_DATA_REG	 	<= write_data;
    106             1                        142     					16'h0200: DAC_OUTPUT_REG	<= write_data;
    107             1                        162     					16'h0240: VOLTAGE_CTRL_REG	<= write_data;
    108             1                        152     					16'h0280: CLK_CONFIG_REG	<= write_data;
    109             1                        124     					16'h02c0: TIMER_COUNT_REG	<= write_data;
    110             1                        150     					16'h0300: INPUT_DATA_REG	<= write_data;
    111             1                        152     					16'h0340: OUTPUT_DATA_REG	<= write_data;
    112             1                        152     					16'h0380: DMA_CTRL_REG		<= write_data;
    113             1                        178     					16'h03c0: SYS_CTRL_REG		<= write_data;
                                             265     All False Count
Branch totals: 17 hits of 17 branches = 100.0%

------------------------------------CASE Branch------------------------------------
    159                                    13519     Count coming in to CASE
    160             1                       2410                 IDLE: begin
    168             1                       6861                 SETUP: begin
    179             1                       2124                 ENABLE: begin
    182             1                       2124                 READY: begin
    189             1                          E                 default: 
Branch totals: 4 hits of 4 branches = 100.0%

------------------------------------IF Branch------------------------------------
    161                                     2410     Count coming in to IF
    161             1                        513                     if (correct_slave) begin
    164             1                       1897                     else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    169                                     6861     Count coming in to IF
    169             1                        242                     if (~correct_slave) begin 
    172             1                       4248                     else if (PENABLE) begin
    175             1                       2371                     else begin
Branch totals: 3 hits of 3 branches = 100.0%

------------------------------------IF Branch------------------------------------
    183                                     2124     Count coming in to IF
    183             1                       2124                     if (correct_slave) begin 
    185             1                          E                     end else begin
Branch totals: 1 hit of 1 branch = 100.0%

------------------------------------IF Branch------------------------------------
    196                                     9389     Count coming in to IF
    196             1                        317             if (!PRESETn) begin
    198             1                       9072             end else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------IF Branch------------------------------------
    206                                    10524     Count coming in to IF
    206             1                        376             if (!PRESETn) begin
    214             1                      10148             else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------CASE Branch------------------------------------
    215                                    10148     Count coming in to CASE
    216             1                       1652                     IDLE: begin
    219             1                       4248                     SETUP: begin
    226             1                       2124                     ENABLE: begin
    232             1                       2124                     READY: begin
    236             1                          E                     default: begin
Branch totals: 4 hits of 4 branches = 100.0%

------------------------------------IF Branch------------------------------------
    248                                      936     Count coming in to IF
    248             1                        851             if (PSELx) begin
    256             1                         85             end else begin
Branch totals: 2 hits of 2 branches = 100.0%

------------------------------------CASE Branch------------------------------------
    249                                      851     Count coming in to CASE
    250             1                        287                     2'b00: address_encoding = 4'b0001; 
    251             1                        187                     2'b01: address_encoding = 4'b0010; 
    252             1                        180                     2'b10: address_encoding = 4'b0100; 
    253             1                        197                     2'b11: address_encoding = 4'b1000; 
    254             1                          E                     default: address_encoding = 4'b0000;
Branch totals: 4 hits of 4 branches = 100.0%


Condition Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Condition Terms              2         2         0     100.0

================================Condition Details================================

Condition Coverage for file APB_Wrapper.sv --

----------------Focused Condition View-------------------
Line       67 Item    1  (~wr & enable)
Condition totals: 2 of 2 input terms covered = 100.0%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
          wr         Y
      enable         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  wr_0                  enable                        
  Row   2:          1  wr_1                  enable                        
  Row   3:          1  enable_0              ~wr                           
  Row   4:          1  enable_1              ~wr                           


Expression Coverage:
    Enabled Coverage            Active   Covered    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FEC Expression Terms             2         2         0     100.0

================================Expression Details================================

Expression Coverage for file APB_Wrapper.sv --

----------------Focused Expression View-----------------
Line       156 Item    1  (PSELx && (1 === address_encoding))
Expression totals: 2 of 2 input terms covered = 100.0%

                Input Term   Covered  Reason for no coverage   Hint
               -----------  --------  -----------------------  --------------
                     PSELx         Y
  (1 === address_encoding)         Y

     Rows:       Hits  FEC Target                  Non-masking condition(s)      
 ---------  ---------  --------------------        -------------------------     
  Row   1:          1  PSELx_0                     -                             
  Row   2:          1  PSELx_1                     (1 === address_encoding)      
  Row   3:          1  (1 === address_encoding)_0  PSELx                         
  Row   4:          1  (1 === address_encoding)_1  PSELx                         


FSM Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    FSMs                                                        91.6
        States                       4         4         0     100.0
        Transitions                  6         5         1      83.3

================================FSM Details================================

FSM Coverage for file APB_Wrapper.sv --

FSM_ID: CurrentState
    Current State Object : CurrentState
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 160                IDLE                   1
 168               SETUP                   3
 179              ENABLE                   2
 182               READY                   6
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    IDLE                 893
                   SETUP                4248
                  ENABLE                2124
                   READY                2124
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 162                   0                 328          IDLE -> SETUP       
 173                   1                2124          SETUP -> ENABLE     
 170                   2                 327          SETUP -> IDLE       
 180                   3                2124          ENABLE -> READY     
 184                   6                2124          READY -> SETUP      
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 197                   4          ENABLE -> IDLE      


    Summary                     Active      Hits    Misses % Covered
    -------                     ------      ----    ------ ---------
        States                       4         4         0     100.0
        Transitions                  6         5         1      83.3
Toggle Coverage:
    Enabled Coverage            Active      Hits    Misses % Covered
    ----------------            ------      ----    ------ ---------
    Toggle Bins                   1714      1702        12      99.2

================================Toggle Details================================

Toggle Coverage for File APB_Wrapper.sv --

       Line                                   Node      1H->0L      0L->1H                          "Coverage"
--------------------------------------------------------------------------------------------------------------
         33                                    clk           1           1                              100.00 
         34                                   rstn           1           1                              100.00 
         36                                addr[9]           1           1                              100.00 
         36                                addr[8]           1           1                              100.00 
         36                                addr[7]           1           1                              100.00 
         36                                addr[6]           1           1                              100.00 
         36                                addr[5]           1           1                              100.00 
         36                                addr[4]           1           1                              100.00 
         36                                addr[3]           1           1                              100.00 
         36                                addr[2]           1           1                              100.00 
         36                                addr[1]           1           1                              100.00 
         36                               addr[15]           0           0                                0.00 
         36                               addr[14]           0           0                                0.00 
         36                               addr[13]           1           1                              100.00 
         36                               addr[12]           1           1                              100.00 
         36                               addr[11]           1           1                              100.00 
         36                               addr[10]           1           1                              100.00 
         36                                addr[0]           1           1                              100.00 
         37                          write_data[9]           1           1                              100.00 
         37                          write_data[8]           1           1                              100.00 
         37                          write_data[7]           1           1                              100.00 
         37                          write_data[6]           1           1                              100.00 
         37                          write_data[5]           1           1                              100.00 
         37                          write_data[4]           1           1                              100.00 
         37                          write_data[3]           1           1                              100.00 
         37                         write_data[31]           1           1                              100.00 
         37                         write_data[30]           1           1                              100.00 
         37                          write_data[2]           1           1                              100.00 
         37                         write_data[29]           1           1                              100.00 
         37                         write_data[28]           1           1                              100.00 
         37                         write_data[27]           1           1                              100.00 
         37                         write_data[26]           1           1                              100.00 
         37                         write_data[25]           1           1                              100.00 
         37                         write_data[24]           1           1                              100.00 
         37                         write_data[23]           1           1                              100.00 
         37                         write_data[22]           1           1                              100.00 
         37                         write_data[21]           1           1                              100.00 
         37                         write_data[20]           1           1                              100.00 
         37                          write_data[1]           1           1                              100.00 
         37                         write_data[19]           1           1                              100.00 
         37                         write_data[18]           1           1                              100.00 
         37                         write_data[17]           1           1                              100.00 
         37                         write_data[16]           1           1                              100.00 
         37                         write_data[15]           1           1                              100.00 
         37                         write_data[14]           1           1                              100.00 
         37                         write_data[13]           1           1                              100.00 
         37                         write_data[12]           1           1                              100.00 
         37                         write_data[11]           1           1                              100.00 
         37                         write_data[10]           1           1                              100.00 
         37                          write_data[0]           1           1                              100.00 
         38                                     wr           1           1                              100.00 
         39                                 enable           1           1                              100.00 
         41                           read_data[9]           1           1                              100.00 
         41                           read_data[8]           1           1                              100.00 
         41                           read_data[7]           1           1                              100.00 
         41                           read_data[6]           1           1                              100.00 
         41                           read_data[5]           1           1                              100.00 
         41                           read_data[4]           1           1                              100.00 
         41                           read_data[3]           1           1                              100.00 
         41                          read_data[31]           1           1                              100.00 
         41                          read_data[30]           1           1                              100.00 
         41                           read_data[2]           1           1                              100.00 
         41                          read_data[29]           1           1                              100.00 
         41                          read_data[28]           1           1                              100.00 
         41                          read_data[27]           1           1                              100.00 
         41                          read_data[26]           1           1                              100.00 
         41                          read_data[25]           1           1                              100.00 
         41                          read_data[24]           1           1                              100.00 
         41                          read_data[23]           1           1                              100.00 
         41                          read_data[22]           1           1                              100.00 
         41                          read_data[21]           1           1                              100.00 
         41                          read_data[20]           1           1                              100.00 
         41                           read_data[1]           1           1                              100.00 
         41                          read_data[19]           1           1                              100.00 
         41                          read_data[18]           1           1                              100.00 
         41                          read_data[17]           1           1                              100.00 
         41                          read_data[16]           1           1                              100.00 
         41                          read_data[15]           1           1                              100.00 
         41                          read_data[14]           1           1                              100.00 
         41                          read_data[13]           1           1                              100.00 
         41                          read_data[12]           1           1                              100.00 
         41                          read_data[11]           1           1                              100.00 
         41                          read_data[10]           1           1                              100.00 
         41                           read_data[0]           1           1                              100.00 
         50                      SYS_STATUS_REG[9]           1           1                              100.00 
         50                      SYS_STATUS_REG[8]           1           1                              100.00 
         50                      SYS_STATUS_REG[7]           1           1                              100.00 
         50                      SYS_STATUS_REG[6]           1           1                              100.00 
         50                      SYS_STATUS_REG[5]           1           1                              100.00 
         50                      SYS_STATUS_REG[4]           1           1                              100.00 
         50                      SYS_STATUS_REG[3]           1           1                              100.00 
         50                     SYS_STATUS_REG[31]           1           1                              100.00 
         50                     SYS_STATUS_REG[30]           1           1                              100.00 
         50                      SYS_STATUS_REG[2]           1           1                              100.00 
         50                     SYS_STATUS_REG[29]           1           1                              100.00 
         50                     SYS_STATUS_REG[28]           1           1                              100.00 
         50                     SYS_STATUS_REG[27]           1           1                              100.00 
         50                     SYS_STATUS_REG[26]           1           1                              100.00 
         50                     SYS_STATUS_REG[25]           1           1                              100.00 
         50                     SYS_STATUS_REG[24]           1           1                              100.00 
         50                     SYS_STATUS_REG[23]           1           1                              100.00 
         50                     SYS_STATUS_REG[22]           1           1                              100.00 
         50                     SYS_STATUS_REG[21]           1           1                              100.00 
         50                     SYS_STATUS_REG[20]           1           1                              100.00 
         50                      SYS_STATUS_REG[1]           1           1                              100.00 
         50                     SYS_STATUS_REG[19]           1           1                              100.00 
         50                     SYS_STATUS_REG[18]           1           1                              100.00 
         50                     SYS_STATUS_REG[17]           1           1                              100.00 
         50                     SYS_STATUS_REG[16]           1           1                              100.00 
         50                     SYS_STATUS_REG[15]           1           1                              100.00 
         50                     SYS_STATUS_REG[14]           1           1                              100.00 
         50                     SYS_STATUS_REG[13]           1           1                              100.00 
         50                     SYS_STATUS_REG[12]           1           1                              100.00 
         50                     SYS_STATUS_REG[11]           1           1                              100.00 
         50                     SYS_STATUS_REG[10]           1           1                              100.00 
         50                      SYS_STATUS_REG[0]           1           1                              100.00 
         51                        INT_CTRL_REG[9]           1           1                              100.00 
         51                        INT_CTRL_REG[8]           1           1                              100.00 
         51                        INT_CTRL_REG[7]           1           1                              100.00 
         51                        INT_CTRL_REG[6]           1           1                              100.00 
         51                        INT_CTRL_REG[5]           1           1                              100.00 
         51                        INT_CTRL_REG[4]           1           1                              100.00 
         51                        INT_CTRL_REG[3]           1           1                              100.00 
         51                       INT_CTRL_REG[31]           1           1                              100.00 
         51                       INT_CTRL_REG[30]           1           1                              100.00 
         51                        INT_CTRL_REG[2]           1           1                              100.00 
         51                       INT_CTRL_REG[29]           1           1                              100.00 
         51                       INT_CTRL_REG[28]           1           1                              100.00 
         51                       INT_CTRL_REG[27]           1           1                              100.00 
         51                       INT_CTRL_REG[26]           1           1                              100.00 
         51                       INT_CTRL_REG[25]           1           1                              100.00 
         51                       INT_CTRL_REG[24]           1           1                              100.00 
         51                       INT_CTRL_REG[23]           1           1                              100.00 
         51                       INT_CTRL_REG[22]           1           1                              100.00 
         51                       INT_CTRL_REG[21]           1           1                              100.00 
         51                       INT_CTRL_REG[20]           1           1                              100.00 
         51                        INT_CTRL_REG[1]           1           1                              100.00 
         51                       INT_CTRL_REG[19]           1           1                              100.00 
         51                       INT_CTRL_REG[18]           1           1                              100.00 
         51                       INT_CTRL_REG[17]           1           1                              100.00 
         51                       INT_CTRL_REG[16]           1           1                              100.00 
         51                       INT_CTRL_REG[15]           1           1                              100.00 
         51                       INT_CTRL_REG[14]           1           1                              100.00 
         51                       INT_CTRL_REG[13]           1           1                              100.00 
         51                       INT_CTRL_REG[12]           1           1                              100.00 
         51                       INT_CTRL_REG[11]           1           1                              100.00 
         51                       INT_CTRL_REG[10]           1           1                              100.00 
         51                        INT_CTRL_REG[0]           1           1                              100.00 
         52                          DEV_ID_REG[9]           1           1                              100.00 
         52                          DEV_ID_REG[8]           1           1                              100.00 
         52                          DEV_ID_REG[7]           1           1                              100.00 
         52                          DEV_ID_REG[6]           1           1                              100.00 
         52                          DEV_ID_REG[5]           1           1                              100.00 
         52                          DEV_ID_REG[4]           1           1                              100.00 
         52                          DEV_ID_REG[3]           1           1                              100.00 
         52                         DEV_ID_REG[31]           1           1                              100.00 
         52                         DEV_ID_REG[30]           1           1                              100.00 
         52                          DEV_ID_REG[2]           1           1                              100.00 
         52                         DEV_ID_REG[29]           1           1                              100.00 
         52                         DEV_ID_REG[28]           1           1                              100.00 
         52                         DEV_ID_REG[27]           1           1                              100.00 
         52                         DEV_ID_REG[26]           1           1                              100.00 
         52                         DEV_ID_REG[25]           1           1                              100.00 
         52                         DEV_ID_REG[24]           1           1                              100.00 
         52                         DEV_ID_REG[23]           1           1                              100.00 
         52                         DEV_ID_REG[22]           1           1                              100.00 
         52                         DEV_ID_REG[21]           1           1                              100.00 
         52                         DEV_ID_REG[20]           1           1                              100.00 
         52                          DEV_ID_REG[1]           1           1                              100.00 
         52                         DEV_ID_REG[19]           1           1                              100.00 
         52                         DEV_ID_REG[18]           1           1                              100.00 
         52                         DEV_ID_REG[17]           1           1                              100.00 
         52                         DEV_ID_REG[16]           1           1                              100.00 
         52                         DEV_ID_REG[15]           1           1                              100.00 
         52                         DEV_ID_REG[14]           1           1                              100.00 
         52                         DEV_ID_REG[13]           1           1                              100.00 
         52                         DEV_ID_REG[12]           1           1                              100.00 
         52                         DEV_ID_REG[11]           1           1                              100.00 
         52                         DEV_ID_REG[10]           1           1                              100.00 
         52                          DEV_ID_REG[0]           1           1                              100.00 
         53                        MEM_CTRL_REG[9]           1           1                              100.00 
         53                        MEM_CTRL_REG[8]           1           1                              100.00 
         53                        MEM_CTRL_REG[7]           1           1                              100.00 
         53                        MEM_CTRL_REG[6]           1           1                              100.00 
         53                        MEM_CTRL_REG[5]           1           1                              100.00 
         53                        MEM_CTRL_REG[4]           1           1                              100.00 
         53                        MEM_CTRL_REG[3]           1           1                              100.00 
         53                       MEM_CTRL_REG[31]           1           1                              100.00 
         53                       MEM_CTRL_REG[30]           1           1                              100.00 
         53                        MEM_CTRL_REG[2]           1           1                              100.00 
         53                       MEM_CTRL_REG[29]           1           1                              100.00 
         53                       MEM_CTRL_REG[28]           1           1                              100.00 
         53                       MEM_CTRL_REG[27]           1           1                              100.00 
         53                       MEM_CTRL_REG[26]           1           1                              100.00 
         53                       MEM_CTRL_REG[25]           1           1                              100.00 
         53                       MEM_CTRL_REG[24]           1           1                              100.00 
         53                       MEM_CTRL_REG[23]           1           1                              100.00 
         53                       MEM_CTRL_REG[22]           1           1                              100.00 
         53                       MEM_CTRL_REG[21]           1           1                              100.00 
         53                       MEM_CTRL_REG[20]           1           1                              100.00 
         53                        MEM_CTRL_REG[1]           1           1                              100.00 
         53                       MEM_CTRL_REG[19]           1           1                              100.00 
         53                       MEM_CTRL_REG[18]           1           1                              100.00 
         53                       MEM_CTRL_REG[17]           1           1                              100.00 
         53                       MEM_CTRL_REG[16]           1           1                              100.00 
         53                       MEM_CTRL_REG[15]           1           1                              100.00 
         53                       MEM_CTRL_REG[14]           1           1                              100.00 
         53                       MEM_CTRL_REG[13]           1           1                              100.00 
         53                       MEM_CTRL_REG[12]           1           1                              100.00 
         53                       MEM_CTRL_REG[11]           1           1                              100.00 
         53                       MEM_CTRL_REG[10]           1           1                              100.00 
         53                        MEM_CTRL_REG[0]           1           1                              100.00 
         54                     TEMP_SENSOR_REG[9]           1           1                              100.00 
         54                     TEMP_SENSOR_REG[8]           1           1                              100.00 
         54                     TEMP_SENSOR_REG[7]           1           1                              100.00 
         54                     TEMP_SENSOR_REG[6]           1           1                              100.00 
         54                     TEMP_SENSOR_REG[5]           1           1                              100.00 
         54                     TEMP_SENSOR_REG[4]           1           1                              100.00 
         54                     TEMP_SENSOR_REG[3]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[31]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[30]           1           1                              100.00 
         54                     TEMP_SENSOR_REG[2]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[29]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[28]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[27]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[26]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[25]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[24]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[23]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[22]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[21]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[20]           1           1                              100.00 
         54                     TEMP_SENSOR_REG[1]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[19]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[18]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[17]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[16]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[15]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[14]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[13]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[12]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[11]           1           1                              100.00 
         54                    TEMP_SENSOR_REG[10]           1           1                              100.00 
         54                     TEMP_SENSOR_REG[0]           1           1                              100.00 
         55                        ADC_CTRL_REG[9]           1           1                              100.00 
         55                        ADC_CTRL_REG[8]           1           1                              100.00 
         55                        ADC_CTRL_REG[7]           1           1                              100.00 
         55                        ADC_CTRL_REG[6]           1           1                              100.00 
         55                        ADC_CTRL_REG[5]           1           1                              100.00 
         55                        ADC_CTRL_REG[4]           1           1                              100.00 
         55                        ADC_CTRL_REG[3]           1           1                              100.00 
         55                       ADC_CTRL_REG[31]           1           1                              100.00 
         55                       ADC_CTRL_REG[30]           1           1                              100.00 
         55                        ADC_CTRL_REG[2]           1           1                              100.00 
         55                       ADC_CTRL_REG[29]           1           1                              100.00 
         55                       ADC_CTRL_REG[28]           1           1                              100.00 
         55                       ADC_CTRL_REG[27]           1           1                              100.00 
         55                       ADC_CTRL_REG[26]           1           1                              100.00 
         55                       ADC_CTRL_REG[25]           1           1                              100.00 
         55                       ADC_CTRL_REG[24]           1           1                              100.00 
         55                       ADC_CTRL_REG[23]           1           1                              100.00 
         55                       ADC_CTRL_REG[22]           1           1                              100.00 
         55                       ADC_CTRL_REG[21]           1           1                              100.00 
         55                       ADC_CTRL_REG[20]           1           1                              100.00 
         55                        ADC_CTRL_REG[1]           1           1                              100.00 
         55                       ADC_CTRL_REG[19]           1           1                              100.00 
         55                       ADC_CTRL_REG[18]           1           1                              100.00 
         55                       ADC_CTRL_REG[17]           1           1                              100.00 
         55                       ADC_CTRL_REG[16]           1           1                              100.00 
         55                       ADC_CTRL_REG[15]           1           1                              100.00 
         55                       ADC_CTRL_REG[14]           1           1                              100.00 
         55                       ADC_CTRL_REG[13]           1           1                              100.00 
         55                       ADC_CTRL_REG[12]           1           1                              100.00 
         55                       ADC_CTRL_REG[11]           1           1                              100.00 
         55                       ADC_CTRL_REG[10]           1           1                              100.00 
         55                        ADC_CTRL_REG[0]           1           1                              100.00 
         56                        DBG_CTRL_REG[9]           1           1                              100.00 
         56                        DBG_CTRL_REG[8]           1           1                              100.00 
         56                        DBG_CTRL_REG[7]           1           1                              100.00 
         56                        DBG_CTRL_REG[6]           1           1                              100.00 
         56                        DBG_CTRL_REG[5]           1           1                              100.00 
         56                        DBG_CTRL_REG[4]           1           1                              100.00 
         56                        DBG_CTRL_REG[3]           1           1                              100.00 
         56                       DBG_CTRL_REG[31]           1           1                              100.00 
         56                       DBG_CTRL_REG[30]           1           1                              100.00 
         56                        DBG_CTRL_REG[2]           1           1                              100.00 
         56                       DBG_CTRL_REG[29]           1           1                              100.00 
         56                       DBG_CTRL_REG[28]           1           1                              100.00 
         56                       DBG_CTRL_REG[27]           1           1                              100.00 
         56                       DBG_CTRL_REG[26]           1           1                              100.00 
         56                       DBG_CTRL_REG[25]           1           1                              100.00 
         56                       DBG_CTRL_REG[24]           1           1                              100.00 
         56                       DBG_CTRL_REG[23]           1           1                              100.00 
         56                       DBG_CTRL_REG[22]           1           1                              100.00 
         56                       DBG_CTRL_REG[21]           1           1                              100.00 
         56                       DBG_CTRL_REG[20]           1           1                              100.00 
         56                        DBG_CTRL_REG[1]           1           1                              100.00 
         56                       DBG_CTRL_REG[19]           1           1                              100.00 
         56                       DBG_CTRL_REG[18]           1           1                              100.00 
         56                       DBG_CTRL_REG[17]           1           1                              100.00 
         56                       DBG_CTRL_REG[16]           1           1                              100.00 
         56                       DBG_CTRL_REG[15]           1           1                              100.00 
         56                       DBG_CTRL_REG[14]           1           1                              100.00 
         56                       DBG_CTRL_REG[13]           1           1                              100.00 
         56                       DBG_CTRL_REG[12]           1           1                              100.00 
         56                       DBG_CTRL_REG[11]           1           1                              100.00 
         56                       DBG_CTRL_REG[10]           1           1                              100.00 
         56                        DBG_CTRL_REG[0]           1           1                              100.00 
         57                       GPIO_DATA_REG[9]           1           1                              100.00 
         57                       GPIO_DATA_REG[8]           1           1                              100.00 
         57                       GPIO_DATA_REG[7]           1           1                              100.00 
         57                       GPIO_DATA_REG[6]           1           1                              100.00 
         57                       GPIO_DATA_REG[5]           1           1                              100.00 
         57                       GPIO_DATA_REG[4]           1           1                              100.00 
         57                       GPIO_DATA_REG[3]           1           1                              100.00 
         57                      GPIO_DATA_REG[31]           1           1                              100.00 
         57                      GPIO_DATA_REG[30]           1           1                              100.00 
         57                       GPIO_DATA_REG[2]           1           1                              100.00 
         57                      GPIO_DATA_REG[29]           1           1                              100.00 
         57                      GPIO_DATA_REG[28]           1           1                              100.00 
         57                      GPIO_DATA_REG[27]           1           1                              100.00 
         57                      GPIO_DATA_REG[26]           1           1                              100.00 
         57                      GPIO_DATA_REG[25]           1           1                              100.00 
         57                      GPIO_DATA_REG[24]           1           1                              100.00 
         57                      GPIO_DATA_REG[23]           1           1                              100.00 
         57                      GPIO_DATA_REG[22]           1           1                              100.00 
         57                      GPIO_DATA_REG[21]           1           1                              100.00 
         57                      GPIO_DATA_REG[20]           1           1                              100.00 
         57                       GPIO_DATA_REG[1]           1           1                              100.00 
         57                      GPIO_DATA_REG[19]           1           1                              100.00 
         57                      GPIO_DATA_REG[18]           1           1                              100.00 
         57                      GPIO_DATA_REG[17]           1           1                              100.00 
         57                      GPIO_DATA_REG[16]           1           1                              100.00 
         57                      GPIO_DATA_REG[15]           1           1                              100.00 
         57                      GPIO_DATA_REG[14]           1           1                              100.00 
         57                      GPIO_DATA_REG[13]           1           1                              100.00 
         57                      GPIO_DATA_REG[12]           1           1                              100.00 
         57                      GPIO_DATA_REG[11]           1           1                              100.00 
         57                      GPIO_DATA_REG[10]           1           1                              100.00 
         57                       GPIO_DATA_REG[0]           1           1                              100.00 
         58                      DAC_OUTPUT_REG[9]           1           1                              100.00 
         58                      DAC_OUTPUT_REG[8]           1           1                              100.00 
         58                      DAC_OUTPUT_REG[7]           1           1                              100.00 
         58                      DAC_OUTPUT_REG[6]           1           1                              100.00 
         58                      DAC_OUTPUT_REG[5]           1           1                              100.00 
         58                      DAC_OUTPUT_REG[4]           1           1                              100.00 
         58                      DAC_OUTPUT_REG[3]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[31]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[30]           1           1                              100.00 
         58                      DAC_OUTPUT_REG[2]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[29]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[28]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[27]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[26]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[25]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[24]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[23]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[22]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[21]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[20]           1           1                              100.00 
         58                      DAC_OUTPUT_REG[1]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[19]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[18]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[17]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[16]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[15]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[14]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[13]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[12]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[11]           1           1                              100.00 
         58                     DAC_OUTPUT_REG[10]           1           1                              100.00 
         58                      DAC_OUTPUT_REG[0]           1           1                              100.00 
         59                    VOLTAGE_CTRL_REG[9]           1           1                              100.00 
         59                    VOLTAGE_CTRL_REG[8]           1           1                              100.00 
         59                    VOLTAGE_CTRL_REG[7]           1           1                              100.00 
         59                    VOLTAGE_CTRL_REG[6]           1           1                              100.00 
         59                    VOLTAGE_CTRL_REG[5]           1           1                              100.00 
         59                    VOLTAGE_CTRL_REG[4]           1           1                              100.00 
         59                    VOLTAGE_CTRL_REG[3]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[31]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[30]           1           1                              100.00 
         59                    VOLTAGE_CTRL_REG[2]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[29]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[28]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[27]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[26]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[25]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[24]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[23]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[22]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[21]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[20]           1           1                              100.00 
         59                    VOLTAGE_CTRL_REG[1]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[19]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[18]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[17]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[16]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[15]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[14]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[13]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[12]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[11]           1           1                              100.00 
         59                   VOLTAGE_CTRL_REG[10]           1           1                              100.00 
         59                    VOLTAGE_CTRL_REG[0]           1           1                              100.00 
         60                      CLK_CONFIG_REG[9]           1           1                              100.00 
         60                      CLK_CONFIG_REG[8]           1           1                              100.00 
         60                      CLK_CONFIG_REG[7]           1           1                              100.00 
         60                      CLK_CONFIG_REG[6]           1           1                              100.00 
         60                      CLK_CONFIG_REG[5]           1           1                              100.00 
         60                      CLK_CONFIG_REG[4]           1           1                              100.00 
         60                      CLK_CONFIG_REG[3]           1           1                              100.00 
         60                     CLK_CONFIG_REG[31]           1           1                              100.00 
         60                     CLK_CONFIG_REG[30]           1           1                              100.00 
         60                      CLK_CONFIG_REG[2]           1           1                              100.00 
         60                     CLK_CONFIG_REG[29]           1           1                              100.00 
         60                     CLK_CONFIG_REG[28]           1           1                              100.00 
         60                     CLK_CONFIG_REG[27]           1           1                              100.00 
         60                     CLK_CONFIG_REG[26]           1           1                              100.00 
         60                     CLK_CONFIG_REG[25]           1           1                              100.00 
         60                     CLK_CONFIG_REG[24]           1           1                              100.00 
         60                     CLK_CONFIG_REG[23]           1           1                              100.00 
         60                     CLK_CONFIG_REG[22]           1           1                              100.00 
         60                     CLK_CONFIG_REG[21]           1           1                              100.00 
         60                     CLK_CONFIG_REG[20]           1           1                              100.00 
         60                      CLK_CONFIG_REG[1]           1           1                              100.00 
         60                     CLK_CONFIG_REG[19]           1           1                              100.00 
         60                     CLK_CONFIG_REG[18]           1           1                              100.00 
         60                     CLK_CONFIG_REG[17]           1           1                              100.00 
         60                     CLK_CONFIG_REG[16]           1           1                              100.00 
         60                     CLK_CONFIG_REG[15]           1           1                              100.00 
         60                     CLK_CONFIG_REG[14]           1           1                              100.00 
         60                     CLK_CONFIG_REG[13]           1           1                              100.00 
         60                     CLK_CONFIG_REG[12]           1           1                              100.00 
         60                     CLK_CONFIG_REG[11]           1           1                              100.00 
         60                     CLK_CONFIG_REG[10]           1           1                              100.00 
         60                      CLK_CONFIG_REG[0]           1           1                              100.00 
         61                     TIMER_COUNT_REG[9]           1           1                              100.00 
         61                     TIMER_COUNT_REG[8]           1           1                              100.00 
         61                     TIMER_COUNT_REG[7]           1           1                              100.00 
         61                     TIMER_COUNT_REG[6]           1           1                              100.00 
         61                     TIMER_COUNT_REG[5]           1           1                              100.00 
         61                     TIMER_COUNT_REG[4]           1           1                              100.00 
         61                     TIMER_COUNT_REG[3]           1           1                              100.00 
         61                    TIMER_COUNT_REG[31]           1           1                              100.00 
         61                    TIMER_COUNT_REG[30]           1           1                              100.00 
         61                     TIMER_COUNT_REG[2]           1           1                              100.00 
         61                    TIMER_COUNT_REG[29]           1           1                              100.00 
         61                    TIMER_COUNT_REG[28]           1           1                              100.00 
         61                    TIMER_COUNT_REG[27]           1           1                              100.00 
         61                    TIMER_COUNT_REG[26]           1           1                              100.00 
         61                    TIMER_COUNT_REG[25]           1           1                              100.00 
         61                    TIMER_COUNT_REG[24]           1           1                              100.00 
         61                    TIMER_COUNT_REG[23]           1           1                              100.00 
         61                    TIMER_COUNT_REG[22]           1           1                              100.00 
         61                    TIMER_COUNT_REG[21]           1           1                              100.00 
         61                    TIMER_COUNT_REG[20]           1           1                              100.00 
         61                     TIMER_COUNT_REG[1]           1           1                              100.00 
         61                    TIMER_COUNT_REG[19]           1           1                              100.00 
         61                    TIMER_COUNT_REG[18]           1           1                              100.00 
         61                    TIMER_COUNT_REG[17]           1           1                              100.00 
         61                    TIMER_COUNT_REG[16]           1           1                              100.00 
         61                    TIMER_COUNT_REG[15]           1           1                              100.00 
         61                    TIMER_COUNT_REG[14]           1           1                              100.00 
         61                    TIMER_COUNT_REG[13]           1           1                              100.00 
         61                    TIMER_COUNT_REG[12]           1           1                              100.00 
         61                    TIMER_COUNT_REG[11]           1           1                              100.00 
         61                    TIMER_COUNT_REG[10]           1           1                              100.00 
         61                     TIMER_COUNT_REG[0]           1           1                              100.00 
         62                      INPUT_DATA_REG[9]           1           1                              100.00 
         62                      INPUT_DATA_REG[8]           1           1                              100.00 
         62                      INPUT_DATA_REG[7]           1           1                              100.00 
         62                      INPUT_DATA_REG[6]           1           1                              100.00 
         62                      INPUT_DATA_REG[5]           1           1                              100.00 
         62                      INPUT_DATA_REG[4]           1           1                              100.00 
         62                      INPUT_DATA_REG[3]           1           1                              100.00 
         62                     INPUT_DATA_REG[31]           1           1                              100.00 
         62                     INPUT_DATA_REG[30]           1           1                              100.00 
         62                      INPUT_DATA_REG[2]           1           1                              100.00 
         62                     INPUT_DATA_REG[29]           1           1                              100.00 
         62                     INPUT_DATA_REG[28]           1           1                              100.00 
         62                     INPUT_DATA_REG[27]           1           1                              100.00 
         62                     INPUT_DATA_REG[26]           1           1                              100.00 
         62                     INPUT_DATA_REG[25]           1           1                              100.00 
         62                     INPUT_DATA_REG[24]           1           1                              100.00 
         62                     INPUT_DATA_REG[23]           1           1                              100.00 
         62                     INPUT_DATA_REG[22]           1           1                              100.00 
         62                     INPUT_DATA_REG[21]           1           1                              100.00 
         62                     INPUT_DATA_REG[20]           1           1                              100.00 
         62                      INPUT_DATA_REG[1]           1           1                              100.00 
         62                     INPUT_DATA_REG[19]           1           1                              100.00 
         62                     INPUT_DATA_REG[18]           1           1                              100.00 
         62                     INPUT_DATA_REG[17]           1           1                              100.00 
         62                     INPUT_DATA_REG[16]           1           1                              100.00 
         62                     INPUT_DATA_REG[15]           1           1                              100.00 
         62                     INPUT_DATA_REG[14]           1           1                              100.00 
         62                     INPUT_DATA_REG[13]           1           1                              100.00 
         62                     INPUT_DATA_REG[12]           1           1                              100.00 
         62                     INPUT_DATA_REG[11]           1           1                              100.00 
         62                     INPUT_DATA_REG[10]           1           1                              100.00 
         62                      INPUT_DATA_REG[0]           1           1                              100.00 
         63                     OUTPUT_DATA_REG[9]           1           1                              100.00 
         63                     OUTPUT_DATA_REG[8]           1           1                              100.00 
         63                     OUTPUT_DATA_REG[7]           1           1                              100.00 
         63                     OUTPUT_DATA_REG[6]           1           1                              100.00 
         63                     OUTPUT_DATA_REG[5]           1           1                              100.00 
         63                     OUTPUT_DATA_REG[4]           1           1                              100.00 
         63                     OUTPUT_DATA_REG[3]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[31]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[30]           1           1                              100.00 
         63                     OUTPUT_DATA_REG[2]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[29]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[28]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[27]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[26]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[25]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[24]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[23]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[22]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[21]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[20]           1           1                              100.00 
         63                     OUTPUT_DATA_REG[1]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[19]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[18]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[17]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[16]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[15]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[14]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[13]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[12]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[11]           1           1                              100.00 
         63                    OUTPUT_DATA_REG[10]           1           1                              100.00 
         63                     OUTPUT_DATA_REG[0]           1           1                              100.00 
         64                        DMA_CTRL_REG[9]           1           1                              100.00 
         64                        DMA_CTRL_REG[8]           1           1                              100.00 
         64                        DMA_CTRL_REG[7]           1           1                              100.00 
         64                        DMA_CTRL_REG[6]           1           1                              100.00 
         64                        DMA_CTRL_REG[5]           1           1                              100.00 
         64                        DMA_CTRL_REG[4]           1           1                              100.00 
         64                        DMA_CTRL_REG[3]           1           1                              100.00 
         64                       DMA_CTRL_REG[31]           1           1                              100.00 
         64                       DMA_CTRL_REG[30]           1           1                              100.00 
         64                        DMA_CTRL_REG[2]           1           1                              100.00 
         64                       DMA_CTRL_REG[29]           1           1                              100.00 
         64                       DMA_CTRL_REG[28]           1           1                              100.00 
         64                       DMA_CTRL_REG[27]           1           1                              100.00 
         64                       DMA_CTRL_REG[26]           1           1                              100.00 
         64                       DMA_CTRL_REG[25]           1           1                              100.00 
         64                       DMA_CTRL_REG[24]           1           1                              100.00 
         64                       DMA_CTRL_REG[23]           1           1                              100.00 
         64                       DMA_CTRL_REG[22]           1           1                              100.00 
         64                       DMA_CTRL_REG[21]           1           1                              100.00 
         64                       DMA_CTRL_REG[20]           1           1                              100.00 
         64                        DMA_CTRL_REG[1]           1           1                              100.00 
         64                       DMA_CTRL_REG[19]           1           1                              100.00 
         64                       DMA_CTRL_REG[18]           1           1                              100.00 
         64                       DMA_CTRL_REG[17]           1           1                              100.00 
         64                       DMA_CTRL_REG[16]           1           1                              100.00 
         64                       DMA_CTRL_REG[15]           1           1                              100.00 
         64                       DMA_CTRL_REG[14]           1           1                              100.00 
         64                       DMA_CTRL_REG[13]           1           1                              100.00 
         64                       DMA_CTRL_REG[12]           1           1                              100.00 
         64                       DMA_CTRL_REG[11]           1           1                              100.00 
         64                       DMA_CTRL_REG[10]           1           1                              100.00 
         64                        DMA_CTRL_REG[0]           1           1                              100.00 
         65                        SYS_CTRL_REG[9]           1           1                              100.00 
         65                        SYS_CTRL_REG[8]           1           1                              100.00 
         65                        SYS_CTRL_REG[7]           1           1                              100.00 
         65                        SYS_CTRL_REG[6]           1           1                              100.00 
         65                        SYS_CTRL_REG[5]           1           1                              100.00 
         65                        SYS_CTRL_REG[4]           1           1                              100.00 
         65                        SYS_CTRL_REG[3]           1           1                              100.00 
         65                       SYS_CTRL_REG[31]           1           1                              100.00 
         65                       SYS_CTRL_REG[30]           1           1                              100.00 
         65                        SYS_CTRL_REG[2]           1           1                              100.00 
         65                       SYS_CTRL_REG[29]           1           1                              100.00 
         65                       SYS_CTRL_REG[28]           1           1                              100.00 
         65                       SYS_CTRL_REG[27]           1           1                              100.00 
         65                       SYS_CTRL_REG[26]           1           1                              100.00 
         65                       SYS_CTRL_REG[25]           1           1                              100.00 
         65                       SYS_CTRL_REG[24]           1           1                              100.00 
         65                       SYS_CTRL_REG[23]           1           1                              100.00 
         65                       SYS_CTRL_REG[22]           1           1                              100.00 
         65                       SYS_CTRL_REG[21]           1           1                              100.00 
         65                       SYS_CTRL_REG[20]           1           1                              100.00 
         65                        SYS_CTRL_REG[1]           1           1                              100.00 
         65                       SYS_CTRL_REG[19]           1           1                              100.00 
         65                       SYS_CTRL_REG[18]           1           1                              100.00 
         65                       SYS_CTRL_REG[17]           1           1                              100.00 
         65                       SYS_CTRL_REG[16]           1           1                              100.00 
         65                       SYS_CTRL_REG[15]           1           1                              100.00 
         65                       SYS_CTRL_REG[14]           1           1                              100.00 
         65                       SYS_CTRL_REG[13]           1           1                              100.00 
         65                       SYS_CTRL_REG[12]           1           1                              100.00 
         65                       SYS_CTRL_REG[11]           1           1                              100.00 
         65                       SYS_CTRL_REG[10]           1           1                              100.00 
         65                        SYS_CTRL_REG[0]           1           1                              100.00 
        128                                   PCLK           1           1                              100.00 
        129                                PRESETn           1           1                              100.00 
        132                               PADDR[9]           1           1                              100.00 
        132                               PADDR[8]           1           1                              100.00 
        132                               PADDR[7]           1           1                              100.00 
        132                               PADDR[6]           1           1                              100.00 
        132                               PADDR[5]           1           1                              100.00 
        132                               PADDR[4]           1           1                              100.00 
        132                               PADDR[3]           1           1                              100.00 
        132                               PADDR[2]           1           1                              100.00 
        132                               PADDR[1]           1           1                              100.00 
        132                              PADDR[15]           1           1                              100.00 
        132                              PADDR[14]           1           1                              100.00 
        132                              PADDR[13]           1           1                              100.00 
        132                              PADDR[12]           1           1                              100.00 
        132                              PADDR[11]           1           1                              100.00 
        132                              PADDR[10]           1           1                              100.00 
        132                               PADDR[0]           1           1                              100.00 
        133                                 PWRITE           1           1                              100.00 
        134                              PWDATA[9]           1           1                              100.00 
        134                              PWDATA[8]           1           1                              100.00 
        134                              PWDATA[7]           1           1                              100.00 
        134                              PWDATA[6]           1           1                              100.00 
        134                              PWDATA[5]           1           1                              100.00 
        134                              PWDATA[4]           1           1                              100.00 
        134                              PWDATA[3]           1           1                              100.00 
        134                             PWDATA[31]           1           1                              100.00 
        134                             PWDATA[30]           1           1                              100.00 
        134                              PWDATA[2]           1           1                              100.00 
        134                             PWDATA[29]           1           1                              100.00 
        134                             PWDATA[28]           1           1                              100.00 
        134                             PWDATA[27]           1           1                              100.00 
        134                             PWDATA[26]           1           1                              100.00 
        134                             PWDATA[25]           1           1                              100.00 
        134                             PWDATA[24]           1           1                              100.00 
        134                             PWDATA[23]           1           1                              100.00 
        134                             PWDATA[22]           1           1                              100.00 
        134                             PWDATA[21]           1           1                              100.00 
        134                             PWDATA[20]           1           1                              100.00 
        134                              PWDATA[1]           1           1                              100.00 
        134                             PWDATA[19]           1           1                              100.00 
        134                             PWDATA[18]           1           1                              100.00 
        134                             PWDATA[17]           1           1                              100.00 
        134                             PWDATA[16]           1           1                              100.00 
        134                             PWDATA[15]           1           1                              100.00 
        134                             PWDATA[14]           1           1                              100.00 
        134                             PWDATA[13]           1           1                              100.00 
        134                             PWDATA[12]           1           1                              100.00 
        134                             PWDATA[11]           1           1                              100.00 
        134                             PWDATA[10]           1           1                              100.00 
        134                              PWDATA[0]           1           1                              100.00 
        135                                PENABLE           1           1                              100.00 
        138                            RegRDATA[9]           1           1                              100.00 
        138                            RegRDATA[8]           1           1                              100.00 
        138                            RegRDATA[7]           1           1                              100.00 
        138                            RegRDATA[6]           1           1                              100.00 
        138                            RegRDATA[5]           1           1                              100.00 
        138                            RegRDATA[4]           1           1                              100.00 
        138                            RegRDATA[3]           1           1                              100.00 
        138                           RegRDATA[31]           1           1                              100.00 
        138                           RegRDATA[30]           1           1                              100.00 
        138                            RegRDATA[2]           1           1                              100.00 
        138                           RegRDATA[29]           1           1                              100.00 
        138                           RegRDATA[28]           1           1                              100.00 
        138                           RegRDATA[27]           1           1                              100.00 
        138                           RegRDATA[26]           1           1                              100.00 
        138                           RegRDATA[25]           1           1                              100.00 
        138                           RegRDATA[24]           1           1                              100.00 
        138                           RegRDATA[23]           1           1                              100.00 
        138                           RegRDATA[22]           1           1                              100.00 
        138                           RegRDATA[21]           1           1                              100.00 
        138                           RegRDATA[20]           1           1                              100.00 
        138                            RegRDATA[1]           1           1                              100.00 
        138                           RegRDATA[19]           1           1                              100.00 
        138                           RegRDATA[18]           1           1                              100.00 
        138                           RegRDATA[17]           1           1                              100.00 
        138                           RegRDATA[16]           1           1                              100.00 
        138                           RegRDATA[15]           1           1                              100.00 
        138                           RegRDATA[14]           1           1                              100.00 
        138                           RegRDATA[13]           1           1                              100.00 
        138                           RegRDATA[12]           1           1                              100.00 
        138                           RegRDATA[11]           1           1                              100.00 
        138                           RegRDATA[10]           1           1                              100.00 
        138                            RegRDATA[0]           1           1                              100.00 
        139                                  PSELx           1           1                              100.00 
        142                                 PREADY           1           1                              100.00 
        143                              PRDATA[9]           1           1                              100.00 
        143                              PRDATA[8]           1           1                              100.00 
        143                              PRDATA[7]           1           1                              100.00 
        143                              PRDATA[6]           1           1                              100.00 
        143                              PRDATA[5]           1           1                              100.00 
        143                              PRDATA[4]           1           1                              100.00 
        143                              PRDATA[3]           1           1                              100.00 
        143                             PRDATA[31]           1           1                              100.00 
        143                             PRDATA[30]           1           1                              100.00 
        143                              PRDATA[2]           1           1                              100.00 
        143                             PRDATA[29]           1           1                              100.00 
        143                             PRDATA[28]           1           1                              100.00 
        143                             PRDATA[27]           1           1                              100.00 
        143                             PRDATA[26]           1           1                              100.00 
        143                             PRDATA[25]           1           1                              100.00 
        143                             PRDATA[24]           1           1                              100.00 
        143                             PRDATA[23]           1           1                              100.00 
        143                             PRDATA[22]           1           1                              100.00 
        143                             PRDATA[21]           1           1                              100.00 
        143                             PRDATA[20]           1           1                              100.00 
        143                              PRDATA[1]           1           1                              100.00 
        143                             PRDATA[19]           1           1                              100.00 
        143                             PRDATA[18]           1           1                              100.00 
        143                             PRDATA[17]           1           1                              100.00 
        143                             PRDATA[16]           1           1                              100.00 
        143                             PRDATA[15]           1           1                              100.00 
        143                             PRDATA[14]           1           1                              100.00 
        143                             PRDATA[13]           1           1                              100.00 
        143                             PRDATA[12]           1           1                              100.00 
        143                             PRDATA[11]           1           1                              100.00 
        143                             PRDATA[10]           1           1                              100.00 
        143                              PRDATA[0]           1           1                              100.00 
        146                             RegADDR[9]           1           1                              100.00 
        146                             RegADDR[8]           1           1                              100.00 
        146                             RegADDR[7]           1           1                              100.00 
        146                             RegADDR[6]           1           1                              100.00 
        146                             RegADDR[5]           1           1                              100.00 
        146                             RegADDR[4]           1           1                              100.00 
        146                             RegADDR[3]           1           1                              100.00 
        146                             RegADDR[2]           1           1                              100.00 
        146                             RegADDR[1]           1           1                              100.00 
        146                            RegADDR[15]           0           0                                0.00 
        146                            RegADDR[14]           0           0                                0.00 
        146                            RegADDR[13]           1           1                              100.00 
        146                            RegADDR[12]           1           1                              100.00 
        146                            RegADDR[11]           1           1                              100.00 
        146                            RegADDR[10]           1           1                              100.00 
        146                             RegADDR[0]           1           1                              100.00 
        147                            RegWDATA[9]           1           1                              100.00 
        147                            RegWDATA[8]           1           1                              100.00 
        147                            RegWDATA[7]           1           1                              100.00 
        147                            RegWDATA[6]           1           1                              100.00 
        147                            RegWDATA[5]           1           1                              100.00 
        147                            RegWDATA[4]           1           1                              100.00 
        147                            RegWDATA[3]           1           1                              100.00 
        147                           RegWDATA[31]           1           1                              100.00 
        147                           RegWDATA[30]           1           1                              100.00 
        147                            RegWDATA[2]           1           1                              100.00 
        147                           RegWDATA[29]           1           1                              100.00 
        147                           RegWDATA[28]           1           1                              100.00 
        147                           RegWDATA[27]           1           1                              100.00 
        147                           RegWDATA[26]           1           1                              100.00 
        147                           RegWDATA[25]           1           1                              100.00 
        147                           RegWDATA[24]           1           1                              100.00 
        147                           RegWDATA[23]           1           1                              100.00 
        147                           RegWDATA[22]           1           1                              100.00 
        147                           RegWDATA[21]           1           1                              100.00 
        147                           RegWDATA[20]           1           1                              100.00 
        147                            RegWDATA[1]           1           1                              100.00 
        147                           RegWDATA[19]           1           1                              100.00 
        147                           RegWDATA[18]           1           1                              100.00 
        147                           RegWDATA[17]           1           1                              100.00 
        147                           RegWDATA[16]           1           1                              100.00 
        147                           RegWDATA[15]           1           1                              100.00 
        147                           RegWDATA[14]           1           1                              100.00 
        147                           RegWDATA[13]           1           1                              100.00 
        147                           RegWDATA[12]           1           1                              100.00 
        147                           RegWDATA[11]           1           1                              100.00 
        147                           RegWDATA[10]           1           1                              100.00 
        147                            RegWDATA[0]           1           1                              100.00 
        148                              RegENABLE           1           1                              100.00 
        149                               RegWRITE           1           1                              100.00 
        153                              NextState               ENUM type       Value       Count 
                                                                      IDLE           1      100.00 
                                                                     SETUP           1      100.00 
                                                                    ENABLE           1      100.00 
                                                                     READY           1      100.00 
        153                           CurrentState               ENUM type       Value       Count 
                                                                      IDLE           1      100.00 
                                                                     SETUP           1      100.00 
                                                                    ENABLE           1      100.00 
                                                                     READY           1      100.00 
        154                          correct_slave           1           1                              100.00 
        155                    address_encoding[3]           1           1                              100.00 
        155                    address_encoding[2]           1           1                              100.00 
        155                    address_encoding[1]           1           1                              100.00 
        155                    address_encoding[0]           1           1                              100.00 
        244                            encoding[1]           1           1                              100.00 
        244                            encoding[0]           1           1                              100.00 
        264                            RegRDATA[9]           1           1                              100.00 
        264                            RegRDATA[8]           1           1                              100.00 
        264                            RegRDATA[7]           1           1                              100.00 
        264                            RegRDATA[6]           1           1                              100.00 
        264                            RegRDATA[5]           1           1                              100.00 
        264                            RegRDATA[4]           1           1                              100.00 
        264                            RegRDATA[3]           1           1                              100.00 
        264                           RegRDATA[31]           1           1                              100.00 
        264                           RegRDATA[30]           1           1                              100.00 
        264                            RegRDATA[2]           1           1                              100.00 
        264                           RegRDATA[29]           1           1                              100.00 
        264                           RegRDATA[28]           1           1                              100.00 
        264                           RegRDATA[27]           1           1                              100.00 
        264                           RegRDATA[26]           1           1                              100.00 
        264                           RegRDATA[25]           1           1                              100.00 
        264                           RegRDATA[24]           1           1                              100.00 
        264                           RegRDATA[23]           1           1                              100.00 
        264                           RegRDATA[22]           1           1                              100.00 
        264                           RegRDATA[21]           1           1                              100.00 
        264                           RegRDATA[20]           1           1                              100.00 
        264                            RegRDATA[1]           1           1                              100.00 
        264                           RegRDATA[19]           1           1                              100.00 
        264                           RegRDATA[18]           1           1                              100.00 
        264                           RegRDATA[17]           1           1                              100.00 
        264                           RegRDATA[16]           1           1                              100.00 
        264                           RegRDATA[15]           1           1                              100.00 
        264                           RegRDATA[14]           1           1                              100.00 
        264                           RegRDATA[13]           1           1                              100.00 
        264                           RegRDATA[12]           1           1                              100.00 
        264                           RegRDATA[11]           1           1                              100.00 
        264                           RegRDATA[10]           1           1                              100.00 
        264                            RegRDATA[0]           1           1                              100.00 
        267                             RegADDR[9]           1           1                              100.00 
        267                             RegADDR[8]           1           1                              100.00 
        267                             RegADDR[7]           1           1                              100.00 
        267                             RegADDR[6]           1           1                              100.00 
        267                             RegADDR[5]           1           1                              100.00 
        267                             RegADDR[4]           1           1                              100.00 
        267                             RegADDR[3]           1           1                              100.00 
        267                             RegADDR[2]           1           1                              100.00 
        267                             RegADDR[1]           1           1                              100.00 
        267                            RegADDR[15]           0           0                                0.00 
        267                            RegADDR[14]           0           0                                0.00 
        267                            RegADDR[13]           1           1                              100.00 
        267                            RegADDR[12]           1           1                              100.00 
        267                            RegADDR[11]           1           1                              100.00 
        267                            RegADDR[10]           1           1                              100.00 
        267                             RegADDR[0]           1           1                              100.00 
        268                            RegWDATA[9]           1           1                              100.00 
        268                            RegWDATA[8]           1           1                              100.00 
        268                            RegWDATA[7]           1           1                              100.00 
        268                            RegWDATA[6]           1           1                              100.00 
        268                            RegWDATA[5]           1           1                              100.00 
        268                            RegWDATA[4]           1           1                              100.00 
        268                            RegWDATA[3]           1           1                              100.00 
        268                           RegWDATA[31]           1           1                              100.00 
        268                           RegWDATA[30]           1           1                              100.00 
        268                            RegWDATA[2]           1           1                              100.00 
        268                           RegWDATA[29]           1           1                              100.00 
        268                           RegWDATA[28]           1           1                              100.00 
        268                           RegWDATA[27]           1           1                              100.00 
        268                           RegWDATA[26]           1           1                              100.00 
        268                           RegWDATA[25]           1           1                              100.00 
        268                           RegWDATA[24]           1           1                              100.00 
        268                           RegWDATA[23]           1           1                              100.00 
        268                           RegWDATA[22]           1           1                              100.00 
        268                           RegWDATA[21]           1           1                              100.00 
        268                           RegWDATA[20]           1           1                              100.00 
        268                            RegWDATA[1]           1           1                              100.00 
        268                           RegWDATA[19]           1           1                              100.00 
        268                           RegWDATA[18]           1           1                              100.00 
        268                           RegWDATA[17]           1           1                              100.00 
        268                           RegWDATA[16]           1           1                              100.00 
        268                           RegWDATA[15]           1           1                              100.00 
        268                           RegWDATA[14]           1           1                              100.00 
        268                           RegWDATA[13]           1           1                              100.00 
        268                           RegWDATA[12]           1           1                              100.00 
        268                           RegWDATA[11]           1           1                              100.00 
        268                           RegWDATA[10]           1           1                              100.00 
        268                            RegWDATA[0]           1           1                              100.00 
        269                               RegWRITE           1           1                              100.00 
        270                              RegENABLE           1           1                              100.00 

Total Node Count     =        861 
Toggled Node Count   =        855 
Untoggled Node Count =          6 

Toggle Coverage      =       99.2% (1702 of 1714 bins)

COVERGROUP COVERAGE:
-----------------------------------------------------------------------------------------------
Covergroup                                             Metric       Goal    Status               
                                                                                              
-----------------------------------------------------------------------------------------------
 TYPE /APB_Coverage_Class_pkg/APB_Coverage_Class/cg 
                                                        99.6%        100    Uncovered            
    covered/total bins:                                    83         84                      
    missing/total bins:                                     1         84                      
    % Hit:                                              98.8%        100                      
    Coverpoint cg::cp_a                                100.0%        100    Covered              
        covered/total bins:                                16         16                      
        missing/total bins:                                 0         16                      
        % Hit:                                         100.0%        100                      
        bin addr_bins[0]                                  125          1    Covered              
        bin addr_bins[1]                                  134          1    Covered              
        bin addr_bins[2]                                  115          1    Covered              
        bin addr_bins[3]                                  135          1    Covered              
        bin addr_bins[4]                                  129          1    Covered              
        bin addr_bins[5]                                  107          1    Covered              
        bin addr_bins[6]                                  110          1    Covered              
        bin addr_bins[7]                                  150          1    Covered              
        bin addr_bins[8]                                  120          1    Covered              
        bin addr_bins[9]                                  115          1    Covered              
        bin addr_bins[10]                                 140          1    Covered              
        bin addr_bins[11]                                 106          1    Covered              
        bin addr_bins[12]                                 138          1    Covered              
        bin addr_bins[13]                                 121          1    Covered              
        bin addr_bins[14]                                 126          1    Covered              
        bin addr_bins[15]                                 129          1    Covered              
    Coverpoint cg::cp_b                                100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin psel_low                                       90          1    Covered              
        bin psel_high                                    2910          1    Covered              
    Coverpoint cg::cp_c                                100.0%        100    Covered              
        covered/total bins:                                 2          2                      
        missing/total bins:                                 0          2                      
        % Hit:                                         100.0%        100                      
        bin write                                        2252          1    Covered              
        bin read                                          748          1    Covered              
    Cross cg::#cross__0#                                98.4%        100    Uncovered            
        covered/total bins:                                63         64                      
        missing/total bins:                                 1         64                      
        % Hit:                                          98.4%        100                      
        bin <addr_bins[0],psel_low,write>                   1          1    Covered              
        bin <addr_bins[1],psel_low,write>                   3          1    Covered              
        bin <addr_bins[2],psel_low,write>                   3          1    Covered              
        bin <addr_bins[3],psel_low,write>                   4          1    Covered              
        bin <addr_bins[4],psel_low,write>                   3          1    Covered              
        bin <addr_bins[5],psel_low,write>                   3          1    Covered              
        bin <addr_bins[6],psel_low,write>                   4          1    Covered              
        bin <addr_bins[7],psel_low,write>                   2          1    Covered              
        bin <addr_bins[8],psel_low,write>                   3          1    Covered              
        bin <addr_bins[9],psel_low,write>                   2          1    Covered              
        bin <addr_bins[10],psel_low,write>                  7          1    Covered              
        bin <addr_bins[11],psel_low,write>                  1          1    Covered              
        bin <addr_bins[12],psel_low,write>                  3          1    Covered              
        bin <addr_bins[13],psel_low,write>                  4          1    Covered              
        bin <addr_bins[14],psel_low,write>                  2          1    Covered              
        bin <addr_bins[0],psel_high,write>                 68          1    Covered              
        bin <addr_bins[1],psel_high,write>                 86          1    Covered              
        bin <addr_bins[2],psel_high,write>                 65          1    Covered              
        bin <addr_bins[3],psel_high,write>                 80          1    Covered              
        bin <addr_bins[4],psel_high,write>                 72          1    Covered              
        bin <addr_bins[5],psel_high,write>                 71          1    Covered              
        bin <addr_bins[6],psel_high,write>                 67          1    Covered              
        bin <addr_bins[7],psel_high,write>                 92          1    Covered              
        bin <addr_bins[8],psel_high,write>                 71          1    Covered              
        bin <addr_bins[9],psel_high,write>                 81          1    Covered              
        bin <addr_bins[10],psel_high,write>                76          1    Covered              
        bin <addr_bins[11],psel_high,write>                62          1    Covered              
        bin <addr_bins[12],psel_high,write>                75          1    Covered              
        bin <addr_bins[13],psel_high,write>                76          1    Covered              
        bin <addr_bins[14],psel_high,write>                76          1    Covered              
        bin <addr_bins[15],psel_high,write>                89          1    Covered              
        bin <addr_bins[0],psel_low,read>                    2          1    Covered              
        bin <addr_bins[1],psel_low,read>                    4          1    Covered              
        bin <addr_bins[2],psel_low,read>                    2          1    Covered              
        bin <addr_bins[3],psel_low,read>                    3          1    Covered              
        bin <addr_bins[4],psel_low,read>                    5          1    Covered              
        bin <addr_bins[5],psel_low,read>                    2          1    Covered              
        bin <addr_bins[6],psel_low,read>                    1          1    Covered              
        bin <addr_bins[7],psel_low,read>                    4          1    Covered              
        bin <addr_bins[8],psel_low,read>                    1          1    Covered              
        bin <addr_bins[9],psel_low,read>                    2          1    Covered              
        bin <addr_bins[10],psel_low,read>                   5          1    Covered              
        bin <addr_bins[11],psel_low,read>                   5          1    Covered              
        bin <addr_bins[12],psel_low,read>                   2          1    Covered              
        bin <addr_bins[13],psel_low,read>                   3          1    Covered              
        bin <addr_bins[14],psel_low,read>                   3          1    Covered              
        bin <addr_bins[15],psel_low,read>                   1          1    Covered              
        bin <addr_bins[0],psel_high,read>                  54          1    Covered              
        bin <addr_bins[1],psel_high,read>                  41          1    Covered              
        bin <addr_bins[2],psel_high,read>                  45          1    Covered              
        bin <addr_bins[3],psel_high,read>                  48          1    Covered              
        bin <addr_bins[4],psel_high,read>                  49          1    Covered              
        bin <addr_bins[5],psel_high,read>                  31          1    Covered              
        bin <addr_bins[6],psel_high,read>                  38          1    Covered              
        bin <addr_bins[7],psel_high,read>                  52          1    Covered              
        bin <addr_bins[8],psel_high,read>                  45          1    Covered              
        bin <addr_bins[9],psel_high,read>                  30          1    Covered              
        bin <addr_bins[10],psel_high,read>                 52          1    Covered              
        bin <addr_bins[11],psel_high,read>                 38          1    Covered              
        bin <addr_bins[12],psel_high,read>                 58          1    Covered              
        bin <addr_bins[13],psel_high,read>                 38          1    Covered              
        bin <addr_bins[14],psel_high,read>                 45          1    Covered              
        bin <addr_bins[15],psel_high,read>                 39          1    Covered              
        bin <addr_bins[15],psel_low,write>                  0          1    ZERO                 
 CLASS APB_Coverage_Class

TOTAL COVERGROUP COVERAGE: 99.6%  COVERGROUP TYPES: 1

DIRECTIVE COVERAGE:
---------------------------------------------------------------------------------------------
Name                                     Design Design   Lang File(Line)      Count Status    
                                         Unit   UnitType                                      
---------------------------------------------------------------------------------------------
/APB_TOP/apb_wrapper/sva/cover_rst       APB_SVA Verilog  SVA  APB_ASSERTIONS.sv(11)
                                                                                138 Covered   
/APB_TOP/apb_wrapper/sva/cp2             APB_SVA Verilog  SVA  APB_ASSERTIONS.sv(30)
                                                                               2414 Covered   
/APB_TOP/apb_wrapper/sva/cp3             APB_SVA Verilog  SVA  APB_ASSERTIONS.sv(33)
                                                                               1304 Covered   

TOTAL DIRECTIVE COVERAGE: 100.0%  COVERS: 3

ASSERTION RESULTS:
-------------------------------------------------------
Name                 File(Line)           Failure Pass 
                                          Count   Count 
-------------------------------------------------------
/APB_TOP/apb_wrapper/sva/assert_rst
                     APB_ASSERTIONS.sv(10)       0   138
/APB_TOP/apb_wrapper/sva/ap2
                     APB_ASSERTIONS.sv(29)       0  2414
/APB_TOP/apb_wrapper/sva/ap3
                     APB_ASSERTIONS.sv(32)       0  1304
/APB_TOP/apb_tb/#ublk#73696386#22/immed__23
                     APB_TB.sv(23)              0  1000
/APB_TOP/apb_tb/#ublk#73696386#49/immed__50
                     APB_TB.sv(50)              0  1000
/APB_TOP/apb_tb/#ublk#73696386#75/immed__76
                     APB_TB.sv(76)              0   500
/APB_TOP/apb_tb/#ublk#73696386#111/immed__113
                     APB_TB.sv(113)             0   500

Total Coverage By File (code coverage only, filtered view): 98.2%

