Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-fbg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\SegmentDecoder.v" into library work
Parsing module <SegmentDecoder>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\ipcore_dir\Cactus_s_ip.v" into library work
Parsing module <Cactus_s_ip>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\ipcore_dir\Cactus_b_ip.v" into library work
Parsing module <Cactus_b_ip>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\ipcore_dir\Bird_Down_ip.v" into library work
Parsing module <Bird_Down_ip>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\ipcore_dir\Birds_Up_ip.v" into library work
Parsing module <Birds_Up_ip>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\ShiftReg.v" into library work
Parsing module <ShiftReg>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Seg7Remap.v" into library work
Parsing module <Seg7Remap>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Seg7Decode.v" into library work
Parsing module <Seg7Decode>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Cactus_s.v" into library work
Parsing module <Cactus_s>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Cactus_b.v" into library work
Parsing module <Cactus_b>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Birds.v" into library work
Parsing module <Birds>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\AntiJitter.v" into library work
Parsing module <AntiJitter>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\vgac.v" into library work
Parsing module <vgac>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Seg7Device.v" into library work
Parsing module <Seg7Device>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\ScoreCounter.v" into library work
Parsing module <ScoreCounter>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\PS2_keyboard.v" into library work
Parsing module <PS2_keyboard>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Obstacle_layer.v" into library work
Parsing module <Obstacle_layer>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Keypad.v" into library work
Parsing module <Keypad>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\ipcore_dir\DinoR.v" into library work
Parsing module <DinoR>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\ipcore_dir\DinoL.v" into library work
Parsing module <DinoL>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 46: Port dbg_keyLine is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 51: Port rdn is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 68: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 70: Port wea is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 73: Port rdn is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 81: Port rdn is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 98: Port segment is not connected to this instance

Elaborating module <Top>.
WARNING:HDLCompiler:872 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 61: Using initial value of Dino0_X since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 62: Using initial value of Dino1_X since it is never assigned

Elaborating module <clkdiv>.

Elaborating module <AntiJitter(WIDTH=4)>.

Elaborating module <Keypad>.

Elaborating module <vgac>.

Elaborating module <PS2_keyboard>.

Elaborating module <DinoL>.
WARNING:HDLCompiler:1499 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\ipcore_dir\DinoL.v" Line 39: Empty module <DinoL> remains a black box.
WARNING:HDLCompiler:189 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 68: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 19-bit.

Elaborating module <DinoR>.
WARNING:HDLCompiler:1499 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\ipcore_dir\DinoR.v" Line 39: Empty module <DinoR> remains a black box.
WARNING:HDLCompiler:189 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 70: Size mismatch in connection of port <addra>. Formal port size is 12-bit while actual signal size is 19-bit.

Elaborating module <Obstacle_layer>.
WARNING:HDLCompiler:872 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Obstacle_layer.v" Line 55: Using initial value of seed since it is never assigned
WARNING:HDLCompiler:816 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Obstacle_layer.v" Line 63: System function call random not supported

Elaborating module <Cactus_s>.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Cactus_s.v" Line 44: Result of 10-bit expression is truncated to fit in 1-bit target.

Elaborating module <Cactus_s_ip>.
WARNING:HDLCompiler:1499 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\ipcore_dir\Cactus_s_ip.v" Line 39: Empty module <Cactus_s_ip> remains a black box.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Cactus_s.v" Line 65: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <Cactus_b>.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Cactus_b.v" Line 44: Result of 10-bit expression is truncated to fit in 1-bit target.

Elaborating module <Cactus_b_ip>.
WARNING:HDLCompiler:1499 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\ipcore_dir\Cactus_b_ip.v" Line 39: Empty module <Cactus_b_ip> remains a black box.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Cactus_b.v" Line 65: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <Birds>.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Birds.v" Line 45: Result of 10-bit expression is truncated to fit in 1-bit target.

Elaborating module <Birds_Up_ip>.
WARNING:HDLCompiler:1499 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\ipcore_dir\Birds_Up_ip.v" Line 39: Empty module <Birds_Up_ip> remains a black box.

Elaborating module <Bird_Down_ip>.
WARNING:HDLCompiler:1499 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\ipcore_dir\Bird_Down_ip.v" Line 39: Empty module <Bird_Down_ip> remains a black box.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Birds.v" Line 66: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <ScoreCounter>.

Elaborating module <Seg7Device>.

Elaborating module <Seg7Decode>.

Elaborating module <SegmentDecoder>.

Elaborating module <Seg7Remap>.

Elaborating module <ShiftReg(WIDTH=64)>.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 148: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 159: Result of 32-bit expression is truncated to fit in 19-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 184: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 189: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 194: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 204: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 209: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 214: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 224: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 229: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 234: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 244: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 249: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 254: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:552 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 68: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 70: Input port wea[0] is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 73: Input port rdn is not connected on this instance
WARNING:HDLCompiler:552 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" Line 81: Input port rdn is not connected on this instance
WARNING:Xst:2972 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42. All outputs of instance <a0<1>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42. All outputs of instance <a0<2>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42. All outputs of instance <a0<3>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42. All outputs of instance <a0<4>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42. All outputs of instance <a0<5>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42. All outputs of instance <a0<6>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42. All outputs of instance <a0<7>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42. All outputs of instance <a0<8>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42. All outputs of instance <a0<9>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42. All outputs of instance <a0<10>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42. All outputs of instance <a0<11>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42. All outputs of instance <a0<12>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42. All outputs of instance <a0<13>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42. All outputs of instance <a0<14>> of block <AntiJitter> are unconnected in block <Top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v".
WARNING:Xst:2898 - Port 'rdn', unconnected in block instance 'OLAYER', is tied to GND.
WARNING:Xst:2898 - Port 'rdn', unconnected in block instance 'OLAYER1', is tied to GND.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42: Output port <O> of the instance <a0<1>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42: Output port <O> of the instance <a0<2>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42: Output port <O> of the instance <a0<3>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42: Output port <O> of the instance <a0<4>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42: Output port <O> of the instance <a0<5>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42: Output port <O> of the instance <a0<6>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42: Output port <O> of the instance <a0<7>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42: Output port <O> of the instance <a0<8>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42: Output port <O> of the instance <a0<9>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42: Output port <O> of the instance <a0<10>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42: Output port <O> of the instance <a0<11>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42: Output port <O> of the instance <a0<12>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42: Output port <O> of the instance <a0<13>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 42: Output port <O> of the instance <a0<14>> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 46: Output port <dbg_keyLine> of the instance <k0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 51: Output port <rdn> of the instance <vga> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 98: Output port <segment> of the instance <segDevice> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Top.v" line 98: Output port <anode> of the instance <segDevice> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <wasReady>.
    Found 1-bit register for signal <isJump>.
    Found 8-bit register for signal <jumpTime>.
    Found 1-bit register for signal <isJump0>.
    Found 8-bit register for signal <jumpTime0>.
    Found 1-bit register for signal <DinoLeg>.
    Found 1-bit register for signal <DinoLeg0>.
    Found 19-bit register for signal <Dino0>.
    Found 12-bit register for signal <vga_data>.
    Found 9-bit register for signal <Dino0_Y>.
    Found 9-bit register for signal <Dino1_Y>.
    Found 2-bit register for signal <crash>.
    Found 9-bit subtractor for signal <row_addr[8]_GND_1_o_sub_1_OUT> created at line 76.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_32_OUT> created at line 148.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_43_OUT> created at line 159.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_44_OUT> created at line 159.
    Found 9-bit adder for signal <row_addr[8]_GND_1_o_add_1_OUT> created at line 84.
    Found 10-bit adder for signal <n0339> created at line 147.
    Found 32-bit adder for signal <n0276> created at line 148.
    Found 10-bit adder for signal <n0345> created at line 158.
    Found 32-bit adder for signal <n0283> created at line 159.
    Found 8-bit adder for signal <jumpTime[7]_GND_1_o_add_63_OUT> created at line 185.
    Found 9-bit adder for signal <Dino0_Y[8]_GND_1_o_add_81_OUT> created at line 204.
    Found 9-bit adder for signal <Dino0_Y[8]_GND_1_o_add_87_OUT> created at line 209.
    Found 9-bit adder for signal <Dino0_Y[8]_GND_1_o_add_93_OUT> created at line 214.
    Found 8-bit adder for signal <jumpTime0[7]_GND_1_o_add_99_OUT> created at line 225.
    Found 9-bit adder for signal <Dino1_Y[8]_GND_1_o_add_117_OUT> created at line 244.
    Found 9-bit adder for signal <Dino1_Y[8]_GND_1_o_add_123_OUT> created at line 249.
    Found 9-bit adder for signal <Dino1_Y[8]_GND_1_o_add_129_OUT> created at line 254.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_63_OUT<8:0>> created at line 184.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_69_OUT<8:0>> created at line 189.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_75_OUT<8:0>> created at line 194.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_99_OUT<8:0>> created at line 224.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_105_OUT<8:0>> created at line 229.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_111_OUT<8:0>> created at line 234.
    Found 8-bit comparator greater for signal <n0009> created at line 125
    Found 8-bit comparator greater for signal <n0013> created at line 126
    Found 9-bit comparator lessequal for signal <n0052> created at line 147
    Found 10-bit comparator lessequal for signal <n0056> created at line 147
    Found 10-bit comparator lessequal for signal <n0069> created at line 158
    Found 10-bit comparator lessequal for signal <n0071> created at line 158
    Found 9-bit comparator lessequal for signal <n0074> created at line 158
    Found 10-bit comparator lessequal for signal <n0078> created at line 158
    Found 8-bit comparator greater for signal <jumpTime[7]_GND_1_o_LessThan_62_o> created at line 183
    Found 8-bit comparator greater for signal <jumpTime[7]_GND_1_o_LessThan_68_o> created at line 188
    Found 8-bit comparator greater for signal <jumpTime[7]_GND_1_o_LessThan_74_o> created at line 193
    Found 8-bit comparator greater for signal <jumpTime[7]_GND_1_o_LessThan_81_o> created at line 203
    Found 8-bit comparator greater for signal <jumpTime[7]_GND_1_o_LessThan_87_o> created at line 208
    Found 8-bit comparator greater for signal <jumpTime0[7]_GND_1_o_LessThan_98_o> created at line 223
    Found 8-bit comparator greater for signal <jumpTime0[7]_GND_1_o_LessThan_104_o> created at line 228
    Found 8-bit comparator greater for signal <jumpTime0[7]_GND_1_o_LessThan_110_o> created at line 233
    Found 8-bit comparator greater for signal <jumpTime0[7]_GND_1_o_LessThan_117_o> created at line 243
    Found 8-bit comparator greater for signal <jumpTime0[7]_GND_1_o_LessThan_123_o> created at line 248
    Summary:
	inferred  13 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred  18 Comparator(s).
	inferred  49 Multiplexer(s).
Unit <Top> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_2_o_add_0_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <AntiJitter>.
    Related source file is "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\AntiJitter.v".
        WIDTH = 4
    Found 4-bit register for signal <cnt>.
    Found 1-bit register for signal <O>.
    Found 4-bit subtractor for signal <cnt[3]_GND_3_o_sub_6_OUT> created at line 39.
    Found 4-bit adder for signal <cnt[3]_GND_3_o_add_2_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <AntiJitter> synthesized.

Synthesizing Unit <Keypad>.
    Related source file is "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Keypad.v".
    Found 4-bit register for signal <keyLineX>.
    Found 1-bit register for signal <state>.
    Found 5-bit register for signal <keyLineY>.
    Found 1-bit tristate buffer for signal <keyX<3>> created at line 29
    Found 1-bit tristate buffer for signal <keyX<2>> created at line 29
    Found 1-bit tristate buffer for signal <keyX<1>> created at line 29
    Found 1-bit tristate buffer for signal <keyX<0>> created at line 29
    Found 1-bit tristate buffer for signal <keyY<4>> created at line 30
    Found 1-bit tristate buffer for signal <keyY<3>> created at line 30
    Found 1-bit tristate buffer for signal <keyY<2>> created at line 30
    Found 1-bit tristate buffer for signal <keyY<1>> created at line 30
    Found 1-bit tristate buffer for signal <keyY<0>> created at line 30
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   9 Tristate(s).
Unit <Keypad> synthesized.

Synthesizing Unit <vgac>.
    Related source file is "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\vgac.v".
    Found 10-bit register for signal <v_count>.
    Found 9-bit register for signal <row_addr>.
    Found 10-bit register for signal <col_addr>.
    Found 1-bit register for signal <rdn>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 4-bit register for signal <r>.
    Found 4-bit register for signal <g>.
    Found 4-bit register for signal <b>.
    Found 10-bit register for signal <h_count>.
    Found 10-bit subtractor for signal <col> created at line 57.
    Found 10-bit adder for signal <h_count[9]_GND_14_o_add_2_OUT> created at line 39.
    Found 10-bit adder for signal <v_count[9]_GND_14_o_add_8_OUT> created at line 51.
    Found 9-bit subtractor for signal <row<8:0>> created at line 56.
    Found 10-bit comparator greater for signal <h_sync> created at line 58
    Found 10-bit comparator greater for signal <v_sync> created at line 59
    Found 10-bit comparator greater for signal <GND_14_o_h_count[9]_LessThan_17_o> created at line 60
    Found 10-bit comparator greater for signal <h_count[9]_PWR_6_o_LessThan_18_o> created at line 61
    Found 10-bit comparator greater for signal <GND_14_o_v_count[9]_LessThan_19_o> created at line 62
    Found 10-bit comparator greater for signal <v_count[9]_PWR_6_o_LessThan_20_o> created at line 63
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  54 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <vgac> synthesized.

Synthesizing Unit <PS2_keyboard>.
    Related source file is "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\PS2_keyboard.v".
    Found 4-bit register for signal <num>.
    Found 8-bit register for signal <temp_data>.
    Found 10-bit register for signal <data>.
    Found 1-bit register for signal <ps2_clk_flag1>.
    Found 1-bit register for signal <ps2_clk_flag2>.
    Found 1-bit register for signal <data_break>.
    Found 1-bit register for signal <data_done>.
    Found 1-bit register for signal <data_expand>.
    Found 1-bit register for signal <ps2_clk_flag0>.
    Found 1-bit register for signal <negedge_ps2_clk_shift>.
    Found 4-bit adder for signal <num[3]_GND_15_o_add_1_OUT> created at line 55.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <PS2_keyboard> synthesized.

Synthesizing Unit <Obstacle_layer>.
    Related source file is "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Obstacle_layer.v".
        min = 0
        max = 5
WARNING:Xst:647 - Input <clk_div<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_div<16:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_div<23:19>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_div<26:25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_div<31:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit register for signal <start>.
    Found 8-bit register for signal <rand_num>.
    Found 9-bit adder for signal <n0053> created at line 71.
    Found 1-bit 6-to-1 multiplexer for signal <rand_num[2]_X_18_o_Mux_1_o> created at line 70.
    Found 6-bit 7-to-1 multiplexer for signal <_n0071> created at line 73.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <Obstacle_layer> synthesized.

Synthesizing Unit <mod_9u_3u>.
    Related source file is "".
    Found 12-bit adder for signal <GND_19_o_b[2]_add_1_OUT> created at line 0.
    Found 11-bit adder for signal <GND_19_o_b[2]_add_3_OUT> created at line 0.
    Found 10-bit adder for signal <GND_19_o_b[2]_add_5_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_b[2]_add_7_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_19_o_add_9_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_19_o_add_11_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_19_o_add_13_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_19_o_add_15_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_19_o_add_17_OUT> created at line 0.
    Found 9-bit adder for signal <a[8]_GND_19_o_add_19_OUT> created at line 0.
    Found 12-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0010> created at line 0
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred  82 Multiplexer(s).
Unit <mod_9u_3u> synthesized.

Synthesizing Unit <Cactus_s>.
    Related source file is "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Cactus_s.v".
        HEIGHT = 49
        LENGTH = 24
        COLNUM = 640
        ROW_HIGHEST = 300
    Found 12-bit register for signal <count>.
    Found 10-bit subtractor for signal <GND_20_o_GND_20_o_sub_4_OUT> created at line 65.
    Found 12-bit adder for signal <count[11]_GND_20_o_add_1_OUT> created at line 56.
    Found 32-bit adder for signal <n0063> created at line 65.
    Found 32-bit adder for signal <GND_20_o_GND_20_o_add_6_OUT> created at line 65.
    Found 13-bit adder for signal <n0052> created at line 80.
    Found 16-bit subtractor for signal <addr[15]_GND_20_o_add_0_OUT> created at line 48.
    Found 32x5-bit multiplier for signal <n0042> created at line 65.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 12-bit comparator greater for signal <finish_INV_187_o> created at line 70
    Found 13-bit comparator lessequal for signal <n0011> created at line 80
    Found 13-bit comparator greater for signal <BUS_0006_GND_20_o_LessThan_13_o> created at line 81
    Found 9-bit comparator lessequal for signal <n0015> created at line 82
    Found 9-bit comparator greater for signal <GND_20_o_row_addr[8]_LessThan_15_o> created at line 83
    Summary:
	inferred   1 Multiplier(s).
	inferred   6 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred  12 Latch(s).
	inferred   5 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <Cactus_s> synthesized.

Synthesizing Unit <Cactus_b>.
    Related source file is "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Cactus_b.v".
        HEIGHT = 68
        LENGTH = 34
        COLNUM = 640
        ROW_HIGHEST = 300
    Found 12-bit register for signal <count>.
    Found 10-bit subtractor for signal <GND_36_o_GND_36_o_sub_4_OUT> created at line 65.
    Found 12-bit adder for signal <count[11]_GND_36_o_add_1_OUT> created at line 56.
    Found 32-bit adder for signal <n0063> created at line 65.
    Found 32-bit adder for signal <GND_36_o_GND_36_o_add_6_OUT> created at line 65.
    Found 13-bit adder for signal <n0052> created at line 80.
    Found 16-bit subtractor for signal <addr[15]_GND_36_o_add_0_OUT> created at line 48.
    Found 32x6-bit multiplier for signal <n0042> created at line 65.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 12-bit comparator greater for signal <finish_INV_201_o> created at line 70
    Found 13-bit comparator lessequal for signal <n0011> created at line 80
    Found 13-bit comparator greater for signal <BUS_0006_GND_36_o_LessThan_13_o> created at line 81
    Found 9-bit comparator lessequal for signal <n0015> created at line 82
    Found 9-bit comparator greater for signal <GND_36_o_row_addr[8]_LessThan_15_o> created at line 83
    Summary:
	inferred   1 Multiplier(s).
	inferred   6 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred  12 Latch(s).
	inferred   5 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <Cactus_b> synthesized.

Synthesizing Unit <Birds>.
    Related source file is "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Birds.v".
        HEIGHT = 56
        LENGTH = 64
        COLNUM = 640
        ROW_HIGHEST = 150
    Found 12-bit register for signal <count>.
    Found 10-bit subtractor for signal <GND_52_o_GND_52_o_sub_5_OUT> created at line 66.
    Found 12-bit adder for signal <count[11]_GND_52_o_add_2_OUT> created at line 57.
    Found 32-bit adder for signal <n0064> created at line 66.
    Found 32-bit adder for signal <GND_52_o_GND_52_o_add_6_OUT> created at line 66.
    Found 13-bit adder for signal <n0053> created at line 81.
    Found 16-bit subtractor for signal <addr[15]_GND_52_o_add_0_OUT> created at line 49.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <dout<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 12-bit comparator greater for signal <finish_INV_215_o> created at line 71
    Found 13-bit comparator lessequal for signal <n0010> created at line 81
    Found 13-bit comparator greater for signal <BUS_0007_GND_52_o_LessThan_13_o> created at line 82
    Found 9-bit comparator lessequal for signal <n0014> created at line 83
    Found 9-bit comparator greater for signal <GND_52_o_row_addr[8]_LessThan_15_o> created at line 84
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred  12 Latch(s).
	inferred   5 Comparator(s).
	inferred  24 Multiplexer(s).
Unit <Birds> synthesized.

Synthesizing Unit <ScoreCounter>.
    Related source file is "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\ScoreCounter.v".
WARNING:Xst:647 - Input <clk_div<22:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk_div<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <data<30>>.
    Found 1-bit register for signal <data<29>>.
    Found 1-bit register for signal <data<28>>.
    Found 1-bit register for signal <data<27>>.
    Found 1-bit register for signal <data<26>>.
    Found 1-bit register for signal <data<25>>.
    Found 1-bit register for signal <data<24>>.
    Found 1-bit register for signal <data<23>>.
    Found 1-bit register for signal <data<22>>.
    Found 1-bit register for signal <data<21>>.
    Found 1-bit register for signal <data<20>>.
    Found 1-bit register for signal <data<19>>.
    Found 1-bit register for signal <data<18>>.
    Found 1-bit register for signal <data<17>>.
    Found 1-bit register for signal <data<16>>.
    Found 1-bit register for signal <data<15>>.
    Found 1-bit register for signal <data<14>>.
    Found 1-bit register for signal <data<13>>.
    Found 1-bit register for signal <data<12>>.
    Found 1-bit register for signal <data<11>>.
    Found 1-bit register for signal <data<10>>.
    Found 1-bit register for signal <data<9>>.
    Found 1-bit register for signal <data<8>>.
    Found 1-bit register for signal <data<7>>.
    Found 1-bit register for signal <data<6>>.
    Found 1-bit register for signal <data<5>>.
    Found 1-bit register for signal <data<4>>.
    Found 1-bit register for signal <data<3>>.
    Found 1-bit register for signal <data<2>>.
    Found 1-bit register for signal <data<1>>.
    Found 1-bit register for signal <data<0>>.
    Found 1-bit register for signal <data<31>>.
    Found 4-bit adder for signal <data[7]_GND_68_o_add_2_OUT> created at line 35.
    Found 4-bit adder for signal <data[3]_GND_68_o_add_3_OUT> created at line 38.
    Found 4-bit adder for signal <data[11]_GND_68_o_add_6_OUT> created at line 41.
    Found 4-bit adder for signal <data[15]_GND_68_o_add_10_OUT> created at line 45.
    Found 4-bit adder for signal <data[23]_GND_68_o_add_12_OUT> created at line 50.
    Found 4-bit adder for signal <data[19]_GND_68_o_add_13_OUT> created at line 53.
    Found 4-bit adder for signal <data[27]_GND_68_o_add_16_OUT> created at line 56.
    Found 4-bit adder for signal <data[31]_GND_68_o_add_20_OUT> created at line 60.
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred  24 Multiplexer(s).
Unit <ScoreCounter> synthesized.

Synthesizing Unit <Seg7Device>.
    Related source file is "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Seg7Device.v".
    Found 4x4-bit Read Only RAM for signal <anode>
    Found 8-bit 4-to-1 multiplexer for signal <segment> created at line 36.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <Seg7Device> synthesized.

Synthesizing Unit <Seg7Decode>.
    Related source file is "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Seg7Decode.v".
    Summary:
	no macro.
Unit <Seg7Decode> synthesized.

Synthesizing Unit <SegmentDecoder>.
    Related source file is "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\SegmentDecoder.v".
    Found 16x7-bit Read Only RAM for signal <segment>
    Summary:
	inferred   1 RAM(s).
Unit <SegmentDecoder> synthesized.

Synthesizing Unit <Seg7Remap>.
    Related source file is "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\Seg7Remap.v".
    Summary:
	no macro.
Unit <Seg7Remap> synthesized.

Synthesizing Unit <ShiftReg>.
    Related source file is "C:\Users\Dell\Desktop\Digital_logic_design-Chrome_Dino\Dinosaur\ShiftReg.v".
        WIDTH = 64
        DELAY = 12
    Found 1-bit register for signal <oe>.
    Found 12-bit register for signal <counter>.
    Found 65-bit register for signal <shift>.
    Found 12-bit adder for signal <counter[11]_GND_73_o_add_5_OUT> created at line 54.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ShiftReg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x7-bit single-port Read Only RAM                    : 8
 4x4-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 10
 32x5-bit multiplier                                   : 6
 32x6-bit multiplier                                   : 4
# Adders/Subtractors                                   : 125
 10-bit adder                                          : 6
 10-bit subtractor                                     : 15
 11-bit adder                                          : 2
 11-bit subtractor                                     : 1
 12-bit adder                                          : 15
 13-bit adder                                          : 12
 16-bit subtractor                                     : 12
 32-bit adder                                          : 27
 4-bit adder                                           : 9
 4-bit addsub                                          : 3
 8-bit adder                                           : 2
 9-bit adder                                           : 17
 9-bit addsub                                          : 2
 9-bit subtractor                                      : 2
# Registers                                            : 69
 1-bit register                                        : 20
 10-bit register                                       : 4
 12-bit register                                       : 14
 19-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 16
 5-bit register                                        : 1
 6-bit register                                        : 2
 65-bit register                                       : 1
 8-bit register                                        : 5
 9-bit register                                        : 3
# Latches                                              : 144
 1-bit latch                                           : 144
# Comparators                                          : 104
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 6
 11-bit comparator lessequal                           : 2
 12-bit comparator greater                             : 12
 12-bit comparator lessequal                           : 2
 13-bit comparator greater                             : 12
 13-bit comparator lessequal                           : 12
 8-bit comparator greater                              : 12
 9-bit comparator greater                              : 12
 9-bit comparator lessequal                            : 28
# Multiplexers                                         : 413
 1-bit 2-to-1 multiplexer                              : 373
 1-bit 6-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 6
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 4-bit 2-to-1 multiplexer                              : 1
 6-bit 7-to-1 multiplexer                              : 2
 65-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 12
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 10
# Tristates                                            : 9
 1-bit tristate buffer                                 : 9

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/DinoL.ngc>.
Reading core <ipcore_dir/DinoR.ngc>.
Reading core <ipcore_dir/Cactus_s_ip.ngc>.
Reading core <ipcore_dir/Cactus_b_ip.ngc>.
Reading core <ipcore_dir/Birds_Up_ip.ngc>.
Reading core <ipcore_dir/Bird_Down_ip.ngc>.
Loading core <DinoL> for timing and area information for instance <DinoL>.
Loading core <DinoR> for timing and area information for instance <DinoR>.
Loading core <Cactus_s_ip> for timing and area information for instance <CACTUS>.
Loading core <Cactus_b_ip> for timing and area information for instance <CACTUS>.
Loading core <Birds_Up_ip> for timing and area information for instance <BIRD1>.
Loading core <Bird_Down_ip> for timing and area information for instance <BIRD2>.
WARNING:Xst:1290 - Hierarchical block <U1> is unconnected in block <segDevice>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <rand_num_3> in Unit <OLAYER> is equivalent to the following 4 FFs/Latches, which will be removed : <rand_num_4> <rand_num_5> <rand_num_6> <rand_num_7> 
INFO:Xst:2261 - The FF/Latch <rand_num_3> in Unit <OLAYER1> is equivalent to the following 4 FFs/Latches, which will be removed : <rand_num_4> <rand_num_5> <rand_num_6> <rand_num_7> 
WARNING:Xst:1710 - FF/Latch <rand_num_3> (without init value) has a constant value of 0 in block <OLAYER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rand_num_3> (without init value) has a constant value of 0 in block <OLAYER1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_break> of sequential type is unconnected in block <ps2>.
WARNING:Xst:2677 - Node <data_expand> of sequential type is unconnected in block <ps2>.
WARNING:Xst:2677 - Node <data_8> of sequential type is unconnected in block <ps2>.
WARNING:Xst:2677 - Node <data_9> of sequential type is unconnected in block <ps2>.
WARNING:Xst:2677 - Node <Dino0_12> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <Dino0_13> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <Dino0_14> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <Dino0_15> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <Dino0_16> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <Dino0_17> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <Dino0_18> of sequential type is unconnected in block <Top>.
WARNING:Xst:2404 -  FFs/Latches <rand_num<7:3>> (without init value) have a constant value of 0 in block <Obstacle_layer>.

Synthesizing (advanced) Unit <AntiJitter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <AntiJitter> synthesized (advanced).

Synthesizing (advanced) Unit <Birds>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Birds> synthesized (advanced).

Synthesizing (advanced) Unit <Cactus_b>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Cactus_b> synthesized (advanced).

Synthesizing (advanced) Unit <Cactus_s>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Cactus_s> synthesized (advanced).

Synthesizing (advanced) Unit <PS2_keyboard>.
The following registers are absorbed into counter <num>: 1 register on signal <num>.
Unit <PS2_keyboard> synthesized (advanced).

Synthesizing (advanced) Unit <ScoreCounter>.
The following registers are absorbed into counter <data<28>_data<29>_data<30>_data<31>>: 1 register on signal <data<28>_data<29>_data<30>_data<31>>.
The following registers are absorbed into counter <data<12>_data<13>_data<14>_data<15>>: 1 register on signal <data<12>_data<13>_data<14>_data<15>>.
Unit <ScoreCounter> synthesized (advanced).

Synthesizing (advanced) Unit <Seg7Device>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_anode> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <clkScan>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <anode>         |          |
    -----------------------------------------------------------------------
Unit <Seg7Device> synthesized (advanced).

Synthesizing (advanced) Unit <SegmentDecoder>.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <data_02> prevents it from being combined with the RAM <Mram_segment> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segment>       |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_segment> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
Unit <SegmentDecoder> synthesized (advanced).

Synthesizing (advanced) Unit <ShiftReg>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <ShiftReg> synthesized (advanced).

Synthesizing (advanced) Unit <Top>.
The following registers are absorbed into accumulator <Dino0_Y>: 1 register on signal <Dino0_Y>.
The following registers are absorbed into accumulator <Dino1_Y>: 1 register on signal <Dino1_Y>.
Unit <Top> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <vgac>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
Unit <vgac> synthesized (advanced).
WARNING:Xst:2677 - Node <Dino0_12> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <Dino0_13> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <Dino0_14> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <Dino0_15> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <Dino0_16> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <Dino0_17> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <Dino0_18> of sequential type is unconnected in block <Top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 9
 16x7-bit single-port distributed Read Only RAM        : 8
 4x4-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 10
 32x5-bit multiplier                                   : 6
 32x6-bit multiplier                                   : 4
# Adders/Subtractors                                   : 101
 10-bit adder                                          : 2
 10-bit subtractor                                     : 15
 11-bit subtractor                                     : 1
 13-bit adder                                          : 12
 16-bit adder                                          : 24
 16-bit subtractor                                     : 12
 19-bit adder                                          : 2
 3-bit adder                                           : 2
 4-bit adder                                           : 6
 8-bit adder                                           : 2
 9-bit adder                                           : 21
 9-bit subtractor                                      : 2
# Counters                                             : 22
 10-bit up counter                                     : 2
 12-bit up counter                                     : 13
 32-bit up counter                                     : 1
 4-bit up counter                                      : 3
 4-bit updown counter                                  : 3
# Accumulators                                         : 2
 9-bit updown accumulator                              : 2
# Registers                                            : 227
 Flip-Flops                                            : 227
# Comparators                                          : 104
 10-bit comparator greater                             : 6
 10-bit comparator lessequal                           : 6
 11-bit comparator lessequal                           : 2
 12-bit comparator greater                             : 12
 12-bit comparator lessequal                           : 2
 13-bit comparator greater                             : 12
 13-bit comparator lessequal                           : 12
 8-bit comparator greater                              : 12
 9-bit comparator greater                              : 12
 9-bit comparator lessequal                            : 28
# Multiplexers                                         : 475
 1-bit 2-to-1 multiplexer                              : 438
 1-bit 6-to-1 multiplexer                              : 2
 12-bit 2-to-1 multiplexer                             : 6
 19-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 6-bit 7-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 12
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <OLAYER/layer4/Mmult_n00421> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <OLAYER/layer2/Mmult_n00421> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <OLAYER/layer0/Mmult_n00421> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <OLAYER1/layer4/Mmult_n00421> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <OLAYER1/layer2/Mmult_n00421> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <OLAYER1/layer0/Mmult_n00421> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <OLAYER/layer3/Mmult_n00421> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <OLAYER/layer1/Mmult_n00421> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <OLAYER1/layer3/Mmult_n00421> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <OLAYER1/layer1/Mmult_n00421> of sequential type is unconnected in block <Top>.

Optimizing unit <Top> ...
WARNING:Xst:1426 - The value init of the FF/Latch jumpTime_7 hinder the constant cleaning in the block Top.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch jumpTime0_7 hinder the constant cleaning in the block Top.
   You should achieve better results by setting this init to 0.

Optimizing unit <PS2_keyboard> ...

Optimizing unit <ScoreCounter> ...

Optimizing unit <Seg7Device> ...

Optimizing unit <ShiftReg> ...
WARNING:Xst:2677 - Node <clk0/clkdiv_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <clk0/clkdiv_31> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ps2/data_9> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ps2/data_8> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ps2/data_break> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ps2/data_expand> of sequential type is unconnected in block <Top>.
WARNING:Xst:1293 - FF/Latch <Dino0_Y_0> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Dino1_Y_0> has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <DinoLeg> in Unit <Top> is the opposite to the following FF/Latch, which will be removed : <DinoLeg0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 2.
FlipFlop vga/row_addr_0 has been replicated 2 time(s)
FlipFlop vga/row_addr_1 has been replicated 3 time(s)
FlipFlop vga/row_addr_2 has been replicated 3 time(s)
FlipFlop vga/row_addr_3 has been replicated 2 time(s)
FlipFlop vga/row_addr_4 has been replicated 2 time(s)
FlipFlop vga/row_addr_5 has been replicated 2 time(s)
FlipFlop vga/row_addr_6 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 482
 Flip-Flops                                            : 482

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4270
#      GND                         : 17
#      INV                         : 136
#      LUT1                        : 321
#      LUT2                        : 223
#      LUT3                        : 302
#      LUT4                        : 479
#      LUT5                        : 123
#      LUT6                        : 795
#      MUXCY                       : 747
#      MUXF7                       : 254
#      MUXF8                       : 126
#      VCC                         : 17
#      XORCY                       : 730
# FlipFlops/Latches                : 682
#      FD                          : 69
#      FDC                         : 147
#      FDCE                        : 31
#      FDE                         : 183
#      FDR                         : 60
#      FDRE                        : 48
#      LDP                         : 144
# RAMS                             : 312
#      RAMB18E1                    : 2
#      RAMB36E1                    : 310
# Clock Buffers                    : 7
#      BUFG                        : 6
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 4
#      IOBUF                       : 9
#      OBUF                        : 18
# DSPs                             : 10
#      DSP48E1                     : 10

Device utilization summary:
---------------------------

Selected Device : 7k160tfbg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:             682  out of  202800     0%  
 Number of Slice LUTs:                 2379  out of  101400     2%  
    Number used as Logic:              2379  out of  101400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2476
   Number with an unused Flip Flop:    1794  out of   2476    72%  
   Number with an unused LUT:            97  out of   2476     3%  
   Number of fully used LUT-FF pairs:   585  out of   2476    23%  
   Number of unique control sets:        81

IO Utilization: 
 Number of IOs:                          47
 Number of bonded IOBs:                  32  out of    400     8%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              311  out of    325    95%  
    Number using Block RAM only:        311
 Number of BUFG/BUFGCTRLs:                7  out of     32    21%  
 Number of DSP48E1s:                     10  out of    600     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------+--------------------------------+-------+
Clock Signal                                                        | Clock buffer(FF name)          | Load  |
--------------------------------------------------------------------+--------------------------------+-------+
clk0/clkdiv_1                                                       | BUFG                           | 438   |
clk                                                                 | BUFGP                          | 115   |
clk0/clkdiv_27                                                      | NONE(OLAYER1/rand_num_0)       | 18    |
OLAYER/layer4/finish_INV_187_o(OLAYER/layer4/finish_INV_187_o12:O)  | NONE(*)(OLAYER/layer4/dout_11) | 12    |
OLAYER/layer2/finish_INV_187_o(OLAYER/layer2/finish_INV_187_o12:O)  | NONE(*)(OLAYER/layer2/dout_11) | 12    |
OLAYER/layer0/finish_INV_187_o(OLAYER/layer0/finish_INV_187_o12:O)  | NONE(*)(OLAYER/layer0/dout_0)  | 12    |
OLAYER1/layer4/finish_INV_187_o(OLAYER1/layer4/finish_INV_187_o12:O)| NONE(*)(OLAYER1/layer4/dout_0) | 12    |
OLAYER1/layer2/finish_INV_187_o(OLAYER1/layer2/finish_INV_187_o12:O)| NONE(*)(OLAYER1/layer2/dout_1) | 12    |
OLAYER1/layer0/finish_INV_187_o(OLAYER1/layer0/finish_INV_187_o12:O)| NONE(*)(OLAYER1/layer0/dout_1) | 12    |
OLAYER/layer3/finish_INV_201_o(OLAYER/layer3/finish_INV_201_o12:O)  | NONE(*)(OLAYER/layer3/dout_11) | 12    |
OLAYER/layer1/finish_INV_201_o(OLAYER/layer1/finish_INV_201_o12:O)  | NONE(*)(OLAYER/layer1/dout_11) | 12    |
OLAYER1/layer3/finish_INV_201_o(OLAYER1/layer3/finish_INV_201_o12:O)| NONE(*)(OLAYER1/layer3/dout_11)| 12    |
OLAYER1/layer1/finish_INV_201_o(OLAYER1/layer1/finish_INV_201_o12:O)| NONE(*)(OLAYER1/layer1/dout_0) | 12    |
OLAYER/layer5/finish_INV_215_o(OLAYER/layer5/finish_INV_215_o1:O)   | NONE(*)(OLAYER/layer5/dout_11) | 12    |
OLAYER1/layer5/finish_INV_215_o(OLAYER1/layer5/finish_INV_215_o1:O) | NONE(*)(OLAYER1/layer5/dout_11)| 12    |
clk0/clkdiv_17                                                      | BUFG                           | 120   |
clk0/clkdiv_18                                                      | BUFG                           | 24    |
clk0/clkdiv_15                                                      | BUFG                           | 25    |
clk0/clkdiv_23                                                      | BUFG                           | 32    |
clk0/clkdiv_3                                                       | BUFG                           | 78    |
--------------------------------------------------------------------+--------------------------------+-------+
(*) These 12 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
FindSrcOfAsyncThruGates : 100 (1)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                               | Buffer(FF name)                                                                                                                                                 | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
OLAYER/layer0/CACTUS/N1(OLAYER/layer0/CACTUS/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)      | 38    |
OLAYER/layer1/CACTUS/N1(OLAYER/layer1/CACTUS/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)      | 38    |
OLAYER/layer2/CACTUS/N1(OLAYER/layer2/CACTUS/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)     | 38    |
OLAYER/layer3/CACTUS/N1(OLAYER/layer3/CACTUS/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)      | 38    |
OLAYER/layer4/CACTUS/N1(OLAYER/layer4/CACTUS/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)     | 38    |
OLAYER/layer5/BIRD1/N1(OLAYER/layer5/BIRD1/XST_GND:G)                                                                                                                                                                                                                                                        | NONE(OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)       | 38    |
OLAYER/layer5/BIRD2/N1(OLAYER/layer5/BIRD2/XST_GND:G)                                                                                                                                                                                                                                                        | NONE(OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)      | 38    |
OLAYER1/layer0/CACTUS/N1(OLAYER1/layer0/CACTUS/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)     | 38    |
OLAYER1/layer1/CACTUS/N1(OLAYER1/layer1/CACTUS/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)     | 38    |
OLAYER1/layer2/CACTUS/N1(OLAYER1/layer2/CACTUS/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)     | 38    |
OLAYER1/layer3/CACTUS/N1(OLAYER1/layer3/CACTUS/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)    | 38    |
OLAYER1/layer4/CACTUS/N1(OLAYER1/layer4/CACTUS/XST_GND:G)                                                                                                                                                                                                                                                    | NONE(OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)     | 38    |
OLAYER1/layer5/BIRD1/N1(OLAYER1/layer5/BIRD1/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)     | 38    |
OLAYER1/layer5/BIRD2/N1(OLAYER1/layer5/BIRD2/XST_GND:G)                                                                                                                                                                                                                                                      | NONE(OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)      | 38    |
DinoL/N1(DinoL/XST_GND:G)                                                                                                                                                                                                                                                                                    | NONE(DinoL/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                     | 2     |
DinoR/N1(DinoR/XST_GND:G)                                                                                                                                                                                                                                                                                    | NONE(DinoR/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram)                     | 2     |
OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)    | NONE(OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)  | 1     |
OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)    | NONE(OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)  | 1     |
OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)    | NONE(OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)  | 1     |
OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)    | NONE(OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)  | 1     |
OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)    | NONE(OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)  | 1     |
OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)    | NONE(OLAYER/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)  | 1     |
OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)    | NONE(OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)  | 1     |
OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)    | NONE(OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)  | 1     |
OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)    | NONE(OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)  | 1     |
OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)    | NONE(OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)  | 1     |
OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)    | NONE(OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)  | 1     |
OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)    | NONE(OLAYER/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)  | 1     |
OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(OLAYER1/layer0/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(OLAYER1/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(OLAYER1/layer2/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(OLAYER1/layer3/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)| NONE(OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)| NONE(OLAYER1/layer4/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T)| 1     |
OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER1/layer5/BIRD1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelata_tmp(OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTA)  | NONE(OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/cascadelatb_tmp(OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B:CASCADEOUTB)  | NONE(OLAYER1/layer5/BIRD2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T) | 1     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 8.486ns (Maximum Frequency: 117.841MHz)
   Minimum input arrival time before clock: 1.535ns
   Maximum output required time after clock: 2.766ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk0/clkdiv_1'
  Clock period: 8.486ns (frequency: 117.841MHz)
  Total number of paths / destination ports: 2464920 / 146
-------------------------------------------------------------------------
Delay:               8.486ns (Levels of Logic = 22)
  Source:            vga/row_addr_0_1 (FF)
  Destination:       OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3 (FF)
  Source Clock:      clk0/clkdiv_1 rising
  Destination Clock: clk0/clkdiv_1 rising

  Data Path: vga/row_addr_0_1 to OLAYER/layer1/CACTUS/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.753  vga/row_addr_0_1 (vga/row_addr_0_1)
     LUT6:I0->O            1   0.053   0.602  OLAYER/layer1/GND_36_o_GND_36_o_sub_4_OUT<9>1_SW1 (N169)
     LUT6:I3->O           16   0.053   0.497  OLAYER/layer1/GND_36_o_GND_36_o_sub_4_OUT<9>1 (OLAYER/layer1/GND_36_o_GND_36_o_sub_4_OUT<9>)
     DSP48E1:A9->P1        2   3.255   0.608  OLAYER/layer3/Mmult_n0042 (OLAYER/layer3/n0042<1>)
     LUT3:I0->O            1   0.053   0.413  OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd1 (OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd1)
     LUT4:I3->O            1   0.053   0.000  OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_lut<0>2 (OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_lut<0>2)
     MUXCY:S->O            1   0.291   0.000  OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>_1 (OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>2)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>_2 (OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>_3 (OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>_4 (OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>_5 (OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>_6 (OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>7)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>_7 (OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>8)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>_8 (OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>9)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>_9 (OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>10)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>_10 (OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>11)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>_11 (OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>12)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>_12 (OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_cy<0>13)
     XORCY:CI->O           1   0.320   0.399  OLAYER/layer3/Madd_GND_36_o_GND_36_o_add_6_OUT_Madd_xor<0>_13 (OLAYER/layer3/GND_36_o_GND_36_o_add_6_OUT<14>)
     INV:I->O              1   0.067   0.000  OLAYER/layer3/Msub_addr[15]_GND_36_o_add_0_OUT_lut<14>_INV_0 (OLAYER/layer3/Msub_addr[15]_GND_36_o_add_0_OUT_lut<14>)
     MUXCY:S->O            0   0.291   0.000  OLAYER/layer3/Msub_addr[15]_GND_36_o_add_0_OUT_cy<14> (OLAYER/layer3/Msub_addr[15]_GND_36_o_add_0_OUT_cy<14>)
     XORCY:CI->O          23   0.320   0.000  OLAYER/layer3/Msub_addr[15]_GND_36_o_add_0_OUT_xor<15> (OLAYER/layer3/addr[15]_GND_36_o_add_0_OUT<15>)
     begin scope: 'OLAYER/layer3/CACTUS:addra<15>'
     FDE:D                     0.011          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3
    ----------------------------------------
    Total                      8.486ns (5.214ns logic, 3.272ns route)
                                       (61.4% logic, 38.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.818ns (frequency: 171.880MHz)
  Total number of paths / destination ports: 18806 / 210
-------------------------------------------------------------------------
Delay:               5.818ns (Levels of Logic = 9)
  Source:            Dino1_Y_1 (FF)
  Destination:       vga_data_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Dino1_Y_1 to vga_data_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             15   0.282   0.817  Dino1_Y_1 (Dino1_Y_1)
     LUT5:I0->O            2   0.053   0.419  Madd_n0345_cy<5>11 (Madd_n0345_cy<5>)
     LUT3:I2->O            2   0.053   0.641  Madd_n0345_xor<7>11 (n0345<7>)
     LUT4:I0->O            0   0.053   0.000  Mcompar_GND_1_o_BUS_0004_LessThan_42_o_lutdi3 (Mcompar_GND_1_o_BUS_0004_LessThan_42_o_lutdi3)
     MUXCY:DI->O           1   0.441   0.413  Mcompar_GND_1_o_BUS_0004_LessThan_42_o_cy<3> (Mcompar_GND_1_o_BUS_0004_LessThan_42_o_cy<3>)
     LUT6:I5->O            2   0.053   0.641  Mcompar_GND_1_o_BUS_0004_LessThan_42_o_cy<4> (GND_1_o_BUS_0004_LessThan_42_o)
     LUT5:I1->O           15   0.053   0.831  GND_1_o_crash[1]_AND_2136_o1 (GND_1_o_crash[1]_AND_2136_o)
     LUT6:I0->O            1   0.053   0.485  Mmux_PWR_1_o_spobDinoR[11]_mux_60_OUT101 (Mmux_PWR_1_o_spobDinoR[11]_mux_60_OUT10)
     LUT6:I4->O            1   0.053   0.413  Mmux_PWR_1_o_spobDinoR[11]_mux_60_OUT103 (PWR_1_o_spobDinoR[11]_mux_60_OUT<2>)
     LUT3:I2->O            1   0.053   0.000  vga_data_2_glue_set (vga_data_2_glue_set)
     FDR:D                     0.011          vga_data_2
    ----------------------------------------
    Total                      5.818ns (1.158ns logic, 4.660ns route)
                                       (19.9% logic, 80.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk0/clkdiv_27'
  Clock period: 2.344ns (frequency: 426.621MHz)
  Total number of paths / destination ports: 74 / 24
-------------------------------------------------------------------------
Delay:               2.344ns (Levels of Logic = 2)
  Source:            OLAYER1/rand_num_0 (FF)
  Destination:       OLAYER1/rand_num_0 (FF)
  Source Clock:      clk0/clkdiv_27 rising
  Destination Clock: clk0/clkdiv_27 rising

  Data Path: OLAYER1/rand_num_0 to OLAYER1/rand_num_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             11   0.282   0.805  OLAYER1/rand_num_0 (OLAYER1/rand_num_0)
     LUT6:I0->O            1   0.053   0.413  OLAYER1/Mmux_rand_num[2]_X_18_o_Mux_1_o11 (OLAYER1/Mmux_rand_num[2]_X_18_o_Mux_1_o1)
     LUT5:I4->O            3   0.053   0.413  OLAYER1/Mmux_rand_num[2]_X_18_o_Mux_1_o12 (OLAYER1/rand_num[2]_X_18_o_Mux_1_o)
     FDR:R                     0.325          OLAYER1/rand_num_0
    ----------------------------------------
    Total                      2.344ns (0.713ns logic, 1.631ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk0/clkdiv_17'
  Clock period: 1.540ns (frequency: 649.351MHz)
  Total number of paths / destination ports: 780 / 120
-------------------------------------------------------------------------
Delay:               1.540ns (Levels of Logic = 13)
  Source:            OLAYER/layer4/count_0 (FF)
  Destination:       OLAYER/layer4/count_11 (FF)
  Source Clock:      clk0/clkdiv_17 rising
  Destination Clock: clk0/clkdiv_17 rising

  Data Path: OLAYER/layer4/count_0 to OLAYER/layer4/count_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.282   0.419  OLAYER/layer4/count_0 (OLAYER/layer4/count_0)
     INV:I->O              1   0.067   0.000  OLAYER/layer4/Mcount_count_lut<0>_INV_0 (OLAYER/layer4/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.291   0.000  OLAYER/layer4/Mcount_count_cy<0> (OLAYER/layer4/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer4/Mcount_count_cy<1> (OLAYER/layer4/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer4/Mcount_count_cy<2> (OLAYER/layer4/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer4/Mcount_count_cy<3> (OLAYER/layer4/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer4/Mcount_count_cy<4> (OLAYER/layer4/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer4/Mcount_count_cy<5> (OLAYER/layer4/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer4/Mcount_count_cy<6> (OLAYER/layer4/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer4/Mcount_count_cy<7> (OLAYER/layer4/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer4/Mcount_count_cy<8> (OLAYER/layer4/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer4/Mcount_count_cy<9> (OLAYER/layer4/Mcount_count_cy<9>)
     MUXCY:CI->O           0   0.015   0.000  OLAYER/layer4/Mcount_count_cy<10> (OLAYER/layer4/Mcount_count_cy<10>)
     XORCY:CI->O           1   0.320   0.000  OLAYER/layer4/Mcount_count_xor<11> (Result<11>1)
     FDC:D                     0.011          OLAYER/layer4/count_11
    ----------------------------------------
    Total                      1.540ns (1.121ns logic, 0.419ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk0/clkdiv_18'
  Clock period: 1.540ns (frequency: 649.351MHz)
  Total number of paths / destination ports: 156 / 24
-------------------------------------------------------------------------
Delay:               1.540ns (Levels of Logic = 13)
  Source:            OLAYER/layer5/count_0 (FF)
  Destination:       OLAYER/layer5/count_11 (FF)
  Source Clock:      clk0/clkdiv_18 rising
  Destination Clock: clk0/clkdiv_18 rising

  Data Path: OLAYER/layer5/count_0 to OLAYER/layer5/count_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.282   0.419  OLAYER/layer5/count_0 (OLAYER/layer5/count_0)
     INV:I->O              1   0.067   0.000  OLAYER/layer5/Mcount_count_lut<0>_INV_0 (OLAYER/layer5/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.291   0.000  OLAYER/layer5/Mcount_count_cy<0> (OLAYER/layer5/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer5/Mcount_count_cy<1> (OLAYER/layer5/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer5/Mcount_count_cy<2> (OLAYER/layer5/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer5/Mcount_count_cy<3> (OLAYER/layer5/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer5/Mcount_count_cy<4> (OLAYER/layer5/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer5/Mcount_count_cy<5> (OLAYER/layer5/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer5/Mcount_count_cy<6> (OLAYER/layer5/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer5/Mcount_count_cy<7> (OLAYER/layer5/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer5/Mcount_count_cy<8> (OLAYER/layer5/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  OLAYER/layer5/Mcount_count_cy<9> (OLAYER/layer5/Mcount_count_cy<9>)
     MUXCY:CI->O           0   0.015   0.000  OLAYER/layer5/Mcount_count_cy<10> (OLAYER/layer5/Mcount_count_cy<10>)
     XORCY:CI->O           1   0.320   0.000  OLAYER/layer5/Mcount_count_xor<11> (Result<11>11)
     FDC:D                     0.011          OLAYER/layer5/count_11
    ----------------------------------------
    Total                      1.540ns (1.121ns logic, 0.419ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk0/clkdiv_15'
  Clock period: 3.303ns (frequency: 302.755MHz)
  Total number of paths / destination ports: 196 / 40
-------------------------------------------------------------------------
Delay:               3.303ns (Levels of Logic = 3)
  Source:            k0/keyLineX_3 (FF)
  Destination:       k0/rdyFilter/O (FF)
  Source Clock:      clk0/clkdiv_15 rising
  Destination Clock: clk0/clkdiv_15 rising

  Data Path: k0/keyLineX_3 to k0/rdyFilter/O
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.282   0.641  k0/keyLineX_3 (k0/keyLineX_3)
     LUT4:I0->O            1   0.053   0.739  k0/ready_raw_SW0 (N105)
     LUT6:I0->O            6   0.053   0.758  k0/ready_raw (k0/ready_raw)
     LUT5:I0->O            1   0.053   0.399  k0/rdyFilter/_n00231 (k0/rdyFilter/_n0023)
     FDR:R                     0.325          k0/rdyFilter/O
    ----------------------------------------
    Total                      3.303ns (0.766ns logic, 2.537ns route)
                                       (23.2% logic, 76.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk0/clkdiv_23'
  Clock period: 2.657ns (frequency: 376.364MHz)
  Total number of paths / destination ports: 400 / 64
-------------------------------------------------------------------------
Delay:               2.657ns (Levels of Logic = 3)
  Source:            Score0/data_9 (FF)
  Destination:       Score0/data_11 (FF)
  Source Clock:      clk0/clkdiv_23 rising
  Destination Clock: clk0/clkdiv_23 rising

  Data Path: Score0/data_9 to Score0/data_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.282   0.701  Score0/data_9 (Score0/data_9)
     LUT4:I0->O            1   0.053   0.739  Score0/data[11]_data[3]_AND_2096_o_SW0 (N117)
     LUT6:I0->O            7   0.053   0.765  Score0/data[11]_data[3]_AND_2096_o (Score0/data[11]_data[3]_AND_2096_o)
     LUT5:I0->O            1   0.053   0.000  Score0/Mmux_data[11]_GND_68_o_MUX_239_o11 (Score0/data[11]_GND_68_o_MUX_239_o)
     FDRE:D                    0.011          Score0/data_11
    ----------------------------------------
    Total                      2.657ns (0.452ns logic, 2.205ns route)
                                       (17.0% logic, 83.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk0/clkdiv_3'
  Clock period: 3.054ns (frequency: 327.444MHz)
  Total number of paths / destination ports: 10086 / 156
-------------------------------------------------------------------------
Delay:               3.054ns (Levels of Logic = 12)
  Source:            segDevice/U2/shift_45 (FF)
  Destination:       segDevice/U2/shift_64 (FF)
  Source Clock:      clk0/clkdiv_3 rising
  Destination Clock: clk0/clkdiv_3 rising

  Data Path: segDevice/U2/shift_45 to segDevice/U2/shift_64
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.282   0.745  segDevice/U2/shift_45 (segDevice/U2/shift_45)
     LUT6:I0->O            1   0.053   0.000  segDevice/U2/out1_wg_lut<1> (segDevice/U2/out1_wg_lut<1>)
     MUXCY:S->O            1   0.291   0.000  segDevice/U2/out1_wg_cy<1> (segDevice/U2/out1_wg_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<2> (segDevice/U2/out1_wg_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<3> (segDevice/U2/out1_wg_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<4> (segDevice/U2/out1_wg_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<5> (segDevice/U2/out1_wg_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<6> (segDevice/U2/out1_wg_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<7> (segDevice/U2/out1_wg_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<8> (segDevice/U2/out1_wg_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<9> (segDevice/U2/out1_wg_cy<9>)
     MUXCY:CI->O          67   0.178   0.573  segDevice/U2/out1_wg_cy<10> (segDevice/U2/sckEn)
     LUT3:I2->O           65   0.053   0.559  segDevice/U2/_n0033_inv1 (segDevice/U2/_n0033_inv)
     FDE:CE                    0.200          segDevice/U2/shift_0
    ----------------------------------------
    Total                      3.054ns (1.177ns logic, 1.877ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk0/clkdiv_15'
  Total number of paths / destination ports: 27 / 27
-------------------------------------------------------------------------
Offset:              1.535ns (Levels of Logic = 2)
  Source:            SW<15> (PAD)
  Destination:       a0<15>/O (FF)
  Destination Clock: clk0/clkdiv_15 rising

  Data Path: SW<15> to a0<15>/O
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.758  SW_15_IBUF (SW_15_IBUF)
     LUT5:I0->O            1   0.053   0.399  a0<15>/_n00231 (a0<15>/_n0023)
     FDR:R                     0.325          a0<15>/O
    ----------------------------------------
    Total                      1.535ns (0.378ns logic, 1.157ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              0.523ns (Levels of Logic = 2)
  Source:            ps2_data (PAD)
  Destination:       ps2/temp_data_7 (FF)
  Destination Clock: clk rising

  Data Path: ps2_data to ps2/temp_data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.000   0.459  ps2_data_IBUF (ps2_data_IBUF)
     LUT6:I5->O            1   0.053   0.000  ps2/num[3]_temp_data[7]_select_15_OUT<5>1 (ps2/num[3]_temp_data[7]_select_15_OUT<5>)
     FDCE:D                    0.011          ps2/temp_data_5
    ----------------------------------------
    Total                      0.523ns (0.064ns logic, 0.459ns route)
                                       (12.2% logic, 87.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk0/clkdiv_1'
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 1)
  Source:            vga/r_3 (FF)
  Destination:       R<3> (PAD)
  Source Clock:      clk0/clkdiv_1 rising

  Data Path: vga/r_3 to R<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.282   0.399  vga/r_3 (vga/r_3)
     OBUF:I->O                 0.000          R_3_OBUF (R<3>)
    ----------------------------------------
    Total                      0.681ns (0.282ns logic, 0.399ns route)
                                       (41.4% logic, 58.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk0/clkdiv_15'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.266ns (Levels of Logic = 2)
  Source:            k0/state (FF)
  Destination:       BTN_Y<3> (PAD)
  Source Clock:      clk0/clkdiv_15 rising

  Data Path: k0/state to BTN_Y<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.282   0.465  k0/state (k0/state)
     INV:I->O              9   0.067   0.452  k0/state_inv1_INV_0 (k0/state_inv)
     IOBUF:T->IO               0.000          BTN_Y_3_IOBUF (BTN_Y<3>)
    ----------------------------------------
    Total                      1.266ns (0.349ns logic, 0.917ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk0/clkdiv_3'
  Total number of paths / destination ports: 66 / 3
-------------------------------------------------------------------------
Offset:              2.766ns (Levels of Logic = 13)
  Source:            segDevice/U2/shift_45 (FF)
  Destination:       SEGLED_CLK (PAD)
  Source Clock:      clk0/clkdiv_3 rising

  Data Path: segDevice/U2/shift_45 to SEGLED_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.282   0.745  segDevice/U2/shift_45 (segDevice/U2/shift_45)
     LUT6:I0->O            1   0.053   0.000  segDevice/U2/out1_wg_lut<1> (segDevice/U2/out1_wg_lut<1>)
     MUXCY:S->O            1   0.291   0.000  segDevice/U2/out1_wg_cy<1> (segDevice/U2/out1_wg_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<2> (segDevice/U2/out1_wg_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<3> (segDevice/U2/out1_wg_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<4> (segDevice/U2/out1_wg_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<5> (segDevice/U2/out1_wg_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<6> (segDevice/U2/out1_wg_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<7> (segDevice/U2/out1_wg_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<8> (segDevice/U2/out1_wg_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  segDevice/U2/out1_wg_cy<9> (segDevice/U2/out1_wg_cy<9>)
     MUXCY:CI->O          67   0.178   0.645  segDevice/U2/out1_wg_cy<10> (segDevice/U2/sckEn)
     LUT2:I0->O            1   0.053   0.399  segDevice/U2/sck1 (SEGLED_CLK_OBUF)
     OBUF:I->O                 0.000          SEGLED_CLK_OBUF (SEGLED_CLK)
    ----------------------------------------
    Total                      2.766ns (0.977ns logic, 1.789ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.153ns (Levels of Logic = 2)
  Source:            clk0/clkdiv_3 (FF)
  Destination:       SEGLED_CLK (PAD)
  Source Clock:      clk rising

  Data Path: clk0/clkdiv_3 to SEGLED_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.419  clk0/clkdiv_3 (clk0/clkdiv_3)
     LUT2:I1->O            1   0.053   0.399  segDevice/U2/sck1 (SEGLED_CLK_OBUF)
     OBUF:I->O                 0.000          SEGLED_CLK_OBUF (SEGLED_CLK)
    ----------------------------------------
    Total                      1.153ns (0.335ns logic, 0.818ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock OLAYER/layer0/finish_INV_187_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0/clkdiv_1  |         |         |    4.423|         |
clk0/clkdiv_17 |         |         |    3.352|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OLAYER/layer1/finish_INV_201_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0/clkdiv_1  |         |         |    4.632|         |
clk0/clkdiv_17 |         |         |    3.704|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OLAYER/layer2/finish_INV_187_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0/clkdiv_1  |         |         |    4.423|         |
clk0/clkdiv_17 |         |         |    3.352|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OLAYER/layer3/finish_INV_201_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0/clkdiv_1  |         |         |    4.665|         |
clk0/clkdiv_17 |         |         |    3.737|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OLAYER/layer4/finish_INV_187_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0/clkdiv_1  |         |         |    4.423|         |
clk0/clkdiv_17 |         |         |    3.352|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OLAYER/layer5/finish_INV_215_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.121|         |
clk0/clkdiv_1  |         |         |    4.220|         |
clk0/clkdiv_18 |         |         |    3.511|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OLAYER1/layer0/finish_INV_187_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0/clkdiv_1  |         |         |    4.323|         |
clk0/clkdiv_17 |         |         |    3.352|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OLAYER1/layer1/finish_INV_201_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0/clkdiv_1  |         |         |    4.671|         |
clk0/clkdiv_17 |         |         |    3.704|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OLAYER1/layer2/finish_INV_187_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0/clkdiv_1  |         |         |    4.323|         |
clk0/clkdiv_17 |         |         |    3.352|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OLAYER1/layer3/finish_INV_201_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0/clkdiv_1  |         |         |    4.704|         |
clk0/clkdiv_17 |         |         |    3.737|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OLAYER1/layer4/finish_INV_187_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0/clkdiv_1  |         |         |    4.323|         |
clk0/clkdiv_17 |         |         |    3.352|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OLAYER1/layer5/finish_INV_215_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.121|         |
clk0/clkdiv_1  |         |         |    4.259|         |
clk0/clkdiv_18 |         |         |    3.511|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
-------------------------------+---------+---------+---------+---------+
                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------+---------+---------+---------+---------+
OLAYER/layer0/finish_INV_187_o |         |    3.183|         |         |
OLAYER/layer1/finish_INV_201_o |         |    3.169|         |         |
OLAYER/layer2/finish_INV_187_o |         |    3.079|         |         |
OLAYER/layer3/finish_INV_201_o |         |    3.046|         |         |
OLAYER/layer4/finish_INV_187_o |         |    2.929|         |         |
OLAYER/layer5/finish_INV_215_o |         |    2.857|         |         |
OLAYER1/layer0/finish_INV_187_o|         |    3.341|         |         |
OLAYER1/layer1/finish_INV_201_o|         |    3.327|         |         |
OLAYER1/layer2/finish_INV_187_o|         |    3.237|         |         |
OLAYER1/layer3/finish_INV_201_o|         |    3.204|         |         |
OLAYER1/layer4/finish_INV_187_o|         |    3.087|         |         |
OLAYER1/layer5/finish_INV_215_o|         |    3.015|         |         |
clk                            |    5.818|         |         |         |
clk0/clkdiv_1                  |    4.950|         |         |         |
clk0/clkdiv_15                 |    3.727|         |         |         |
-------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk0/clkdiv_1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.180|         |         |         |
clk0/clkdiv_1  |    8.486|         |         |         |
clk0/clkdiv_15 |    1.545|         |         |         |
clk0/clkdiv_17 |    3.302|         |         |         |
clk0/clkdiv_18 |    3.185|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk0/clkdiv_15
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0/clkdiv_15 |    3.303|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk0/clkdiv_17
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0/clkdiv_17 |    1.540|         |         |         |
clk0/clkdiv_27 |    1.078|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk0/clkdiv_18
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0/clkdiv_18 |    1.540|         |         |         |
clk0/clkdiv_27 |    1.078|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk0/clkdiv_23
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.486|         |         |         |
clk0/clkdiv_15 |    1.164|         |         |         |
clk0/clkdiv_23 |    2.657|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk0/clkdiv_27
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0/clkdiv_17 |    3.733|         |         |         |
clk0/clkdiv_18 |    2.462|         |         |         |
clk0/clkdiv_27 |    2.344|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk0/clkdiv_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk0/clkdiv_23 |    1.151|         |         |         |
clk0/clkdiv_3  |    3.054|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 30.19 secs
 
--> 

Total memory usage is 4681784 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  147 (   0 filtered)
Number of infos    :   26 (   0 filtered)

