{
  "title": "GitHub Systemverilog Languages Daily Trending",
  "description": "Daily Trending of Systemverilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Fri, 16 Aug 2024 19:02:20 GMT",
  "items": [
    {
      "title": "lowRISC/opentitan",
      "url": "https://github.com/lowRISC/opentitan",
      "description": "OpenTitan: Open source silicon root of trust",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "2,469",
      "forks": "740",
      "addStars": "2",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/104845?s=40&v=4",
          "name": "rswarbrick",
          "url": "https://github.com/rswarbrick"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/41358501?s=40&v=4",
          "name": "msfschaffner",
          "url": "https://github.com/msfschaffner"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/11466553?s=40&v=4",
          "name": "cindychip",
          "url": "https://github.com/cindychip"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/5633066?s=40&v=4",
          "name": "timothytrippel",
          "url": "https://github.com/timothytrippel"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/20307557?s=40&v=4",
          "name": "vogelpi",
          "url": "https://github.com/vogelpi"
        }
      ]
    },
    {
      "title": "lowRISC/ibex",
      "url": "https://github.com/lowRISC/ibex",
      "description": "Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,317",
      "forks": "512",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/471032?s=40&v=4",
          "name": "GregAC",
          "url": "https://github.com/GregAC"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/104845?s=40&v=4",
          "name": "rswarbrick",
          "url": "https://github.com/rswarbrick"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1159506?s=40&v=4",
          "name": "Atokulus",
          "url": "https://github.com/Atokulus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/20307557?s=40&v=4",
          "name": "vogelpi",
          "url": "https://github.com/vogelpi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2758621?s=40&v=4",
          "name": "atraber",
          "url": "https://github.com/atraber"
        }
      ]
    },
    {
      "title": "bespoke-silicon-group/basejump_stl",
      "url": "https://github.com/bespoke-silicon-group/basejump_stl",
      "description": "BaseJump STL: A Standard Template Library for SystemVerilog",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "483",
      "forks": "95",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/17460864?s=40&v=4",
          "name": "taylor-bsg",
          "url": "https://github.com/taylor-bsg"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46542701?s=40&v=4",
          "name": "tommydcjung",
          "url": "https://github.com/tommydcjung"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2791860?s=40&v=4",
          "name": "ShawnLess",
          "url": "https://github.com/ShawnLess"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2322266?s=40&v=4",
          "name": "dpetrisko",
          "url": "https://github.com/dpetrisko"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/11407587?s=40&v=4",
          "name": "gaozihou",
          "url": "https://github.com/gaozihou"
        }
      ]
    },
    {
      "title": "black-parrot/black-parrot",
      "url": "https://github.com/black-parrot/black-parrot",
      "description": "A Linux-capable RISC-V multicore for and by the world",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "580",
      "forks": "180",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/2322266?s=40&v=4",
          "name": "dpetrisko",
          "url": "https://github.com/dpetrisko"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/5209870?s=40&v=4",
          "name": "muwyse",
          "url": "https://github.com/muwyse"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46539956?s=40&v=4",
          "name": "farzamgl",
          "url": "https://github.com/farzamgl"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46542701?s=40&v=4",
          "name": "tommydcjung",
          "url": "https://github.com/tommydcjung"
        }
      ]
    },
    {
      "title": "chipsalliance/Cores-VeeR-EL2",
      "url": "https://github.com/chipsalliance/Cores-VeeR-EL2",
      "description": "VeeR EL2 Core",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "241",
      "forks": "71",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/47315577?s=40&v=4",
          "name": "mkurc-ant",
          "url": "https://github.com/mkurc-ant"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/38781500?s=40&v=4",
          "name": "tmichalak",
          "url": "https://github.com/tmichalak"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/120088471?s=40&v=4",
          "name": "mczyz-antmicro",
          "url": "https://github.com/mczyz-antmicro"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/31916783?s=40&v=4",
          "name": "kiryk",
          "url": "https://github.com/kiryk"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/26442738?s=40&v=4",
          "name": "RRozak",
          "url": "https://github.com/RRozak"
        }
      ]
    },
    {
      "title": "openhwgroup/cvfpu",
      "url": "https://github.com/openhwgroup/cvfpu",
      "description": "Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "409",
      "forks": "110",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/9446837?s=40&v=4",
          "name": "michael-platzer",
          "url": "https://github.com/michael-platzer"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/55843305?s=40&v=4",
          "name": "lucabertaccini",
          "url": "https://github.com/lucabertaccini"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/18549773?s=40&v=4",
          "name": "davideschiavone",
          "url": "https://github.com/davideschiavone"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/33124232?s=40&v=4",
          "name": "stmach",
          "url": "https://github.com/stmach"
        }
      ]
    }
  ]
}