#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Nov 20 01:42:20 2024
# Process ID: 10936
# Log file: D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.runs/synth_1/Snake_Wrapper.vds
# Journal file: D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Snake_Wrapper.tcl -notrace
Command: synth_design -top Snake_Wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
WARNING: [Synth 8-2611] redeclaration of ansi port LOSER is not allowed [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Snkae_Control.v:47]
WARNING: [Synth 8-976] LOSER has already been declared [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Snkae_Control.v:47]
WARNING: [Synth 8-2654] second declaration of LOSER ignored [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Snkae_Control.v:47]
INFO: [Synth 8-994] LOSER is declared here [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Snkae_Control.v:17]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 273.348 ; gain = 96.121
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Snake_Wrapper' [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Snake_Wrapper.v:1]
INFO: [Synth 8-638] synthesizing module 'Navigation_State_Machine' [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Navigtaion_State_Machine.v:1]
	Parameter UP bound to: 2'b00 
	Parameter DOWN bound to: 2'b01 
	Parameter LEFT bound to: 2'b10 
	Parameter RIGHT bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'Navigation_State_Machine' (1#1) [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Navigtaion_State_Machine.v:1]
INFO: [Synth 8-638] synthesizing module 'Master_State_Machine' [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Master_State_Machine.v:1]
	Parameter START bound to: 2'b00 
	Parameter PLAY bound to: 2'b01 
	Parameter WINNER bound to: 2'b10 
	Parameter LOSER bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Master_State_Machine.v:37]
INFO: [Synth 8-256] done synthesizing module 'Master_State_Machine' (2#1) [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Master_State_Machine.v:1]
INFO: [Synth 8-638] synthesizing module 'Random_Num' [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Random_Num.v:1]
INFO: [Synth 8-256] done synthesizing module 'Random_Num' (3#1) [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Random_Num.v:1]
INFO: [Synth 8-638] synthesizing module 'Score_Counter' [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Score_Counter.v:1]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Score_Counter.v:82]
INFO: [Synth 8-226] default block is never used [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Score_Counter.v:117]
INFO: [Synth 8-256] done synthesizing module 'Score_Counter' (4#1) [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Score_Counter.v:1]
INFO: [Synth 8-638] synthesizing module 'VGA_Interface' [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/VGA_Display.v:23]
	Parameter VertTimeToPulseWidthEnd bound to: 10'b0000000010 
	Parameter VertTimeToBackPorchEnd bound to: 10'b0000011111 
	Parameter VertTimeToDisplayTimeEnd bound to: 10'b0111111111 
	Parameter VertTimeToFrontPorchEnd bound to: 10'b1000001001 
	Parameter HorzTimeToPulseWidthEnd bound to: 10'b0001100000 
	Parameter HorzTimeToBackPorchEnd bound to: 10'b0010010000 
	Parameter HorzTimeToDisplayTimeEnd bound to: 10'b1100010000 
	Parameter HorzTimeToFrontPorchEnd bound to: 10'b1100100000 
INFO: [Synth 8-638] synthesizing module 'Generic_counter' [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Generic_Counter.v:21]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter COUNTER_MAX bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter' (5#1) [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Generic_Counter.v:21]
WARNING: [Synth 8-350] instance 'Counte0' of module 'Generic_counter' requires 5 connections, but only 4 given [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/VGA_Display.v:49]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized0' [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Generic_Counter.v:21]
	Parameter COUNTER_WIDTH bound to: 10 - type: integer 
	Parameter COUNTER_MAX bound to: 799 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized0' (5#1) [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Generic_Counter.v:21]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized1' [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Generic_Counter.v:21]
	Parameter COUNTER_WIDTH bound to: 9 - type: integer 
	Parameter COUNTER_MAX bound to: 520 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized1' (5#1) [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Generic_Counter.v:21]
INFO: [Synth 8-256] done synthesizing module 'VGA_Interface' (6#1) [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/VGA_Display.v:23]
INFO: [Synth 8-638] synthesizing module 'Random_Colour' [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Random_Colour.v:23]
INFO: [Synth 8-256] done synthesizing module 'Random_Colour' (7#1) [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Random_Colour.v:23]
INFO: [Synth 8-638] synthesizing module 'Snake_Control' [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Snkae_Control.v:1]
	Parameter SnakeLength bound to: 100 - type: integer 
	Parameter Ini_Length bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized2' [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Generic_Counter.v:21]
	Parameter COUNTER_WIDTH bound to: 23 - type: integer 
	Parameter COUNTER_MAX bound to: 3500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized2' (7#1) [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Generic_Counter.v:21]
WARNING: [Synth 8-350] instance 'Cycle_Counter' of module 'Generic_counter' requires 5 connections, but only 4 given [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Snkae_Control.v:87]
INFO: [Synth 8-638] synthesizing module 'Generic_counter__parameterized3' [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Generic_Counter.v:21]
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter COUNTER_MAX bound to: 4094 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Generic_counter__parameterized3' (7#1) [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Generic_Counter.v:21]
WARNING: [Synth 8-350] instance 'Colour_Counter' of module 'Generic_counter' requires 5 connections, but only 4 given [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Snkae_Control.v:97]
WARNING: [Synth 8-3848] Net LOSER in module/entity Snake_Control does not have driver. [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Snkae_Control.v:17]
INFO: [Synth 8-256] done synthesizing module 'Snake_Control' (8#1) [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Snkae_Control.v:1]
INFO: [Synth 8-256] done synthesizing module 'Snake_Wrapper' (9#1) [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Snake_Wrapper.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 298.121 ; gain = 120.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 298.121 ; gain = 120.895
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/constrs_1/new/Snake_XDC.xdc]
Finished Parsing XDC File [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/constrs_1/new/Snake_XDC.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 592.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 592.867 ; gain = 415.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 592.867 ; gain = 415.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 592.867 ; gain = 415.641
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "WIN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "FrameCount" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 592.867 ; gain = 415.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 34    
	                7 Bit    Registers := 34    
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 9     
	  11 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 64    
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Navigation_State_Machine 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   6 Input      2 Bit        Muxes := 1     
Module Master_State_Machine 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module Random_Num 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
Module Score_Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Generic_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Generic_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Generic_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module VGA_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Random_Colour 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               12 Bit    Registers := 2     
Module Generic_counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Generic_counter__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Snake_Control 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 2     
	   3 Input     12 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 32    
	                7 Bit    Registers := 32    
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 63    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 592.867 ; gain = 415.641
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "WIN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'SnakeState_Y_reg[0][6:0]' into 'SnakeState_Y_reg[0][6:0]' [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Snkae_Control.v:261]
INFO: [Synth 8-4471] merging register 'SnakeState_X_reg[0][7:0]' into 'SnakeState_X_reg[0][7:0]' [D:/Xilinx_Vivado_SDK_Win_2015.2_0626_1/New_Projects/Advanced_Snake/Advanced_Snake.srcs/sources_1/new/Snkae_Control.v:260]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 592.867 ; gain = 415.641
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 592.867 ; gain = 415.641

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
