Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 20 00:30:22 2025
| Host         : Khairul running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blinky_timing_summary_routed.rpt -pb blinky_timing_summary_routed.pb -rpx blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                         4           
XDCC-4     Warning   User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.312        0.000                      0                   25        0.324        0.000                      0                   25        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.312        0.000                      0                   25        0.324        0.000                      0                   25        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.312ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 1.923ns (71.624%)  route 0.762ns (28.376%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.621     5.147    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    count_reg_n_0_[1]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    count_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    count_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    count_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.495    count_reg[16]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.609 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.609    count_reg[20]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.832 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.832    count_reg[24]_i_1_n_7
    SLICE_X0Y67          FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.498    14.845    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)        0.062    15.144    count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  7.312    

Slack (MET) :             7.316ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.621     5.147    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    count_reg_n_0_[1]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    count_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    count_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    count_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.495    count_reg[16]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.829 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.829    count_reg[20]_i_1_n_6
    SLICE_X0Y66          FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.499    14.846    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.062    15.145    count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  7.316    

Slack (MET) :             7.337ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.621     5.147    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    count_reg_n_0_[1]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    count_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    count_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    count_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.495    count_reg[16]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.808 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.808    count_reg[20]_i_1_n_4
    SLICE_X0Y66          FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.499    14.846    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.062    15.145    count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                  7.337    

Slack (MET) :             7.411ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.621     5.147    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    count_reg_n_0_[1]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    count_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    count_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    count_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.495    count_reg[16]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.734 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.734    count_reg[20]_i_1_n_5
    SLICE_X0Y66          FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.499    14.846    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.062    15.145    count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  7.411    

Slack (MET) :             7.427ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.621     5.147    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    count_reg_n_0_[1]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    count_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    count_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    count_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.495 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.495    count_reg[16]_i_1_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.718 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.718    count_reg[20]_i_1_n_7
    SLICE_X0Y66          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.499    14.846    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.272    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X0Y66          FDRE (Setup_fdre_C_D)        0.062    15.145    count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -7.718    
  -------------------------------------------------------------------
                         slack                                  7.427    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.621     5.147    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    count_reg_n_0_[1]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    count_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    count_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    count_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.715 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.715    count_reg[16]_i_1_n_6
    SLICE_X0Y65          FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.500    14.847    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    15.146    count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.621     5.147    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    count_reg_n_0_[1]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    count_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    count_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    count_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.694 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.694    count_reg[16]_i_1_n_4
    SLICE_X0Y65          FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.500    14.847    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    15.146    count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.621     5.147    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    count_reg_n_0_[1]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    count_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    count_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    count_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.620 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.620    count_reg[16]_i_1_n_5
    SLICE_X0Y65          FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.500    14.847    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    15.146    count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.620    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.621     5.147    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    count_reg_n_0_[1]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    count_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    count_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    count_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.381 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.381    count_reg[12]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.604 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.604    count_reg[16]_i_1_n_7
    SLICE_X0Y65          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.500    14.847    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    15.146    count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.621     5.147    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  count_reg[1]/Q
                         net (fo=1, routed)           0.762     6.365    count_reg_n_0_[1]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.039 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.039    count_reg[0]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.153 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.153    count_reg[4]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.267 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.267    count_reg[8]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.601 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.601    count_reg[12]_i_1_n_6
    SLICE_X0Y64          FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    F14                                               0.000    10.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.501    14.848    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.062    15.147    count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -7.601    
  -------------------------------------------------------------------
                         slack                                  7.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.475    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.789    count_reg_n_0_[0]
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.834    count[0]_i_2_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.904 r  count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.904    count_reg[0]_i_1_n_7
    SLICE_X0Y61          FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     1.991    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X0Y61          FDRE (Hold_fdre_C_D)         0.105     1.580    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.473    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.791    count_reg_n_0_[12]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.906 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.906    count_reg[12]_i_1_n_7
    SLICE_X0Y64          FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.988    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.473    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[8]/Q
                         net (fo=1, routed)           0.176     1.791    count_reg_n_0_[8]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.906 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.906    count_reg[8]_i_1_n_7
    SLICE_X0Y63          FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.988    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.473    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[16]/Q
                         net (fo=1, routed)           0.176     1.791    count_reg_n_0_[16]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.906 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.906    count_reg[16]_i_1_n_7
    SLICE_X0Y65          FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.987    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.586     1.472    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  count_reg[20]/Q
                         net (fo=1, routed)           0.176     1.790    count_reg_n_0_[20]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.905 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.905    count_reg[20]_i_1_n_7
    SLICE_X0Y66          FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.986    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.105     1.577    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.588     1.474    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_reg[4]/Q
                         net (fo=1, routed)           0.176     1.792    count_reg_n_0_[4]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.907 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.907    count_reg[4]_i_1_n_7
    SLICE_X0Y62          FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.858     1.989    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.105     1.579    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.589     1.475    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  count_reg[0]/Q
                         net (fo=1, routed)           0.173     1.789    count_reg_n_0_[0]
    SLICE_X0Y61          LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.834    count[0]_i_2_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.940 r  count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.940    count_reg[0]_i_1_n_6
    SLICE_X0Y61          FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.860     1.991    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  count_reg[1]/C
                         clock pessimism             -0.516     1.475    
    SLICE_X0Y61          FDRE (Hold_fdre_C_D)         0.105     1.580    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.473    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[12]/Q
                         net (fo=1, routed)           0.176     1.791    count_reg_n_0_[12]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.942 r  count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.942    count_reg[12]_i_1_n_6
    SLICE_X0Y64          FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.988    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  count_reg[13]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.473    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[8]/Q
                         net (fo=1, routed)           0.176     1.791    count_reg_n_0_[8]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.942 r  count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.942    count_reg[8]_i_1_n_6
    SLICE_X0Y63          FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.856     1.988    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.587     1.473    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[16]/Q
                         net (fo=1, routed)           0.176     1.791    count_reg_n_0_[16]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.942 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.942    count_reg[16]_i_1_n_6
    SLICE_X0Y65          FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.855     1.987    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  count_reg[17]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK12MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK12MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61     count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63     count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63     count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64     count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64     count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64     count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y64     count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y65     count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y63     count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y64     count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.687ns  (logic 4.335ns (64.821%)  route 2.352ns (35.179%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.616     5.142    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  count_reg[23]/Q
                         net (fo=2, routed)           0.681     6.279    count_reg[23]
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.152     6.431 r  led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     8.102    led1_OBUF
    F13                  OBUF (Prop_obuf_I_O)         3.727    11.829 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    11.829    led1
    F13                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.634ns  (logic 4.103ns (61.845%)  route 2.531ns (38.155%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.616     5.142    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  count_reg[22]/Q
                         net (fo=2, routed)           0.862     6.460    count_reg[22]
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     6.584 r  led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.670     8.253    led2_OBUF
    E13                  OBUF (Prop_obuf_I_O)         3.523    11.776 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000    11.776    led2
    E13                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.216ns  (logic 4.098ns (65.927%)  route 2.118ns (34.073%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.616     5.142    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.456     5.598 r  count_reg[21]/Q
                         net (fo=2, routed)           0.446     6.044    count_reg[21]
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.124     6.168 r  led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.671     7.840    led3_OBUF
    H15                  OBUF (Prop_obuf_I_O)         3.518    11.358 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000    11.358    led3
    H15                                                               r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.549ns  (logic 3.979ns (71.707%)  route 1.570ns (28.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.615     5.141    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  count_reg[24]/Q
                         net (fo=5, routed)           1.570     7.167    led0_OBUF
    E18                  OBUF (Prop_obuf_I_O)         3.523    10.690 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    10.690    led0
    E18                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.688ns  (logic 1.365ns (80.866%)  route 0.323ns (19.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.471    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  count_reg[24]/Q
                         net (fo=5, routed)           0.323     1.935    led0_OBUF
    E18                  OBUF (Prop_obuf_I_O)         1.224     3.159 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     3.159    led0
    E18                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.861ns  (logic 1.405ns (75.507%)  route 0.456ns (24.493%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.471    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  count_reg[24]/Q
                         net (fo=5, routed)           0.138     1.751    led0_OBUF
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.045     1.796 r  led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.317     2.113    led3_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.219     3.332 r  led3_OBUF_inst/O
                         net (fo=0)                   0.000     3.332    led3
    H15                                                               r  led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.982ns  (logic 1.410ns (71.125%)  route 0.572ns (28.875%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.471    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  count_reg[24]/Q
                         net (fo=5, routed)           0.237     1.849    led0_OBUF
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.045     1.894 r  led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.336     2.230    led2_OBUF
    E13                  OBUF (Prop_obuf_I_O)         1.224     3.454 r  led2_OBUF_inst/O
                         net (fo=0)                   0.000     3.454    led2
    E13                                                               r  led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.471ns (71.968%)  route 0.573ns (28.032%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK12MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    CLK12MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  CLK12MHZ_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.585     1.471    CLK12MHZ_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  count_reg[24]/Q
                         net (fo=5, routed)           0.237     1.849    led0_OBUF
    SLICE_X1Y66          LUT2 (Prop_lut2_I1_O)        0.042     1.891 r  led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.336     2.227    led1_OBUF
    F13                  OBUF (Prop_obuf_I_O)         1.288     3.515 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     3.515    led1
    F13                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------





