transcript off
onbreak {quit -force}
onerror {quit -force}
transcript on

vlib work
vlib activehdl/xpm
vlib activehdl/microblaze_v11_0_15
vlib activehdl/xil_defaultlib
vlib activehdl/lmb_v10_v3_0_15
vlib activehdl/lmb_bram_if_cntlr_v4_0_26
vlib activehdl/blk_mem_gen_v8_4_11
vlib activehdl/generic_baseblocks_v2_1_2
vlib activehdl/axi_infrastructure_v1_1_0
vlib activehdl/axi_register_slice_v2_1_35
vlib activehdl/fifo_generator_v13_2_13
vlib activehdl/axi_data_fifo_v2_1_35
vlib activehdl/axi_crossbar_v2_1_37
vlib activehdl/axi_lite_ipif_v3_0_4
vlib activehdl/axi_intc_v4_1_21
vlib activehdl/xlconcat_v2_1_7
vlib activehdl/mdm_v3_2_28
vlib activehdl/proc_sys_reset_v5_0_17
vlib activehdl/axi_uartlite_v2_0_39

vmap xpm activehdl/xpm
vmap microblaze_v11_0_15 activehdl/microblaze_v11_0_15
vmap xil_defaultlib activehdl/xil_defaultlib
vmap lmb_v10_v3_0_15 activehdl/lmb_v10_v3_0_15
vmap lmb_bram_if_cntlr_v4_0_26 activehdl/lmb_bram_if_cntlr_v4_0_26
vmap blk_mem_gen_v8_4_11 activehdl/blk_mem_gen_v8_4_11
vmap generic_baseblocks_v2_1_2 activehdl/generic_baseblocks_v2_1_2
vmap axi_infrastructure_v1_1_0 activehdl/axi_infrastructure_v1_1_0
vmap axi_register_slice_v2_1_35 activehdl/axi_register_slice_v2_1_35
vmap fifo_generator_v13_2_13 activehdl/fifo_generator_v13_2_13
vmap axi_data_fifo_v2_1_35 activehdl/axi_data_fifo_v2_1_35
vmap axi_crossbar_v2_1_37 activehdl/axi_crossbar_v2_1_37
vmap axi_lite_ipif_v3_0_4 activehdl/axi_lite_ipif_v3_0_4
vmap axi_intc_v4_1_21 activehdl/axi_intc_v4_1_21
vmap xlconcat_v2_1_7 activehdl/xlconcat_v2_1_7
vmap mdm_v3_2_28 activehdl/mdm_v3_2_28
vmap proc_sys_reset_v5_0_17 activehdl/proc_sys_reset_v5_0_17
vmap axi_uartlite_v2_0_39 activehdl/axi_uartlite_v2_0_39

vlog -work xpm  -sv2k12 "+incdir+../../../../../../Microblaze_task/ipshared/ec67/hdl" "+incdir+../../../../../../Microblaze_task/ipshared/a9be" "+incdir+C:/Xilinx/2025.1/Vivado/data/rsb/busdef" -l xpm -l microblaze_v11_0_15 -l xil_defaultlib -l lmb_v10_v3_0_15 -l lmb_bram_if_cntlr_v4_0_26 -l blk_mem_gen_v8_4_11 -l generic_baseblocks_v2_1_2 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_35 -l fifo_generator_v13_2_13 -l axi_data_fifo_v2_1_35 -l axi_crossbar_v2_1_37 -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_21 -l xlconcat_v2_1_7 -l mdm_v3_2_28 -l proc_sys_reset_v5_0_17 -l axi_uartlite_v2_0_39 \
"C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -93  \
"C:/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_VCOMP.vhd" \

vcom -work microblaze_v11_0_15 -93  \
"../../../../../../Microblaze_task/ipshared/75f6/hdl/microblaze_v11_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/Microblaze_task/ip/Microblaze_task_microblaze_0_0/sim/Microblaze_task_microblaze_0_0.vhd" \

vcom -work lmb_v10_v3_0_15 -93  \
"../../../../../../Microblaze_task/ipshared/b1c4/hdl/lmb_v10_v3_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/Microblaze_task/ip/Microblaze_task_dlmb_v10_0/sim/Microblaze_task_dlmb_v10_0.vhd" \
"../../../bd/Microblaze_task/ip/Microblaze_task_ilmb_v10_0/sim/Microblaze_task_ilmb_v10_0.vhd" \

vcom -work lmb_bram_if_cntlr_v4_0_26 -93  \
"../../../../../../Microblaze_task/ipshared/0e64/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/Microblaze_task/ip/Microblaze_task_dlmb_bram_if_cntlr_0/sim/Microblaze_task_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/Microblaze_task/ip/Microblaze_task_ilmb_bram_if_cntlr_0/sim/Microblaze_task_ilmb_bram_if_cntlr_0.vhd" \

vlog -work blk_mem_gen_v8_4_11  -v2k5 "+incdir+../../../../../../Microblaze_task/ipshared/ec67/hdl" "+incdir+../../../../../../Microblaze_task/ipshared/a9be" "+incdir+C:/Xilinx/2025.1/Vivado/data/rsb/busdef" -l xpm -l microblaze_v11_0_15 -l xil_defaultlib -l lmb_v10_v3_0_15 -l lmb_bram_if_cntlr_v4_0_26 -l blk_mem_gen_v8_4_11 -l generic_baseblocks_v2_1_2 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_35 -l fifo_generator_v13_2_13 -l axi_data_fifo_v2_1_35 -l axi_crossbar_v2_1_37 -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_21 -l xlconcat_v2_1_7 -l mdm_v3_2_28 -l proc_sys_reset_v5_0_17 -l axi_uartlite_v2_0_39 \
"../../../../../../Microblaze_task/ipshared/a32c/simulation/blk_mem_gen_v8_4.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../../../Microblaze_task/ipshared/ec67/hdl" "+incdir+../../../../../../Microblaze_task/ipshared/a9be" "+incdir+C:/Xilinx/2025.1/Vivado/data/rsb/busdef" -l xpm -l microblaze_v11_0_15 -l xil_defaultlib -l lmb_v10_v3_0_15 -l lmb_bram_if_cntlr_v4_0_26 -l blk_mem_gen_v8_4_11 -l generic_baseblocks_v2_1_2 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_35 -l fifo_generator_v13_2_13 -l axi_data_fifo_v2_1_35 -l axi_crossbar_v2_1_37 -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_21 -l xlconcat_v2_1_7 -l mdm_v3_2_28 -l proc_sys_reset_v5_0_17 -l axi_uartlite_v2_0_39 \
"../../../bd/Microblaze_task/ip/Microblaze_task_lmb_bram_0/sim/Microblaze_task_lmb_bram_0.v" \

vlog -work generic_baseblocks_v2_1_2  -v2k5 "+incdir+../../../../../../Microblaze_task/ipshared/ec67/hdl" "+incdir+../../../../../../Microblaze_task/ipshared/a9be" "+incdir+C:/Xilinx/2025.1/Vivado/data/rsb/busdef" -l xpm -l microblaze_v11_0_15 -l xil_defaultlib -l lmb_v10_v3_0_15 -l lmb_bram_if_cntlr_v4_0_26 -l blk_mem_gen_v8_4_11 -l generic_baseblocks_v2_1_2 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_35 -l fifo_generator_v13_2_13 -l axi_data_fifo_v2_1_35 -l axi_crossbar_v2_1_37 -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_21 -l xlconcat_v2_1_7 -l mdm_v3_2_28 -l proc_sys_reset_v5_0_17 -l axi_uartlite_v2_0_39 \
"../../../../../../Microblaze_task/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_infrastructure_v1_1_0  -v2k5 "+incdir+../../../../../../Microblaze_task/ipshared/ec67/hdl" "+incdir+../../../../../../Microblaze_task/ipshared/a9be" "+incdir+C:/Xilinx/2025.1/Vivado/data/rsb/busdef" -l xpm -l microblaze_v11_0_15 -l xil_defaultlib -l lmb_v10_v3_0_15 -l lmb_bram_if_cntlr_v4_0_26 -l blk_mem_gen_v8_4_11 -l generic_baseblocks_v2_1_2 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_35 -l fifo_generator_v13_2_13 -l axi_data_fifo_v2_1_35 -l axi_crossbar_v2_1_37 -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_21 -l xlconcat_v2_1_7 -l mdm_v3_2_28 -l proc_sys_reset_v5_0_17 -l axi_uartlite_v2_0_39 \
"../../../../../../Microblaze_task/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_register_slice_v2_1_35  -v2k5 "+incdir+../../../../../../Microblaze_task/ipshared/ec67/hdl" "+incdir+../../../../../../Microblaze_task/ipshared/a9be" "+incdir+C:/Xilinx/2025.1/Vivado/data/rsb/busdef" -l xpm -l microblaze_v11_0_15 -l xil_defaultlib -l lmb_v10_v3_0_15 -l lmb_bram_if_cntlr_v4_0_26 -l blk_mem_gen_v8_4_11 -l generic_baseblocks_v2_1_2 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_35 -l fifo_generator_v13_2_13 -l axi_data_fifo_v2_1_35 -l axi_crossbar_v2_1_37 -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_21 -l xlconcat_v2_1_7 -l mdm_v3_2_28 -l proc_sys_reset_v5_0_17 -l axi_uartlite_v2_0_39 \
"../../../../../../Microblaze_task/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work fifo_generator_v13_2_13  -v2k5 "+incdir+../../../../../../Microblaze_task/ipshared/ec67/hdl" "+incdir+../../../../../../Microblaze_task/ipshared/a9be" "+incdir+C:/Xilinx/2025.1/Vivado/data/rsb/busdef" -l xpm -l microblaze_v11_0_15 -l xil_defaultlib -l lmb_v10_v3_0_15 -l lmb_bram_if_cntlr_v4_0_26 -l blk_mem_gen_v8_4_11 -l generic_baseblocks_v2_1_2 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_35 -l fifo_generator_v13_2_13 -l axi_data_fifo_v2_1_35 -l axi_crossbar_v2_1_37 -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_21 -l xlconcat_v2_1_7 -l mdm_v3_2_28 -l proc_sys_reset_v5_0_17 -l axi_uartlite_v2_0_39 \
"../../../../../../Microblaze_task/ipshared/dc46/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_13 -93  \
"../../../../../../Microblaze_task/ipshared/dc46/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_13  -v2k5 "+incdir+../../../../../../Microblaze_task/ipshared/ec67/hdl" "+incdir+../../../../../../Microblaze_task/ipshared/a9be" "+incdir+C:/Xilinx/2025.1/Vivado/data/rsb/busdef" -l xpm -l microblaze_v11_0_15 -l xil_defaultlib -l lmb_v10_v3_0_15 -l lmb_bram_if_cntlr_v4_0_26 -l blk_mem_gen_v8_4_11 -l generic_baseblocks_v2_1_2 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_35 -l fifo_generator_v13_2_13 -l axi_data_fifo_v2_1_35 -l axi_crossbar_v2_1_37 -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_21 -l xlconcat_v2_1_7 -l mdm_v3_2_28 -l proc_sys_reset_v5_0_17 -l axi_uartlite_v2_0_39 \
"../../../../../../Microblaze_task/ipshared/dc46/hdl/fifo_generator_v13_2_rfs.v" \

vlog -work axi_data_fifo_v2_1_35  -v2k5 "+incdir+../../../../../../Microblaze_task/ipshared/ec67/hdl" "+incdir+../../../../../../Microblaze_task/ipshared/a9be" "+incdir+C:/Xilinx/2025.1/Vivado/data/rsb/busdef" -l xpm -l microblaze_v11_0_15 -l xil_defaultlib -l lmb_v10_v3_0_15 -l lmb_bram_if_cntlr_v4_0_26 -l blk_mem_gen_v8_4_11 -l generic_baseblocks_v2_1_2 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_35 -l fifo_generator_v13_2_13 -l axi_data_fifo_v2_1_35 -l axi_crossbar_v2_1_37 -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_21 -l xlconcat_v2_1_7 -l mdm_v3_2_28 -l proc_sys_reset_v5_0_17 -l axi_uartlite_v2_0_39 \
"../../../../../../Microblaze_task/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_37  -v2k5 "+incdir+../../../../../../Microblaze_task/ipshared/ec67/hdl" "+incdir+../../../../../../Microblaze_task/ipshared/a9be" "+incdir+C:/Xilinx/2025.1/Vivado/data/rsb/busdef" -l xpm -l microblaze_v11_0_15 -l xil_defaultlib -l lmb_v10_v3_0_15 -l lmb_bram_if_cntlr_v4_0_26 -l blk_mem_gen_v8_4_11 -l generic_baseblocks_v2_1_2 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_35 -l fifo_generator_v13_2_13 -l axi_data_fifo_v2_1_35 -l axi_crossbar_v2_1_37 -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_21 -l xlconcat_v2_1_7 -l mdm_v3_2_28 -l proc_sys_reset_v5_0_17 -l axi_uartlite_v2_0_39 \
"../../../../../../Microblaze_task/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../../../Microblaze_task/ipshared/ec67/hdl" "+incdir+../../../../../../Microblaze_task/ipshared/a9be" "+incdir+C:/Xilinx/2025.1/Vivado/data/rsb/busdef" -l xpm -l microblaze_v11_0_15 -l xil_defaultlib -l lmb_v10_v3_0_15 -l lmb_bram_if_cntlr_v4_0_26 -l blk_mem_gen_v8_4_11 -l generic_baseblocks_v2_1_2 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_35 -l fifo_generator_v13_2_13 -l axi_data_fifo_v2_1_35 -l axi_crossbar_v2_1_37 -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_21 -l xlconcat_v2_1_7 -l mdm_v3_2_28 -l proc_sys_reset_v5_0_17 -l axi_uartlite_v2_0_39 \
"../../../bd/Microblaze_task/ip/Microblaze_task_microblaze_0_axi_periph_imp_xbar_0/sim/Microblaze_task_microblaze_0_axi_periph_imp_xbar_0.v" \

vcom -work axi_lite_ipif_v3_0_4 -93  \
"../../../../../../Microblaze_task/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work axi_intc_v4_1_21 -93  \
"../../../../../../Microblaze_task/ipshared/9eb6/hdl/axi_intc_v4_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/Microblaze_task/ip/Microblaze_task_microblaze_0_axi_intc_0/sim/Microblaze_task_microblaze_0_axi_intc_0.vhd" \

vlog -work xlconcat_v2_1_7  -v2k5 "+incdir+../../../../../../Microblaze_task/ipshared/ec67/hdl" "+incdir+../../../../../../Microblaze_task/ipshared/a9be" "+incdir+C:/Xilinx/2025.1/Vivado/data/rsb/busdef" -l xpm -l microblaze_v11_0_15 -l xil_defaultlib -l lmb_v10_v3_0_15 -l lmb_bram_if_cntlr_v4_0_26 -l blk_mem_gen_v8_4_11 -l generic_baseblocks_v2_1_2 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_35 -l fifo_generator_v13_2_13 -l axi_data_fifo_v2_1_35 -l axi_crossbar_v2_1_37 -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_21 -l xlconcat_v2_1_7 -l mdm_v3_2_28 -l proc_sys_reset_v5_0_17 -l axi_uartlite_v2_0_39 \
"../../../../../../Microblaze_task/ipshared/9c1a/hdl/xlconcat_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../../../Microblaze_task/ipshared/ec67/hdl" "+incdir+../../../../../../Microblaze_task/ipshared/a9be" "+incdir+C:/Xilinx/2025.1/Vivado/data/rsb/busdef" -l xpm -l microblaze_v11_0_15 -l xil_defaultlib -l lmb_v10_v3_0_15 -l lmb_bram_if_cntlr_v4_0_26 -l blk_mem_gen_v8_4_11 -l generic_baseblocks_v2_1_2 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_35 -l fifo_generator_v13_2_13 -l axi_data_fifo_v2_1_35 -l axi_crossbar_v2_1_37 -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_21 -l xlconcat_v2_1_7 -l mdm_v3_2_28 -l proc_sys_reset_v5_0_17 -l axi_uartlite_v2_0_39 \
"../../../bd/Microblaze_task/ip/Microblaze_task_microblaze_0_xlconcat_0/sim/Microblaze_task_microblaze_0_xlconcat_0.v" \

vcom -work mdm_v3_2_28 -93  \
"../../../../../../Microblaze_task/ipshared/00dd/hdl/mdm_v3_2_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/Microblaze_task/ip/Microblaze_task_mdm_1_0/sim/Microblaze_task_mdm_1_0.vhd" \

vlog -work xil_defaultlib  -v2k5 "+incdir+../../../../../../Microblaze_task/ipshared/ec67/hdl" "+incdir+../../../../../../Microblaze_task/ipshared/a9be" "+incdir+C:/Xilinx/2025.1/Vivado/data/rsb/busdef" -l xpm -l microblaze_v11_0_15 -l xil_defaultlib -l lmb_v10_v3_0_15 -l lmb_bram_if_cntlr_v4_0_26 -l blk_mem_gen_v8_4_11 -l generic_baseblocks_v2_1_2 -l axi_infrastructure_v1_1_0 -l axi_register_slice_v2_1_35 -l fifo_generator_v13_2_13 -l axi_data_fifo_v2_1_35 -l axi_crossbar_v2_1_37 -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_21 -l xlconcat_v2_1_7 -l mdm_v3_2_28 -l proc_sys_reset_v5_0_17 -l axi_uartlite_v2_0_39 \
"../../../bd/Microblaze_task/ip/Microblaze_task_clk_wiz_1_0/Microblaze_task_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/Microblaze_task/ip/Microblaze_task_clk_wiz_1_0/Microblaze_task_clk_wiz_1_0.v" \

vcom -work proc_sys_reset_v5_0_17 -93  \
"../../../../../../Microblaze_task/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/Microblaze_task/ip/Microblaze_task_rst_clk_wiz_1_100M_0/sim/Microblaze_task_rst_clk_wiz_1_100M_0.vhd" \

vcom -work axi_uartlite_v2_0_39 -93  \
"../../../../../../Microblaze_task/ipshared/eab1/hdl/axi_uartlite_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  \
"../../../bd/Microblaze_task/ip/Microblaze_task_axi_uartlite_0_0/sim/Microblaze_task_axi_uartlite_0_0.vhd" \
"../../../bd/Microblaze_task/sim/Microblaze_task.vhd" \

vlog -work xil_defaultlib \
"glbl.v"

