// Seed: 2786639040
module module_0 #(
    parameter id_2 = 32'd28
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  inout wire id_1;
  logic [7:0][-1 : ~  id_2] id_3;
  initial id_3[-1==-1 :-1] <= 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd19,
    parameter id_3 = 32'd25,
    parameter id_4 = 32'd69
) (
    input wor _id_0,
    output supply0 id_1
);
  wire [id_0 : -1] _id_3;
  assign id_3 = id_3;
  wire ["" ==  id_3 : 1] _id_4;
  assign id_4 = id_3;
  parameter id_5 = -1;
  timeunit 1ps;
  wire id_6;
  tri  id_7;
  module_0 modCall_1 (
      id_5,
      id_4
  );
  assign modCall_1.id_2 = 0;
  assign id_7 = (-1);
  logic [id_4 : id_4] id_8;
  ;
endmodule
