|ifu
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => pc[10].CLK
clk => pc[11].CLK
clk => pc[12].CLK
clk => pc[13].CLK
clk => pc[14].CLK
clk => pc[15].CLK
clk => pc[16].CLK
clk => pc[17].CLK
clk => pc[18].CLK
clk => pc[19].CLK
clk => pc[20].CLK
clk => pc[21].CLK
clk => pc[22].CLK
clk => pc[23].CLK
clk => pc[24].CLK
clk => pc[25].CLK
clk => pc[26].CLK
clk => pc[27].CLK
clk => pc[28].CLK
clk => pc[29].CLK
clk => pc[30].CLK
clk => pc[31].CLK
ins_rd => ins_rd.IN1
instruction[0] << ifu_mem:mem.port2
instruction[1] << ifu_mem:mem.port2
instruction[2] << ifu_mem:mem.port2
instruction[3] << ifu_mem:mem.port2
instruction[4] << ifu_mem:mem.port2
instruction[5] << ifu_mem:mem.port2
instruction[6] << ifu_mem:mem.port2
instruction[7] << ifu_mem:mem.port2
instruction[8] << ifu_mem:mem.port2
instruction[9] << ifu_mem:mem.port2
instruction[10] << ifu_mem:mem.port2
instruction[11] << ifu_mem:mem.port2
instruction[12] << ifu_mem:mem.port2
instruction[13] << ifu_mem:mem.port2
instruction[14] << ifu_mem:mem.port2
instruction[15] << ifu_mem:mem.port2
instruction[16] << ifu_mem:mem.port2
instruction[17] << ifu_mem:mem.port2
instruction[18] << ifu_mem:mem.port2
instruction[19] << ifu_mem:mem.port2
instruction[20] << ifu_mem:mem.port2
instruction[21] << ifu_mem:mem.port2
instruction[22] << ifu_mem:mem.port2
instruction[23] << ifu_mem:mem.port2
instruction[24] << ifu_mem:mem.port2
instruction[25] << ifu_mem:mem.port2
instruction[26] << ifu_mem:mem.port2
instruction[27] << ifu_mem:mem.port2
instruction[28] << ifu_mem:mem.port2
instruction[29] << ifu_mem:mem.port2
instruction[30] << ifu_mem:mem.port2
instruction[31] << ifu_mem:mem.port2


|ifu|ifu_mem:mem
pc[0] => Add0.IN64
pc[0] => Mux8.IN4
pc[0] => Mux9.IN4
pc[0] => Mux10.IN4
pc[0] => Mux11.IN4
pc[0] => Mux12.IN4
pc[0] => Mux13.IN4
pc[0] => Mux14.IN4
pc[0] => Mux15.IN4
pc[0] => Add2.IN64
pc[0] => Mux24.IN4
pc[0] => Mux25.IN4
pc[0] => Mux26.IN4
pc[0] => Mux27.IN4
pc[0] => Mux28.IN4
pc[0] => Mux29.IN4
pc[0] => Mux30.IN4
pc[0] => Mux31.IN4
pc[1] => Add0.IN63
pc[1] => Add1.IN62
pc[1] => Add2.IN63
pc[1] => Mux24.IN3
pc[1] => Mux25.IN3
pc[1] => Mux26.IN3
pc[1] => Mux27.IN3
pc[1] => Mux28.IN3
pc[1] => Mux29.IN3
pc[1] => Mux30.IN3
pc[1] => Mux31.IN3
pc[2] => Add0.IN62
pc[2] => Add1.IN61
pc[2] => Add2.IN62
pc[2] => Mux24.IN2
pc[2] => Mux25.IN2
pc[2] => Mux26.IN2
pc[2] => Mux27.IN2
pc[2] => Mux28.IN2
pc[2] => Mux29.IN2
pc[2] => Mux30.IN2
pc[2] => Mux31.IN2
pc[3] => Add0.IN61
pc[3] => Add1.IN60
pc[3] => Add2.IN61
pc[3] => Mux24.IN1
pc[3] => Mux25.IN1
pc[3] => Mux26.IN1
pc[3] => Mux27.IN1
pc[3] => Mux28.IN1
pc[3] => Mux29.IN1
pc[3] => Mux30.IN1
pc[3] => Mux31.IN1
pc[4] => Add0.IN60
pc[4] => Add1.IN59
pc[4] => Add2.IN60
pc[4] => Mux24.IN0
pc[4] => Mux25.IN0
pc[4] => Mux26.IN0
pc[4] => Mux27.IN0
pc[4] => Mux28.IN0
pc[4] => Mux29.IN0
pc[4] => Mux30.IN0
pc[4] => Mux31.IN0
pc[5] => Add0.IN59
pc[5] => Add1.IN58
pc[5] => Add2.IN59
pc[6] => Add0.IN58
pc[6] => Add1.IN57
pc[6] => Add2.IN58
pc[7] => Add0.IN57
pc[7] => Add1.IN56
pc[7] => Add2.IN57
pc[8] => Add0.IN56
pc[8] => Add1.IN55
pc[8] => Add2.IN56
pc[9] => Add0.IN55
pc[9] => Add1.IN54
pc[9] => Add2.IN55
pc[10] => Add0.IN54
pc[10] => Add1.IN53
pc[10] => Add2.IN54
pc[11] => Add0.IN53
pc[11] => Add1.IN52
pc[11] => Add2.IN53
pc[12] => Add0.IN52
pc[12] => Add1.IN51
pc[12] => Add2.IN52
pc[13] => Add0.IN51
pc[13] => Add1.IN50
pc[13] => Add2.IN51
pc[14] => Add0.IN50
pc[14] => Add1.IN49
pc[14] => Add2.IN50
pc[15] => Add0.IN49
pc[15] => Add1.IN48
pc[15] => Add2.IN49
pc[16] => Add0.IN48
pc[16] => Add1.IN47
pc[16] => Add2.IN48
pc[17] => Add0.IN47
pc[17] => Add1.IN46
pc[17] => Add2.IN47
pc[18] => Add0.IN46
pc[18] => Add1.IN45
pc[18] => Add2.IN46
pc[19] => Add0.IN45
pc[19] => Add1.IN44
pc[19] => Add2.IN45
pc[20] => Add0.IN44
pc[20] => Add1.IN43
pc[20] => Add2.IN44
pc[21] => Add0.IN43
pc[21] => Add1.IN42
pc[21] => Add2.IN43
pc[22] => Add0.IN42
pc[22] => Add1.IN41
pc[22] => Add2.IN42
pc[23] => Add0.IN41
pc[23] => Add1.IN40
pc[23] => Add2.IN41
pc[24] => Add0.IN40
pc[24] => Add1.IN39
pc[24] => Add2.IN40
pc[25] => Add0.IN39
pc[25] => Add1.IN38
pc[25] => Add2.IN39
pc[26] => Add0.IN38
pc[26] => Add1.IN37
pc[26] => Add2.IN38
pc[27] => Add0.IN37
pc[27] => Add1.IN36
pc[27] => Add2.IN37
pc[28] => Add0.IN36
pc[28] => Add1.IN35
pc[28] => Add2.IN36
pc[29] => Add0.IN35
pc[29] => Add1.IN34
pc[29] => Add2.IN35
pc[30] => Add0.IN34
pc[30] => Add1.IN33
pc[30] => Add2.IN34
pc[31] => Add0.IN33
pc[31] => Add1.IN32
pc[31] => Add2.IN33
ins_rd => ~NO_FANOUT~
instruction[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


