[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   4993       tick       3011020       1393494       1346817       3011020 
      2   4993       tick       4372385       2136417       2117857       4372385 
      3   4993       tick       4366810       2132451       2111700       4366810 
      4   4993       tick       4368016       2134001       2112771       4368016 
      5   4993       tick       4371223       2135482       2115214       4371223 
      6   4993       tick       4369877       2133735       2114540       4369877 
      7   4993       tick       4366324       2132285       2110443       4366324 
      8   4993       tick       4362332       2130414       2111068       4362332 
      9   4993       tick       4365929       2132619       2111741       4365929 
     10   4993       tick       4359985       2129454       2112436       4359985 
     11   4993       tick       4359540       2129738       2114299       4359540 
     12   4993       tick       4286868       2093251       2078525       4286868 
     13   4993       tick       4445406       2170942       2154538       4445406 
     14   4993       tick       4361023       2129982       2106723       4361023 
     15   4993       tick       4364560       2132101       2109724       4364560 
     16   4993       tick       4364130       2130776       2110587       4364130 
     17   4993       tick       4360800       2129401       2112149       4360800 
     18   4993       tick       4360163       2129269       2112434       4360163 
     19   4993       tick       4363977       2131287       2112068       4363977 
     20   4993       tick       4362010       2130783       2114453       4362010 
     21   4993       tick       4160408       2031969       2014307       4160408 
     22   4993       exit             0             0             0             0 
