# Verilog_WEEK04<br/>
D-flip flop's verilog code and its testbench (L1 & L2)<br/>
JK-flip flop's verilog code and its testbench (L3 & L4)<br/>
T-flip flop's verilog code and its testbench which are not triggered  (L5 & L6)<br/>
T-flip flop's verilog code and its testbench which are triggered  (L7 & L8)<br/>

Ignore README File while reading sequence of files
