Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/KOUSTAV/Desktop/Verilog projects/multiplier_dp_cp/multiplier_dp_cp.srcs/sim_1/new/tb.v" Line 37
