<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script>var _ez_ab_test = 'mod41-c'</script>
<script>var __ezHttpConsent={setByCat:function(src,tagType,attributes,category,force){var setScript=function(){if(force||window.ezTcfConsent[category]){var scriptElement=document.createElement(tagType);scriptElement.src=src;attributes.forEach(function(attr){for(var key in attr){if(attr.hasOwnProperty(key)){scriptElement.setAttribute(key,attr[key]);}}});var firstScript=document.getElementsByTagName(tagType)[0];firstScript.parentNode.insertBefore(scriptElement,firstScript);}};if(force||(window.ezTcfConsent&&window.ezTcfConsent.loaded)){setScript();}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){setScript();}else{console.error("cannot get ez consent data");force=true;setScript();}});}else{force=true;setScript();console.error("getEzConsentData is not a function");}},};</script>
<script>var ezTcfConsent=window.ezTcfConsent?window.ezTcfConsent:{loaded:false,store_info:false,develop_and_improve_services:false,measure_ad_performance:false,measure_content_performance:false,select_basic_ads:false,create_ad_profile:false,select_personalized_ads:false,create_content_profile:false,select_personalized_content:false,understand_audiences:false,use_limited_data_to_select_content:false,};function getEzConsentData(){return new Promise(function(resolve){document.addEventListener("ezConsentEvent",function(event){var ezTcfConsent=event.detail.ezTcfConsent;resolve(ezTcfConsent);});});}</script>
<script>function _setEzCookies(ezConsentData){var cookies=[{name:"ezoadgid_86609",value:"-1; Path=/; Domain=wikichip.org; Expires=Sun, 25 Feb 2024 01:12:19 UTC",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"ezoref_86609",value:"; Path=/; Domain=wikichip.org; Expires=Sun, 25 Feb 2024 02:42:19 UTC",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"ezosuibasgeneris-1",value:"191082d8-57f9-4d89-6d75-9f780ffcbaa0; Path=/; Domain=wikichip.org; Expires=Mon, 24 Feb 2025 00:42:19 UTC; Secure; SameSite=None",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"ezoab_86609",value:"mod41-c; Path=/; Domain=wikichip.org; Expires=Sun, 25 Feb 2024 02:42:19 UTC",tcfCategory:"store_info",isEzoic:"true",},{name:"active_template::86609",value:"pub_site.1708821739; Path=/; Domain=wikichip.org; Expires=Tue, 27 Feb 2024 00:42:19 UTC",tcfCategory:"store_info",isEzoic:"true",},{name:"ezopvc_86609",value:"1; Path=/; Domain=wikichip.org; Expires=Sun, 25 Feb 2024 01:12:20 UTC",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"lp_86609",value:"/wiki/Socket_TR4; Path=/; Domain=wikichip.org; Expires=Sun, 25 Feb 2024 01:12:20 UTC",tcfCategory:"store_info",isEzoic:"true",},{name:"ezovuuidtime_86609",value:"1708821740; Path=/; Domain=wikichip.org; Expires=Tue, 27 Feb 2024 00:42:20 UTC",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"ezovuuid_86609",value:"821610f3-2f00-4cdb-7336-83757a07b7db; Path=/; Domain=wikichip.org; Expires=Sun, 25 Feb 2024 01:12:20 UTC",tcfCategory:"understand_audiences",isEzoic:"true",}];for(var i=0;i<cookies.length;i++){var cookie=cookies[i];if(ezConsentData&&ezConsentData.loaded&&ezConsentData[cookie.tcfCategory]){document.cookie=cookie.name+"="+cookie.value;}}}
if(window.ezTcfConsent&&window.ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else{console.error("cannot get ez consent data");_setEzCookies(window.ezTcfConsent);}});}else{console.error("getEzConsentData is not a function");_setEzCookies(window.ezTcfConsent);}</script>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=true;window.__ezScriptHost="//www.ezojs.com";__ez.queue=function(){var e=0,i=0,t=[],n=!1,o=[],r=[],s=!0,a=function(e,i,n,o,r,s,a){var l=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,d=this;this.name=e,this.funcName=i,this.parameters=null===n?null:p(n)?n:[n],this.isBlock=o,this.blockedBy=r,this.deleteWhenComplete=s,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.fWindow=l,this.isTimeDelay=!1,this.process=function(){f("... func = "+e),d.isInitialized=!0,d.isComplete=!0,f("... func.apply: "+e);var i=d.funcName.split("."),n=null,o=this.fWindow||window;i.length>3||(n=3===i.length?o[i[0]][i[1]][i[2]]:2===i.length?o[i[0]][i[1]]:o[d.funcName]),null!=n&&n.apply(null,this.parameters),!0===d.deleteWhenComplete&&delete t[e],!0===d.isBlock&&(f("----- F'D: "+d.name),u())}},l=function(e,i,t,n,o,r,s){var a=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,l=this;this.name=e,this.path=i,this.async=o,this.defer=r,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=s,this.fWindow=a,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)&&"banger.js"!==this.name?window.__ezScriptHost+e:e},this.process=function(){l.isInitialized=!0,f("... file = "+e);var i=this.fWindow?this.fWindow.document:document,t=i.createElement("script");t.src=this.getSrc(this.path),!0===o?t.async=!0:!0===r&&(t.defer=!0),t.onerror=function(){var e={url:window.location.href,name:l.name,path:l.path,user_agent:window.navigator.userAgent};"undefined"!=typeof _ezaq&&(e.pageview_id=_ezaq.page_view_id);var i=encodeURIComponent(JSON.stringify(e)),t=new XMLHttpRequest;t.open("GET","//g.ezoic.net/ezqlog?d="+i,!0),t.send(),f("----- ERR'D: "+l.name),l.isError=!0,!0===l.isBlock&&u()},t.onreadystatechange=t.onload=function(){var e=t.readyState;f("----- F'D: "+l.name),e&&!/loaded|complete/.test(e)||(l.isComplete=!0,!0===l.isBlock&&u())},i.getElementsByTagName("head")[0].appendChild(t)}},d=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function c(e){!0!==h(e)&&0!=s&&e.process()}function h(e){if(!0===e.isTimeDelay&&!1===n)return f(e.name+" blocked = TIME DELAY!"),!0;if(p(e.blockedBy))for(var i=0;i<e.blockedBy.length;i++){var o=e.blockedBy[i];if(!1===t.hasOwnProperty(o))return f(e.name+" blocked = "+o),!0;if(!0===e.proceedIfError&&!0===t[o].isError)return!1;if(!1===t[o].isComplete)return f(e.name+" blocked = "+o),!0}return!1}function f(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function u(){++e>200||(f("let's go"),m(o),m(r))}function m(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||h(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?f(t.name+": error"):!0===t.isComplete?f(t.name+": complete already"):!0===t.isInitialized&&f(t.name+": initialized already"):t.process()}}function p(e){return"[object Array]"==Object.prototype.toString.call(e)}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,f("TDELAY -----"),u()}),5e3)}),!1),{addFile:function(e,i,n,s,a,d,h,f,u){var m=new l(e,i,n,s,a,d,h,u);!0===f?o[e]=m:r[e]=m,t[e]=m,c(m)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,f(e+" ...  FILE! TDELAY"),r[e]=n,t[e]=n,c(n)},addFunc:function(e,n,s,l,d,h,f,u,m,p){!0===h&&(e=e+"_"+i++);var w=new a(e,n,s,l,d,f,u,p);!0===m?o[e]=w:r[e]=w,t[e]=w,c(w)},addDelayFunc:function(e,i,n){var o=new a(e,i,n,!1,[],!0,!0);o.isTimeDelay=!0,f(e+" ...  FUNCTION! TDELAY"),r[e]=o,t[e]=o,c(o)},items:t,processAll:u,setallowLoad:function(e){s=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?f(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new d(e,!0);f("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&h(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=5', true, [], true, false, true, false);__ez.queue.addFile('/parsonsmaize/abilene.js', '/parsonsmaize/abilene.js?gcb=195-3&cb=33', true, [], true, false, true, false);</script>
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">window._ezaq = Object.assign({}, typeof window._ezaq !== "undefined" ? window._ezaq : {}, {"ad_cache_level":1,"domain_id":86609,"ezcache_level":0,"ezcache_skip_code":0,"has_bad_image":0,"has_bad_words":0,"is_sitespeed":0,"lt_cache_level":0,"page_view_id":"072e8757-f7fe-4f3d-736a-8fddc13525cc","response_size_orig":128090,"response_time_orig":169,"template_id":5,"url":"/wiki/Socket_TR4","visit_uuid":"821610f3-2f00-4cdb-7336-83757a07b7db","word_count":0,"worst_bad_word_level":0});__ez.queue.markLoaded('ezaqBaseReady');</script>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>__ez.queue.addFile('/parsonsmaize/mulvane.js', '/parsonsmaize/mulvane.js?gcb=195-3&cb=6', true, ['/parsonsmaize/abilene.js'], true, false, true, false);__ez.queue.addFile('/parsonsmaize/olathe.js', '/parsonsmaize/olathe.js?gcb=195-3&cb=24', false, ['/parsonsmaize/abilene.js','/parsonsmaize/mulvane.js'], true, false, true, false);__ez.queue.addFile('/porpoiseant/et.js', '/porpoiseant/et.js?gcb=195-3&cb=2', false, [], true, false, true, false);!function(){var e=function(e,i,t){var o=[],n=null;return{Add:function(t,d){var a=arguments.length>2&&void 0!==arguments[2]?arguments[2]:null;if(__ez.dot.isDefined(t)&&__ez.dot.isValid(d))if(n==t&&o.length>0&&o[o.length-1].data.length+d.length<=5)o[o.length-1].data=o[o.length-1].data.concat(__ez.dot.dataToStr(d));else{var _={type:e,domain_id:__ez.dot.getDID(),t_epoch:__ez.dot.getEpoch(0),data:__ez.dot.dataToStr(d)};_[i]=t,a&&a.hasOwnProperty("impression_id")&&a.hasOwnProperty("ad_unit")&&(_.impression_id=a.impression_id.toString(),_.unit=a.ad_unit),o.push(_),n=t}},Fire:function(){if(void 0===document.visibilityState||"prerender"!==document.visibilityState){if(__ez.dot.isDefined(o)&&o.length>0)for(;o.length>0;){var e=5;e>o.length&&(e=o.length);var i=o.splice(0,e),n=__ez.dot.getURL(t)+"?orig="+(!0===__ez.template.isOrig?1:0)+"&v="+btoa(JSON.stringify(i));__ez.dot.Fire(n)}o=[]}}}};__ez.vep=e("video","video_impression_id","/detroitchicago/grapefruit.gif"),__ez.vaep=e("video-ad","video_ad_impression_id","/porpoiseant/lemon.gif"),__ez.osvaep=e("outstream-video-ad","video_ad_impression_id","/porpoiseant/tangerine.gif")}();</script><script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>__ez.queue.addFile('/detroitchicago/wichita.js', '/detroitchicago/wichita.js?gcb=195-3&cb=12', false, ['/parsonsmaize/abilene.js'], true, false, true, false);__ez.queue.addFile('/detroitchicago/raleigh.js', '/detroitchicago/raleigh.js?gcb=195-3&cb=7', false, ['/parsonsmaize/abilene.js'], true, false, true, false);__ez.queue.addFile('/detroitchicago/vista.js', '/detroitchicago/vista.js?gcb=195-3&cb=6', false, ['/parsonsmaize/abilene.js'], true, false, true, false);</script><base href="/wiki/Socket_TR4"/>

<title>Socket TR4 (SP3r2, sTR4) - Packages - AMD - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"amd/packages/socket_tr4","wgTitle":"amd/packages/socket tr4","wgCurRevisionId":101191,"wgRevisionId":101191,"wgArticleId":31030,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["all ic packages","Articles with empty sections","amd"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"amd/packages/socket_tr4","wgRelevantArticleId":31030,"wgRequestId":"89035d72895f68464b273c3a","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"Socket_TR4","wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgInternalRedirectTargetUrl":"/wiki/amd/packages/socket_tr4"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.cite.styles":"ready","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["mediawiki.action.view.redirect","ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.cite.styles%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="amd/packages/socket tr4" href="/w/index.php?title=Special:ExportRDF/amd/packages/socket_tr4&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="/w/api.php?action=rsd"/>
<link rel="canonical" href="/wiki/amd/packages/socket_tr4"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="/w/resources/assets/og_wikichip_logo.png"/>
<meta property="og:image" content="/w/resources/assets/og_wikichip_logo.png"/>
<meta property="og:title" content="Socket TR4 (SP3r2, sTR4) - Packages - AMD - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="Socket TR4 a.k.a. Socket SP3r2 and sTR4 is a microprocessor socket designed by AMD for their first and second generation Ryzen Threadripper high-end desktop processors. It was superseeded by Socket sTRX4. Contemporary mainstream desktop processors use Socket AM4, server processors Socket SP3."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type='text/javascript'>
var ezoTemplate = 'orig_site';
var ezouid = '1';
var ezoFormfactor = '1';
</script><script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script>
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">var _ezaq = window._ezaq = Object.assign({}, typeof window._ezaq !== "undefined" ? window._ezaq : {}, {"ab_test_id":"mod41-c","ad_cache_level":1,"ad_lazyload_version":0,"ad_load_version":0,"city":"Ashburn","country":"US","days_since_last_visit":-1,"domain_id":86609,"domain_test_group":20230808,"engaged_time_visit":0,"ezcache_level":0,"ezcache_skip_code":0,"form_factor_id":1,"framework_id":1,"has_bad_image":0,"has_bad_words":0,"is_embed":false,"is_return_visitor":false,"is_sitespeed":0,"last_page_load":"","last_pageview_id":"","lt_cache_level":0,"metro_code":511,"page_ad_positions":"","page_view_count":0,"page_view_id":"072e8757-f7fe-4f3d-736a-8fddc13525cc","position_selection_id":0,"postal_code":"20149","pv_event_count":0,"response_size_orig":128090,"response_time_orig":169,"serverid":"i-0c0e1d3be7dafe91d","state":"VA","t_epoch":1708821739,"template_id":5,"time_on_site_visit":0,"url":"/wiki/Socket_TR4","visit_uuid":"821610f3-2f00-4cdb-7336-83757a07b7db","word_count":4999,"worst_bad_word_level":0});__ez.queue.markLoaded('ezaqReady');var _ezExtraQueries = "&ez_orig=1";</script>
<script data-ezscrex='false' data-pagespeed-no-defer data-cfasync='false'>function create_ezolpl() {
	var d = new Date();
	d.setTime(d.getTime() + 365 * 24 * 60 * 60 * 1000);
	var expires = "expires=" + d.toUTCString();
	__ez.ck.setByCat(
	  "ezux_lpl_86609",
	  new Date().getTime() +
		"|" +
		_ezaq.page_view_id +
		"|" +
		_ezaq.is_return_visitor +
		"; " +
		expires,
	  "understand_audiences",
	  false
	);
  }
  function attach_ezolpl() {
	if (document.readyState === "complete") {
	  create_ezolpl();
	  return;
	}
	window.addEventListener("load", create_ezolpl);
  }  

__ez.queue.addFunc("attach_ezolpl", "attach_ezolpl", null, false, ['/detroitchicago/boise.js'], true, false, false, false);
</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-amd_packages_socket_tr4 rootpage-amd skin-WikiChip2 action-view">
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<div id="ezoic-pub-ad-placeholder-138">
                <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                <ins class="adsbygoogle" style="display:block;" data-ad-client="ca-pub-1951113009523412" data-ad-slot="1822985275" data-ad-format="auto"></ins>
                <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
		</div>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel">Intel</a></li>
                                    <li><a href="/wiki/amd">AMD</a></li>
                                    <li><a href="/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/amd/packages/socket_tr4">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:amd/packages/socket_tr4"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=amd/packages/socket_tr4&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=amd%2Fpackages%2Fsocket+tr4"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/amd/packages/socket_tr4"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/amd/packages/socket_tr4"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=amd/packages/socket_tr4&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=amd/packages/socket_tr4&amp;oldid=101191"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=amd/packages/socket_tr4&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:amd-2Fpackages-2Fsocket-5Ftr4"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    Socket TR4 (SP3r2, sTR4) - Packages - AMD    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/amd" title="amd">amd</a></span><span class="mw-redirectedfrom">(Redirected from <a href="/w/index.php?title=Socket_TR4&amp;redirect=no" class="mw-redirect" title="Socket TR4">Socket TR4</a>)</span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div id="wc_out_template1"></div><table class="infobox"><tbody><tr><td colspan="2"><small style="float: left; font-weight: bold;"><a href="/wiki/Special:FormEdit/package/amd/packages/socket_tr4" title="Special:FormEdit/package/amd/packages/socket tr4"><i class="fa fa-edit"></i>Edit Values</a></small></td></tr><tr><td class="header-main" colspan="2">Socket TR4</td></tr><tr><td class="header" colspan="2">General Info</td></tr><tr><td class="label">Designer</td><td style="width: 99%;"><a href="/wiki/amd" title="amd">AMD</a></td></tr><tr><td class="label">Introduction</td><td>May 16, 2017 (announced)<br/>August 10, 2017 (launched)</td></tr><tr><td class="label">Market</td><td>Desktop, Workstation</td></tr><tr><td class="label">Microarchitecture</td><td><a href="/wiki/amd/microarchitectures/zen" title="amd/microarchitectures/zen">Zen</a>, <a href="/wiki/amd/microarchitectures/zen%2B" title="amd/microarchitectures/zen+">Zen+</a></td></tr><tr><td class="label"><abbr title="Thermal Design Power">TDP</abbr></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="180,000&amp;#160;mW 0.241&amp;#160;hp 0.18&amp;#160;kW "><span class="smwtext">180 W</span><div class="smwttcontent">180,000 mW <br/>0.241 hp <br/>0.18 kW <br/></div></span>, <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="250,000&amp;#160;mW 0.335&amp;#160;hp 0.25&amp;#160;kW "><span class="smwtext">250 W</span><div class="smwttcontent">250,000 mW <br/>0.335 hp <br/>0.25 kW <br/></div></span></td></tr><tr><td class="header" colspan="2">Package</td></tr><tr><td class="label">Name</td><td>TR4,<br/>FCLGA-4094</td></tr><tr><td class="label">Type</td><td>FC-OLGA</td></tr><tr><td class="label">Contacts</td><td>4094</td></tr><tr><td class="label">Dimension</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="7.54&amp;#160;cm 2.969&amp;#160;in "><span class="smwtext">75.40 mm</span><div class="smwttcontent">7.54 cm <br/>2.969 in <br/></div></span> × <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="5.85&amp;#160;cm 2.303&amp;#160;in "><span class="smwtext">58.50 mm</span><div class="smwttcontent">5.85 cm <br/>2.303 in <br/></div></span> × <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.246&amp;#160;in "><span class="smwtext">6.26 mm</span><div class="smwttcontent">0.246 in <br/></div></span></td></tr><tr><td class="label">Pitch</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.0343&amp;#160;in "><span class="smwtext">0.87 mm</span><div class="smwttcontent">0.0343 in <br/></div></span> × <span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="0.0394&amp;#160;in "><span class="smwtext">1.00 mm</span><div class="smwttcontent">0.0394 in <br/></div></span></td></tr><tr><td class="header" colspan="2">Socket</td></tr><tr><td class="label">Name</td><td>TR4,<br/>SP3r2,<br/>sTR4</td></tr><tr><td class="label">Type</td><td>SM-LGA</td></tr><tr><td class="header" colspan="2">Succession</td></tr><tr><td colspan="2"><div style="display: inline-flex;"></div><div style="display: inline-flex; float: right;"><div style="float: left;"><a href="/wiki/amd/packages/socket_strx4" title="amd/packages/socket strx4">Socket sTRX4</a><br/><a href="/wiki/amd/packages/socket_swrx8" title="amd/packages/socket swrx8">Socket sWRX8</a></div><div style="float: right; padding-left: 10px; margin: auto 5px;"><i class="fa fa-chevron-right"></i></div></div></td></tr></tbody></table><div id="wc_out_template1"></div>
<p><b>Socket TR4</b> a.k.a. <b>Socket SP3r2</b> and <b>sTR4</b> is a microprocessor socket designed by <a href="/wiki/AMD" class="mw-redirect" title="AMD">AMD</a> for their first and second generation <a href="/wiki/amd/ryzen_threadripper" title="amd/ryzen threadripper">Ryzen Threadripper</a> high-end desktop processors. It was superseeded by <a href="/wiki/amd/packages/socket_strx4" title="amd/packages/socket strx4">Socket sTRX4</a>. Contemporary mainstream desktop processors use <a href="/wiki/amd/packages/socket_am4" title="amd/packages/socket am4">Socket AM4</a>, server processors <a href="/wiki/amd/packages/socket_sp3" title="amd/packages/socket sp3">Socket SP3</a>.
</p><p>Socket TR4 is mechanically identical and almost pin-compatible to Socket SP3 and the sockets sTRX4 and sWRX8 also derived from it, but differs by the number of memory channels and I/O interfaces available: SP3 processors use <a href="/w/index.php?title=DDR4&amp;action=edit&amp;redlink=1" class="new" title="DDR4 (page does not exist)">DDR4</a> <a href="http://en.wikipedia.org/wiki/Registered_memory" class="extiw" title="wikipedia:Registered memory"><abbr title="Registered Dual In-line Memory Module">RDIMM</abbr>s</a> on up to eight memory channels, sWRX8 processors <abbr title="Unbuffered Dual In-line Memory Module">UDIMM</abbr>s or RDIMMs, while TR4 and sTRX4 processors support only UDIMMs on up to four memory channels. TR4 and sTRX4 omit four of eight PCIe interfaces present on Socket SP3 and sWRX8, but TR4 processors also pin out four additional USB ports, a <a href="http://en.wikipedia.org/wiki/Intel_High_Definition_Audio" class="extiw" title="wikipedia:Intel High Definition Audio">HDA</a> interface, and other client-oriented features which are not supported by the other infrastructures.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Overview"><span class="tocnumber">1</span> <span class="toctext">Overview</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Package_Description"><span class="tocnumber">2</span> <span class="toctext">Package Description</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Socket_Description"><span class="tocnumber">3</span> <span class="toctext">Socket Description</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Feature_Summary"><span class="tocnumber">4</span> <span class="toctext">Feature Summary</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#Chipset"><span class="tocnumber">5</span> <span class="toctext">Chipset</span></a></li>
<li class="toclevel-1 tocsection-6"><a href="#Processors_using_Socket_TR4"><span class="tocnumber">6</span> <span class="toctext">Processors using Socket TR4</span></a></li>
<li class="toclevel-1 tocsection-7"><a href="#Photos"><span class="tocnumber">7</span> <span class="toctext">Photos</span></a></li>
<li class="toclevel-1 tocsection-8"><a href="#Package_Diagrams"><span class="tocnumber">8</span> <span class="toctext">Package Diagrams</span></a></li>
<li class="toclevel-1 tocsection-9"><a href="#Socket_Diagrams"><span class="tocnumber">9</span> <span class="toctext">Socket Diagrams</span></a></li>
<li class="toclevel-1 tocsection-10"><a href="#Pin_Map"><span class="tocnumber">10</span> <span class="toctext">Pin Map</span></a>
<ul>
<li class="toclevel-2 tocsection-11"><a href="#Pin_Description"><span class="tocnumber">10.1</span> <span class="toctext">Pin Description</span></a>
<ul>
<li class="toclevel-3 tocsection-12"><a href="#Pin_Types"><span class="tocnumber">10.1.1</span> <span class="toctext">Pin Types</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-13"><a href="#Socket_SP3.2FTR4_Differences"><span class="tocnumber">10.2</span> <span class="toctext">Socket SP3/TR4 Differences</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-14"><a href="#Bibliography"><span class="tocnumber">11</span> <span class="toctext">Bibliography</span></a></li>
<li class="toclevel-1 tocsection-15"><a href="#See_also"><span class="tocnumber">12</span> <span class="toctext">See also</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit&amp;section=1" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Socket TR4 is a zero insertion force, screw actuated, <a href="http://en.wikipedia.org/wiki/Surface-mount_technology" class="extiw" title="wikipedia:Surface-mount technology">surface-mount</a> <a href="/w/index.php?title=land_grid_array&amp;action=edit&amp;redlink=1" class="new" title="land grid array (page does not exist)">land grid array</a> socket for use with a 4094-contact, 1.00 mm × 0.87 mm interstitial pitch, organic land grid array CPU package.
</p><p>It supports four channels of 72-bit <a href="/w/index.php?title=DDR4&amp;action=edit&amp;redlink=1" class="new" title="DDR4 (page does not exist)">DDR4</a> memory with up to two DIMMs per channel, four 16-lane PCIe Gen 3 I/O interfaces, eight USB 3.1 Gen 1 ports, and up to 16 SATA Gen 3 ports. 8-layer motherboards are required to route these signals.
</p><p>The following AMD processor families use Socket TR4:
</p>
<table class="wikitable">
<tbody><tr>
<th> </th>
<th> CPU Family </th>
<th> Microarch. </th>
<th> Process </th>
<th> Products
</th></tr>
<tr>
<td rowspan="2">Type 0
</td>
<td rowspan="2"><a href="/wiki/amd/cpuid#Family_23_.2817h.29" title="amd/cpuid">Family 17h</a> Models 00h–0Fh
</td>
<td><a href="/wiki/amd/microarchitectures/zen" title="amd/microarchitectures/zen">Zen</a>
</td>
<td><a href="/w/index.php?title=GlobalFoundries&amp;action=edit&amp;redlink=1" class="new" title="GlobalFoundries (page does not exist)">GlobalFoundries</a> <a href="/wiki/14_nm" class="mw-redirect" title="14 nm">14 nm</a> (14LPP)
</td>
<td><a href="/wiki/amd/threadripper#1900-Series_.28Zen.29" class="mw-redirect" title="amd/threadripper">Threadripper 1900</a> &#34;<a href="/wiki/amd/cores/whitehaven" title="amd/cores/whitehaven">Whitehaven</a>&#34; (Model 01h)
</td></tr>
<tr>
<td><a href="/wiki/amd/microarchitectures/zen%2B" title="amd/microarchitectures/zen+">Zen+</a>
</td>
<td><a href="/w/index.php?title=GlobalFoundries&amp;action=edit&amp;redlink=1" class="new" title="GlobalFoundries (page does not exist)">GlobalFoundries</a> <a href="/wiki/12_nm" class="mw-redirect" title="12 nm">12 nm</a> (12LP)
</td>
<td><a href="/wiki/amd/threadripper#2900-Series_.28Zen.2B.29" class="mw-redirect" title="amd/threadripper">Threadripper 2900</a> &#34;<a href="/wiki/amd/cores/colfax" title="amd/cores/colfax">Colfax</a>&#34; (Model 08h)
</td></tr></tbody></table>
<p>Codenames of AMD TR4 reference platforms (CRBs) are &#34;Whitehaven&#34;, &#34;Whitehaven OPS&#34;, and &#34;Whitehaven <abbr title="Debug And Power measuring platform">DAP</abbr>&#34;.
</p>
<h2><span class="mw-headline" id="Package_Description">Package Description</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit&amp;section=2" title="Edit section: Package Description">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The TR4 CPU package is lidded, has a 58.50 mm × 75.40 mm organic substrate with <a href="/w/index.php?title=flip_chip&amp;action=edit&amp;redlink=1" class="new" title="flip chip (page does not exist)">flip chip</a> die attachment, and 4094 nickel and gold plated land pads. It ships with a carrier frame pre-installed. The carrier frame, made from an orange colored polycarbonate material, is a part of the package loading mechanism and remains on the package in the socket.
</p><p>The package substrate has six keying notches along the short edges preventing it from being inserted 180 degrees rotated into the carrier frame or socket, or in an incompatible socket with mismatching keying features. Four additional positions are reserved for future models. However all sockets SP3, TR4, sTRX4, and sWRX8, and all processors for these sockets have the same keying. TR4 packages are electrically keyed by pin <a href="#SP3R1">SP3R2</a> and Socket TR4 motherboards are not supposed to power up the socket if a SP3 or sWRX8 processor is installed. To boot the processor they must also provide compatible firmware.
</p><p>The lid a.k.a. integrated heat spreader has an internal support bar bisecting the dies in the package. <a href="http://en.wikipedia.org/wiki/Decoupling_capacitor" class="extiw" title="wikipedia:Decoupling capacitor">Decoupling capacitors</a> are placed under the lid around the chiplet periphery on the top side, and in two windows in the pad grid on the bottom side. TR4 packages use solder as <a href="http://en.wikipedia.org/wiki/Thermal_interface_material" class="extiw" title="wikipedia:Thermal interface material">TIM</a> between the dies and the lid with <svg xmlns:xlink="http://www.w3.org/1999/xlink" width="1.222ex" height="2.176ex" style="vertical-align: -0.338ex;" viewBox="0 -791.3 526 936.9" xmlns="http://www.w3.org/2000/svg" role="math" aria-labelledby="MathJax-SVG-1-Title MathJax-SVG-1-Desc">
<title id="MathJax-SVG-1-Title">Equation</title>
<desc id="MathJax-SVG-1-Desc">k</desc>
<defs aria-hidden="true">
<path stroke-width="10" id="E1-MJMATHI-6B" d="M121 647Q121 657 125 670T137 683Q138 683 209 688T282 694Q294 694 294 686Q294 679 244 477Q194 279 194 272Q213 282 223 291Q247 309 292 354T362 415Q402 442 438 442Q468 442 485 423T503 369Q503 344 496 327T477 302T456 291T438 288Q418 288 406 299T394 328Q394 353 410 369T442 390L458 393Q446 405 434 405H430Q398 402 367 380T294 316T228 255Q230 254 243 252T267 246T293 238T320 224T342 206T359 180T365 147Q365 130 360 106T354 66Q354 26 381 26Q429 26 459 145Q461 153 479 153H483Q499 153 499 144Q499 139 496 130Q455 -11 378 -11Q333 -11 305 15T277 90Q277 108 280 121T283 145Q283 167 269 183T234 206T200 217T182 220H180Q168 178 159 139T145 81T136 44T129 20T122 7T111 -2Q98 -11 83 -11Q66 -11 57 -1T48 16Q48 26 85 176T158 471L195 616Q196 629 188 632T149 637H144Q134 637 131 637T124 640T121 647Z"></path>
</defs>
<g stroke="currentColor" fill="currentColor" stroke-width="0" transform="matrix(1 0 0 -1 0 0)" aria-hidden="true">
 <use xlink:href="#E1-MJMATHI-6B" x="0" y="0"></use>
</g>
</svg> ≈ 62 W/(m⋅K). A triangular symbol on both sides of the substrate marks the location of pin A1, with corresponding markings on the socket.
</p><p>TR4 is a <a href="/w/index.php?title=multi-chip_package&amp;action=edit&amp;redlink=1" class="new" title="multi-chip package (page does not exist)">multi-chip package</a> integrating two identical dies and two dummies for mechanical stability. Each die contains eight CPU cores and implements one half of the processor&#39;s memory and I/O interfaces. Model 01h uses &#34;Zeppelin&#34; ZP-B1 dies, Model 08h &#34;Pinnacle Ridge&#34; PiR-B2 dies. AMD used the same dies in various revisions for first generation EPYC server and embedded processors, and the first two generations of Ryzen desktop processors without <abbr title="Integrated Graphics Processing Unit">iGPU</abbr>; see <a href="/wiki/amd/cpuid#Family_23_.2817h.29" title="amd/cpuid">CPU Family 17h</a>. The dummies were shown to be patterned dies and are probably rejects. TR4 processors utilize customized, single-ended, 4:1 Serializer–Deserializer (SerDes) links on several package routing layers, 32 lanes wide in each direction, to connect the dies. The SerDes run at <abbr title="Infinity Fabric clock">FCLK</abbr> so for instance a 1.33 GHz FCLK coupled to the bus clock of DDR4-2666 SDRAM gives a raw data rate of 5.33 GT/s per lane or 21.33 GB/s in each direction.
</p><p>Socket TR4 was derived from <a href="/wiki/amd/packages/socket_sp3" title="amd/packages/socket sp3">Socket SP3</a>, avoiding the expenses of designing and producing another socket for a small market segment. AMD actually designed a more compact dual-die <abbr title="Ball Grid Array">BGA</abbr> package <a href="/wiki/amd/packages/sp4" title="amd/packages/sp4">SP4</a> for <a href="/wiki/amd/epyc_embedded#3000_Series_.28Zen.29" title="amd/epyc embedded">EPYC 3000</a> embedded processors. TR4 packages are not merely EPYC processors with two disabled dies, the signal routing is different. Only the four memory channels pinned out closest to the package edge, and only four of the eight PCIe interfaces are connected to the two active dies. The interfaces were renumbered to reflect this. Two, rather than just one, Data Fabric on-package links connect the dies. Since each die actually implements four USB ports and an audio controller some unused lands were repurposed to pin out these signals in addition to the four USB ports supported by Socket SP3.
</p>
<table style="text-align: center;">
<tbody><tr>
<td> <a href="/wiki/File:Socket_TR4_routing.svg" class="image"><img alt="Socket TR4 routing.svg" src="/w/images/thumb/8/81/Socket_TR4_routing.svg/365px-Socket_TR4_routing.svg.png" width="365" height="429" srcset="/w/images/thumb/8/81/Socket_TR4_routing.svg/548px-Socket_TR4_routing.svg.png 1.5x, /w/images/thumb/8/81/Socket_TR4_routing.svg/730px-Socket_TR4_routing.svg.png 2x"/></a> </td>
<td>   </td>
<td> <a href="/wiki/File:Socket_SP3_Type-0_routing.svg" class="image"><img alt="Socket SP3 Type-0 routing.svg" src="/w/images/thumb/c/cf/Socket_SP3_Type-0_routing.svg/365px-Socket_SP3_Type-0_routing.svg.png" width="365" height="429" srcset="/w/images/thumb/c/cf/Socket_SP3_Type-0_routing.svg/548px-Socket_SP3_Type-0_routing.svg.png 1.5x, /w/images/thumb/c/cf/Socket_SP3_Type-0_routing.svg/730px-Socket_SP3_Type-0_routing.svg.png 2x"/></a>
</td></tr>
<tr>
<td> TR4 package top view, not to scale </td>
<td> </td>
<td> SP3 Type-0 package for comparison
</td></tr></tbody></table>
<a href="/wiki/amd/infinity_fabric" title="amd/infinity fabric"><abbr title="Coherent AMD socKet Extender">CAKE</abbr>s</a> extend the Data Fabric transport layer off-chip by connecting to a CAKE in another die. Their <abbr title="Physical Coding Sublayer">PCS</abbr> interface drives a <a href="/wiki/amd/infinity_fabric" title="amd/infinity fabric"><abbr title="Global Memory Interconnect (AMD Scalable Data Fabric on-package link between chiplets)">GMI</abbr></a> (same socket) or <a href="/wiki/amd/infinity_fabric" title="amd/infinity fabric"><abbr title="eXternal Global Memory Interconnect (AMD Scalable Data Fabric inter-socket link)">xGMI</abbr></a> (different socket) physical link. Each die has two 16-lane multi-function I/O interfaces. Type A supports the PCIe, SATA, and XGBE protocols, Type B only PCIe. CAKE2/CAKE3 and the I/O controllers share a 16-lane <a href="http://en.wikipedia.org/wiki/Physical_layer#PHY" class="extiw" title="wikipedia:Physical layer">PHY</a> group. <a href="/wiki/amd/infinity_fabric" title="amd/infinity fabric"><abbr title="Coherent Slave">CS</abbr></a>0 and CS1 are the Data Fabric&#39;s interface to the memory controllers, <abbr title="Unified Memory Controller">UMC</abbr>0 and UMC1 respectively. Not shown are the Control Fabric interfaces which use <a href="/wiki/amd/infinity_fabric" title="amd/infinity fabric"><abbr title="The WAFL In-socket eXtension (AMD Scalable Control Fabric on-package link between chiplets)">TWIX</abbr></a> (same socket) or <a href="/wiki/amd/infinity_fabric" title="amd/infinity fabric"><abbr title="Wide Area Functional Link (AMD Scalable Control Fabric inter-socket link)">WAFL</abbr></a> (different socket) physical links, USB signals (USB0 group from die 0, USB1 from die 1), and low speed busses. For details and the on-chip topology see AMD <a href="/wiki/amd/infinity_fabric" title="amd/infinity fabric">Infinity Fabric</a>. <div style="clear:both;"></div>
<p>Socket TR4 has four 16-lane multi-function I/O interfaces P0, P1, G0, and G1. All of these interfaces can be configured as PCIe link, some lanes alternatively as SATA link. The xGMI, S-Link, and XGBE protocols are not supported on this socket, nor is the WAFL interface. (xGMI and WAFL connect the Data and Control Fabrics of each processor on dual-socket server platforms. S-Link is a cache coherent link to <a href="/wiki/ccix" title="ccix"><abbr title="Cache Coherent Interconnect for accelerators">CCIX</abbr></a> memory expanders. XGBE is a backplane Ethernet link with data rates up to 10 Gbit/s.)
</p>
<h2><span class="mw-headline" id="Socket_Description">Socket Description</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit&amp;section=3" title="Edit section: Socket Description">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Socket TR4 (SP3r2) is mechanically identical to <a href="/wiki/amd/packages/socket_sp3#Socket_Description" title="amd/packages/socket sp3">Socket SP3</a>.
</p>
<h2><span class="mw-headline" id="Feature_Summary">Feature Summary</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit&amp;section=4" title="Edit section: Feature Summary">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> Lidded <a href="/w/index.php?title=land_grid_array&amp;action=edit&amp;redlink=1" class="new" title="land grid array (page does not exist)">land grid array</a> package, 75.40 mm × 58.50 mm
<ul><li> 4094 contacts in a 82 × 55 grid with 0.87 mm × 1.00 mm interstitial pitch</li>
<li> Organic substrate, <a href="/w/index.php?title=flip_chip&amp;action=edit&amp;redlink=1" class="new" title="flip chip (page does not exist)">flip chip</a> die attachment</li></ul></li></ul>
<ul><li> 4 × 64/72 bit DDR4 SDRAM interface
<ul><li> Up to 1467 MHz, PC4-23466 (DDR4-2933), 93.87 GB/s total raw bandwidth, not overclocked</li>
<li> Up to 2 DIMMs/channel; <abbr title="Single Rank">SR</abbr>/<abbr title="Dual Rank">DR</abbr> <abbr title="Unbuffered Dual In-line Memory Module">UDIMM</abbr>s only</li>
<li> ECC support</li>
<li> Memory addressing up to ? GiB/channel</li>
<li> Max. total memory capacity 256 GiB using eight 32 GiB DIMMs</li></ul></li></ul>
<ul><li> Four multi-function I/O interfaces P0, P1, G0, G1</li></ul>
<dl><dd><table class="wikitable" style="text-align:center">
<tbody><tr>
<td>Lane</td>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0
</td></tr>
<tr>
<td rowspan="5">PCIe</td>
<td colspan="16">x16
</td></tr>
<tr>
<td colspan="8">x8</td>
<td colspan="8">x8
</td></tr>
<tr>
<td colspan="4">x4</td>
<td colspan="4">x4</td>
<td colspan="4">x4</td>
<td colspan="4">x4
</td></tr>
<tr>
<td colspan="2">x2</td>
<td colspan="2">x2</td>
<td colspan="2">x2</td>
<td colspan="2">x2</td>
<td colspan="2">x2</td>
<td colspan="2">x2</td>
<td colspan="2">x2</td>
<td colspan="2">x2
</td></tr>
<tr>
<td>x1</td>
<td>x1</td>
<td>x1</td>
<td>x1</td>
<td>x1</td>
<td>x1</td>
<td>x1</td>
<td>x1</td>
<td>x1</td>
<td>x1</td>
<td>x1</td>
<td>x1</td>
<td>x1</td>
<td>x1</td>
<td>x1</td>
<td>x1
</td></tr>
<tr>
<td>SATA</td>
<td colspan="8"> </td>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0
</td></tr>
<tr>
<td> </td>
<td colspan="4">PHY 4</td>
<td colspan="4">PHY 3</td>
<td colspan="4">PHY 2</td>
<td colspan="2">PHY 1</td>
<td colspan="2">PHY 0
</td></tr></tbody></table></dd></dl>
<dl><dd><ul><li> PCIe Gen 1, 2, 3 (8 GT/s) protocol supported on all interfaces
<ul><li> 16 lanes, up to 8 ports per interface configurable x16, x8, x4, x2, x1 with power-of-two alignment (e.g. 1x4 + 4x1 + 1x8)</li>
<li> Max. 7 PCIe ports in each 8-lane subset (e.g. 0x8 + 8x1 is not possible)</li>
<li> Max. 7 PCIe ports per interface if any lane is configured as SATA port</li>
<li> Different PCIe generations supported on the ports in the same interface</li>
<li> Lane polarity inversion, per port lane reversal</li>
<li> Up to 60 PCIe lanes total (one x4 link reserved for chipset attachment)</li></ul></li></ul></dd></dl>
<dl><dd><ul><li> SATA Gen 1, 2, 3 (6 Gb/s) protocol supported on the lower 8 lanes of P0 and G1
<ul><li> P0: SATA00-07, G1: SATA10-17</li>
<li> Up to 16 SATA ports total</li></ul></li></ul></dd></dl>
<dl><dd><ul><li> Five PHY groups on each interface
<ul><li> Lanes sharing a PHY group must use the same protocol (PCIe, SATA)</li></ul></li></ul></dd></dl>
<ul><li> 8 × USB 1.1, 2.0, 3.1 Gen 1 (5 Gb/s)</li></ul>
<ul><li> Low speed interfaces (some sharing pins):
<ul><li> <a href="http://en.wikipedia.org/wiki/Intel_High_Definition_Audio" class="extiw" title="wikipedia:Intel High Definition Audio">HDA</a> 1.0</li>
<li> 2 × 4-wire or 4 × 2-wire <a href="http://en.wikipedia.org/wiki/Universal_asynchronous_receiver_transmitter" class="extiw" title="wikipedia:Universal asynchronous receiver transmitter">UART</a> modeled after the <a href="http://en.wikipedia.org/wiki/16550_UART" class="extiw" title="wikipedia:16550 UART">16550</a></li>
<li> <a href="http://en.wikipedia.org/wiki/Low_Pin_Count" class="extiw" title="wikipedia:Low Pin Count"><abbr title="Low Pin Count bus">LPC</abbr></a></li>
<li> 1/2/4-bit <a href="http://en.wikipedia.org/wiki/Serial_Peripheral_Interface" class="extiw" title="wikipedia:Serial Peripheral Interface">SPI/eSPI</a> up to 100 MHz (SPI) and 66 MHz (eSPI)</li>
<li> 6 × <a href="http://en.wikipedia.org/wiki/I%C2%B2C" class="extiw" title="wikipedia:I²C">I<sup>2</sup>C</a></li>
<li> 2 × <a href="http://en.wikipedia.org/wiki/System_Management_Bus" class="extiw" title="wikipedia:System Management Bus">SMBus</a></li>
<li> 2 × SATA <a href="http://en.wikipedia.org/wiki/DevSlp" class="extiw" title="wikipedia:DevSlp"><abbr title="SATA Device Sleep">DevSlp</abbr></a></li>
<li> 89 × <a href="http://en.wikipedia.org/wiki/General-purpose_input/output" class="extiw" title="wikipedia:General-purpose input/output">GPIO</a></li>
<li> Sideband Interface (<a href="/wiki/amd/sb-tsi" title="amd/sb-tsi"><abbr title="Sideband Temperature Sensor Interface">SB-TSI</abbr></a>)</li>
<li> 2 × Serial VID Interface (SVI2)</li>
<li> <a href="http://en.wikipedia.org/wiki/JTAG" class="extiw" title="wikipedia:JTAG">JTAG</a></li></ul></li></ul>
<h2><span class="mw-headline" id="Chipset">Chipset</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit&amp;section=5" title="Edit section: Chipset">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>TR4 processors are <abbr title="System on a Chip">SoC</abbr>s with an integrated controller hub so they do not require a chipset, but are paired with the AMD <a href="/w/index.php?title=amd/x399&amp;action=edit&amp;redlink=1" class="new" title="amd/x399 (page does not exist)">X399</a> chipset (AMD 300-Series) serving as I/O expander.
</p><p>The chipset is attached with an x4 PCIe Gen 3 link and can provide the following additional interfaces:
</p>
<ul><li> 8 lanes PCIe Gen 1, 2 (5 GT/s)</li>
<li> 2 × SATA Express (two PCIe lanes or two SATA ports each)</li>
<li> 4 × SATA Gen 1, 2, 3 (6 Gb/s)</li>
<li> 2 × USB 1.1, 2.0, 3.1 Gen 2 (10 Gb/s)</li>
<li> 6 × USB 1.1, 2.0, 3.1 Gen 1 (5 Gb/s)</li>
<li> 6 × USB 1.1, 2.0</li></ul>
<h2><span class="mw-headline" id="Processors_using_Socket_TR4">Processors using Socket TR4</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit&amp;section=6" title="Edit section: Processors using Socket TR4">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="comptable-wrapper"><div class="comptable-scroller">
<table class="comptable sortable">
<tbody><tr class="comptable-header"><th class="unsortable">Model</th><th>Cores</th><th>Threads</th><th>L2$</th><th>L3$</th><th>Base</th><th>Turbo</th><th>Memory</th><th><a href="/wiki/tdp" title="tdp"><abbr title="Thermal Design Power">TDP</abbr></a></th><th>Launched</th><th>Price</th><th><abbr title="Ordering/Orderable Part Number">OPN</abbr></th></tr>
<tr><td><a href="/wiki/amd/ryzen_threadripper/1900x" title="amd/ryzen threadripper/1900x">1900X</a></td><td>8</td><td>16</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,096&amp;#160;KiB 4,194,304&amp;#160;B 0.00391&amp;#160;GiB"><span class="smwtext">4 MiB</span><div class="smwttcontent">4,096 KiB <br/>4,194,304 B <br/>0.00391 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,800&amp;#160;MHz 3,800,000&amp;#160;kHz"><span class="smwtext">3.8 GHz</span><div class="smwttcontent">3,800 MHz <br/>3,800,000 kHz <br/></div></span></td><td></td><td>DDR4-2666</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="180,000&amp;#160;mW 0.241&amp;#160;hp 0.18&amp;#160;kW"><span class="smwtext">180 W</span><div class="smwttcontent">180,000 mW <br/>0.241 hp <br/>0.18 kW <br/></div></span></td><td>31 August 2017</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;494.10 £&amp;#160;444.69 ¥&amp;#160;56,728.17"><span class="smwtext">$ 549.00</span><div class="smwttcontent">€ 494.10 <br/>£ 444.69 <br/>¥ 56,728.17 <br/></div></span></td><td>YD190XA8AEWOF</td></tr><tr><td><a href="/wiki/amd/ryzen_threadripper/1920x" title="amd/ryzen threadripper/1920x">1920X</a></td><td>12</td><td>24</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6 MiB</span><div class="smwttcontent">6,144 KiB <br/>6,291,456 B <br/>0.00586 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5 GHz</span><div class="smwttcontent">3,500 MHz <br/>3,500,000 kHz <br/></div></span></td><td></td><td>DDR4-2666</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="180,000&amp;#160;mW 0.241&amp;#160;hp 0.18&amp;#160;kW"><span class="smwtext">180 W</span><div class="smwttcontent">180,000 mW <br/>0.241 hp <br/>0.18 kW <br/></div></span></td><td>10 August 2017</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;719.10 £&amp;#160;647.19 ¥&amp;#160;82,560.67"><span class="smwtext">$ 799.00</span><div class="smwttcontent">€ 719.10 <br/>£ 647.19 <br/>¥ 82,560.67 <br/></div></span></td><td>YD192XA8AEWOF</td></tr><tr><td><a href="/wiki/amd/ryzen_threadripper/1950x" title="amd/ryzen threadripper/1950x">1950X</a></td><td>16</td><td>32</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,400&amp;#160;MHz 3,400,000&amp;#160;kHz"><span class="smwtext">3.4 GHz</span><div class="smwttcontent">3,400 MHz <br/>3,400,000 kHz <br/></div></span></td><td></td><td>DDR4-2666</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="180,000&amp;#160;mW 0.241&amp;#160;hp 0.18&amp;#160;kW"><span class="smwtext">180 W</span><div class="smwttcontent">180,000 mW <br/>0.241 hp <br/>0.18 kW <br/></div></span></td><td>10 August 2017</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;899.10 £&amp;#160;809.19 ¥&amp;#160;103,226.67"><span class="smwtext">$ 999.00</span><div class="smwttcontent">€ 899.10 <br/>£ 809.19 <br/>¥ 103,226.67 <br/></div></span></td><td>YD195XA8AEWOF</td></tr><tr><td><a href="/wiki/amd/ryzen_threadripper/2920x" title="amd/ryzen threadripper/2920x">2920X</a></td><td>12</td><td>24</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="6,144&amp;#160;KiB 6,291,456&amp;#160;B 0.00586&amp;#160;GiB"><span class="smwtext">6 MiB</span><div class="smwttcontent">6,144 KiB <br/>6,291,456 B <br/>0.00586 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5 GHz</span><div class="smwttcontent">3,500 MHz <br/>3,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,300&amp;#160;MHz 4,300,000&amp;#160;kHz"><span class="smwtext">4.3 GHz</span><div class="smwttcontent">4,300 MHz <br/>4,300,000 kHz <br/></div></span></td><td>DDR4-3600</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="180,000&amp;#160;mW 0.241&amp;#160;hp 0.18&amp;#160;kW"><span class="smwtext">180 W</span><div class="smwttcontent">180,000 mW <br/>0.241 hp <br/>0.18 kW <br/></div></span></td><td>29 October 2018</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;584.10 £&amp;#160;525.69 ¥&amp;#160;67,061.17"><span class="smwtext">$ 649.00</span><div class="smwttcontent">€ 584.10 <br/>£ 525.69 <br/>¥ 67,061.17 <br/></div></span></td><td>YD292XA8UC9AF</td></tr><tr><td><a href="/wiki/amd/ryzen_threadripper/2950x" title="amd/ryzen threadripper/2950x">2950X</a></td><td>16</td><td>32</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="8,192&amp;#160;KiB 8,388,608&amp;#160;B 0.00781&amp;#160;GiB"><span class="smwtext">8 MiB</span><div class="smwttcontent">8,192 KiB <br/>8,388,608 B <br/>0.00781 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="32,768&amp;#160;KiB 33,554,432&amp;#160;B 0.0313&amp;#160;GiB"><span class="smwtext">32 MiB</span><div class="smwttcontent">32,768 KiB <br/>33,554,432 B <br/>0.0313 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,500&amp;#160;MHz 3,500,000&amp;#160;kHz"><span class="smwtext">3.5 GHz</span><div class="smwttcontent">3,500 MHz <br/>3,500,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,400&amp;#160;MHz 4,400,000&amp;#160;kHz"><span class="smwtext">4.4 GHz</span><div class="smwttcontent">4,400 MHz <br/>4,400,000 kHz <br/></div></span></td><td>DDR4-2933</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="180,000&amp;#160;mW 0.241&amp;#160;hp 0.18&amp;#160;kW"><span class="smwtext">180 W</span><div class="smwttcontent">180,000 mW <br/>0.241 hp <br/>0.18 kW <br/></div></span></td><td>31 August 2018</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;809.10 £&amp;#160;728.19 ¥&amp;#160;92,893.67"><span class="smwtext">$ 899.00</span><div class="smwttcontent">€ 809.10 <br/>£ 728.19 <br/>¥ 92,893.67 <br/></div></span></td><td>YD295XA8UGAAF</td></tr><tr><td><a href="/wiki/amd/ryzen_threadripper/2970wx" title="amd/ryzen threadripper/2970wx">2970WX</a></td><td>24</td><td>48</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="12,288&amp;#160;KiB 12,582,912&amp;#160;B 0.0117&amp;#160;GiB"><span class="smwtext">12 MiB</span><div class="smwttcontent">12,288 KiB <br/>12,582,912 B <br/>0.0117 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3 GHz</span><div class="smwttcontent">3,000 MHz <br/>3,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,200&amp;#160;MHz 4,200,000&amp;#160;kHz"><span class="smwtext">4.2 GHz</span><div class="smwttcontent">4,200 MHz <br/>4,200,000 kHz <br/></div></span></td><td>DDR4-2933</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="250,000&amp;#160;mW 0.335&amp;#160;hp 0.25&amp;#160;kW"><span class="smwtext">250 W</span><div class="smwttcontent">250,000 mW <br/>0.335 hp <br/>0.25 kW <br/></div></span></td><td>29 October 2018</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;1,169.10 £&amp;#160;1,052.19 ¥&amp;#160;134,225.67"><span class="smwtext">$ 1,299.00</span><div class="smwttcontent">€ 1,169.10 <br/>£ 1,052.19 <br/>¥ 134,225.67 <br/></div></span></td><td>YD297XAZUHCAF</td></tr><tr><td><a href="/wiki/amd/ryzen_threadripper/2990wx" title="amd/ryzen threadripper/2990wx">2990WX</a></td><td>32</td><td>64</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB"><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="65,536&amp;#160;KiB 67,108,864&amp;#160;B 0.0625&amp;#160;GiB"><span class="smwtext">64 MiB</span><div class="smwttcontent">65,536 KiB <br/>67,108,864 B <br/>0.0625 GiB <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,000&amp;#160;MHz 3,000,000&amp;#160;kHz"><span class="smwtext">3 GHz</span><div class="smwttcontent">3,000 MHz <br/>3,000,000 kHz <br/></div></span></td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="4,200&amp;#160;MHz 4,200,000&amp;#160;kHz"><span class="smwtext">4.2 GHz</span><div class="smwttcontent">4,200 MHz <br/>4,200,000 kHz <br/></div></span></td><td>DDR4-2933</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="250,000&amp;#160;mW 0.335&amp;#160;hp 0.25&amp;#160;kW"><span class="smwtext">250 W</span><div class="smwttcontent">250,000 mW <br/>0.335 hp <br/>0.25 kW <br/></div></span></td><td>13 August 2018</td><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="€&amp;#160;1,619.10 £&amp;#160;1,457.19 ¥&amp;#160;185,890.67"><span class="smwtext">$ 1,799.00</span><div class="smwttcontent">€ 1,619.10 <br/>£ 1,457.19 <br/>¥ 185,890.67 <br/></div></span></td><td>YD299XAZUIHAF,<br/> YD299XAZAFWOF</td></tr>
<tr class="comptable-header"><th>Count: 7</th></tr>
</tbody></table>
</div></div>
<h2><span class="mw-headline" id="Photos">Photos</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit&amp;section=7" title="Edit section: Photos">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div style="display:block;width:300px;{{{style}}}">
<div style="border:1px solid #666666; background: #5252CC; padding: 3px;"></div>
<table style="border-left:1px solid #666666;border-bottom:1px solid #666666;border-right:1px solid #666666; background: #FAFAFA; padding: 3px; font-size: 11px; width: 100%">
<tbody><tr>
<td><a href="/wiki/File:New_text_document.svg" class="image"><img alt="New text document.svg" src="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e8/New_text_document.svg/25px-New_text_document.svg.png" width="25" height="25" srcset="https://upload.wikimedia.org/wikipedia/commons/thumb/e/e8/New_text_document.svg/38px-New_text_document.svg.png 1.5x, https://upload.wikimedia.org/wikipedia/commons/thumb/e/e8/New_text_document.svg/50px-New_text_document.svg.png 2x"/></a> </td>
<td> This section is empty; you can help add the missing info by <a rel="nofollow" class="external text" href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit">editing this page</a>.
</td></tr></tbody></table>
</div>
<h2><span class="mw-headline" id="Package_Diagrams">Package Diagrams</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit&amp;section=8" title="Edit section: Package Diagrams">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p><a href="/wiki/File:LGA-4094_SP3r2_diag.svg" class="image"><img alt="LGA-4094 SP3r2 diag.svg" src="/w/images/thumb/c/cf/LGA-4094_SP3r2_diag.svg/1155px-LGA-4094_SP3r2_diag.svg.png" width="1155" height="794" srcset="/w/images/thumb/c/cf/LGA-4094_SP3r2_diag.svg/1733px-LGA-4094_SP3r2_diag.svg.png 1.5x, /w/images/thumb/c/cf/LGA-4094_SP3r2_diag.svg/2310px-LGA-4094_SP3r2_diag.svg.png 2x"/></a> 
</p><p>TR4 package. All dimensions in millimeters.
</p>
<h2><span class="mw-headline" id="Socket_Diagrams">Socket Diagrams</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit&amp;section=9" title="Edit section: Socket Diagrams">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h2><span class="mw-headline" id="Pin_Map">Pin Map</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit&amp;section=10" title="Edit section: Pin Map">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p><a href="/wiki/File:Socket_TR4_pinmap.svg" class="image"><img alt="Socket TR4 pinmap.svg" src="/w/images/thumb/3/3d/Socket_TR4_pinmap.svg/800px-Socket_TR4_pinmap.svg.png" width="800" height="857" srcset="/w/images/thumb/3/3d/Socket_TR4_pinmap.svg/1200px-Socket_TR4_pinmap.svg.png 1.5x, /w/images/thumb/3/3d/Socket_TR4_pinmap.svg/1600px-Socket_TR4_pinmap.svg.png 2x"/></a>
</p><p>Socket TR4 (SP3r2) pinout, top view. This is a preview, click for a larger image and other views.
</p><p><br/>
</p>
<h3><span class="mw-headline" id="Pin_Description">Pin Description</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit&amp;section=11" title="Edit section: Pin Description">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable sortable">
<tbody><tr>
<th>Signal</th>
<th>Type</th>
<th>Description
</th></tr>
<tr>
<td>MA-MD_ACT_L</td>
<td>O-IOMEM-S</td>
<td>DRAM Channel A-D Activation Command
</td></tr>
<tr>
<td>MA-MD_ADD[13:0]</td>
<td>O-IOMEM-S</td>
<td>DRAM Column/Row Address
</td></tr>
<tr>
<td>MA-MD_ADD_17</td>
<td>O-IOMEM-S</td>
<td>DRAM Column/Row Address 17
</td></tr>
<tr>
<td>MA-MD_ALERT_L</td>
<td>I-IOMEM-S</td>
<td>DRAM Alert (CRC error and Command/Address parity error)
</td></tr>
<tr>
<td>MA-MD_BANK[1:0]</td>
<td>O-IOMEM-S</td>
<td>DRAM Bank Address
</td></tr>
<tr>
<td>MA-MD_BG[1:0]</td>
<td>O-IOMEM-S</td>
<td>DRAM Bank Group
</td></tr>
<tr>
<td>MA-MD_CAS_L_ADD[15]</td>
<td>O-IOMEM-S</td>
<td>DRAM Column Address Strobe or Column/Row Address 15
</td></tr>
<tr>
<td>MA-MD_CHECK[7:0]</td>
<td>B-IOMEM-S</td>
<td>DRAM ECC Check Bits
</td></tr>
<tr>
<td>MA-MD_C[2:0]</td>
<td>O-IOMEM-S</td>
<td>DRAM Chip ID Signals
</td></tr>
<tr>
<td>MA-MD_DATA[63:0]</td>
<td>B-IOMEM-S</td>
<td>DRAM Data Bus
</td></tr>
<tr>
<td>MA-MD_DQS_H/L[8:0]</td>
<td>B-IOMEM-S</td>
<td>DRAM Differential Data Strobe
</td></tr>
<tr>
<td>MA-MD_DQS_H[17:9]</td>
<td>B-IOMEM-S</td>
<td>DRAM Differential Data Strobe for RDIMMs, DM[8:0] Data Mask output for UDIMMs; RDIMMs not supported on Socket TR4
</td></tr>
<tr>
<td>MA-MD_DQS_L[17:9]</td>
<td>B-IOMEM-S</td>
<td>DRAM Differential Data Strobe for RDIMMs, not connected for UDIMMs
</td></tr>
<tr>
<td>MA-MD_EVENT_L</td>
<td>I-IOMEM-S</td>
<td>DRAM Thermal Event
</td></tr>
<tr>
<td>MA-MD_PAROUT</td>
<td>O-IOMEM-S</td>
<td>DRAM Command and Address Parity
</td></tr>
<tr>
<td>MA-MD_RAS_L_ADD[16]</td>
<td>O-IOMEM-S</td>
<td>DRAM Row Address Strobe or Column/Row Address 16
</td></tr>
<tr>
<td>MA-MD_RESET_L</td>
<td>O-IOMEM-S</td>
<td>DRAM Reset
</td></tr>
<tr>
<td>MA-MD_WE_L_ADD[14]</td>
<td>O-IOMEM-S</td>
<td>DRAM Write Enable or Column/Row Address 14
</td></tr>
<tr>
<td>MA-MD_ZVSS</td>
<td>A</td>
<td>DRAM Interface Drive-Strength Auto-Compensation Resistor to VSS
</td></tr>
<tr>
<td>MA0-MD0_CKE[1:0]<br/>MA1-MD1_CKE[1:0]</td>
<td>O-IOMEM-S</td>
<td>DRAM Channel A-D DIMM 0-1 Clock Enable
</td></tr>
<tr>
<td>MA0-MD0_CLK_H/L[1:0]<br/>MA1-MD1_CLK_H/L[1:0]</td>
<td>O-IOMEM-D</td>
<td>DRAM Channel A-D DIMM 0-1 Differential Clock
</td></tr>
<tr>
<td>MA0-MD0_CS_L[1:0]<br/>MA1-MD1_CS_L[1:0]</td>
<td>O-IOMEM-S</td>
<td>DRAM Channel A-D DIMM 0-1 Chip Select
</td></tr>
<tr>
<td>MA0-MD0_ODT[1:0]<br/>MA1-MD1_ODT[1:0]</td>
<td>O-IOMEM-S</td>
<td>DRAM Channel A-D DIMM 0-1 Enable Pin for On Die Termination
</td></tr>
<tr>
<td>FORCE_SELFREFRESH</td>
<td>I-IO33-S</td>
<td>NVDIMM Force Self-Refresh; NVDIMMs not supported on Socket TR4
</td></tr>
<tr>
<td>NV_SAVE_L</td>
<td>O-IO18-S</td>
<td>NVDIMM SAVE Signal
</td></tr>
<tr>
<td>P0/P1_RXP/RXN[15:0]</td>
<td>I-PCIE-D</td>
<td>PCIe Interface P0/P1 Receive Data Differential Pairs
</td></tr>
<tr>
<td>P0/P1_TXP/TXN[15:0]</td>
<td>O-PCIE-D</td>
<td>PCIe Transmit Data Differential Pairs
</td></tr>
<tr>
<td>P0A/P1B_ZVSS</td>
<td>A</td>
<td>PCIe Drive-Strength Auto-Compensation Resistor to VSS for P0/P1
</td></tr>
<tr>
<td>G0/G1_RXP/RXN[15:0]</td>
<td>I-PCIE-D</td>
<td>PCIe Interface G0/G1 Receive Data Differential Pairs
</td></tr>
<tr>
<td>G0/G1_TXP/TXN[15:0]</td>
<td>O-PCIE-D</td>
<td>PCIe Transmit Data Differential Pairs
</td></tr>
<tr>
<td>G0B/G1A_ZVSS</td>
<td>A</td>
<td>PCIe Drive-Strength Auto-Compensation Resistor to VSS for G0/G1
</td></tr>
<tr>
<td>PCIE_RST(0-1)_L</td>
<td></td>
<td>Reset signal for PCIe devices, die 0/1
</td></tr>
<tr>
<td>WAFL_RXP/RXN[1:0]</td>
<td>I-WAFL-D</td>
<td><a href="/wiki/amd/infinity_fabric" title="amd/infinity fabric"><abbr title="Wide Area Functional Link (AMD Scalable Control Fabric inter-socket link)">WAFL</abbr></a> Receive Data Differential Pairs; WAFL not supported on Socket TR4
</td></tr>
<tr>
<td>WAFL_TXP/TXN[1:0]</td>
<td>O-WAFL-D</td>
<td>WAFL Transmit Data Differential Pairs
</td></tr>
<tr>
<td>WAFL(0-1)_ZVSS</td>
<td>A</td>
<td>WAFL Drive-Strength Auto-Compensation Resistor to VSS, die 0/1
</td></tr>
<tr>
<td>SATA(0-1)(0-7)_RXP/RXN</td>
<td>I-SATA-D</td>
<td>SATA Receive Data Differential Pairs (alt. func. of P0, G1 lane 0-7)
</td></tr>
<tr>
<td>SATA(0-1)(0-7)_TXP/TXN</td>
<td>O-SATA-D</td>
<td>SATA Transmit Data Differential Pairs
</td></tr>
<tr>
<td>DEVSLP(0-1)</td>
<td></td>
<td>SATA <a href="http://en.wikipedia.org/wiki/DevSlp" class="extiw" title="wikipedia:DevSlp"><abbr title="SATA Device Sleep">DEVSLP</abbr></a>
</td></tr>
<tr>
<td>SATA_ACT_0/1_L</td>
<td></td>
<td>SATA Channel Active (HD LED), die 0/1
</td></tr>
<tr>
<td>SGPIO(0-1)_CLK</td>
<td>O-IO33S5-S</td>
<td><a href="http://en.wikipedia.org/wiki/SGPIO" class="extiw" title="wikipedia:SGPIO">SGPIO</a> Interface CLK Output; SGPIO not supported on Socket TR4
</td></tr>
<tr>
<td>SGPIO(0-1)_DATAIN</td>
<td>I-IO33S5-S</td>
<td>SGPIO DATA Input
</td></tr>
<tr>
<td>SGPIO(0-1)_DATAOUT</td>
<td>O-IO33S5-S</td>
<td>SGPIO DATA Output
</td></tr>
<tr>
<td>SGPIO(0-1)_LOAD</td>
<td>O-IO33S5-S</td>
<td>SGPIO LOAD Output
</td></tr>
<tr>
<td>XGBE(0-1)(0-3)_RXP/RXN</td>
<td>I-XGBE-D</td>
<td>XGBE Receive Data Differential Pairs (alt. func. of P0, G1 lane 4-7); XGBE not supported on Socket TR4
</td></tr>
<tr>
<td>XGBE(0-1)(0-3)_TXP/TXN</td>
<td>O-XGBE-D</td>
<td>XGBE Transmit Data Differential Pairs
</td></tr>
<tr>
<td>MDIO(0-3)_SCL</td>
<td></td>
<td><a href="http://en.wikipedia.org/wiki/Management_Data_Input/Output" class="extiw" title="wikipedia:Management Data Input/Output">MDIO</a> Port 0-3 Clock (alt. func. of SGPIO interface); MDIO not supported on Socket TR4
</td></tr>
<tr>
<td>MDIO(0-3)_SDA</td>
<td></td>
<td>MDIO Data
</td></tr>
<tr>
<td>USB_0/1_HSD(0-3)P/N</td>
<td>B-IO33S5-D</td>
<td>USB Port 0-3 High Speed I/O Differential Pairs; die 0/1
</td></tr>
<tr>
<td>USB_0/1_SS_(0-3)RXP/RXN</td>
<td>I-USBS5-D</td>
<td>USB Port 0-3 Super Speed Receive Differential Pairs; die 0/1
</td></tr>
<tr>
<td>USB_0/1_SS_(0-3)TXP/TXN</td>
<td>O-USBS5-D</td>
<td>USB Port 0-3 Super Speed Transmit Differential Pairs; die 0/1
</td></tr>
<tr>
<td>USB_0/1_OC(0-3)_L</td>
<td>I-IO33S5-S</td>
<td>USB Port 0-3 Over Current signal from USB connector; die 0/1
</td></tr>
<tr>
<td>USB_0/1_(0-3)_ZVSS</td>
<td>A</td>
<td>USB Port 0-3 Drive-Strength Auto-Compensation Resistor to VSS; die 0/1
</td></tr>
<tr>
<td>AZ_BITCLK</td>
<td>B-AUD_S5-S</td>
<td>Azalia HD Audio Interface Bit Clock; all audio signals routed to die 0
</td></tr>
<tr>
<td>AZ_RST_L</td>
<td>B-AUD_S5-S</td>
<td>HDA Reset
</td></tr>
<tr>
<td>AZ_SDIN(0-2)</td>
<td>B-AUD_S5-S</td>
<td>HDA Serial Data Input from Codec 0-2
</td></tr>
<tr>
<td>AZ_SDOUT</td>
<td>B-AUD_S5-S</td>
<td>HDA Serial Data Output to Codec
</td></tr>
<tr>
<td>AZ_SYNC</td>
<td>B-AUD_S5-S</td>
<td>HDA Sync Signal to Codec
</td></tr>
<tr>
<td>SPKR</td>
<td>O-IO33-S</td>
<td>PC speaker/beeper PWM output
</td></tr>
<tr>
<td>UART(0-1)_CTS_L</td>
<td>I-IO33-S</td>
<td><a href="http://en.wikipedia.org/wiki/Universal_asynchronous_receiver_transmitter" class="extiw" title="wikipedia:Universal asynchronous receiver transmitter">UART</a> Clear To Send Input (alt. func. of UART(2-3)_RXD)
</td></tr>
<tr>
<td>UART(0-1)_INTR</td>
<td>B-IO33-S</td>
<td>UART Interrupt Request
</td></tr>
<tr>
<td>UART(0-1)_RTS_L</td>
<td>B-IO33-S</td>
<td>UART Request To Send Output (alt. func. of UART(2-3)_TXD)
</td></tr>
<tr>
<td>UART(0-3)_RXD</td>
<td>I-IO33-S</td>
<td>UART Receive Data
</td></tr>
<tr>
<td>UART(0-3)_TXD</td>
<td>O-IO33-S</td>
<td>UART Transmit Data
</td></tr>
<tr>
<td>SPI_CLK</td>
<td>O-IO18-S</td>
<td><a href="http://en.wikipedia.org/wiki/Serial_Peripheral_Interface" class="extiw" title="wikipedia:Serial Peripheral Interface">SPI</a> Clock; all SPI signals routed to die 0
</td></tr>
<tr>
<td>SPI_DO</td>
<td>B-IO18-S</td>
<td>SPI Data Out or Data 0 for multi-I/O ESPI device
</td></tr>
<tr>
<td>SPI_DI</td>
<td>B-IO18-S</td>
<td>SPI Data In or Data 1
</td></tr>
<tr>
<td>SPI_WP_L</td>
<td>B-IO18-S</td>
<td>SPI Write Protect or Data 2
</td></tr>
<tr>
<td>SPI_HOLD_L</td>
<td>B-IO18-S</td>
<td>SPI Hold Signal (asserted low to hold the SPI transaction) or Data 3
</td></tr>
<tr>
<td>PSP_ROM_CS_L<br/>SPI_TPM_CS_L</td>
<td>O-IO18-S</td>
<td>SPI Chip Select for <a href="/wiki/amd/secure_processor" title="amd/secure processor"><abbr title="Platform Security Processor">PSP</abbr></a> ROM or <a href="http://en.wikipedia.org/wiki/Trusted_Platform_Module" class="extiw" title="wikipedia:Trusted Platform Module">TPM</a>
</td></tr>
<tr>
<td>SPI_CS1/CS2_L</td>
<td>O-IO18-OD</td>
<td>SPI Chip Select
</td></tr>
<tr>
<td>ESPI_CLK</td>
<td>O-IO18-S</td>
<td><a href="http://en.wikipedia.org/wiki/Serial_Peripheral_Interface#Intel_Enhanced_Serial_Peripheral_Interface_Bus" class="extiw" title="wikipedia:Serial Peripheral Interface"><abbr title="Enhanced Serial Peripheral Interface">ESPI</abbr></a> Clock (alt. func. of SPI_CLK)
</td></tr>
<tr>
<td>ESPI_DAT(0-3)</td>
<td>B-IO33-S</td>
<td>ESPI Data[0], Data[1:0], Data[3:0] (alt. func. of SPI_DO/DI/WP_L/HOLD_L)
</td></tr>
<tr>
<td>ESPI_CS_L</td>
<td>O-IO18-S</td>
<td>ESPI Chip Select (SPI_CS2_L)
</td></tr>
<tr>
<td>ESPI_ALERT_L</td>
<td>I-DUAL-S</td>
<td>ESPI Alert Input (LDRQ0_L)
</td></tr>
<tr>
<td>ESPI_RESET_L</td>
<td>B-IO33-S</td>
<td>ESPI Reset (KBRST_L)
</td></tr>
<tr>
<td>LAD(0-3)</td>
<td>B-IO33-S</td>
<td><a href="http://en.wikipedia.org/wiki/Low_Pin_Count" class="extiw" title="wikipedia:Low Pin Count"><abbr title="Low Pin Count bus">LPC</abbr></a> Command/Address/Data; all LPC signals routed to die 0
</td></tr>
<tr>
<td>LDRQ0_L</td>
<td>I-IO33-S</td>
<td>Encoded DMA/Bus Master Request 0
</td></tr>
<tr>
<td>LFRAME_L</td>
<td>O-IO33-S</td>
<td>LPC Bus Frame
</td></tr>
<tr>
<td>LPCCLK(0-1)</td>
<td>O-IO33-S</td>
<td>LPC 33 MHz Clock
</td></tr>
<tr>
<td>LPC_CLKRUN_L</td>
<td>B-IO33-OD</td>
<td>LPC CLKRUN Signal
</td></tr>
<tr>
<td>LPC_PD_L</td>
<td>O-DUAL_S5-S</td>
<td>LPC Power Down
</td></tr>
<tr>
<td>LPC_PME_L</td>
<td>I-IO33S5-S</td>
<td>LPC Power Management Event
</td></tr>
<tr>
<td>LPC_RST_L</td>
<td>O-IO33S5-S</td>
<td>LPC Reset
</td></tr>
<tr>
<td>LPC_SMI_L</td>
<td>I-IO33-S</td>
<td>LPC System Management Interrupt
</td></tr>
<tr>
<td>SERIRQ</td>
<td>B-IO33-S</td>
<td>Serial IRQ for DMA
</td></tr>
<tr>
<td>I2C(0-5)_SCL</td>
<td>B-DUAL-OD</td>
<td><a href="http://en.wikipedia.org/wiki/I%C2%B2C" class="extiw" title="wikipedia:I²C">I<sup>2</sup>C</a> Port 0-5 Clock
</td></tr>
<tr>
<td>I2C(0-5)_SDA</td>
<td>B-DUAL-OD</td>
<td>I<sup>2</sup>C Data
</td></tr>
<tr>
<td>SCL0</td>
<td>B-IO33-OD</td>
<td><a href="http://en.wikipedia.org/wiki/System_Management_Bus" class="extiw" title="wikipedia:System Management Bus">SMBus</a> Port 0 Clock (alt. func. of I2C2)
</td></tr>
<tr>
<td>SDA0</td>
<td>B-IO33-OD</td>
<td>SMBus Port 0 Data
</td></tr>
<tr>
<td>SCL1</td>
<td>B-DUAL_S5-OD</td>
<td><a href="http://en.wikipedia.org/wiki/System_Management_Bus" class="extiw" title="wikipedia:System Management Bus">SMBus</a> Port 1 Clock (alt. func. of I2C3)
</td></tr>
<tr>
<td>SDA1</td>
<td>B-DUAL_S5-OD</td>
<td>SMBus Port 1 Data
</td></tr>
<tr>
<td>HP_SCL, HP_SDA</td>
<td></td>
<td>Hotplug SMBus (I2C0)
</td></tr>
<tr>
<td>SFP_SCL, SFP_SDA</td>
<td></td>
<td><a href="http://en.wikipedia.org/wiki/Small_form-factor_pluggable_transceiver" class="extiw" title="wikipedia:Small form-factor pluggable transceiver">SFP</a> Bus (I2C1)
</td></tr>
<tr>
<td>SPD_SCL, SPD_SDA</td>
<td></td>
<td><a href="http://en.wikipedia.org/wiki/Serial_presence_detect" class="extiw" title="wikipedia:Serial presence detect">SPD</a> Bus (I2C2)
</td></tr>
<tr>
<td>BMC_SCL, BMC_SDA</td>
<td></td>
<td><a href="http://en.wikipedia.org/wiki/Intelligent_Platform_Management_Interface#Baseboard_management_controller" class="extiw" title="wikipedia:Intelligent Platform Management Interface"><abbr title="Baseboard Management Controller">BMC</abbr></a> SMBus (I2C3)
</td></tr>
<tr>
<td>AGPIO*_0/1</td>
<td></td>
<td>Advanced <a href="http://en.wikipedia.org/wiki/General-purpose_input/output" class="extiw" title="wikipedia:General-purpose input/output">GPIO</a> pin for interrupt, wake, or I/O; die 0/1
</td></tr>
<tr>
<td>EGPIO*_0/1</td>
<td></td>
<td>Enhanced GPIO for I/O only; die 0/1
</td></tr>
<tr>
<td>EGPIO*</td>
<td></td>
<td>Enhanced GPIO for I/O only; die 0
</td></tr>
<tr>
<td>GENINT(1-2)_L</td>
<td>I-IO33-S</td>
<td>Generic Interrupt Request
</td></tr>
<tr>
<td>GFX_CLK00P/N</td>
<td>B-PCIe_S5-D</td>
<td>PCIe Expansion 100 MHz Differential PCIe Reference Clock; die 0
</td></tr>
<tr>
<td>GFX_CLK1(0-1)P/N</td>
<td>B-PCIe_S5-D</td>
<td>PCIe Expansion 100 MHz Differential PCIe Reference Clock; die 1
</td></tr>
<tr>
<td>GPP_CLK0(0-3)P/N</td>
<td>O-PCIe_S5-D</td>
<td><abbr title="General Purpose Port(s)">GPP</abbr> Expansion 100 MHz Differential Reference Clock; die 0
</td></tr>
<tr>
<td>GPP_CLK1(1-3)P/N</td>
<td>O-PCIe_S5-D</td>
<td><abbr title="General Purpose Port(s)">GPP</abbr> Expansion 100 MHz Differential Reference Clock; die 1
</td></tr>
<tr>
<td>CLK_REQ(0-3)_0_L</td>
<td>B-IO33-S</td>
<td>PCIe 0 Clock Request 0-3; die 0
</td></tr>
<tr>
<td>CLK_REQ(1-3)_1_L</td>
<td>B-IO33-S</td>
<td>PCIe 0 Clock Request 1-3; die 1
</td></tr>
<tr>
<td>CLK_REQG_0/1_L</td>
<td>B-IO33-S</td>
<td>PCIe Graphic Slot Clock Request / 14 MHz Clock Input; die 0/1
</td></tr>
<tr>
<td>X156M_H/L[1:0]</td>
<td></td>
<td>Differential 156.25 MHz Reference CLK Input; XGBE not supported on Socket TR4
</td></tr>
<tr>
<td>X32K_X1/X2</td>
<td>I-IO18S5-S</td>
<td>32 kHz Clock XTAL or (X32K_X1 only) Clock Input, for the integrated <abbr title="Real Time Clock">RTC</abbr>
</td></tr>
<tr>
<td>X48M_X1/X2</td>
<td>I-IO18S5-S</td>
<td>48 MHz Clock XTAL or (X48M_X1 only) Clock Input, for the integrated clock generator
</td></tr>
<tr>
<td>RTCCLK</td>
<td>O-IO18S5-S</td>
<td>32 kHz Real Time Clock Output, for a device requiring an RTC clock
</td></tr>
<tr>
<td>KBRST_L</td>
<td>I-IO33-S</td>
<td>Keyboard Controller Reset Input (warm reset)
</td></tr>
<tr>
<td>PWR_BTN_L</td>
<td>I-IO33S5</td>
<td>Power Button; Requests sleep state or causes wake event
</td></tr>
<tr>
<td>PWR_GOOD</td>
<td>I-IO33S5</td>
<td>Power Good Input; Asserted when all voltages and clock inputs are within specification
</td></tr>
<tr>
<td>PWROK</td>
<td>B-IO18-OD</td>
<td>Power OK; Asserted by the processor after all power planes are active, the system clock generators are powered up and run stably
</td></tr>
<tr>
<td>RESET_L</td>
<td>B-IO18-S</td>
<td>Bidirectional signal that resets the processor when asserted; Normally controlled by an internal state machine but can also be asserted by a second external source
</td></tr>
<tr>
<td>RSMRST_L</td>
<td>I-IO18S5-S</td>
<td>Resume Reset from motherboard, resets all in-processor S5 and S0 logic. Asserted on power up, deasserted when S5 power supplies are within specification.
</td></tr>
<tr>
<td>S0A3_GPIO_0/1</td>
<td>B-IO33S5-S</td>
<td>S0A3 Indicator
</td></tr>
<tr>
<td>SLP_S3/S5_L</td>
<td>O-IO33S5-S</td>
<td>S3/S5 Sleep State Power Plane Control Signal
</td></tr>
<tr>
<td>SYS_RESET_L</td>
<td>I-IO33S5-S</td>
<td>System Reset Input (reset button)
</td></tr>
<tr>
<td>WAKE_L</td>
<td>I-IO33S5-S</td>
<td>PCIe WAKE_L signal, wake system out of sleep state
</td></tr>
<tr>
<td>BLINK</td>
<td>B-IO33S5-S</td>
<td>Blink LED S-state Indicator
</td></tr>
<tr>
<td>FANIN(0-1)</td>
<td>I-IO33-S</td>
<td>Fan tachometer input; die 0/1
</td></tr>
<tr>
<td>FANOUT(0-1)</td>
<td>O-IO33-S</td>
<td>Fan PWM output; die 0/1
</td></tr>
<tr>
<td>ALERT_L</td>
<td>O-IO33-OD</td>
<td>Programmable pin that can indicate different events, including a <a href="/wiki/amd/sb-tsi" title="amd/sb-tsi"><abbr title="Sideband Temperature Sensor Interface">SB-TSI</abbr></a> interrupt
</td></tr>
<tr>
<td>PROCHOT_L</td>
<td>I-IO33-OD</td>
<td>Asserted to force the processor into <a href="/wiki/x86/hardware_thermal_control" title="x86/hardware thermal control"><abbr title="Hardware Thermal Control">HTC</abbr></a>-active state
</td></tr>
<tr>
<td>SIC</td>
<td>B-DUAL-OD</td>
<td>Sideband Interface Clock<sup id="cite_ref-1" class="reference"><a href="#cite_note-1">[1</a>]</sup>
</td></tr>
<tr>
<td>SID</td>
<td>B-DUAL-OD</td>
<td>Sideband Interface Data
</td></tr>
<tr>
<td>THERMTRIP_L</td>
<td>B-IO33-OD</td>
<td><a href="/wiki/x86/thermal_protection" title="x86/thermal protection">Temperature Trip</a> Input/Output
</td></tr>
<tr>
<td>DBREQ_L</td>
<td>I-IO18S5-S</td>
<td>Debug Request input to JTAG controller
</td></tr>
<tr>
<td>TCK</td>
<td>I-IO18S5-S</td>
<td><a href="http://en.wikipedia.org/wiki/JTAG" class="extiw" title="wikipedia:JTAG">JTAG</a> Clock
</td></tr>
<tr>
<td>TDI</td>
<td>I-IO18S5-S</td>
<td>JTAG Data Input
</td></tr>
<tr>
<td>TDO</td>
<td>O-IO18S5-S</td>
<td>JTAG Data Output
</td></tr>
<tr>
<td>TMS</td>
<td>I-IO18S5-S</td>
<td>JTAG Mode Select
</td></tr>
<tr>
<td>TRST_L</td>
<td>I-IO18S5-S</td>
<td>JTAG Reset
</td></tr>
<tr>
<td>TEST*</td>
<td></td>
<td>Test Pins
</td></tr>
<tr>
<td>XTRIG_L[7:4]</td>
<td>B-IO18-OD</td>
<td>XTRIG Debug Signals
</td></tr>
<tr>
<td>SVC_CPU, SVC_SOC</td>
<td>O-IO18-S</td>
<td>Serial VID Interface Clock for VDDCR_CPU, VDDCR_SOC regulator
</td></tr>
<tr>
<td>SVD_CPU, SVD_SOC</td>
<td>B-IO18-S</td>
<td>Serial VID Interface Data
</td></tr>
<tr>
<td>SVT_CPU, SVT_SOC</td>
<td>I-IO18-S</td>
<td>Serial VID Interface Telemetry
</td></tr>
<tr>
<td>VDDIO_AUDIO</td>
<td>S</td>
<td>Azalia HD Audio power supply, 1.5 V or 1.8 V ±5%
</td></tr>
<tr>
<td>VDDBT_RTC_G</td>
<td>S</td>
<td>Integrated Real Time Clock battery power supply, 1.5 V ±5% or 1.8 V ±5%<sup id="cite_ref-2" class="reference"><a href="#cite_note-2">[2</a>]</sup>
</td></tr>
<tr>
<td>VDDCR_CPU</td>
<td>S</td>
<td>Supply voltage for the CPU core
</td></tr>
<tr>
<td>VDDCR_CPU_SENSE</td>
<td>A</td>
<td>VDDCR_CPU voltage sense output, differential feedback with VSS_SENSE_A
</td></tr>
<tr>
<td>VDDCR_SOC</td>
<td>S</td>
<td>Supply voltage for the Northbridge (integrated <abbr title="Fusion Controller Hub (chipset)">FCH</abbr>, SATA, <abbr title="Northbridge I/O unit">NBIO</abbr>, <a href="/w/index.php?title=amd/system_management_unit&amp;action=edit&amp;redlink=1" class="new" title="amd/system management unit (page does not exist)"><abbr title="System Management Unit">SMU</abbr></a>, DDR PHY logic)
</td></tr>
<tr>
<td>VDDCR_SOC_SENSE</td>
<td>A</td>
<td>VDDCR_SOC voltage sense output, differential feedback with VSS_SENSE_B
</td></tr>
<tr>
<td>VDDCR_SOC_S5</td>
<td>S</td>
<td>Always on 0.9 V ± 20 mV supply voltage for the <abbr title="Fusion Controller Hub (chipset)">FCH</abbr> and USB PHYs
</td></tr>
<tr>
<td>VDDCR_SOC_S5_SENSE</td>
<td>A</td>
<td>VDDCR_SOC_S5 voltage sense output, differential feedback with VSS_SENSE_B
</td></tr>
<tr>
<td>VDDIO_MEM_S3_AB/CD</td>
<td>S</td>
<td>1.2 V ±5% supply voltage for DIMMs, PCIe PHYs, SATA PHYs, and an auxiliary supply for the DDR section of the processor
</td></tr>
<tr>
<td>VDDIO_MEM_S3_AB_FB_H/L</td>
<td>A</td>
<td>VDDIO_MEM_S3_AB voltage differential feedback to VDDIO_MEM_S3_AB regulator
</td></tr>
<tr>
<td>VDDIO_MEM_S3_CD_FB_H/L</td>
<td>A</td>
<td>VDDIO_MEM_S3_CD voltage differential feedback
</td></tr>
<tr>
<td>VDD_18</td>
<td>S</td>
<td>1.8 V ±2% supply voltage
</td></tr>
<tr>
<td>VDD_18_SENSE</td>
<td>A</td>
<td>VDD_18 voltage monitor pin, differential feedback with VSS_SENSE_A
</td></tr>
<tr>
<td>VDD_18_S5</td>
<td>S</td>
<td>Always on 1.8 V ±5% supply voltage
</td></tr>
<tr>
<td>VDD_18_S5_SENSE</td>
<td>A</td>
<td>VDD_18_S5 voltage monitor pin, differential feedback with VSS_SENSE_A
</td></tr>
<tr>
<td>VDD_33</td>
<td>S</td>
<td>3.3 V ±5% supply voltage
</td></tr>
<tr>
<td>VDD_33_SENSE</td>
<td>A</td>
<td>VDD_33 voltage monitor pin, differential feedback with VSS_SENSE_B
</td></tr>
<tr>
<td>VDD_33_S5</td>
<td>S</td>
<td>Always on 3.3 V ±5% supply voltage
</td></tr>
<tr>
<td>VDD_33_S5_SENSE</td>
<td>A</td>
<td>VDD_33_S5 voltage monitor pin, differential feedback with VSS_SENSE_B
</td></tr>
<tr>
<td>VSS</td>
<td>S</td>
<td>Ground
</td></tr>
<tr>
<td>VSS_SENSE_A</td>
<td>A</td>
<td>VSS sense pin for VDDCR_CPU, VDD_18, VDD_18_S5 regulator
</td></tr>
<tr>
<td>VSS_SENSE_B</td>
<td>A</td>
<td>VSS sense pin for VDDCR_SOC, VDDCR_SOC_S5, VDD_33, VDD_33_S5 regulator
</td></tr>
<tr>
<td><span id="CORETYPE">CORETYPE</span></td>
<td></td>
<td>Processor Core Type Indicator; NC = Not connected, VSS = connected to VSS on the package<br/><table class="wikitable"><tbody><tr><th>Processor</th><th>CORETYPE</th></tr><tr><td><a href="/wiki/amd/packages/socket_sp3" title="amd/packages/socket sp3">SP3</a> Type-0</td><td>VSS</td></tr><tr><td>SP3 Type-1/2</td><td>NC</td></tr><tr><td>TR4/<a href="/wiki/amd/packages/socket_strx4" title="amd/packages/socket strx4">sTRX4</a>/<a href="/wiki/amd/packages/socket_swrx8" title="amd/packages/socket swrx8">sWRX8</a></td><td>NC</td></tr></tbody></table>
</td></tr>
<tr>
<td><span id="SP3R1">SP3R1</span>, <span id="SP3R2">SP3R2</span></td>
<td></td>
<td>Processor Family Revision Identifier (electrical keying); NC = Not connected, VSS = connected to VSS on the package<br/><table class="wikitable"><tbody><tr><th>Processor</th><th>SP3R1</th><th>SP3R2</th></tr><tr><td>SP3</td><td>NC</td><td>VSS</td></tr><tr><td>TR4</td><td>NC</td><td>NC</td></tr><tr><td>sTRX4</td><td>VSS</td><td>NC</td></tr><tr><td>sWRX8</td><td>NC</td><td>VSS</td></tr></tbody></table>
</td></tr>
<tr>
<td>CPU_PRESENT_L</td>
<td></td>
<td>CPU Presence Indicator; connected to VSS on the package
</td></tr>
<tr>
<td>SA[2:0]</td>
<td>I-IO18S5-S</td>
<td>Socket Identifier
</td></tr>
<tr>
<td>RSVD</td>
<td></td>
<td>Reserved
</td></tr></tbody></table>
<ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><a href="#cite_ref-1">↑</a></span> <span class="reference-text">The Sideband Interface (SBI) a.k.a. <abbr title="Advanced Platform Management Link">APML</abbr> is a <a href="http://en.wikipedia.org/wiki/System_Management_Bus" class="extiw" title="wikipedia:System Management Bus">SMBus</a> interconnect to the processor&#39;s <abbr title="Sideband Remote Management Interface">SB-RMI</abbr> and <a href="/wiki/amd/sb-tsi" title="amd/sb-tsi"><abbr title="Sideband Temperature Sensor Interface">SB-TSI</abbr></a> interfaces.</span>
</li>
<li id="cite_note-2"><span class="mw-cite-backlink"><a href="#cite_ref-2">↑</a></span> <span class="reference-text">From 1.5 V or 1.8 V always on supply, or 3 V coin cell battery using an <a href="http://en.wikipedia.org/wiki/Low-dropout_regulator" class="extiw" title="wikipedia:Low-dropout regulator"><abbr title="Low-DropOut DC-to-DC voltage regulator">LDO</abbr></a>, or jumpered to VSS to &#34;Clear CMOS&#34;.</span>
</li>
</ol>
<h4><span class="mw-headline" id="Pin_Types">Pin Types</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit&amp;section=12" title="Edit section: Pin Types">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<table class="wikitable">
<tbody><tr>
<td>I/O/B-PCIe/SATA/XGBE/WAFL-D</td>
<td>Input / Output / Bidirectional, PCIe / SATA / XGBE / <a href="/wiki/amd/infinity_fabric" title="amd/infinity fabric"><abbr title="Wide Area Functional Link (AMD Scalable Control Fabric inter-socket link)">WAFL</abbr></a> Voltage Domain, Differential
</td></tr>
<tr>
<td>I/O/B-USBS5-S/OD</td>
<td>Input / Output / Bidirectional, USB (VDDCR_SOC_S5) Voltage Domain, Single-Ended / Open Drain
</td></tr>
<tr>
<td>I/O/B-IOMEM-D/S</td>
<td>Input / Output / Bidirectional, VDDIO_MEM_S3, Differential / Single-Ended
</td></tr>
<tr>
<td>I/O/B-IO18-D/S/OD</td>
<td>Input / Output / Bidirectional, VDD_18, Differential / Single-Ended / Open Drain
</td></tr>
<tr>
<td>I/O/B-IO18S5-D/S/OD</td>
<td>Input / Output / Bidirectional, VDD_18_S5, Differential / Single-Ended / Open Drain
</td></tr>
<tr>
<td>I/O/B-IO33-D/S/OD</td>
<td>Input / Output / Bidirectional, VDD_33, Differential / Single-Ended / Open Drain
</td></tr>
<tr>
<td>I/O/B-IO33S5-D/S/OD</td>
<td>Input / Output / Bidirectional, VDD_33_S5, Differential / Single-Ended / Open Drain
</td></tr>
<tr>
<td>I/O/B-DUAL-S/OD</td>
<td>Input / Output / Bidirectional, VDD_18 or VDD_33, Single-Ended / Open Drain
</td></tr>
<tr>
<td>I/O/B-DUAL_S5-S/OD</td>
<td>Input / Output / Bidirectional, VDD_18_S5 or VDD_33_S5, Single-Ended / Open Drain
</td></tr>
<tr>
<td>O/B-AUD_S5-S</td>
<td>Output / Bidirectional, VDDIO_AUDIO (VDD_18_S5), Single-Ended
</td></tr>
<tr>
<td>O/B-PCIe_S5-D</td>
<td>Output / Bidirectional, PCIe Clock, Differential
</td></tr>
<tr>
<td>A</td>
<td>Analog
</td></tr>
<tr>
<td>S</td>
<td>Supply Voltage
</td></tr></tbody></table>
<h3><span class="mw-headline" id="Socket_SP3.2FTR4_Differences">Socket SP3/TR4 Differences</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit&amp;section=13" title="Edit section: Socket SP3/TR4 Differences">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<table class="wikitable">
<tbody><tr>
<th>Pin</th>
<th>Socket SP3</th>
<th>Socket TR4 a.k.a. SP3r2
</th></tr>
<tr>
<td>E25</td>
<td>AGPIO23_1/SGPIO1_LOAD/MDIO3_SDA</td>
<td>RSVD
</td></tr>
<tr>
<td>E28</td>
<td>AGPIO23_2/SGPIO2_LOAD/MDIO5_SDA</td>
<td>EGPIO23_1/SGPIO1_LOAD/MDIO3_SDA
</td></tr>
<tr>
<td>CY42</td>
<td>AGPIO23_3/SGPIO3_LOAD/MDIO7_SDA</td>
<td>RSVD
</td></tr>
<tr>
<td>D24</td>
<td>AGPIO40_1/SGPIO1_DATAIN/MDIO2_SDA</td>
<td>RSVD
</td></tr>
<tr>
<td>D27</td>
<td>AGPIO40_2/SGPIO2_DATAIN/MDIO4_SDA</td>
<td>EGPIO40_1/SGPIO1_DATAIN/MDIO2_SDA
</td></tr>
<tr>
<td>DB44</td>
<td>AGPIO40_3/SGPIO3_DATAIN/MDIO6_SDA</td>
<td>RSVD
</td></tr>
<tr>
<td>D25</td>
<td>AGPIO9_1/SGPIO1_DATAOUT/MDIO3_SCL</td>
<td>RSVD
</td></tr>
<tr>
<td>D28</td>
<td>AGPIO9_2/SGPIO2_DATAOUT/MDIO5_SCL</td>
<td>EGPIO9_1/SGPIO1_DATAOUT/MDIO3_SCL
</td></tr>
<tr>
<td>CY41</td>
<td>AGPIO9_3/SGPIO3_DATAOUT/MDIO7_SCL</td>
<td>RSVD
</td></tr>
<tr>
<td>E40</td>
<td>BP0 (Break Point Indicator, test/debug)</td>
<td>TEST14
</td></tr>
<tr>
<td>E41</td>
<td>BP1</td>
<td>TEST15
</td></tr>
<tr>
<td>D21</td>
<td>BP2</td>
<td>TEST16
</td></tr>
<tr>
<td>C20</td>
<td>BP3</td>
<td>TEST17
</td></tr>
<tr>
<td>C22</td>
<td>BP4</td>
<td>RSVD
</td></tr>
<tr>
<td>C23</td>
<td>BP5</td>
<td>RSVD
</td></tr>
<tr>
<td>misc.</td>
<td>G1 interface</td>
<td>All pins RSVD
</td></tr>
<tr>
<td>P29</td>
<td>G1B_ZVSS</td>
<td>USB_1_3_ZVSS
</td></tr>
<tr>
<td>misc.</td>
<td>G2 interface</td>
<td>G1 interface
</td></tr>
<tr>
<td>misc.</td>
<td>G3 interface</td>
<td>All pins RSVD
</td></tr>
<tr>
<td>K28</td>
<td>G3A_ZVSS</td>
<td>USB_1_2_ZVSS
</td></tr>
<tr>
<td>DB20</td>
<td>GPP_CLK0BN</td>
<td>GPP_CLK01N
</td></tr>
<tr>
<td>DA19</td>
<td>GPP_CLK0BP</td>
<td>GPP_CLK01P
</td></tr>
<tr>
<td>DB18</td>
<td>GPP_CLK0TN</td>
<td>GFX_CLK00N
</td></tr>
<tr>
<td>DA18</td>
<td>GPP_CLK0TP</td>
<td>GFX_CLK00P
</td></tr>
<tr>
<td>B42</td>
<td>GPP_CLK1BN</td>
<td>GPP_CLK13N
</td></tr>
<tr>
<td>A41</td>
<td>GPP_CLK1BP</td>
<td>GPP_CLK13P
</td></tr>
<tr>
<td>C41</td>
<td>GPP_CLK1TN</td>
<td>GPP_CLK12N
</td></tr>
<tr>
<td>C40</td>
<td>GPP_CLK1TP</td>
<td>GPP_CLK12P
</td></tr>
<tr>
<td>A37</td>
<td>GPP_CLK2BN</td>
<td>GFX_CLK11N
</td></tr>
<tr>
<td>B37</td>
<td>GPP_CLK2BP</td>
<td>GFX_CLK11P
</td></tr>
<tr>
<td>C38</td>
<td>GPP_CLK2TN</td>
<td>GFX_CLK10N
</td></tr>
<tr>
<td>C37</td>
<td>GPP_CLK2TP</td>
<td>GFX_CLK10P
</td></tr>
<tr>
<td>DB35</td>
<td>GPP_CLK3BN</td>
<td>GPP_CLK03N
</td></tr>
<tr>
<td>DA34</td>
<td>GPP_CLK3BP</td>
<td>GPP_CLK03P
</td></tr>
<tr>
<td>CY36</td>
<td>GPP_CLK3TN</td>
<td>GPP_CLK02N
</td></tr>
<tr>
<td>CY35</td>
<td>GPP_CLK3TP</td>
<td>GPP_CLK02P
</td></tr>
<tr>
<td>misc.</td>
<td>Memory channel B</td>
<td>All pins RSVD with the following exceptions
</td></tr>
<tr>
<td>AR40</td>
<td>MB0_CKE[0] (DRAM Clock Enable)</td>
<td>VSS
</td></tr>
<tr>
<td>AP41</td>
<td>MB0_CKE[1]</td>
<td>VSS
</td></tr>
<tr>
<td>AT39</td>
<td>MB1_CKE[0]</td>
<td>VSS
</td></tr>
<tr>
<td>AR39</td>
<td>MB1_CKE[1]</td>
<td>VSS
</td></tr>
<tr>
<td>BB43</td>
<td>MB_ANALOGOUT (Test pin)</td>
<td>USB_0_OC3_L/AGPIO24_0
</td></tr>
<tr>
<td>AP39</td>
<td>MB_RESET_L</td>
<td>VSS
</td></tr>
<tr>
<td>misc.</td>
<td>Memory channel C</td>
<td>All pins RSVD with the following exceptions
</td></tr>
<tr>
<td>AN47</td>
<td>MC0_CKE[0]</td>
<td>VSS
</td></tr>
<tr>
<td>AM48</td>
<td>MC0_CKE[1]</td>
<td>VSS
</td></tr>
<tr>
<td>AP46</td>
<td>MC1_CKE[0]</td>
<td>VSS
</td></tr>
<tr>
<td>AN46</td>
<td>MC1_CKE[1]</td>
<td>VSS
</td></tr>
<tr>
<td>BB46</td>
<td>MC_ANALOGOUT</td>
<td>USB_0_OC2_L/AGPIO18_0
</td></tr>
<tr>
<td>A47</td>
<td>MC_DATA[0]</td>
<td>GPP_CLK11P
</td></tr>
<tr>
<td>CM46</td>
<td>MC_DATA[49]</td>
<td>FANIN0/AGPIO84_0/NMI
</td></tr>
<tr>
<td>CT48</td>
<td>MC_DATA[50]</td>
<td>CLK_REQ0_0_L/AGPIO92_0
</td></tr>
<tr>
<td>CT46</td>
<td>MC_DATA[51]</td>
<td>SATA_ACT_0_L/AGPIO130_0
</td></tr>
<tr>
<td>CR47</td>
<td>MC_DATA[54]</td>
<td>CLK_REQ2_0_L/AGPIO116_0
</td></tr>
<tr>
<td>CR46</td>
<td>MC_DATA[55]</td>
<td>CLK_REQG_0_L/OSCIN/EGPIO132_0
</td></tr>
<tr>
<td>CV48</td>
<td>MC_DATA[56]</td>
<td>SPKR/AGPIO91
</td></tr>
<tr>
<td>CV46</td>
<td>MC_DATA[57]</td>
<td>AZ_SDOUT
</td></tr>
<tr>
<td>DA46</td>
<td>MC_DATA[58]</td>
<td>AZ_SYNC
</td></tr>
<tr>
<td>DB46</td>
<td>MC_DATA[59]</td>
<td>AGPIO8
</td></tr>
<tr>
<td>A46</td>
<td>MC_DATA[5]</td>
<td>GPP_CLK11N
</td></tr>
<tr>
<td>DA47</td>
<td>MC_DATA[62]</td>
<td>AZ_BITCLK
</td></tr>
<tr>
<td>CN47</td>
<td>MC_DQS_H[15]</td>
<td>FANOUT0/AGPIO85_0
</td></tr>
<tr>
<td>CW47</td>
<td>MC_DQS_H[16]</td>
<td>AZ_SDIN2
</td></tr>
<tr>
<td>CP46</td>
<td>MC_DQS_H[6]</td>
<td>CLK_REQ3_0_L/EGPIO131_0
</td></tr>
<tr>
<td>CY46</td>
<td>MC_DQS_H[7]</td>
<td>AZ_RST_L
</td></tr>
<tr>
<td>CP48</td>
<td>MC_DQS_L[15]</td>
<td>CLK_REQ1_0_L/AGPIO115_0
</td></tr>
<tr>
<td>CY48</td>
<td>MC_DQS_L[16]</td>
<td>AZ_SDIN0
</td></tr>
<tr>
<td>CN46</td>
<td>MC_DQS_L[6]</td>
<td>GENINT2_L/AGPIO90
</td></tr>
<tr>
<td>CW46</td>
<td>MC_DQS_L[7]</td>
<td>AZ_SDIN1
</td></tr>
<tr>
<td>AM46</td>
<td>MC_RESET_L</td>
<td>VSS
</td></tr>
<tr>
<td>misc.</td>
<td>Memory channel D</td>
<td>Memory channel B
</td></tr>
<tr>
<td>misc.</td>
<td>Memory channel E</td>
<td>Memory channel C
</td></tr>
<tr>
<td>misc.</td>
<td>Memory channel F</td>
<td>All pins RSVD with the following exceptions
</td></tr>
<tr>
<td>BH16</td>
<td>MF0_CKE[0]</td>
<td>VSS
</td></tr>
<tr>
<td>BJ15</td>
<td>MF0_CKE[1]</td>
<td>VSS
</td></tr>
<tr>
<td>BG17</td>
<td>MF1_CKE[0]</td>
<td>VSS
</td></tr>
<tr>
<td>BH17</td>
<td>MF1_CKE[1]</td>
<td>VSS
</td></tr>
<tr>
<td>BA13</td>
<td>MF_ANALOGOUT</td>
<td>USB_1_OC3_L/EGPIO24_1
</td></tr>
<tr>
<td>BJ17</td>
<td>MF_RESET_L</td>
<td>VSS
</td></tr>
<tr>
<td>misc.</td>
<td>Memory channel G</td>
<td>All pins RSVD with the following exceptions
</td></tr>
<tr>
<td>BK9</td>
<td>MG0_CKE[0]</td>
<td>VSS
</td></tr>
<tr>
<td>BL8</td>
<td>MG0_CKE[1]</td>
<td>VSS
</td></tr>
<tr>
<td>BJ10</td>
<td>MG1_CKE[0]</td>
<td>VSS
</td></tr>
<tr>
<td>BK10</td>
<td>MG1_CKE[1]</td>
<td>VSS
</td></tr>
<tr>
<td>BA10</td>
<td>MG_ANALOGOUT</td>
<td>USB_1_OC2_L/EGPIO18_1
</td></tr>
<tr>
<td>DB9</td>
<td>MG_DATA[0]</td>
<td>USB_0_HSD3N
</td></tr>
<tr>
<td>CL10</td>
<td>MG_DATA[10]</td>
<td>CLK_REQG_1_L/EGPIO132_1
</td></tr>
<tr>
<td>CL8</td>
<td>MG_DATA[11]</td>
<td>SATA_ACT_1_L/EGPIO130_1
</td></tr>
<tr>
<td>CT10</td>
<td>MG_DATA[12]</td>
<td>CLK_REQ3_1_L/EGPIO131_1
</td></tr>
<tr>
<td>CT9</td>
<td>MG_DATA[13]</td>
<td>EGPIO92_1
</td></tr>
<tr>
<td>CM10</td>
<td>MG_DATA[14]</td>
<td>CLK_REQ2_1_L/EGPIO116_1
</td></tr>
<tr>
<td>CM9</td>
<td>MG_DATA[15]</td>
<td>CLK_REQ1_1_L/EGPIO115_1
</td></tr>
<tr>
<td>DA8</td>
<td>MG_DATA[1]</td>
<td>USB_0_HSD3P
</td></tr>
<tr>
<td>DA10</td>
<td>MG_DATA[4]</td>
<td>USB_0_HSD2P
</td></tr>
<tr>
<td>B10</td>
<td>MG_DATA[58]</td>
<td>USB_1_HSD2P
</td></tr>
<tr>
<td>A10</td>
<td>MG_DATA[59]</td>
<td>USB_1_HSD2N
</td></tr>
<tr>
<td>DB10</td>
<td>MG_DATA[5]</td>
<td>USB_0_HSD2N
</td></tr>
<tr>
<td>F9</td>
<td>MG_DATA[60]</td>
<td>FANIN1/EGPIO84_1
</td></tr>
<tr>
<td>F10</td>
<td>MG_DATA[61]</td>
<td>FANOUT1/EGPIO85_1
</td></tr>
<tr>
<td>B9</td>
<td>MG_DATA[62]</td>
<td>USB_1_HSD3P
</td></tr>
<tr>
<td>A9</td>
<td>MG_DATA[63]</td>
<td>USB_1_HSD3N
</td></tr>
<tr>
<td>CW8</td>
<td>MG_DQS_H[0]</td>
<td>USB_0_SS_3TXP
</td></tr>
<tr>
<td>CP10</td>
<td>MG_DQS_H[10]</td>
<td>USB_0_SS_2RXP
</td></tr>
<tr>
<td>K9</td>
<td>MG_DQS_H[15]</td>
<td>USB_1_SS_2RXN
</td></tr>
<tr>
<td>D9</td>
<td>MG_DQS_H[16]</td>
<td>USB_1_SS_2TXP
</td></tr>
<tr>
<td>CN8</td>
<td>MG_DQS_H[1]</td>
<td>USB_0_SS_3RXN
</td></tr>
<tr>
<td>J10</td>
<td>MG_DQS_H[6]</td>
<td>USB_1_SS_3RXP
</td></tr>
<tr>
<td>C10</td>
<td>MG_DQS_H[7]</td>
<td>USB_1_SS_3TXN
</td></tr>
<tr>
<td>CY10</td>
<td>MG_DQS_H[9]</td>
<td>USB_0_SS_2TXN
</td></tr>
<tr>
<td>CY9</td>
<td>MG_DQS_L[0]</td>
<td>USB_0_SS_3TXN
</td></tr>
<tr>
<td>CN10</td>
<td>MG_DQS_L[10]</td>
<td>USB_0_SS_2RXN
</td></tr>
<tr>
<td>J8</td>
<td>MG_DQS_L[15]</td>
<td>USB_1_SS_2RXP
</td></tr>
<tr>
<td>C8</td>
<td>MG_DQS_L[16]</td>
<td>USB_1_SS_2TXN
</td></tr>
<tr>
<td>CP9</td>
<td>MG_DQS_L[1]</td>
<td>USB_0_SS_3RXP
</td></tr>
<tr>
<td>K10</td>
<td>MG_DQS_L[6]</td>
<td>USB_1_SS_3RXN
</td></tr>
<tr>
<td>D10</td>
<td>MG_DQS_L[7]</td>
<td>USB_1_SS_3TXP
</td></tr>
<tr>
<td>CW10</td>
<td>MG_DQS_L[9]</td>
<td>USB_0_SS_2TXP
</td></tr>
<tr>
<td>BL10</td>
<td>MG_RESET_L</td>
<td>VSS
</td></tr>
<tr>
<td>misc.</td>
<td>Memory channel H</td>
<td>Memory channel D
</td></tr>
<tr>
<td>misc.</td>
<td>P1 interface</td>
<td>All pins RSVD
</td></tr>
<tr>
<td>CF29</td>
<td>P1A_ZVSS</td>
<td>USB_0_3_ZVSS
</td></tr>
<tr>
<td>misc.</td>
<td>P2 interface</td>
<td>P1 interface
</td></tr>
<tr>
<td>misc.</td>
<td>P3 interface</td>
<td>All pins RSVD
</td></tr>
<tr>
<td>CT28</td>
<td>P3B_ZVSS</td>
<td>USB_0_2_ZVSS
</td></tr>
<tr>
<td>A23</td>
<td>PCIE_RST1_L/EGPIO26_1</td>
<td>RSVD
</td></tr>
<tr>
<td>B28</td>
<td>PCIE_RST2_L/EGPIO26_2</td>
<td>PCIE_RST1_L/EGPIO26_1
</td></tr>
<tr>
<td>DB21</td>
<td>PCIE_RST3_L/EGPIO26_3</td>
<td>RSVD
</td></tr>
<tr>
<td>CY44</td>
<td>PM_INTR_L/AGPIO89</td>
<td>GENINT1_L/AGPIO89
</td></tr>
<tr>
<td>AY28</td>
<td>REFCLK100SSC_N</td>
<td>GPP_CLK00N
</td></tr>
<tr>
<td>BA27</td>
<td>REFCLK100SSC_P</td>
<td>GPP_CLK00P
</td></tr>
<tr>
<td>E23</td>
<td>S0A3_GPIO_1/AGPIO10_1/SGPIO1_CLK/MDIO2_SCL</td>
<td>RSVD
</td></tr>
<tr>
<td>E26</td>
<td>S0A3_GPIO_2/AGPIO10_2/SGPIO2_CLK/MDIO4_SCL</td>
<td>S0A3_GPIO_1/EGPIO10_1/SGPIO1_CLK/MDIO2_SCL
</td></tr>
<tr>
<td>DA43</td>
<td>S0A3_GPIO_3/AGPIO10_3/SGPIO3_CLK/MDIO6_SCL</td>
<td>RSVD
</td></tr>
<tr>
<td>D34</td>
<td>TEST41[1]</td>
<td>RSVD
</td></tr>
<tr>
<td>B16</td>
<td>TEST41[2]</td>
<td>TEST41[1]
</td></tr>
<tr>
<td>CY20</td>
<td>TEST41[3]</td>
<td>RSVD
</td></tr>
<tr>
<td>CW36</td>
<td>TEST47[0]</td>
<td>BLINK/AGPIO11
</td></tr>
<tr>
<td>E29</td>
<td>TEST47[1]</td>
<td>RSVD
</td></tr>
<tr>
<td>D18</td>
<td>TEST47[2]</td>
<td>TEST47[0]
</td></tr>
<tr>
<td>CW21</td>
<td>TEST47[3]</td>
<td>TEST47[1]
</td></tr>
<tr>
<td>AC33</td>
<td>TEST4[1]</td>
<td>RSVD
</td></tr>
<tr>
<td>AC23</td>
<td>TEST4[2]</td>
<td>TEST4[1]
</td></tr>
<tr>
<td>CA21</td>
<td>TEST4[3]</td>
<td>RSVD
</td></tr>
<tr>
<td>AB34</td>
<td>TEST5[1]</td>
<td>RSVD
</td></tr>
<tr>
<td>AB24</td>
<td>TEST5[2]</td>
<td>TEST5[1]
</td></tr>
<tr>
<td>BY22</td>
<td>TEST5[3]</td>
<td>RSVD
</td></tr>
<tr>
<td>DB12</td>
<td>USB0_0_ZVSS</td>
<td>USB_0_0_ZVSS
</td></tr>
<tr>
<td>CY12</td>
<td>USB1_0_ZVSS</td>
<td>USB_0_1_ZVSS
</td></tr>
<tr>
<td>D16</td>
<td>USB2_1_ZVSS</td>
<td>USB_1_0_ZVSS
</td></tr>
<tr>
<td>E16</td>
<td>USB3_1_ZVSS</td>
<td>USB_1_1_ZVSS
</td></tr>
<tr>
<td>C17</td>
<td>USB_1_HSD2N</td>
<td>USB_1_HSD0N
</td></tr>
<tr>
<td>C16</td>
<td>USB_1_HSD2P</td>
<td>USB_1_HSD0P
</td></tr>
<tr>
<td>B18</td>
<td>USB_1_HSD3N</td>
<td>USB_1_HSD1N
</td></tr>
<tr>
<td>A17</td>
<td>USB_1_HSD3P</td>
<td>USB_1_HSD1P
</td></tr>
<tr>
<td>E13</td>
<td>USB_1_SS_2RXN</td>
<td>USB_1_SS_0RXN
</td></tr>
<tr>
<td>D13</td>
<td>USB_1_SS_2RXP</td>
<td>USB_1_SS_0RXP
</td></tr>
<tr>
<td>A13</td>
<td>USB_1_SS_2TXN</td>
<td>USB_1_SS_0TXN
</td></tr>
<tr>
<td>B13</td>
<td>USB_1_SS_2TXP</td>
<td>USB_1_SS_0TXP
</td></tr>
<tr>
<td>D15</td>
<td>USB_1_SS_3RXN</td>
<td>USB_1_SS_1RXN
</td></tr>
<tr>
<td>E14</td>
<td>USB_1_SS_3RXP</td>
<td>USB_1_SS_1RXP
</td></tr>
<tr>
<td>B15</td>
<td>USB_1_SS_3TXN</td>
<td>USB_1_SS_1TXN
</td></tr>
<tr>
<td>A14</td>
<td>USB_1_SS_3TXP</td>
<td>USB_1_SS_1TXP
</td></tr>
<tr>
<td>CY15</td>
<td>USB_OC0_L/AGPIO16_0</td>
<td>USB_0_OC0_L/AGPIO16_0
</td></tr>
<tr>
<td>CY14</td>
<td>USB_OC1_L/AGPIO17_0</td>
<td>USB_0_OC1_L/AGPIO17_0
</td></tr>
<tr>
<td>C13</td>
<td>USB_OC2_L/EGPIO16_1</td>
<td>USB_1_OC0_L/EGPIO16_1
</td></tr>
<tr>
<td>C14</td>
<td>USB_OC3_L/EGPIO17_1</td>
<td>USB_1_OC1_L/EGPIO17_1
</td></tr>
<tr>
<td>misc.</td>
<td>VDDIO_MEM_S3_ABCD</td>
<td>VDDIO_MEM_S3_AB
</td></tr>
<tr>
<td>AP38</td>
<td>VDDIO_MEM_S3_ABCD_FB_H</td>
<td>VDDIO_MEM_S3_AB_FB_H
</td></tr>
<tr>
<td>AN38</td>
<td>VDDIO_MEM_S3_ABCD_FB_L</td>
<td>VDDIO_MEM_S3_AB_FB_L
</td></tr>
<tr>
<td>misc.</td>
<td>VDDIO_MEM_S3_EFGH</td>
<td>VDDIO_MEM_S3_CD
</td></tr>
<tr>
<td>BJ18</td>
<td>VDDIO_MEM_S3_EFGH_FB_H</td>
<td>VDDIO_MEM_S3_CD_FB_H
</td></tr>
<tr>
<td>BK18</td>
<td>VDDIO_MEM_S3_EFGH_FB_L</td>
<td>VDDIO_MEM_S3_CD_FB_L
</td></tr>
<tr>
<td>AG18</td>
<td>VDD_18_S5_1</td>
<td>VDDIO_AUDIO
</td></tr>
<tr>
<td>F12</td>
<td>VSS</td>
<td>SP3R2
</td></tr>
<tr>
<td>A16</td>
<td>WAFL1_ZVSS</td>
<td>RSVD
</td></tr>
<tr>
<td>C28</td>
<td>WAFL2_ZVSS</td>
<td>WAFL1_ZVSS
</td></tr>
<tr>
<td>DB17</td>
<td>WAFL3_ZVSS</td>
<td>RSVD
</td></tr>
<tr>
<td>E43</td>
<td>X156M_H[1]</td>
<td>RSVD
</td></tr>
<tr>
<td>F44</td>
<td>X156M_L[1]</td>
<td>RSVD
</td></tr>
<tr>
<td>D19</td>
<td>X156M_H[2]</td>
<td>X156M_H[1]
</td></tr>
<tr>
<td>E19</td>
<td>X156M_L[2]</td>
<td>X156M_L[1]
</td></tr>
<tr>
<td>CW19</td>
<td>X156M_H[3]</td>
<td>RSVD
</td></tr>
<tr>
<td>CV20</td>
<td>X156M_L[3]</td>
<td>RSVD
</td></tr></tbody></table>
<h2><span class="mw-headline" id="Bibliography">Bibliography</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit&amp;section=14" title="Edit section: Bibliography">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> David. S. (March 2018). &#34;<a rel="nofollow" class="external text" href="https://fuse.wikichip.org/news/1064/isscc-2018-amds-zeppelin-multi-chip-routing-and-packaging/">ISSCC 2018: AMD’s Zeppelin; Multi-chip routing and packaging</a>&#34;</li>
<li> &#34;Socket SP3 Design Specification&#34;, AMD Publ. #55260, Rev. 1.16, August 2020</li>
<li> &#34;SP3r2 Processor Platform Thermal Design Guide&#34;, AMD Publ. #55815, Rev. 1.03, July 2018</li>
<li> &#34;SP3r2 Processor Functional Data Sheet&#34;, AMD Publ. #55814, Rev. 1.03, June 2017</li>
<li> &#34;Electrical Data Sheet (EDS) for AMD Family 17h Models 00h-0Fh SP3r2 Processors&#34;, AMD Publ. #55443, Rev. 0.51, June 2019</li>
<li> &#34;SP3r2 Processor Infrastructure Roadmap&#34;, AMD Publ. #55557, Rev. 1.01, April 2017</li>
<li> &#34;SP3r2 Processor Motherboard Design Guide&#34;, AMD Publ. #55809, Rev. 1.03, October 2017</li>
<li> &#34;Revision Guide for AMD Family 17h Models 00h-0Fh Processors&#34;, AMD Publ. #55449, Rev. 1.19, December 2019</li>
<li> Beck, Noah; White, Sean; Paraschou, Milam; Naffziger, Samuel (2018). <cite>‘Zeppelin’: An SoC for multichip architectures</cite>. Proceedings of IEEE ISSCC 2018. pp. 40-42. <a href="http://en.wikipedia.org/wiki/Digital_object_identifier" class="extiw" title="wikipedia:Digital object identifier">doi</a>:<a rel="nofollow" class="external text" href="https://doi.org/10.1109/ISSCC.2018.8310173">10.1109/ISSCC.2018.8310173</a></li></ul>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=amd/packages/socket_tr4&amp;action=edit&amp;section=15" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> <a href="/wiki/amd/packages/socket_am4" title="amd/packages/socket am4">Socket AM4</a></li>
<li> <a href="/wiki/amd/packages/socket_sp3" title="amd/packages/socket sp3">Socket SP3</a></li>
<li> <a href="/wiki/amd/packages/socket_strx4" title="amd/packages/socket strx4">Socket sTRX4</a></li>
<li> <a href="/wiki/amd/packages/socket_swrx8" title="amd/packages/socket swrx8">Socket sWRX8</a></li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:31030-0!*!0!default!!en!5!* and timestamp 20240224171342 and revision id 101191
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="/w/index.php?title=amd/packages/socket_tr4&amp;oldid=101191">/w/index.php?title=amd/packages/socket_tr4&amp;oldid=101191</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/w/index.php?title=Category:all_ic_packages&amp;action=edit&amp;redlink=1" class="new" title="Category:all ic packages (page does not exist)">all ic packages</a></li><li><a href="/wiki/Category:amd" title="Category:amd">amd</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden category: <ul><li><a href="/wiki/Category:Articles_with_empty_sections" title="Category:Articles with empty sections">Articles with empty sections</a></li></ul></div></div><div id="mw-data-after-content">
	<div class="smwfact"><div class="smwfactboxhead">Facts about &#34;<span class="swmfactboxheadbrowse"><a href="/wiki/Special:Browse/:amd-2Fpackages-2Fsocket-20tr4" title="Special:Browse/:amd-2Fpackages-2Fsocket-20tr4">Socket TR4 (SP3r2, sTR4) - Packages - AMD</a></span>&#34;</div><div class="smwrdflink"><span class="rdflink"><a href="/wiki/Special:ExportRDF/amd/packages/socket_tr4" title="Special:ExportRDF/amd/packages/socket tr4">RDF feed</a></span></div><table class="smwfacttable" cellspacing="0" cellpadding="2"><tbody><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:designer" title="Property:designer">designer</a></td><td class="smwprops">AMD  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:designer/AMD" title="Special:SearchByProperty/:designer/AMD">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:first_announced" title="Property:first announced">first announced</a></td><td class="smwprops">May 16, 2017  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20announced/16-20May-202017" title="Special:SearchByProperty/:first-20announced/16-20May-202017">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:first_launched" title="Property:first launched">first launched</a></td><td class="smwprops">August 10, 2017  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20launched/10-20August-202017" title="Special:SearchByProperty/:first-20launched/10-20August-202017">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:instance_of" title="Property:instance of">instance of</a></td><td class="smwprops">package  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instance-20of/package" title="Special:SearchByProperty/:instance-20of/package">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:market_segment" title="Property:market segment">market segment</a></td><td class="smwprops">Desktop  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:market-20segment/Desktop" title="Special:SearchByProperty/:market-20segment/Desktop">+</a></span> and Workstation  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:market-20segment/Workstation" title="Special:SearchByProperty/:market-20segment/Workstation">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:microarchitecture" title="Property:microarchitecture">microarchitecture</a></td><td class="smwprops">Zen  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:microarchitecture/Zen" title="Special:SearchByProperty/:microarchitecture/Zen">+</a></span> and Zen+  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:microarchitecture/Zen%2B" title="Special:SearchByProperty/:microarchitecture/Zen+">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:name" title="Property:name">name</a></td><td class="smwprops">Socket TR4  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:name/Socket-20TR4" title="Special:SearchByProperty/:name/Socket-20TR4">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:package" title="Property:package">package</a></td><td class="smwprops">TR4  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:package/TR4" title="Special:SearchByProperty/:package/TR4">+</a></span> and FCLGA-4094  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:package/FCLGA-2D4094" title="Special:SearchByProperty/:package/FCLGA-2D4094">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:package_contacts" title="Property:package contacts">package contacts</a></td><td class="smwprops">4,094  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:package-20contacts/4094" title="Special:SearchByProperty/:package-20contacts/4094">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:package_height" title="Property:package height">package height</a></td><td class="smwprops">6.26 mm (0.246 in)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:package-20height/6.26-20mm" title="Special:SearchByProperty/:package-20height/6.26-20mm">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:package_length" title="Property:package length">package length</a></td><td class="smwprops">75.4 mm (7.54 cm, 2.969 in)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:package-20length/75.4-20mm" title="Special:SearchByProperty/:package-20length/75.4-20mm">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:package_pitch" title="Property:package pitch">package pitch</a></td><td class="smwprops">0.87 mm (0.0343 in)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:package-20pitch/0.87-20mm" title="Special:SearchByProperty/:package-20pitch/0.87-20mm">+</a></span> and 1 mm (0.0394 in)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:package-20pitch/1-20mm" title="Special:SearchByProperty/:package-20pitch/1-20mm">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:package_type" title="Property:package type">package type</a></td><td class="smwprops">FC-OLGA  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:package-20type/FC-2DOLGA" title="Special:SearchByProperty/:package-20type/FC-2DOLGA">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:package_width" title="Property:package width">package width</a></td><td class="smwprops">58.5 mm (5.85 cm, 2.303 in)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:package-20width/58.5-20mm" title="Special:SearchByProperty/:package-20width/58.5-20mm">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:socket" title="Property:socket">socket</a></td><td class="smwprops">TR4  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:socket/TR4" title="Special:SearchByProperty/:socket/TR4">+</a></span>, SP3r2  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:socket/SP3r2" title="Special:SearchByProperty/:socket/SP3r2">+</a></span> and sTR4  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:socket/sTR4" title="Special:SearchByProperty/:socket/sTR4">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:tdp" title="Property:tdp">tdp</a></td><td class="smwprops">180 W (180,000 mW, 0.241 hp, 0.18 kW)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:tdp/180-20W" title="Special:SearchByProperty/:tdp/180-20W">+</a></span> and 250 W (250,000 mW, 0.335 hp, 0.25 kW)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:tdp/250-20W" title="Special:SearchByProperty/:tdp/250-20W">+</a></span></td></tr></tbody></table></div>

</div>
				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<div id="ezoic-pub-ad-placeholder-127">
                	        <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                	        <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-1951113009523412" data-ad-slot="3591436790" data-ad-format="auto"></ins>
                	        <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
			</div>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 13 March 2023, at 01:48.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","ext.cite.a11y","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":116});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<script>__ez.queue.addFile('/tardisrocinante/vitals.js', '/tardisrocinante/vitals.js?gcb=3&cb=3', false, ['/parsonsmaize/mulvane.js'], true, false, true, false);</script>
<script>var _audins_dom="wikichip_org",_audins_did=86609;__ez.queue.addDelayFunc("audins.js","__ez.script.add", "//go.ezodn.com/detroitchicago/audins.js?cb=3");</script><noscript><div style="display:none;"><img src="//pixel.quantserve.com/pixel/p-31iz6hfFutd16.gif?labels=Domain.wikichip_org,DomainId.86609" border="0" height="1" width="1" alt="Quantcast"/></div></noscript>
<script>__ez.queue.addFile('/beardeddragon/drake.js', '/beardeddragon/drake.js?gcb=3&cb=8', false, [], true, false, true, false);</script>
<script type="text/javascript" style='display:none;'>var __ez_dims = (function() {
		var setCookie = function( name, content, expiry ) {
			return document.cookie = name+'='+content+((expiry)?';expires='+(new Date(Math.floor(new Date().getTime()+expiry*1000)).toUTCString()):'')+';path=/';
		};
		var ffid = 1;
		var oh = window.screen.height;
		var ow = window.screen.width;
		var h = ffid === 1 ? oh : (oh > ow) ? oh : ow;
		var w = ffid === 1 ? ow : (oh > ow) ? ow : oh;
		var uh = window.innerHeight || document.documentElement.clientHeight || document.getElementsByTagName('body')[0].clientHeight;
		var uw = window.innerWidth || document.documentElement.clientWidth || document.getElementsByTagName('body')[0].clientWidth;
	
		var setAllCookies = function() {
			setCookie('ezds', encodeURIComponent('ffid='+ffid+',w='+w+',h='+h), (31536e3*7));
			setCookie('ezohw', encodeURIComponent('w='+uw+',h='+uh), (31536e3*7));    
		};
	
		if (window.ezTcfConsent && window.ezTcfConsent.loaded) {
			if (window.ezTcfConsent.understand_audiences) { 
				setAllCookies();
			}
		} else if (typeof getEzConsentData === "function") {
			getEzConsentData().then(function (ezTcfConsent) {
				if (ezTcfConsent && ezTcfConsent.loaded) {
					if (ezTcfConsent.understand_audiences) { 
						setAllCookies();
					}
				} else {
					console.error("cannot get ez consent data");
					setAllCookies();
				}
			});
		} else {
			console.error("getEzConsentData is not a function");
			setAllCookies();
		}
	
	})();</script>
<script type='text/javascript' style='display:none;' async>__ez.queue.addFile('/parsonsmaize/chanute.js', '/parsonsmaize/chanute.js?a=a&cb=9&dcb=195-3&shcb=34', true, ['/parsonsmaize/mulvane.js'], true, false, false, false);</script>
<script type='text/javascript' style='display:none;' async>__ez.queue.addFile('/porpoiseant/jellyfish.js', '/porpoiseant/jellyfish.js?a=a&cb=13&dcb=195-3&shcb=34', false, [], true, false, false, false);</script>
<script>if(typeof _ezaq!=="undefined"&&typeof __ez=="object"&&typeof __ez.bit=="object"&&typeof __ezDotData=="function"){if("cookieDeprecationLabel"in navigator){navigator.cookieDeprecationLabel.getValue().then((label)=>{__ez.bit.AddAndFire(_ezaq["page_view_id"],[new __ezDotData("chrome_cookie_deprecation_label",label),]);});}}</script><script data-cfasync="false">function _emitEzConsentEvent(){var customEvent=new CustomEvent("ezConsentEvent",{detail:{ezTcfConsent:window.ezTcfConsent},bubbles:true,cancelable:true,});document.dispatchEvent(customEvent);}
(function(window,document){function _setAllEzConsentTrue(){window.ezTcfConsent.loaded=true;window.ezTcfConsent.store_info=true;window.ezTcfConsent.develop_and_improve_services=true;window.ezTcfConsent.measure_ad_performance=true;window.ezTcfConsent.measure_content_performance=true;window.ezTcfConsent.select_basic_ads=true;window.ezTcfConsent.create_ad_profile=true;window.ezTcfConsent.select_personalized_ads=true;window.ezTcfConsent.create_content_profile=true;window.ezTcfConsent.select_personalized_content=true;window.ezTcfConsent.understand_audiences=true;window.ezTcfConsent.use_limited_data_to_select_content=true;window.ezTcfConsent.select_personalized_content=true;}
function _clearEzConsentCookie(){document.cookie="ezCMPCookieConsent=tcf2;Domain=.wikichip.org;Path=/;expires=Thu, 01 Jan 1970 00:00:00 GMT";}
_clearEzConsentCookie();if(typeof window.__tcfapi!=="undefined"){window.ezgconsent=false;var amazonHasRun=false;function _ezAllowed(tcdata,purpose){return(tcdata.purpose.consents[purpose]||tcdata.purpose.legitimateInterests[purpose]);}
function _reloadAds(){if(typeof window.ezorefgsl==="function"&&typeof window.ezslots==="object"){if(typeof __ezapsFetchBids=="function"&&amazonHasRun===false){ezapsFetchBids(__ezaps);if(typeof __ezapsVideo!="undefined"){ezapsFetchBids(__ezapsVideo,"video");}
amazonHasRun=true;}
var slots=[];for(var i=0;i<window.ezslots.length;i++){if(window[window.ezslots[i]]&&typeof window[window.ezslots[i]]==="object"){slots.push(window[window.ezslots[i]]);}else{setTimeout(_reloadAds,100);return false;}}
for(var i=0;i<slots.length;i++){window.ezorefgsl(slots[i]);}}else if(!window.ezadtimeoutset){window.ezadtimeoutset=true;setTimeout(_reloadAds,100);}}
function _handleConsentDecision(tcdata){window.ezTcfConsent.loaded=true;if(!tcdata.vendor.consents["347"]&&!tcdata.vendor.legitimateInterests["347"]){window._emitEzConsentEvent();return;}
window.ezTcfConsent.store_info=_ezAllowed(tcdata,"1");window.ezTcfConsent.develop_and_improve_services=_ezAllowed(tcdata,"10");window.ezTcfConsent.measure_content_performance=_ezAllowed(tcdata,"8");window.ezTcfConsent.select_basic_ads=_ezAllowed(tcdata,"2");window.ezTcfConsent.create_ad_profile=_ezAllowed(tcdata,"3");window.ezTcfConsent.select_personalized_ads=_ezAllowed(tcdata,"4");window.ezTcfConsent.create_content_profile=_ezAllowed(tcdata,"5");window.ezTcfConsent.measure_ad_performance=_ezAllowed(tcdata,"7");window.ezTcfConsent.use_limited_data_to_select_content=_ezAllowed(tcdata,"11");window.ezTcfConsent.select_personalized_content=_ezAllowed(tcdata,"6");window.ezTcfConsent.understand_audiences=_ezAllowed(tcdata,"9");window._emitEzConsentEvent();}
__tcfapi("addEventListener",2,function(tcdata,success){if(!success||!tcdata){window._emitEzConsentEvent();return;}
if(!tcdata.gdprApplies){_setAllEzConsentTrue();window._emitEzConsentEvent();return;}
if(tcdata.eventStatus==="useractioncomplete"||tcdata.eventStatus==="tcloaded"){_handleConsentDecision(tcdata);if(tcdata.purpose.consents["1"]===true&&tcdata.vendor.consents["755"]!==false){window.ezgconsent=true;(adsbygoogle=window.adsbygoogle||[]).pauseAdRequests=0;_reloadAds();}else{_reloadAds();}
if(window.__ezconsent){__ezconsent.setEzoicConsentSettings(ezConsentCategories);}
__tcfapi("removeEventListener",2,function(success){return null;},tcdata.listenerId);if(!(tcdata.purpose.consents["1"]===true&&_ezAllowed(tcdata,"2")&&_ezAllowed(tcdata,"3")&&_ezAllowed(tcdata,"4"))){if(typeof __ez=="object"&&typeof __ez.bit=="object"&&typeof window["_ezaq"]=="object"&&typeof window["_ezaq"]["page_view_id"]=="string"){__ez.bit.AddAndFire(window["_ezaq"]["page_view_id"],[new __ezDotData("non_personalized_ads",true),]);}}}});}else{_setAllEzConsentTrue();window._emitEzConsentEvent();}})(window,document);</script></body></html>