Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Lab6_1_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Lab6_1_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Lab6_1_top"
Output Format                      : NGC
Target Device                      : xc3s250e-4-tq144

---- Source Options
Top Module Name                    : Lab6_1_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLCompilers:176 - Include directory \Users\Student\Downloads\Lab6\ does not exist
Compiling verilog file "C:/Users/Student/Downloads/Lab6/R_EdgeSense_FSM.v" in library work
Compiling verilog file "C:/Users/Student/Downloads/Lab6/ROM256x8.v" in library work
Module <R_EdgeSense_FSM> compiled
Compiling verilog file "C:/Users/Student/Downloads/Lab6/ROM16x8.v" in library work
Module <ROM_256x8> compiled
Compiling verilog file "C:/Users/Student/Downloads/Lab6/lab6_FSM.v" in library work
Module <ROM_16x8> compiled
Compiling verilog file "C:/Users/Student/Downloads/Lab6/d_reg_e.v" in library work
Module <lab6_FSM> compiled
Compiling verilog file "C:/Users/Student/Downloads/Lab6/counter_bin.v" in library work
Module <d_reg_e> compiled
Compiling verilog file "C:/Users/Student/Downloads/Lab6/cond_logic.v" in library work
Module <counter_bin> compiled
Compiling verilog file "C:/Users/Student/Downloads/Lab6/PatternSearcher.v" in library work
Module <cond_logic> compiled
Compiling verilog file "C:/Users/Student/Downloads/Lab6/LIP_4digit.v" in library work
Module <PatternSearcher> compiled
Compiling verilog file "C:/Users/Student/Downloads/Lab6/Lab6_1_top.v" in library work
Module <LIP_4digit> compiled
Module <Lab6_1_top> compiled
No errors in compilation
Analysis of file <"Lab6_1_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <Lab6_1_top> in library <work>.

Analyzing hierarchy for module <PatternSearcher> in library <work> with parameters.
	ROM_ADDR_BITS = "00000000000000000000000000001000"
	addr_bits4 = "00000000000000000000000000000100"
	addr_bits8 = "00000000000000000000000000001000"

Analyzing hierarchy for module <LIP_4digit> in library <work>.

Analyzing hierarchy for module <counter_bin> in library <work> with parameters.
	BITS_NUMBER = "00000000000000000000000000001000"

Analyzing hierarchy for module <cond_logic> in library <work>.

Analyzing hierarchy for module <R_EdgeSense_FSM> in library <work> with parameters.
	s0 = "00"
	s1 = "01"
	s2 = "10"
	s3 = "11"

Analyzing hierarchy for module <lab6_FSM> in library <work> with parameters.
	HIT = "111"
	IDLE = "100"
	MISS = "101"
	WORK = "000"

Analyzing hierarchy for module <d_reg_e> in library <work> with parameters.
	BUS_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <ROM_256x8> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <Lab6_1_top>.
Module <Lab6_1_top> is correct for synthesis.
 
Analyzing module <PatternSearcher> in library <work>.
	ROM_ADDR_BITS = 32'sb00000000000000000000000000001000
	addr_bits4 = 32'sb00000000000000000000000000000100
	addr_bits8 = 32'sb00000000000000000000000000001000
Module <PatternSearcher> is correct for synthesis.
 
Analyzing module <counter_bin> in library <work>.
	BITS_NUMBER = 32'sb00000000000000000000000000001000
Module <counter_bin> is correct for synthesis.
 
Analyzing module <cond_logic> in library <work>.
Module <cond_logic> is correct for synthesis.
 
Analyzing module <R_EdgeSense_FSM> in library <work>.
	s0 = 2'b00
	s1 = 2'b01
	s2 = 2'b10
	s3 = 2'b11
Module <R_EdgeSense_FSM> is correct for synthesis.
 
Analyzing module <lab6_FSM> in library <work>.
	HIT = 3'b111
	IDLE = 3'b100
	MISS = 3'b101
	WORK = 3'b000
Module <lab6_FSM> is correct for synthesis.
 
Analyzing module <d_reg_e> in library <work>.
	BUS_WIDTH = 32'sb00000000000000000000000000001000
Module <d_reg_e> is correct for synthesis.
 
Analyzing module <ROM_256x8> in library <work>.
INFO:Xst:2546 - "C:/Users/Student/Downloads/Lab6/ROM256x8.v" line 29: reading initialization file "rom_data256.txt".
WARNING:Xst:905 - "C:/Users/Student/Downloads/Lab6/ROM256x8.v" line 32: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <ROM>
Module <ROM_256x8> is correct for synthesis.
 
Analyzing module <LIP_4digit> in library <work>.
Module <LIP_4digit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LIP_4digit>.
    Related source file is "C:/Users/Student/Downloads/Lab6/LIP_4digit.v".
    Found 16x7-bit ROM for signal <segment>.
    Found 4-bit register for signal <dig>.
    Found 14-bit up counter for signal <div>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   4 D-type flip-flop(s).
Unit <LIP_4digit> synthesized.


Synthesizing Unit <counter_bin>.
    Related source file is "C:/Users/Student/Downloads/Lab6/counter_bin.v".
    Found 8-bit up counter for signal <q>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_bin> synthesized.


Synthesizing Unit <cond_logic>.
    Related source file is "C:/Users/Student/Downloads/Lab6/cond_logic.v".
    Found 8-bit comparator equal for signal <ok>.
    Summary:
	inferred   1 Comparator(s).
Unit <cond_logic> synthesized.


Synthesizing Unit <R_EdgeSense_FSM>.
    Related source file is "C:/Users/Student/Downloads/Lab6/R_EdgeSense_FSM.v".
WARNING:Xst:646 - Signal <state_bits> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 1                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <R_EdgeSense_FSM> synthesized.


Synthesizing Unit <lab6_FSM>.
    Related source file is "C:/Users/Student/Downloads/Lab6/lab6_FSM.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 100                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <lab6_FSM> synthesized.


Synthesizing Unit <d_reg_e>.
    Related source file is "C:/Users/Student/Downloads/Lab6/d_reg_e.v".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <d_reg_e> synthesized.


Synthesizing Unit <ROM_256x8>.
    Related source file is "C:/Users/Student/Downloads/Lab6/ROM256x8.v".
WARNING:Xst:1781 - Signal <ROM> is used but never assigned. Tied to default value.
    Found 256x8-bit ROM for signal <data>.
    Summary:
	inferred   1 ROM(s).
Unit <ROM_256x8> synthesized.


Synthesizing Unit <PatternSearcher>.
    Related source file is "C:/Users/Student/Downloads/Lab6/PatternSearcher.v".
Unit <PatternSearcher> synthesized.


Synthesizing Unit <Lab6_1_top>.
    Related source file is "C:/Users/Student/Downloads/Lab6/Lab6_1_top.v".
Unit <Lab6_1_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 256x8-bit ROM                                         : 1
# Counters                                             : 2
 14-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 3
 4-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 1
 8-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <PatternSearcher/lab6_FSM/state/FSM> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 100   | 00
 000   | 01
 111   | 10
 101   | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <PatternSearcher/R_EdgeSense_FSM/state/FSM> on signal <state[1:3]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 001
 01    | 010
 10    | 100
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 256x8-bit ROM                                         : 1
# Counters                                             : 2
 14-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 20
 Flip-Flops                                            : 20
# Comparators                                          : 1
 8-bit comparator equal                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Lab6_1_top> ...

Optimizing unit <LIP_4digit> ...

Optimizing unit <d_reg_e> ...

Optimizing unit <PatternSearcher> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <PatternSearcher/data_d_reg_e/q_1> in Unit <Lab6_1_top> is equivalent to the following FF/Latch, which will be removed : <PatternSearcher/.addr_d_reg_e/q_1> 
INFO:Xst:2261 - The FF/Latch <PatternSearcher/data_d_reg_e/q_0> in Unit <Lab6_1_top> is equivalent to the following FF/Latch, which will be removed : <PatternSearcher/.addr_d_reg_e/q_0> 
INFO:Xst:2261 - The FF/Latch <PatternSearcher/data_d_reg_e/q_5> in Unit <Lab6_1_top> is equivalent to the following FF/Latch, which will be removed : <PatternSearcher/.addr_d_reg_e/q_5> 
INFO:Xst:2261 - The FF/Latch <PatternSearcher/data_d_reg_e/q_4> in Unit <Lab6_1_top> is equivalent to the following FF/Latch, which will be removed : <PatternSearcher/.addr_d_reg_e/q_4> 
Found area constraint ratio of 100 (+ 5) on block Lab6_1_top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Lab6_1_top.ngr
Top Level Output File Name         : Lab6_1_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 37

Cell Usage :
# BELS                             : 123
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 20
#      LUT2                        : 9
#      LUT2_L                      : 1
#      LUT3                        : 4
#      LUT3_D                      : 2
#      LUT3_L                      : 1
#      LUT4                        : 32
#      LUT4_D                      : 1
#      LUT4_L                      : 1
#      MUXCY                       : 20
#      MUXF5                       : 2
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 42
#      FDR                         : 24
#      FDRE                        : 15
#      FDRS                        : 1
#      FDS                         : 1
#      FDSE                        : 1
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 35
#      IBUF                        : 10
#      OBUF                        : 25
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-4 

 Number of Slices:                       39  out of   2448     1%  
 Number of Slice Flip Flops:             42  out of   4896     0%  
 Number of 4 input LUTs:                 77  out of   4896     1%  
 Number of IOs:                          37
 Number of bonded IOBs:                  37  out of    108    34%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk16M                             | BUFGP                  | 18    |
clk                                | BUFGP                  | 24    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.018ns (Maximum Frequency: 166.168MHz)
   Minimum input arrival time before clock: 5.162ns
   Maximum output required time after clock: 8.717ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk16M'
  Clock period: 4.262ns (frequency: 234.632MHz)
  Total number of paths / destination ports: 165 / 22
-------------------------------------------------------------------------
Delay:               4.262ns (Levels of Logic = 2)
  Source:            LIP_4digit/div_11 (FF)
  Destination:       LIP_4digit/dig_3 (FF)
  Source Clock:      clk16M rising
  Destination Clock: clk16M rising

  Data Path: LIP_4digit/div_11 to LIP_4digit/dig_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  LIP_4digit/div_11 (LIP_4digit/div_11)
     LUT4:I0->O            1   0.704   0.499  LIP_4digit/rate5 (LIP_4digit/rate5)
     LUT4:I1->O            4   0.704   0.587  LIP_4digit/rate30 (LIP_4digit/rate)
     FDRE:CE                   0.555          LIP_4digit/dig_0
    ----------------------------------------
    Total                      4.262ns (2.554ns logic, 1.708ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.018ns (frequency: 166.168MHz)
  Total number of paths / destination ports: 230 / 45
-------------------------------------------------------------------------
Delay:               6.018ns (Levels of Logic = 4)
  Source:            PatternSearcher/counter_bin/q_4 (FF)
  Destination:       PatternSearcher/lab6_FSM/state_FSM_FFd2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: PatternSearcher/counter_bin/q_4 to PatternSearcher/lab6_FSM/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.591   0.844  PatternSearcher/counter_bin/q_4 (PatternSearcher/counter_bin/q_4)
     LUT3:I0->O            2   0.704   0.482  PatternSearcher/.ROM_256x8/Mrom_data314111 (PatternSearcher/N4)
     LUT4:I2->O            2   0.704   0.451  PatternSearcher/.ROM_256x8/Mrom_data1221 (PatternSearcher/data<6>)
     LUT4:I3->O            2   0.704   0.526  PatternSearcher/ok8117 (PatternSearcher/ok8117)
     LUT4:I1->O            1   0.704   0.000  PatternSearcher/lab6_FSM/state_FSM_FFd2-In1 (PatternSearcher/lab6_FSM/state_FSM_FFd2-In)
     FDR:D                     0.308          PatternSearcher/lab6_FSM/state_FSM_FFd2
    ----------------------------------------
    Total                      6.018ns (3.715ns logic, 2.303ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk16M'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              3.392ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       LIP_4digit/div_13 (FF)
  Destination Clock: clk16M rising

  Data Path: rst to LIP_4digit/div_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   1.218   1.263  rst_IBUF (rst_IBUF)
     FDRE:R                    0.911          LIP_4digit/dig_0
    ----------------------------------------
    Total                      3.392ns (2.129ns logic, 1.263ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 36 / 20
-------------------------------------------------------------------------
Offset:              5.162ns (Levels of Logic = 4)
  Source:            sw<4> (PAD)
  Destination:       PatternSearcher/lab6_FSM/state_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: sw<4> to PatternSearcher/lab6_FSM/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.499  sw_4_IBUF (sw_4_IBUF)
     LUT4:I1->O            1   0.704   0.499  PatternSearcher/ok898 (PatternSearcher/ok898)
     LUT4:I1->O            2   0.704   0.526  PatternSearcher/ok8117 (PatternSearcher/ok8117)
     LUT4:I1->O            1   0.704   0.000  PatternSearcher/lab6_FSM/state_FSM_FFd2-In1 (PatternSearcher/lab6_FSM/state_FSM_FFd2-In)
     FDR:D                     0.308          PatternSearcher/lab6_FSM/state_FSM_FFd2
    ----------------------------------------
    Total                      5.162ns (3.638ns logic, 1.524ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 92 / 12
-------------------------------------------------------------------------
Offset:              8.372ns (Levels of Logic = 4)
  Source:            PatternSearcher/data_d_reg_e/q_3 (FF)
  Destination:       seg_n<6> (PAD)
  Source Clock:      clk rising

  Data Path: PatternSearcher/data_d_reg_e/q_3 to seg_n<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.591   0.499  PatternSearcher/data_d_reg_e/q_3 (PatternSearcher/data_d_reg_e/q_3)
     LUT4:I1->O            1   0.704   0.595  LIP_4digit/value<3>4 (LIP_4digit/value<3>4)
     LUT2:I0->O            7   0.704   0.883  LIP_4digit/value<3>10 (LIP_4digit/value<3>)
     LUT4:I0->O            1   0.704   0.420  seg_n<2>1 (seg_n_2_OBUF)
     OBUF:I->O                 3.272          seg_n_2_OBUF (seg_n<2>)
    ----------------------------------------
    Total                      8.372ns (5.975ns logic, 2.397ns route)
                                       (71.4% logic, 28.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk16M'
  Total number of paths / destination ports: 116 / 11
-------------------------------------------------------------------------
Offset:              8.717ns (Levels of Logic = 4)
  Source:            LIP_4digit/dig_0 (FF)
  Destination:       seg_n<6> (PAD)
  Source Clock:      clk16M rising

  Data Path: LIP_4digit/dig_0 to seg_n<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.591   0.844  LIP_4digit/dig_0 (LIP_4digit/dig_0)
     LUT4:I0->O            1   0.704   0.595  LIP_4digit/value<3>4 (LIP_4digit/value<3>4)
     LUT2:I0->O            7   0.704   0.883  LIP_4digit/value<3>10 (LIP_4digit/value<3>)
     LUT4:I0->O            1   0.704   0.420  seg_n<2>1 (seg_n_2_OBUF)
     OBUF:I->O                 3.272          seg_n_2_OBUF (seg_n<2>)
    ----------------------------------------
    Total                      8.717ns (5.975ns logic, 2.742ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.80 secs
 
--> 

Total memory usage is 305944 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    5 (   0 filtered)

