Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Sat Apr 30 17:32:23 2022
| Host             : DESKTOP-9HE5DLC running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.885        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.734        |
| Device Static (W)        | 0.151        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.3         |
| Junction Temperature (C) | 46.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.056 |        9 |       --- |             --- |
| Slice Logic              |     0.007 |    23070 |       --- |             --- |
|   LUT as Logic           |     0.006 |     6635 |     53200 |           12.47 |
|   Register               |    <0.001 |    12311 |    106400 |           11.57 |
|   CARRY4                 |    <0.001 |      226 |     13300 |            1.70 |
|   LUT as Distributed RAM |    <0.001 |      234 |     17400 |            1.34 |
|   LUT as Shift Register  |    <0.001 |      444 |     17400 |            2.55 |
|   F7/F8 Muxes            |    <0.001 |      159 |     53200 |            0.30 |
|   Others                 |     0.000 |     1089 |       --- |             --- |
| Signals                  |     0.012 |    16990 |       --- |             --- |
| Block RAM                |     0.005 |     13.5 |       140 |            9.64 |
| MMCM                     |     0.107 |        1 |         4 |           25.00 |
| I/O                      |     0.140 |       11 |       125 |            8.80 |
| PS7                      |     1.406 |        1 |       --- |             --- |
| Static Power             |     0.151 |          |           |                 |
| Total                    |     1.885 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.100 |       0.083 |      0.017 |
| Vccaux    |       1.800 |     0.075 |       0.059 |      0.016 |
| Vcco33    |       3.300 |     0.043 |       0.042 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.757 |       0.724 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| I                                                                                          | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/I                         |             2.0 |
| I                                                                                          | design_1_i/axi_dynclk_0/U0/PXL_CLK_5X_O                              |             2.0 |
| axi_dynclk_0_PXL_CLK_O                                                                     | design_1_i/axi_dynclk_0/U0/PXL_CLK_O                                 |            10.0 |
| clk_fpga_0                                                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]          |            10.0 |
| clk_fpga_1                                                                                 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]          |             7.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| mmcm_fbclk_out                                                                             | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_fbclk_out            |            10.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| design_1_wrapper         |     1.734 |
|   dbg_hub                |     0.003 |
|     inst                 |     0.003 |
|       BSCANID.u_xsdbm_id |     0.003 |
|   design_1_i             |     1.723 |
|     axi_dma_0            |     0.009 |
|       U0                 |     0.009 |
|     axi_dynclk_0         |     0.109 |
|       U0                 |     0.109 |
|     axi_mem_intercon     |     0.014 |
|       m00_couplers       |     0.003 |
|       s01_couplers       |     0.004 |
|       s02_couplers       |     0.005 |
|       xbar               |     0.003 |
|     axi_vdma_0           |     0.012 |
|       U0                 |     0.012 |
|     processing_system7_0 |     1.408 |
|       inst               |     1.408 |
|     ps7_0_axi_periph     |     0.005 |
|       s00_couplers       |     0.004 |
|     rgb2dvi_0            |     0.134 |
|       U0                 |     0.134 |
|     system_ila_0         |     0.011 |
|       inst               |     0.011 |
|     v_axi4s_vid_out_0    |     0.005 |
|       inst               |     0.005 |
|     v_tc_0               |     0.014 |
|       U0                 |     0.014 |
|   hdmi_ddc_scl_iobuf     |     0.004 |
|   hdmi_ddc_sda_iobuf     |     0.004 |
+--------------------------+-----------+


