<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>hw_memcfg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="dir_cb014abec909cd1f2f747a8fabc06ef7.html">a0221343</a></li><li class="navelem"><a class="el" href="dir_68d51b26df0948e389e8c3ede5e4cf3d.html">c2000ware_dev</a></li><li class="navelem"><a class="el" href="dir_5941e6303d8c20d86135ae6396d87598.html">c2000ware</a></li><li class="navelem"><a class="el" href="dir_2e729ad448dd2645239094b36b6c71f7.html">repos</a></li><li class="navelem"><a class="el" href="dir_eecdfc121e85ff7acfcd64df3cbe7ba3.html">driverlib_repo</a></li><li class="navelem"><a class="el" href="dir_760da502b132e7442314098681d5fad0.html">src</a></li><li class="navelem"><a class="el" href="dir_31934bde8701934b41159377b07b6b48.html">f2837xs</a></li><li class="navelem"><a class="el" href="dir_dbc43b3a0c3902340373c4587d4dd455.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_memcfg.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__memcfg_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// FILE:    hw_memcfg.h</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// TITLE:   Definitions for the MEMCFG registers.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">// $TI Release:  $</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// $Release Date:  $</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// $Copyright:  $</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//###########################################################################</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef HW_MEMCFG_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define HW_MEMCFG_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// The following are defines for the MEMCFG register offsets</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a1518e87b0a6a46c04135d8562c0d0ac8">   21</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_DXLOCK           0x0U         // Dedicated RAM Config Lock</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#abf37f19315c3b3570a78134cc47941ad">   23</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_DXCOMMIT         0x2U         // Dedicated RAM Config Lock</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Commit Register</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a8d7cbfb63459919a540f93ca2422cff1">   25</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_DXACCPROT0       0x8U         // Dedicated RAM Config Register</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a215558a049abae067c600c00500583d3">   26</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_O_DXTEST           0x10U        // Dedicated RAM TEST Register</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aad10aae581abf25a006874c626f15d5e">   27</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_O_DXINIT           0x12U        // Dedicated RAM Init Register</span></div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a832709d88b4c5c43086962d534658167">   28</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_O_DXINITDONE       0x14U        // Dedicated RAM InitDone Status</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a9a5e4c210c5698d51b951575adab36ae">   30</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_LSXLOCK          0x20U        // Local Shared RAM Config Lock</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a81b3b62015bdbee8cdff453ae73959d2">   32</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_LSXCOMMIT        0x22U        // Local Shared RAM Config Lock</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Commit Register</span></div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a9fcff87b930cbfc4ae73016bc998c28f">   34</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_LSXMSEL          0x24U        // Local Shared RAM Master Sel</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#abd5b30a8983d379488468ae129e68fa5">   36</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_LSXCLAPGM        0x26U        // Local Shared RAM Prog/Exe</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// control Register</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ae0d74e54dc1ab5edbb467e3821a79f00">   38</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_LSXACCPROT0      0x28U        // Local Shared RAM Config</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register 0</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a057fd53d34f456babbb12f71ca3bde5b">   40</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_LSXACCPROT1      0x2AU        // Local Shared RAM Config</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register 1</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a39afdd1bcd5ee0b4d92ddebaaf74cffd">   42</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_LSXTEST          0x30U        // Local Shared RAM TEST</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#abc6f3136c72d964fcb7dbc202487dd57">   44</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_LSXINIT          0x32U        // Local Shared RAM Init</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ae81a7456f28aa2478b01ea2da9eccf19">   46</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_LSXINITDONE      0x34U        // Local Shared RAM InitDone</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Status Register</span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a339b5d3304167c5d742c0f1841f1ce3e">   48</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_GSXLOCK          0x40U        // Global Shared RAM Config Lock</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a03dad0f7ba7d61f1de56afa82f5ad1ac">   50</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_GSXCOMMIT        0x42U        // Global Shared RAM Config Lock</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Commit Register</span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a420873c3eaa23bb1b22d265679c26b20">   52</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_GSXACCPROT0      0x48U        // Global Shared RAM Config</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register 0</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a36d83044b96a7a31676f020ae6c05e6d">   54</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_GSXACCPROT1      0x4AU        // Global Shared RAM Config</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register 1</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aedd10b4973ffb9b7eb284661bdd880e7">   56</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_GSXACCPROT2      0x4CU        // Global Shared RAM Config</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register 2</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a28d5062f042edbff8ab1a8fab2c2a53e">   58</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_GSXACCPROT3      0x4EU        // Global Shared RAM Config</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register 3</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ada2e2d73815eb6bcc18e0eb1a8db3853">   60</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_GSXTEST          0x50U        // Global Shared RAM TEST</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ae8906c7614085ecb7468bb33545eb605">   62</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_GSXINIT          0x52U        // Global Shared RAM Init</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a6b8cb38bb9bcb815c7bf36c7860e9357">   64</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_GSXINITDONE      0x54U        // Global Shared RAM InitDone</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Status Register</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#abd1f2558342811de16ea65c5b73c7ceb">   66</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_MSGXTEST         0x70U        // Message RAM TEST Register</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ada6fde19eef9bcd9ef5dd2de431cac18">   67</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_O_MSGXINIT         0x72U        // Message RAM Init Register</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a4ff7b9529745b4611478b478456b65f2">   68</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_O_MSGXINITDONE     0x74U        // Message RAM InitDone Status</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a539d6c4690a063364ae42037f30888ca">   70</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_EMIF1LOCK        0x0U         // EMIF1 Config Lock Register</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a4ceb1423779af752bae8f4fd6e31225e">   71</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_O_EMIF1COMMIT      0x2U         // EMIF1 Config Lock Commit</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a5cf7b52b7ee5ccd71e7d5d7de4930772">   73</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_EMIF1ACCPROT0    0x8U         // EMIF1 Config Register 0</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#acdd2e68284c979b49d6ddbc03100f7fb">   74</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_O_EMIF2LOCK        0x0U         // EMIF2 Config Lock Register</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#af0413b55b0acdaa0e7c7c97a313ddbf3">   75</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_O_EMIF2COMMIT      0x2U         // EMIF2 Config Lock Commit</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a913e0477c351eab8fec4d1c4946c617f">   77</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_EMIF2ACCPROT0    0x8U         // EMIF2 Config Register 0</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa9870873e3353c540c93c147b510c7ae">   78</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_O_NMAVFLG          0x0U         // Non-Master Access Violation</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Register</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a738a261d05e3abf4c64f50d0a7e95b2c">   80</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_NMAVSET          0x2U         // Non-Master Access Violation</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Set Register</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#acf70d731e4572e351e5f56f6e1a47db2">   82</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_NMAVCLR          0x4U         // Non-Master Access Violation</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Clear Register</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aea967fa713d453c149c492047f0a4ffc">   84</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_NMAVINTEN        0x6U         // Non-Master Access Violation</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ae1cbaf51c0e9aa4f4ae8c7184ea911de">   86</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_NMCPURDAVADDR    0x8U         // Non-Master CPU Read Access</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Address</span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a5d764d431b990a4ce847856c93c5f9c8">   88</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_NMCPUWRAVADDR    0xAU         // Non-Master CPU Write Access</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Address</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#af749e3ccf8e52bd546c202ad350dbcfa">   90</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_NMCPUFAVADDR     0xCU         // Non-Master CPU Fetch Access</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Address</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a3a8d7a411a0a2f128d1b586f57d54803">   92</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_NMDMAWRAVADDR    0xEU         // Non-Master DMA Write Access</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Address</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aafa27d1369b1e82e932bd8f65cead7fd">   94</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_NMCLA1RDAVADDR   0x10U        // Non-Master CLA1 Read Access</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Address</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa2a4a891a7873cbadc3167fb0e8eefc3">   96</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_NMCLA1WRAVADDR   0x12U        // Non-Master CLA1 Write Access</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Address</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a15dee02bff9c411b32559c188b32a7d0">   98</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_NMCLA1FAVADDR    0x14U        // Non-Master CLA1 Fetch Access</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Address</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#acdfb1efdcd0bb32db58ea7e3bb80dafd">  100</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_MAVFLG           0x20U        // Master Access Violation Flag</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ae35d917cb8326cce7492864209961748">  102</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_MAVSET           0x22U        // Master Access Violation Flag</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Set Register</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ace940401bf01f25cc5b0be1c1914527b">  104</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_MAVCLR           0x24U        // Master Access Violation Flag</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Clear Register</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a7769e2865f81127596176a9b20194ddd">  106</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_MAVINTEN         0x26U        // Master Access Violation</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Interrupt Enable Register</span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ad9fbd6ee532a96d1e881031b6e757d22">  108</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_MCPUFAVADDR      0x28U        // Master CPU Fetch Access</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Address</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#abbc4ee83b663dcc3cb28ae15be12c8f8">  110</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_MCPUWRAVADDR     0x2AU        // Master CPU Write Access</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Address</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a4ef9bd2c22584fdaa677879a72a09092">  112</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_MDMAWRAVADDR     0x2CU        // Master  DMA Write Access</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Address</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ae17a44e6fcf191793ee847f9c5ad9fb4">  114</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_UCERRFLG         0x0U         // Uncorrectable Error Flag</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ae72a1de0b2ff440ad542f420c7d8b5eb">  116</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_UCERRSET         0x2U         // Uncorrectable Error Flag Set</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a1bf10b78d842d8c82a938d7a61f89357">  118</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_UCERRCLR         0x4U         // Uncorrectable Error Flag</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Clear Register</span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#adf177034c07d67327d9bb660869ad0a2">  120</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_UCCPUREADDR      0x6U         // Uncorrectable CPU Read Error</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Address</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#afb32aa545d8fd46abf9949bd84415fe9">  122</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_UCDMAREADDR      0x8U         // Uncorrectable DMA Read Error</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Address</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa1f1deee010cfe3e55627b8f9031595d">  124</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_UCCLA1READDR     0xAU         // Uncorrectable CLA1 Read Error</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Address</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a2f8cd8963ba826450538243f55d89330">  126</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_CERRFLG          0x20U        // Correctable Error Flag</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a30eb1b4c479a091a4dbc6d14a333ab43">  128</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_CERRSET          0x22U        // Correctable Error Flag Set</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a70a282c1203024c4576c44ecc68c1d47">  130</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_CERRCLR          0x24U        // Correctable Error Flag Clear</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a65823067bce324a5e6bc41cb44642f8f">  132</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_CCPUREADDR       0x26U        // Correctable CPU Read Error</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Address</span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a8776b6a6eea6a2e498870e7fe0be1962">  134</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_CERRCNT          0x2EU        // Correctable Error Count</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a9df6778601edeb93bcffbd8677b59c33">  136</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_CERRTHRES        0x30U        // Correctable Error Threshold</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Value Register</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a67d66744d826653db4e5a7d4a6a3ecfd">  138</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_CEINTFLG         0x32U        // Correctable Error Interrupt</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Status Register</span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a66261c93ebc0a447e912b1c5b356f029">  140</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_CEINTCLR         0x34U        // Correctable Error Interrupt</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Clear Register</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aedadcf23a64f3005ecdd0c5f6d5874ad">  142</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_CEINTSET         0x36U        // Correctable Error Interrupt</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Set Register</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ad889b3b6b7cb74504ac2d6fcc08f267e">  144</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_CEINTEN          0x38U        // Correctable Error Interrupt</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Enable Register</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa1f28f525978b9f5480414bcf77607a8">  146</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_ROMWAITSTATE     0x0U         // ROM Wait State Configuration</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aabfdac0415676bfc29333814bcaed147">  148</a></span>&#160;<span class="preprocessor">#define MEMCFG_O_ROMPREFETCH      0x0U         // ROM Prefetch Configuration</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Register</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">// The following are defines for the bit fields in the DXLOCK register</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a1dba9eefc8c3957df2107f4684e24bd9">  156</a></span>&#160;<span class="preprocessor">#define MEMCFG_DXLOCK_LOCK_D0     0x4U         // D0 RAM access protection and</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a81cc65d6f29d877cab4e5335b37ed9e7">  158</a></span>&#160;<span class="preprocessor">#define MEMCFG_DXLOCK_LOCK_D1     0x8U         // D1 RAM access protection and</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">// The following are defines for the bit fields in the DXCOMMIT register</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a3eb30d7751a72b4e0ceca0f9e01fa34f">  166</a></span>&#160;<span class="preprocessor">#define MEMCFG_DXCOMMIT_COMMIT_D0  0x4U         // D0 RAM access protection and</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a810dc7398b1039a991a2dddcdc2243c8">  168</a></span>&#160;<span class="preprocessor">#define MEMCFG_DXCOMMIT_COMMIT_D1  0x8U         // D1 RAM access protection and</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">// The following are defines for the bit fields in the DXACCPROT0 register</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a40d7700c2da24c8a0e8db8f548fbf254">  176</a></span>&#160;<span class="preprocessor">#define MEMCFG_DXACCPROT0_FETCHPROT_D0  0x10000U     // Fetch Protection For D0 RAM</span></div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ac794ae0f94497d5cf1407b588eb101d2">  177</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_DXACCPROT0_CPUWRPROT_D0  0x20000U     // CPU WR Protection For D0 RAM</span></div>
<div class="line"><a name="l00178"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a3d1f79addff4f93eb10d3682b08ac326">  178</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_DXACCPROT0_FETCHPROT_D1  0x1000000U   // Fetch Protection For D1 RAM</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a6aef00954b9fe81f3fc9554d6a854652">  179</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_DXACCPROT0_CPUWRPROT_D1  0x2000000U   // CPU WR Protection For D1 RAM</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">// The following are defines for the bit fields in the DXTEST register</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a6618e368160ddb357a31d0ea6f5fe706">  186</a></span>&#160;<span class="preprocessor">#define MEMCFG_DXTEST_TEST_M0_S   0U</span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a6da9930b3a78a65ea801a84ba315feec">  187</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_DXTEST_TEST_M0_M   0x3U         // Selects the different modes</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for M0 RAM</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#abe33688705c6d7b579670784786d3878">  189</a></span>&#160;<span class="preprocessor">#define MEMCFG_DXTEST_TEST_M1_S   2U</span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a2e955ff97a07f449505f7ebdc62579fb">  190</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_DXTEST_TEST_M1_M   0xCU         // Selects the different modes</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for M1 RAM</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ac5a72b9edae52d3d81562b67392f637b">  192</a></span>&#160;<span class="preprocessor">#define MEMCFG_DXTEST_TEST_D0_S   4U</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ad49d27da36977de6d48dcced96437d17">  193</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_DXTEST_TEST_D0_M   0x30U        // Selects the different modes</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for D0 RAM</span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a20a4a87b8c984123058db5fc9f3a5261">  195</a></span>&#160;<span class="preprocessor">#define MEMCFG_DXTEST_TEST_D1_S   6U</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ad23cbcd37df8b1d2f0fb40406218faea">  196</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_DXTEST_TEST_D1_M   0xC0U        // Selects the different modes</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for D1 RAM</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">// The following are defines for the bit fields in the DXINIT register</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a9bbfcb68053e0f0f048ec090e99fdb32">  204</a></span>&#160;<span class="preprocessor">#define MEMCFG_DXINIT_INIT_M0     0x1U         // RAM Initialization control</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for M0 RAM.</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a050a7f2da5fb779641e0f5af9f9398b1">  206</a></span>&#160;<span class="preprocessor">#define MEMCFG_DXINIT_INIT_M1     0x2U         // RAM Initialization control</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for M1 RAM.</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a5a560efcd8374f6f4007ac15f4004f3a">  208</a></span>&#160;<span class="preprocessor">#define MEMCFG_DXINIT_INIT_D0     0x4U         // RAM Initialization control</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for D0 RAM.</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa4c8acb1ccd5a750a0a5ffad434accd5">  210</a></span>&#160;<span class="preprocessor">#define MEMCFG_DXINIT_INIT_D1     0x8U         // RAM Initialization control</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for D1 RAM.</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">// The following are defines for the bit fields in the DXINITDONE register</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a2679376c69814fa89fc8438e8fc21f91">  218</a></span>&#160;<span class="preprocessor">#define MEMCFG_DXINITDONE_INITDONE_M0  0x1U         // RAM Initialization status for</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// M0 RAM.</span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a78075de8c9d3d652a30e3b3d94e2dfaa">  220</a></span>&#160;<span class="preprocessor">#define MEMCFG_DXINITDONE_INITDONE_M1  0x2U         // RAM Initialization status for</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// M1 RAM.</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a91bebcef532d6ebafefe8bc1fcac4787">  222</a></span>&#160;<span class="preprocessor">#define MEMCFG_DXINITDONE_INITDONE_D0  0x4U         // RAM Initialization status for</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// D0 RAM.</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a04e689bea46d7b9aba53d5df9a7aecf9">  224</a></span>&#160;<span class="preprocessor">#define MEMCFG_DXINITDONE_INITDONE_D1  0x8U         // RAM Initialization status for</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// D1 RAM.</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">// The following are defines for the bit fields in the LSXLOCK register</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a9c4d654e99f834995e79cf9f58466841">  232</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXLOCK_LOCK_LS0   0x1U         // LS0 RAM access protection and</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa401628196d78deb7fbe3b38c2c64022">  234</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXLOCK_LOCK_LS1   0x2U         // LS1 RAM access protection and</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a125982b2a8c7d8e0da5427d640d38138">  236</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXLOCK_LOCK_LS2   0x4U         // LS2 RAM access protection and</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a8829d4f18fe432c003be2f4199a5c63d">  238</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXLOCK_LOCK_LS3   0x8U         // LS3 RAM access protection and</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a0ff7ae64bbd8c93122b563689962e818">  240</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXLOCK_LOCK_LS4   0x10U        // LS4 RAM access protection and</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aed9a39044bafe77b49dcce7a066a8a68">  242</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXLOCK_LOCK_LS5   0x20U        // LS5 RAM access protection and</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">// The following are defines for the bit fields in the LSXCOMMIT register</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#add43f01443392e3fd8662c75feac90b0">  250</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXCOMMIT_COMMIT_LS0  0x1U         // LS0 RAM access protection and</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a897bbcf7f05ba39649aa5cf177227d50">  252</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXCOMMIT_COMMIT_LS1  0x2U         // LS1 RAM access protection and</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ae57a96ffe515f6b078702d3a3336ea26">  254</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXCOMMIT_COMMIT_LS2  0x4U         // LS2 RAM access protection and</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a345ebac192ad4fc50272efe5c834ced6">  256</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXCOMMIT_COMMIT_LS3  0x8U         // LS3 RAM access protection and</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa642972ad44dd04c83d3f3657f8ce7db">  258</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXCOMMIT_COMMIT_LS4  0x10U        // LS4 RAM access protection and</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a8d7bf739f012dd98fa5ecdcf690bee68">  260</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXCOMMIT_COMMIT_LS5  0x20U        // LS5 RAM access protection and</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// The following are defines for the bit fields in the LSXMSEL register</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aedc10868a99236f56288e46f5cf440e3">  268</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXMSEL_MSEL_LS0_S  0U</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa33dc67de45b284f119be2142e6b0c4b">  269</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXMSEL_MSEL_LS0_M  0x3U         // Master Select for LS0 RAM</span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a74b720ca47da52c5fbef31b266732491">  270</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXMSEL_MSEL_LS1_S  2U</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aac8091dbb1625817c87c2607b19d5cae">  271</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXMSEL_MSEL_LS1_M  0xCU         // Master Select for LS1 RAM</span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#af0c96193cda32a0f7318502d8768e620">  272</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXMSEL_MSEL_LS2_S  4U</span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ac85383f5a8e4bf7624f41ce5ec74c1f5">  273</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXMSEL_MSEL_LS2_M  0x30U        // Master Select for LS2 RAM</span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a00528865d26cf965566fa6d3429a4371">  274</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXMSEL_MSEL_LS3_S  6U</span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a7bf4580e84e6c1d8d28f14b122943bb8">  275</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXMSEL_MSEL_LS3_M  0xC0U        // Master Select for LS3 RAM</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ab3b305dd2181d67de8e886b1386f54ec">  276</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXMSEL_MSEL_LS4_S  8U</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a58d5ba6884bc2043124853c8e14da42b">  277</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXMSEL_MSEL_LS4_M  0x300U       // Master Select for LS4 RAM</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a179dd5d8962c578aa720ab2ba39c5b19">  278</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXMSEL_MSEL_LS5_S  10U</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a59100b2a262b212ea85cd4340ef64466">  279</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXMSEL_MSEL_LS5_M  0xC00U       // Master Select for LS5 RAM</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment">// The following are defines for the bit fields in the LSXCLAPGM register</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a1606de71f95c3bfdd4f2dd9f353d8436">  286</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXCLAPGM_CLAPGM_LS0  0x1U         // Selects LS0 RAM as program vs</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// data memory for CLA</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#afedc8e47a5d124757d5c8a99bcddc628">  288</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXCLAPGM_CLAPGM_LS1  0x2U         // Selects LS1 RAM as program vs</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// data memory for CLA</span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#acb4ecc1e611cc8628034370aa6f6c0a4">  290</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXCLAPGM_CLAPGM_LS2  0x4U         // Selects LS2 RAM as program vs</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// data memory for CLA</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a92a3bc8ac41cb200494b18b6ad798fb5">  292</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXCLAPGM_CLAPGM_LS3  0x8U         // Selects LS3 RAM as program vs</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// data memory for CLA</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a6ad7e8e5df32dc9b68ea6d66ec1ad034">  294</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXCLAPGM_CLAPGM_LS4  0x10U        // Selects LS4 RAM as program vs</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// data memory for CLA</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a060a1f3d54ede2ac0347a4ccc3be199a">  296</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXCLAPGM_CLAPGM_LS5  0x20U        // Selects LS5 RAM as program vs</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// data memory for CLA</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">// The following are defines for the bit fields in the LSXACCPROT0 register</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa3971b08bb6d15d140dc6211fcb629d8">  304</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXACCPROT0_FETCHPROT_LS0  0x1U         // Fetch Protection For LS0 RAM</span></div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a05bcbd001b24f5fe0bf56aef1115d801">  305</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXACCPROT0_CPUWRPROT_LS0  0x2U         // CPU WR Protection For LS0 RAM</span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aeb5637852f2f76b18505e0812a55386d">  306</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXACCPROT0_FETCHPROT_LS1  0x100U       // Fetch Protection For LS1 RAM</span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a2d6c8433676a9b1acd2553fb31bd02ed">  307</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXACCPROT0_CPUWRPROT_LS1  0x200U       // CPU WR Protection For LS1 RAM</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a77473cae755cb29e976032133b8d6625">  308</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXACCPROT0_FETCHPROT_LS2  0x10000U     // Fetch Protection For LS2 RAM</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a0120d522e4750942a8a95f8f100a2afc">  309</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXACCPROT0_CPUWRPROT_LS2  0x20000U     // CPU WR Protection For LS2 RAM</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ac1f9999e2e977b942c983f8975f3fa3a">  310</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXACCPROT0_FETCHPROT_LS3  0x1000000U   // Fetch Protection For LS3 RAM</span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a0c73c761e783ee393b53b70b3c916fe4">  311</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXACCPROT0_CPUWRPROT_LS3  0x2000000U   // CPU WR Protection For LS3 RAM</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">// The following are defines for the bit fields in the LSXACCPROT1 register</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ae67822867058674fc8b0fc7614bc9738">  318</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXACCPROT1_FETCHPROT_LS4  0x1U         // Fetch Protection For LS4 RAM</span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a8fa3d0a728b85492cee2feb94f85f94e">  319</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXACCPROT1_CPUWRPROT_LS4  0x2U         // CPU WR Protection For LS4 RAM</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a25a166e386830bafeee90f9584ca33ff">  320</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXACCPROT1_FETCHPROT_LS5  0x100U       // Fetch Protection For LS5 RAM</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a95e49b603388aadc27daa793ef9f30a0">  321</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXACCPROT1_CPUWRPROT_LS5  0x200U       // CPU WR Protection For LS5 RAM</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">// The following are defines for the bit fields in the LSXTEST register</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aad24df5274e6d00c88144105aa7a5061">  328</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXTEST_TEST_LS0_S  0U</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a87fcead2fa605a1ff4dabbd630e5ed13">  329</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXTEST_TEST_LS0_M  0x3U         // Selects the different modes</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for LS0 RAM</span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a1babb91c853004ce765534c5a915f914">  331</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXTEST_TEST_LS1_S  2U</span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa60c781abc1533d8459f9355929a8256">  332</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXTEST_TEST_LS1_M  0xCU         // Selects the different modes</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for LS1 RAM</span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ab9401f2c88fe15479a99234ad4c27d71">  334</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXTEST_TEST_LS2_S  4U</span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aae19fb2adf93d56486af18b482219abd">  335</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXTEST_TEST_LS2_M  0x30U        // Selects the different modes</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for LS2 RAM</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a11ee8aa4404dce631a2e2c073e58d397">  337</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXTEST_TEST_LS3_S  6U</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#acfb1ffd650a165ada3d38e5fbdbcae90">  338</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXTEST_TEST_LS3_M  0xC0U        // Selects the different modes</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for LS3 RAM</span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ad1c50770c09aa5c2076d795e26d141e3">  340</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXTEST_TEST_LS4_S  8U</span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a5d4a2f53e63a05b38c48794179af36e8">  341</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXTEST_TEST_LS4_M  0x300U       // Selects the different modes</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for LS4 RAM</span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#afdf7a767674987d872283c29efceeae8">  343</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXTEST_TEST_LS5_S  10U</span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ab36d27b5ef91849bc04b7580b9cdb893">  344</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_LSXTEST_TEST_LS5_M  0xC00U       // Selects the different modes</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for LS5 RAM</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">// The following are defines for the bit fields in the LSXINIT register</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa61e19eac5737e84d73a2cb32e1036fc">  352</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXINIT_INIT_LS0   0x1U         // RAM Initialization control</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for LS0 RAM.</span></div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a5760ccac9d7e4e99b410e3700f33aa67">  354</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXINIT_INIT_LS1   0x2U         // RAM Initialization control</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for LS1 RAM.</span></div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a7b16f08e93c79258c0d60049e3c18c49">  356</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXINIT_INIT_LS2   0x4U         // RAM Initialization control</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for LS2 RAM.</span></div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ac3c42be08cddd0ab3db7c751daf25a3d">  358</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXINIT_INIT_LS3   0x8U         // RAM Initialization control</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for LS3 RAM.</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a92a1352e5402fab333d39c90deab7c58">  360</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXINIT_INIT_LS4   0x10U        // RAM Initialization control</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for LS4 RAM.</span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aeb276738b472c6e9f5cbe1be4e7cb5b9">  362</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXINIT_INIT_LS5   0x20U        // RAM Initialization control</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for LS5 RAM.</span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">// The following are defines for the bit fields in the LSXINITDONE register</span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a28e9e7bacdf742565c46730275d2d3f4">  370</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXINITDONE_INITDONE_LS0  0x1U         // RAM Initialization status for</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// LS0 RAM.</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a9652e301c9e8b6f2e21b60894a989c83">  372</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXINITDONE_INITDONE_LS1  0x2U         // RAM Initialization status for</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// LS1 RAM.</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a557b3be8390787e83895dd8d59eaea1e">  374</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXINITDONE_INITDONE_LS2  0x4U         // RAM Initialization status for</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// LS2 RAM.</span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ad7aca5ac5e9516bf4bd251d88c2b3966">  376</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXINITDONE_INITDONE_LS3  0x8U         // RAM Initialization status for</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// LS3 RAM.</span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ac61a0e59da75b453d2c08568574b3904">  378</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXINITDONE_INITDONE_LS4  0x10U        // RAM Initialization status for</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// LS4 RAM.</span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a135384f504f801c6ba3047d27bcb927a">  380</a></span>&#160;<span class="preprocessor">#define MEMCFG_LSXINITDONE_INITDONE_LS5  0x20U        // RAM Initialization status for</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// LS5 RAM.</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">// The following are defines for the bit fields in the GSXLOCK register</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a8385f75d188cb36311718df95543f368">  388</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXLOCK_LOCK_GS0   0x1U         // GS0 RAM access protection and</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a20e71a2362d92b5c77a65611c38c5e8f">  390</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXLOCK_LOCK_GS1   0x2U         // GS1 RAM access protection and</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a538adf3147e6ddcfc8cb80a83c61429a">  392</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXLOCK_LOCK_GS2   0x4U         // GS2 RAM access protection and</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a28337a892f5d83858d986945e2263660">  394</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXLOCK_LOCK_GS3   0x8U         // GS3 RAM access protection and</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a75164d9817395b67698c9eab1dd56459">  396</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXLOCK_LOCK_GS4   0x10U        // GS4 RAM access protection and</span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa6faad2eacadeeebf3fb872af63398fd">  398</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXLOCK_LOCK_GS5   0x20U        // GS5 RAM access protection and</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a9cf096808e16263d4f7ab8a77628e32e">  400</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXLOCK_LOCK_GS6   0x40U        // GS6 RAM access protection and</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a89b8e50f9498e2fbab21f1aa7253122f">  402</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXLOCK_LOCK_GS7   0x80U        // GS7 RAM access protection and</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a2943faadc759736377ecd5404e6ed79a">  404</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXLOCK_LOCK_GS8   0x100U       // GS8 RAM access protection and</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a85cf12f160054788cd979dbb01059f33">  406</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXLOCK_LOCK_GS9   0x200U       // GS9 RAM access protection and</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ad2d96452d376b9bb653298f5fb938987">  408</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXLOCK_LOCK_GS10  0x400U       // GS10 RAM access protection</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// and master select fields lock</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                                               <span class="comment">// bit</span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a794532265a6bcbd6eb4fafe01deaa80f">  411</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXLOCK_LOCK_GS11  0x800U       // GS11 RAM access protection</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// and master select fields lock</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                                               <span class="comment">// bit</span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aefd47a7f65bf737515cbee89224cc846">  414</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXLOCK_LOCK_GS12  0x1000U      // GS12 RAM access protection</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// and master select fields lock</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                                               <span class="comment">// bit</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ace1cfe9ba896513b1b8db5a700a05722">  417</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXLOCK_LOCK_GS13  0x2000U      // GS13 RAM access protection</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// and master select fields lock</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                                               <span class="comment">// bit</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aab4c4891289efab183c290b416208116">  420</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXLOCK_LOCK_GS14  0x4000U      // GS14 RAM access protection</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// and master select fields lock</span></div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                                               <span class="comment">// bit</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#afbaaf9bd0f5ce2752136b2976855343c">  423</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXLOCK_LOCK_GS15  0x8000U      // GS15 RAM access protection</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// and master select fields lock</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;                                               <span class="comment">// bit</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">// The following are defines for the bit fields in the GSXCOMMIT register</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a0c863a923d66958baf0929e775d4f08d">  432</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXCOMMIT_COMMIT_GS0  0x1U         // GS0 RAM access protection and</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a1afd1c35f13d3020f7a8f10a9f6100bd">  434</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXCOMMIT_COMMIT_GS1  0x2U         // GS1 RAM access protection and</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aeb5c44adce5b765c9df00e7368763855">  436</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXCOMMIT_COMMIT_GS2  0x4U         // GS2 RAM access protection and</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a7e05c31c13a0b24c6271615582245a95">  438</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXCOMMIT_COMMIT_GS3  0x8U         // GS3 RAM access protection and</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a876375bc0bffc223d2d0f81f5845e6ad">  440</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXCOMMIT_COMMIT_GS4  0x10U        // GS4 RAM access protection and</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a24189c363bd0c97f794e55b8ed55bf09">  442</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXCOMMIT_COMMIT_GS5  0x20U        // GS5 RAM access protection and</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa252a5f7e405b3dfd1147aabcbc6def8">  444</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXCOMMIT_COMMIT_GS6  0x40U        // GS6 RAM access protection and</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ac1dbc641bed5cdf1a2fe76fbbfa1533e">  446</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXCOMMIT_COMMIT_GS7  0x80U        // GS7 RAM access protection and</span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a4bc938fb405da7a56379c078075c0387">  448</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXCOMMIT_COMMIT_GS8  0x100U       // GS8 RAM access protection and</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ae993d0f73040f897c0dadbc7a72ea269">  450</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXCOMMIT_COMMIT_GS9  0x200U       // GS9 RAM access protection and</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a2a7e0cdaf57e55969e37728b30992ad8">  452</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXCOMMIT_COMMIT_GS10  0x400U       // GS10 RAM access protection</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// and master select permanent lock</span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a75f4c46ae2972976b05ff01350513f12">  454</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXCOMMIT_COMMIT_GS11  0x800U       // GS11 RAM access protection</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// and master select permanent lock</span></div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a8580c4b4defebd6e11a75c03b60c90d8">  456</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXCOMMIT_COMMIT_GS12  0x1000U      // GS12 RAM access protection</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// and master select permanent lock</span></div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a3f6f873c157f1b536014ae5503b685c8">  458</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXCOMMIT_COMMIT_GS13  0x2000U      // GS13 RAM access protection</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// and master select permanent lock</span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a412e75ff67f9c259bbbdd21b485e927c">  460</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXCOMMIT_COMMIT_GS14  0x4000U      // GS14 RAM access protection</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// and master select permanent lock</span></div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a4fd02dbae49cc83e816dbbe7996c0a33">  462</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXCOMMIT_COMMIT_GS15  0x8000U      // GS15 RAM access protection</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// and master select permanent lock</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">// The following are defines for the bit fields in the GSXACCPROT0 register</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a34b6eefa57fcd4c76fe095556997c27e">  470</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXACCPROT0_FETCHPROT_GS0  0x1U         // Fetch Protection For GS0 RAM</span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a02552fabcb0cf4dfb15190655d5bcb53">  471</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT0_CPUWRPROT_GS0  0x2U         // CPU WR Protection For GS0 RAM</span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a3440c3b30b63433df7c5871500685aa2">  472</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT0_DMAWRPROT_GS0  0x4U         // DMA WR Protection For GS0 RAM</span></div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aed6836611106f9d36a0ce0d2d7317ae7">  473</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT0_FETCHPROT_GS1  0x100U       // Fetch Protection For GS1 RAM</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a0cf952a2f825aa968f398076029785cc">  474</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT0_CPUWRPROT_GS1  0x200U       // CPU WR Protection For GS1 RAM</span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a58dca43de8632ba577fb7d77b470e2cd">  475</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT0_DMAWRPROT_GS1  0x400U       // DMA WR Protection For GS1 RAM</span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a3600309db9fda10a5cdef5555dde8a79">  476</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT0_FETCHPROT_GS2  0x10000U     // Fetch Protection For GS2 RAM</span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a0d3eef7a00e7e96354dd4865b6e2b52e">  477</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT0_CPUWRPROT_GS2  0x20000U     // CPU WR Protection For GS2 RAM</span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ab3fb1a7d993ffa5b1fab9fc812d0eeb7">  478</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT0_DMAWRPROT_GS2  0x40000U     // DMA WR Protection For GS2 RAM</span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ae466d2f788005a10b847069ab7cae694">  479</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT0_FETCHPROT_GS3  0x1000000U   // Fetch Protection For GS3 RAM</span></div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ad2d15cd885df7e754eb013812007bf3a">  480</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT0_CPUWRPROT_GS3  0x2000000U   // CPU WR Protection For GS3 RAM</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a3e6f764fc21933511254895d95fea04f">  481</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT0_DMAWRPROT_GS3  0x4000000U   // DMA WR Protection For GS3 RAM</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">// The following are defines for the bit fields in the GSXACCPROT1 register</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a3eb9d2ec24f65fe8119531a677990cd4">  488</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXACCPROT1_FETCHPROT_GS4  0x1U         // Fetch Protection For GS4 RAM</span></div>
<div class="line"><a name="l00489"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a4ec85f9528ba34333a1f2a4ab3b52d38">  489</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT1_CPUWRPROT_GS4  0x2U         // CPU WR Protection For GS4 RAM</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a4f49251b26891e5eb9d04304f578a6ba">  490</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT1_DMAWRPROT_GS4  0x4U         // DMA WR Protection For GS4 RAM</span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ae0e43805e9f598e4d71859c13b0af9dd">  491</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT1_FETCHPROT_GS5  0x100U       // Fetch Protection For GS5 RAM</span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a4f99d0822fbdf90dc41db981d987223a">  492</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT1_CPUWRPROT_GS5  0x200U       // CPU WR Protection For GS5 RAM</span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a518d5421f0d89c712651db948f4ac8e3">  493</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT1_DMAWRPROT_GS5  0x400U       // DMA WR Protection For GS5RAM</span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a6c5380bf8ebc61858ebe00d15dac4fa9">  494</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT1_FETCHPROT_GS6  0x10000U     // Fetch Protection For GS6 RAM</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a29b68cbbdf9912ec1976c63c21162af0">  495</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT1_CPUWRPROT_GS6  0x20000U     // CPU WR Protection For GS6 RAM</span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#af8e575648cf453378b6fe80c73ef9326">  496</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT1_DMAWRPROT_GS6  0x40000U     // DMA WR Protection For GS6RAM</span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ae98a04a41fca396101b26128d97e5b15">  497</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT1_FETCHPROT_GS7  0x1000000U   // Fetch Protection For GS7 RAM</span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a669f60ac7d9f5252baf8d50e577b8519">  498</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT1_CPUWRPROT_GS7  0x2000000U   // CPU WR Protection For GS7 RAM</span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a5705383476cfc1d1ab7525fb683bd4ff">  499</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT1_DMAWRPROT_GS7  0x4000000U   // DMA WR Protection For GS7RAM</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">// The following are defines for the bit fields in the GSXACCPROT2 register</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a104a3bec3c231d42cc987d4bebeb0050">  506</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXACCPROT2_FETCHPROT_GS8  0x1U         // Fetch Protection For GS8 RAM</span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa841ee46ab1667267a54e4914f9ff1a9">  507</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT2_CPUWRPROT_GS8  0x2U         // CPU WR Protection For GS8 RAM</span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aafb3803873fac0beaf2440d0d3466ec5">  508</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT2_DMAWRPROT_GS8  0x4U         // DMA WR Protection For GS8 RAM</span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a45535681819c61ad01582f3745b0fdfd">  509</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT2_FETCHPROT_GS9  0x100U       // Fetch Protection For GS9 RAM</span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a6bb84bc2fac2527e5452914b8b4315a4">  510</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT2_CPUWRPROT_GS9  0x200U       // CPU WR Protection For GS9 RAM</span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a5336710928bd8b788aa012c1e2d58023">  511</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT2_DMAWRPROT_GS9  0x400U       // DMA WR Protection For GS9RAM</span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a98f8e464987c8c184b027641a4a836ba">  512</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT2_FETCHPROT_GS10  0x10000U     // Fetch Protection For GS10 RAM</span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aacc6da009b650b8487f5ddebbb53400b">  513</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT2_CPUWRPROT_GS10  0x20000U     // CPU WR Protection For GS10</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// RAM</span></div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ac4a848ccb114823e33f14c8e456eb74c">  515</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXACCPROT2_DMAWRPROT_GS10  0x40000U     // DMA WR Protection For GS10RAM</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aaf06747774b1a04fd0e6f3b0e5a3a7ee">  516</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT2_FETCHPROT_GS11  0x1000000U   // Fetch Protection For GS11 RAM</span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a63f10d613f2e61c7ba76f0c30dee6e1c">  517</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT2_CPUWRPROT_GS11  0x2000000U   // CPU WR Protection For GS11</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// RAM</span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ad53f1fa0546279542ef8e1219098c836">  519</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXACCPROT2_DMAWRPROT_GS11  0x4000000U   // DMA WR Protection For GS11RAM</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">// The following are defines for the bit fields in the GSXACCPROT3 register</span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a666e7f69328b05f6453936d18bfb532e">  526</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXACCPROT3_FETCHPROT_GS12  0x1U         // Fetch Protection For GS12 RAM</span></div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ad003e7c1a7837ec6c613ed7e36817628">  527</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT3_CPUWRPROT_GS12  0x2U         // CPU WR Protection For GS12</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// RAM</span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a36748bb0d672485d0f71b16da81d9885">  529</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXACCPROT3_DMAWRPROT_GS12  0x4U         // DMA WR Protection For GS12</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// RAM</span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a04a031df823125ab07d4c8264d6e11ed">  531</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXACCPROT3_FETCHPROT_GS13  0x100U       // Fetch Protection For GS13 RAM</span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ad782af3084d3a9d49336dd50d8a298f5">  532</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT3_CPUWRPROT_GS13  0x200U       // CPU WR Protection For GS13</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// RAM</span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a4bb165b72d0883bcc5344161caa7b441">  534</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXACCPROT3_DMAWRPROT_GS13  0x400U       // DMA WR Protection For GS13RAM</span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a308196b145ee5a34fb79313a108da060">  535</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT3_FETCHPROT_GS14  0x10000U     // Fetch Protection For GS14 RAM</span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#af5195506e3f92520e2d7983ae877006c">  536</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT3_CPUWRPROT_GS14  0x20000U     // CPU WR Protection For GS14</span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// RAM</span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a0671d46ab0a44f6f82dbfabc7bf2eed7">  538</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXACCPROT3_DMAWRPROT_GS14  0x40000U     // DMA WR Protection For GS14RAM</span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a46707554b4e8a632b103f186115b2710">  539</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT3_FETCHPROT_GS15  0x1000000U   // Fetch Protection For GS15 RAM</span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#afd5bee3654c4865b294e4a02770580d5">  540</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXACCPROT3_CPUWRPROT_GS15  0x2000000U   // CPU WR Protection For GS15</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// RAM</span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a0483f546fa1b879e73601ef17d489e6d">  542</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXACCPROT3_DMAWRPROT_GS15  0x4000000U   // DMA WR Protection For GS15RAM</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">// The following are defines for the bit fields in the GSXTEST register</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a88b569a2d67e9abecb0ce09c563f7036">  549</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS0_S  0U</span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a2ecfd684f1f793e49ae751ec52745793">  550</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS0_M  0x3U         // Selects the different modes</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS0 RAM</span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a770e15bf83567615ef872dd46dcfed84">  552</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS1_S  2U</span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a0e3b5c4499289b8ef924ee70db85f2ab">  553</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS1_M  0xCU         // Selects the different modes</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS1 RAM</span></div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa6eb5665e3ed3c39786c824e7eabaad3">  555</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS2_S  4U</span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a999bad74abe89b2372f6d383d1581c6e">  556</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS2_M  0x30U        // Selects the different modes</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS2 RAM</span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a3c0e4d4a95251d7329d8b51191ddad9f">  558</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS3_S  6U</span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a9c202b1c5059e3adf0fad866cfb52eb2">  559</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS3_M  0xC0U        // Selects the different modes</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS3 RAM</span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a1e6b007e8f98e4976b4326ee1655e032">  561</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS4_S  8U</span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a1c39b367768d9c14804e237a1070e6a7">  562</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS4_M  0x300U       // Selects the different modes</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS4 RAM</span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a5a5865977160765491af497ee34c8d96">  564</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS5_S  10U</span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a969b751bca7345ecab6c7412f383c0db">  565</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS5_M  0xC00U       // Selects the different modes</span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS5 RAM</span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#abdd0a9adced2524bdd7ec09ec4194721">  567</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS6_S  12U</span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#adecc67a7a087c45d61838b7e95945a9a">  568</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS6_M  0x3000U      // Selects the different modes</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS6 RAM</span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#abd555c2439f1f3ea91b6cae7ed9182c8">  570</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS7_S  14U</span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ae8f92f7f9c8a906775be380415c7e38f">  571</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS7_M  0xC000U      // Selects the different modes</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS7 RAM</span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a23c47eea20b1bea74e930fc5f28b8c98">  573</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS8_S  16U</span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a9f66d41ddae52309cb1467ddbf8f4e07">  574</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS8_M  0x30000U     // Selects the different modes</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS8 RAM</span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a058bea8a6254dd7e672c8762d5553017">  576</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS9_S  18U</span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a95b72d8953f1004bc3ee0903cb9f1224">  577</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS9_M  0xC0000U     // Selects the different modes</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS9 RAM</span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#addea655a6b9346986136acc3f76ea9be">  579</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS10_S  20U</span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a3361f6f28266f566aa01766ee5134e20">  580</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS10_M  0x300000U    // Selects the different modes</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS10 RAM</span></div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aefed50dc656fe279a8a5c970731f3a46">  582</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS11_S  22U</span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a7c77d5eae3fad385c1938bb93e75f963">  583</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS11_M  0xC00000U    // Selects the different modes</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS11 RAM</span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a278efce45397fd7d19516a5078ef33f7">  585</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS12_S  24U</span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a6894bbc650a9df15c269bf0b926a56fd">  586</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS12_M  0x3000000U   // Selects the different modes</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS12 RAM</span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a5b2a552a955da1c3861c4c17a9c331e9">  588</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS13_S  26U</span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a7b9a2b6b6e5b1a2ba813f7968c7a97c3">  589</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS13_M  0xC000000U   // Selects the different modes</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS13 RAM</span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a347ab743a8e7f4e3b10a70061eebd26d">  591</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS14_S  28U</span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a22f95350cc4ceec11766e5baeb95674c">  592</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS14_M  0x30000000U  // Selects the different modes</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS14 RAM</span></div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ad68ab68c244bda655f4ec3ecc4cc1810">  594</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS15_S  30U</span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a52bfa292ff915f7b97c54ce8ae9aa088">  595</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_GSXTEST_TEST_GS15_M  0xC0000000U  // Selects the different modes</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS15 RAM</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">// The following are defines for the bit fields in the GSXINIT register</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a1fb3428423d2c6f1fc4e67669367f0bd">  603</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINIT_INIT_GS0   0x1U         // RAM Initialization control</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS0 RAM.</span></div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ab9c2d9f945fda1c15ba3514ad88738a9">  605</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINIT_INIT_GS1   0x2U         // RAM Initialization control</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS1 RAM.</span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a3a4cc2a67437792d0149a648dc0fa066">  607</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINIT_INIT_GS2   0x4U         // RAM Initialization control</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS2 RAM.</span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a39fe6404dc36565b2b4de38a72153051">  609</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINIT_INIT_GS3   0x8U         // RAM Initialization control</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS3 RAM.</span></div>
<div class="line"><a name="l00611"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aadbb2c341c145b89bb209e75aadd4cfc">  611</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINIT_INIT_GS4   0x10U        // RAM Initialization control</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS4 RAM.</span></div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a894fbd9f445bc8f7ba0ca78dc653c368">  613</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINIT_INIT_GS5   0x20U        // RAM Initialization control</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS5 RAM.</span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a520780cc0ebb56ced4bfe5bafa7011f9">  615</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINIT_INIT_GS6   0x40U        // RAM Initialization control</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS6 RAM.</span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a1b6123adeb2e9fe06211475390f07d5c">  617</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINIT_INIT_GS7   0x80U        // RAM Initialization control</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS7 RAM.</span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a9ab3133d66307f9dad39d4a03f4ef8c2">  619</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINIT_INIT_GS8   0x100U       // RAM Initialization control</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS8 RAM.</span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a7dd92ee40b854d33f5ea8c6b16f95fdd">  621</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINIT_INIT_GS9   0x200U       // RAM Initialization control</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS9 RAM.</span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ab0622326e43997f7f0f2107ba0997c91">  623</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINIT_INIT_GS10  0x400U       // RAM Initialization control</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS10 RAM.</span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a5db911804491ee14fba97c6a43e9406f">  625</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINIT_INIT_GS11  0x800U       // RAM Initialization control</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS11 RAM.</span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a6be58b58b372503cd200049c3f08a76c">  627</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINIT_INIT_GS12  0x1000U      // RAM Initialization control</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS12 RAM.</span></div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ad78dc01f8dd0dd87285ecd09461cb05e">  629</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINIT_INIT_GS13  0x2000U      // RAM Initialization control</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS13 RAM.</span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a03fb88659224567326e0893183fa05c3">  631</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINIT_INIT_GS14  0x4000U      // RAM Initialization control</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS14 RAM.</span></div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a088947700bc959db99a662723727b7ca">  633</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINIT_INIT_GS15  0x8000U      // RAM Initialization control</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// for GS15 RAM.</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">// The following are defines for the bit fields in the GSXINITDONE register</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ac45c0a4af9fcea8d26a073efa6c573e0">  641</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINITDONE_INITDONE_GS0  0x1U         // RAM Initialization status for</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// GS0 RAM.</span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a9c7ed3670eb607d4cae3218d5828f2d6">  643</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINITDONE_INITDONE_GS1  0x2U         // RAM Initialization status for</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// GS1 RAM.</span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa2898f6a3c528dff36bb8f48fcf9189b">  645</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINITDONE_INITDONE_GS2  0x4U         // RAM Initialization status for</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// GS2 RAM.</span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a9cef78000cb5a7d5f2d6499d4c52882b">  647</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINITDONE_INITDONE_GS3  0x8U         // RAM Initialization status for</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// GS3 RAM.</span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aee52ae159ba0ef0010986c9c5fc9d79e">  649</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINITDONE_INITDONE_GS4  0x10U        // RAM Initialization status for</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// GS4 RAM.</span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa0bb8bf542181e263bd68eccd9c2d82b">  651</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINITDONE_INITDONE_GS5  0x20U        // RAM Initialization status for</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// GS5 RAM.</span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a13793ef30946b6092f70d5bd8306eaf4">  653</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINITDONE_INITDONE_GS6  0x40U        // RAM Initialization status for</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// GS6 RAM.</span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a975bff3c71a21996278e1d06ad898e74">  655</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINITDONE_INITDONE_GS7  0x80U        // RAM Initialization status for</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// GS7 RAM.</span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aee932b67e46ccafde0a8faaf9ffb012f">  657</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINITDONE_INITDONE_GS8  0x100U       // RAM Initialization status for</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// GS8 RAM.</span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#adc9655fec97b1821ce87e44348841c9e">  659</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINITDONE_INITDONE_GS9  0x200U       // RAM Initialization status for</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// GS9 RAM.</span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#af145de5a14c1b919af3065209fb95317">  661</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINITDONE_INITDONE_GS10  0x400U       // RAM Initialization status for</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// GS10 RAM.</span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ab760342790f2a7a01ae32e4b1c4819b0">  663</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINITDONE_INITDONE_GS11  0x800U       // RAM Initialization status for</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// GS11 RAM.</span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a53509704900e69b7d137d127c53f4c47">  665</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINITDONE_INITDONE_GS12  0x1000U      // RAM Initialization status for</span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// GS12 RAM.</span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a59b8ac4cf5092d3e879ce01cfe110afc">  667</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINITDONE_INITDONE_GS13  0x2000U      // RAM Initialization status for</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// GS13 RAM.</span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a654dc550ce478cf5a13584ee0c1fb2a3">  669</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINITDONE_INITDONE_GS14  0x4000U      // RAM Initialization status for</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// GS14 RAM.</span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a001bf794391ca1db491611ebbc6310d3">  671</a></span>&#160;<span class="preprocessor">#define MEMCFG_GSXINITDONE_INITDONE_GS15  0x8000U      // RAM Initialization status for</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// GS15 RAM.</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">// The following are defines for the bit fields in the MSGXTEST register</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a2461de4201caf91569a12ad949109430">  679</a></span>&#160;<span class="preprocessor">#define MEMCFG_MSGXTEST_TEST_CPUTOCPU_S  0U</span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#acfac2dd43614653cdda73a229212856f">  680</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_MSGXTEST_TEST_CPUTOCPU_M  0x3U         // CPU to CPU Mode Select</span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ae0473b294ab1d3e72a326b0dbb73dcd8">  681</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_MSGXTEST_TEST_CPUTOCLA1_S  2U</span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a5db951c1cc1b0c8c12a8b24d37eb1585">  682</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_MSGXTEST_TEST_CPUTOCLA1_M  0xCU         // CPU to CLA1 MSG RAM Mode</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Select</span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a2b75705c61c2af1284b196a0f2010217">  684</a></span>&#160;<span class="preprocessor">#define MEMCFG_MSGXTEST_TEST_CLA1TOCPU_S  4U</span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a1296e38c16bd50d153dc2790970e8837">  685</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_MSGXTEST_TEST_CLA1TOCPU_M  0x30U        // CLA1 to CPU MSG RAM Mode</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Select</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">// The following are defines for the bit fields in the MSGXINIT register</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#add3f30cf911b5a2975d7d267e5e2c7bb">  693</a></span>&#160;<span class="preprocessor">#define MEMCFG_MSGXINIT_INIT_CPUTOCPU  0x1U         // Initialization control for</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// CPU to CPU MSG RAM</span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#addcd56cd4351a68f2e228599bb1ca012">  695</a></span>&#160;<span class="preprocessor">#define MEMCFG_MSGXINIT_INIT_CPUTOCLA1  0x2U         // Initialization control for</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// CPUTOCLA1 MSG RAM</span></div>
<div class="line"><a name="l00697"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a320d263d7da90b2c0ed4796a85f3eded">  697</a></span>&#160;<span class="preprocessor">#define MEMCFG_MSGXINIT_INIT_CLA1TOCPU  0x4U         // Initialization control for</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// CLA1TOCPU MSG RAM</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">// The following are defines for the bit fields in the MSGXINITDONE register</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ac273f780654e034203a502316f7ad8fe">  705</a></span>&#160;<span class="preprocessor">#define MEMCFG_MSGXINITDONE_INITDONE_CPUTOCPU  0x1U         // Initialization status for CPU</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// to CPU MSG RAM</span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a25ec1815f830ffb01cd44f5385fe41dd">  707</a></span>&#160;<span class="preprocessor">#define MEMCFG_MSGXINITDONE_INITDONE_CPUTOCLA1  0x2U         // Initialization status for CPU</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// to CLA1 MSG RAM</span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa3be2f3715982e97b5a8b67dc6b46777">  709</a></span>&#160;<span class="preprocessor">#define MEMCFG_MSGXINITDONE_INITDONE_CLA1TOCPU  0x4U         // Initialization status for</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// CLA1 to CPU MSG RAM</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMIF1LOCK register</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a4ce15bb8bba778e55c607fad52e051b8">  717</a></span>&#160;<span class="preprocessor">#define MEMCFG_EMIF1LOCK_LOCK_EMIF1  0x1U         // EMIF1 access protection and</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select fields lock bit</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMIF1COMMIT register</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00725"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a0207061995a8167afe200d2e7e0845fc">  725</a></span>&#160;<span class="preprocessor">#define MEMCFG_EMIF1COMMIT_COMMIT_EMIF1  0x1U         // EMIF1 access protection and</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMIF1ACCPROT0 register</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a09ea7eb4e675c9c15a686705c66a38ec">  733</a></span>&#160;<span class="preprocessor">#define MEMCFG_EMIF1ACCPROT0_FETCHPROT_EMIF1  0x1U         // Fetch Protection For EMIF1</span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a8b9760df969f9fd3e9d163da7052301c">  734</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_EMIF1ACCPROT0_CPUWRPROT_EMIF1  0x2U         // CPU WR Protection For EMIF1</span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa9a1e7fe32a2f3181af8ef9de9e04a8b">  735</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_EMIF1ACCPROT0_DMAWRPROT_EMIF1  0x4U         // DMA WR Protection For EMIF1</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMIF2LOCK register</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ac2188fb331301ee0d75aa3d086b3f7c6">  742</a></span>&#160;<span class="preprocessor">#define MEMCFG_EMIF2LOCK_LOCK_EMIF2  0x1U         // EMIF2 access protection and</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMIF2COMMIT register</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a89cb253adcaa9029ea9a54e879360cff">  750</a></span>&#160;<span class="preprocessor">#define MEMCFG_EMIF2COMMIT_COMMIT_EMIF2  0x1U         // EMIF2 access protection and</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// master select permanent lock</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment">// The following are defines for the bit fields in the EMIF2ACCPROT0 register</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a71b583cc418ac1fa34018c3d917a9996">  758</a></span>&#160;<span class="preprocessor">#define MEMCFG_EMIF2ACCPROT0_FETCHPROT_EMIF2  0x1U         // Fetch Protection For EMIF2</span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a50dd59c875bf1773cb3f974b9164f208">  759</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define MEMCFG_EMIF2ACCPROT0_CPUWRPROT_EMIF2  0x2U         // CPU WR Protection For EMIF2</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">// The following are defines for the bit fields in the NMAVFLG register</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ae79028b1015503c4b237c0b645b7a6bc">  766</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVFLG_CPUREAD    0x1U         // Non Master CPU Read Access</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag</span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#afe7d88b92d56d7bdd913f4a9272d34ab">  768</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVFLG_CPUWRITE   0x2U         // Non Master CPU Write Access</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag</span></div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a2a27599ac3ecb9132b33e591df759b6a">  770</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVFLG_CPUFETCH   0x4U         // Non Master CPU Fetch Access</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag</span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#affadf29e5d61ce0e73615bc544c4ed07">  772</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVFLG_DMAWRITE   0x8U         // Non Master DMA Write Access</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag</span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#af409a2549f4942012b07d4a081bc3cbc">  774</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVFLG_CLA1READ   0x10U        // Non Master CLA1 Read Access</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag</span></div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ab49e1d1800b8a452adf1109414c9e487">  776</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVFLG_CLA1WRITE  0x20U        // Non Master CLA1 Write Access</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag</span></div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa5c3f0bb19f5d2aca852da2ad2b687a7">  778</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVFLG_CLA1FETCH  0x40U        // Non Master CLA1 Fetch Access</span></div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">// The following are defines for the bit fields in the NMAVSET register</span></div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aaf6b51c4606472ca5cf413c516b95e64">  786</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVSET_CPUREAD    0x1U         // Non Master CPU Read Access</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Set</span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a6322b60ee5c85a7331a628d8b4c5d4f0">  788</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVSET_CPUWRITE   0x2U         // Non Master CPU Write Access</span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Set</span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a7245e72d5fcc47b50c5b2611919887c4">  790</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVSET_CPUFETCH   0x4U         // Non Master CPU Fetch Access</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Set</span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a7cde8bfd7c4b942336e84f99e71ab7e3">  792</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVSET_DMAWRITE   0x8U         // Non Master DMA Write Access</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Set</span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a70de37cbbbe79e686744c25aa4415433">  794</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVSET_CLA1READ   0x10U        // Non Master CLA1 Read Access</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Set</span></div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a105d6f32422844e756e2bcf97dbebe8f">  796</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVSET_CLA1WRITE  0x20U        // Non Master CLA1 Write Access</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Set</span></div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a713e23e43ab849b92f189251577e61d1">  798</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVSET_CLA1FETCH  0x40U        // Non Master CLA1 Fetch Access</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Set</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">// The following are defines for the bit fields in the NMAVCLR register</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a61baf79114fb9d6244cd9d4ea8ad7ef5">  806</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVCLR_CPUREAD    0x1U         // Non Master CPU Read Access</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Clear</span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a5723ab0f69ad0b9c973704789a6a4834">  808</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVCLR_CPUWRITE   0x2U         // Non Master CPU Write Access</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Clear</span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a56b920822df90691279ff118a5dd4525">  810</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVCLR_CPUFETCH   0x4U         // Non Master CPU Fetch Access</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Clear</span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a5436faab1c00099d16d80d2a48032981">  812</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVCLR_DMAWRITE   0x8U         // Non Master DMA Write Access</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Clear</span></div>
<div class="line"><a name="l00814"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a442c4c58eb562e801d932f80be1ba281">  814</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVCLR_CLA1READ   0x10U        // Non Master CLA1 Read Access</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Clear</span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a5df3b383168bcbd4cad4360436393246">  816</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVCLR_CLA1WRITE  0x20U        // Non Master CLA1 Write Access</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Clear</span></div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#af55213f62c8721f9afae74c4885e1a0e">  818</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVCLR_CLA1FETCH  0x40U        // Non Master CLA1 Fetch Access</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Clear</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">// The following are defines for the bit fields in the NMAVINTEN register</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a04176ea7403f6782877e17222e8632a7">  826</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVINTEN_CPUREAD  0x1U         // Non Master CPU Read Access</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Interrupt Enable</span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a4f94402173527b7af1ca8fb1aa33e423">  828</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVINTEN_CPUWRITE  0x2U         // Non Master CPU Write Access</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Interrupt Enable</span></div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a29235ec6e33839059df4ba210e3f5a61">  830</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVINTEN_CPUFETCH  0x4U         // Non Master CPU Fetch Access</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Interrupt Enable</span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#abbfa0de07a364c7d356f50d0582cf243">  832</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVINTEN_DMAWRITE  0x8U         // Non Master DMA Write Access</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Interrupt Enable</span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a5da211623f2bdd5687bef145952fcdf1">  834</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVINTEN_CLA1READ  0x10U        // Non Master CLA1 Read Access</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Interrupt Enable</span></div>
<div class="line"><a name="l00836"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ac96caeaf54ce56a8b6aecbda8a6133a9">  836</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVINTEN_CLA1WRITE  0x20U        // Non Master CLA1 Write Access</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Interrupt Enable</span></div>
<div class="line"><a name="l00838"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ab78d26e754cbb9499fc0189846b68217">  838</a></span>&#160;<span class="preprocessor">#define MEMCFG_NMAVINTEN_CLA1FETCH  0x40U        // Non Master CLA1 Fetch Access</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Interrupt Enable</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">// The following are defines for the bit fields in the MAVFLG register</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a531fb4a0dc0b6ff3f567fc7f4ea05fb0">  846</a></span>&#160;<span class="preprocessor">#define MEMCFG_MAVFLG_CPUFETCH    0x1U         // Master CPU Fetch Access</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag</span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ae3c428a6bb0464089f028f2b8dfdfa7d">  848</a></span>&#160;<span class="preprocessor">#define MEMCFG_MAVFLG_CPUWRITE    0x2U         // Master CPU Write Access</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag</span></div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa8eb6c6da80ee2a3d40fe14a6c6a92b5">  850</a></span>&#160;<span class="preprocessor">#define MEMCFG_MAVFLG_DMAWRITE    0x4U         // Master DMA Write Access</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">// The following are defines for the bit fields in the MAVSET register</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ab279f7f23a5a3ef7d4563c630f3ef436">  858</a></span>&#160;<span class="preprocessor">#define MEMCFG_MAVSET_CPUFETCH    0x1U         // Master CPU Fetch Access</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Set</span></div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ae186b93b15b21b2a21a049b9a2faf7ad">  860</a></span>&#160;<span class="preprocessor">#define MEMCFG_MAVSET_CPUWRITE    0x2U         // Master CPU Write Access</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Set</span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa78a02ec097af7e771cb668509dd8fe4">  862</a></span>&#160;<span class="preprocessor">#define MEMCFG_MAVSET_DMAWRITE    0x4U         // Master DMA Write Access</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Set</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">// The following are defines for the bit fields in the MAVCLR register</span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a4bf6b8ed27b22863a0c4c156f34b8d41">  870</a></span>&#160;<span class="preprocessor">#define MEMCFG_MAVCLR_CPUFETCH    0x1U         // Master CPU Fetch Access</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Clear</span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#abbc2a058282c9c7961dce6020dc97184">  872</a></span>&#160;<span class="preprocessor">#define MEMCFG_MAVCLR_CPUWRITE    0x2U         // Master CPU Write Access</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Clear</span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a16a8cbbd2151fd451d65b56005407bd5">  874</a></span>&#160;<span class="preprocessor">#define MEMCFG_MAVCLR_DMAWRITE    0x4U         // Master DMA Write Access</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Flag Clear</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">// The following are defines for the bit fields in the MAVINTEN register</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a70a192df025db400b510d600678b59af">  882</a></span>&#160;<span class="preprocessor">#define MEMCFG_MAVINTEN_CPUFETCH  0x1U         // Master CPU Fetch Access</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Interrupt Enable</span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a909f68b46cfe7a2a62ee69cea67b30bd">  884</a></span>&#160;<span class="preprocessor">#define MEMCFG_MAVINTEN_CPUWRITE  0x2U         // Master CPU Write Access</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Interrupt Enable</span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aeb238edec2f3024377a2e19c88666544">  886</a></span>&#160;<span class="preprocessor">#define MEMCFG_MAVINTEN_DMAWRITE  0x4U         // Master DMA Write Access</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Violation Interrupt Enable</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">// The following are defines for the bit fields in the UCERRFLG register</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a478e7946613791e372899edddb0e27c1">  894</a></span>&#160;<span class="preprocessor">#define MEMCFG_UCERRFLG_CPURDERR  0x1U         // CPU Uncorrectable Read Error</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag</span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a66248d3fa52d7ab620f0fc26fa849df4">  896</a></span>&#160;<span class="preprocessor">#define MEMCFG_UCERRFLG_DMARDERR  0x2U         // DMA Uncorrectable Read Error</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag</span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a8c0e15eb07c555f663efa3b49ba4cebc">  898</a></span>&#160;<span class="preprocessor">#define MEMCFG_UCERRFLG_CLA1RDERR  0x4U         // CLA1 Uncorrectable Read Error</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment">// The following are defines for the bit fields in the UCERRSET register</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a1a2d5a26c6a6c6562075c041646a9c00">  906</a></span>&#160;<span class="preprocessor">#define MEMCFG_UCERRSET_CPURDERR  0x1U         // CPU Uncorrectable Read Error</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Set</span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a8cc4278cd6255d019325f22504d454d7">  908</a></span>&#160;<span class="preprocessor">#define MEMCFG_UCERRSET_DMARDERR  0x2U         // DMA Uncorrectable Read Error</span></div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Set</span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a4f4024933afb01bbff3750a51dad673b">  910</a></span>&#160;<span class="preprocessor">#define MEMCFG_UCERRSET_CLA1RDERR  0x4U         // CLA1 Uncorrectable Read Error</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Set</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">// The following are defines for the bit fields in the UCERRCLR register</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a9f896fb919536e8b38559be655e01aeb">  918</a></span>&#160;<span class="preprocessor">#define MEMCFG_UCERRCLR_CPURDERR  0x1U         // CPU Uncorrectable Read Error</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Clear</span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aea3275a0488013e0712f7fda925ff8e5">  920</a></span>&#160;<span class="preprocessor">#define MEMCFG_UCERRCLR_DMARDERR  0x2U         // DMA Uncorrectable Read Error</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Clear</span></div>
<div class="line"><a name="l00922"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#aa91a166b80f5b0245a8cf01cf411c79a">  922</a></span>&#160;<span class="preprocessor">#define MEMCFG_UCERRCLR_CLA1RDERR  0x4U         // CLA1 Uncorrectable Read Error</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Clear</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">// The following are defines for the bit fields in the CERRFLG register</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a2a6946ba4713b809e995edde477a2226">  930</a></span>&#160;<span class="preprocessor">#define MEMCFG_CERRFLG_CPURDERR   0x1U         // CPU Correctable Read Error</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag</span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a1a80234c6d1472e967bb2bd15133169f">  932</a></span>&#160;<span class="preprocessor">#define MEMCFG_CERRFLG_DMARDERR   0x2U         // DMA Correctable Read Error</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag</span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#ab6fd104609611bec50c5a1e2bc1a19ee">  934</a></span>&#160;<span class="preprocessor">#define MEMCFG_CERRFLG_CLA1RDERR  0x4U         // CLA1 Correctable Read Error</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment">// The following are defines for the bit fields in the CERRSET register</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a12c13fb91ec2c78dda86118015a10114">  942</a></span>&#160;<span class="preprocessor">#define MEMCFG_CERRSET_CPURDERR   0x1U         // CPU Correctable Read Error</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Set</span></div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a49273edaa6233de16d70c2953755e529">  944</a></span>&#160;<span class="preprocessor">#define MEMCFG_CERRSET_DMARDERR   0x2U         // DMA Correctable Read Error</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Set</span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a45f1d49794339f14234ae5a3cfc51f7f">  946</a></span>&#160;<span class="preprocessor">#define MEMCFG_CERRSET_CLA1RDERR  0x4U         // CLA1 Correctable Read Error</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Set</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">// The following are defines for the bit fields in the CERRCLR register</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#adaccff6dae5a2452d03fc1c5cbc005fe">  954</a></span>&#160;<span class="preprocessor">#define MEMCFG_CERRCLR_CPURDERR   0x1U         // CPU Correctable Read Error</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Clear</span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a2e0980bdc3f6f721678d2eb8910c3f50">  956</a></span>&#160;<span class="preprocessor">#define MEMCFG_CERRCLR_DMARDERR   0x2U         // DMA Correctable Read Error</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Clear</span></div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a8fb92624a6446f578d8a02084571f2ea">  958</a></span>&#160;<span class="preprocessor">#define MEMCFG_CERRCLR_CLA1RDERR  0x4U         // CLA1 Correctable Read Error</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Flag Clear</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">// The following are defines for the bit fields in the CEINTFLG register</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a794b8bfb2893e4b689da380b1dbf16c1">  966</a></span>&#160;<span class="preprocessor">#define MEMCFG_CEINTFLG_CEINTFLAG  0x1U         // Total corrected error count</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// exceeded threshold flag.</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">// The following are defines for the bit fields in the CEINTCLR register</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a3969dc88c9baf4e171b8b4f596aeee23">  974</a></span>&#160;<span class="preprocessor">#define MEMCFG_CEINTCLR_CEINTCLR  0x1U         // CPU Corrected Error Threshold</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Exceeded Error Clear.</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">// The following are defines for the bit fields in the CEINTSET register</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00982"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a7a89fb79af37ec5696635299bcaf803a">  982</a></span>&#160;<span class="preprocessor">#define MEMCFG_CEINTSET_CEINTSET  0x1U         // Total corrected error count</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// exceeded flag set.</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">// The following are defines for the bit fields in the CEINTEN register</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a1d0c8f561b954f24804220d97130bec9">  990</a></span>&#160;<span class="preprocessor">#define MEMCFG_CEINTEN_CEINTEN    0x1U         // CPU/DMA Correctable Error</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Interrupt Enable.</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment">// The following are defines for the bit fields in the ROMWAITSTATE register</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l00998"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a72d216922fe9702c5069a1a6f6578c66">  998</a></span>&#160;<span class="preprocessor">#define MEMCFG_ROMWAITSTATE_WSDISABLE  0x1U         // ROM Wait State Enable/Disable</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Control</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">// The following are defines for the bit fields in the ROMPREFETCH register</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">//*****************************************************************************</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="code" href="hw__memcfg_8h.html#a125fb280e4eadd2f59e46de15a58a278"> 1006</a></span>&#160;<span class="preprocessor">#define MEMCFG_ROMPREFETCH_PFENABLE  0x1U         // ROM Prefetch Enable/Disable</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor"></span>                                               <span class="comment">// Control</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1" /><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
