read -sv run_verilog_mid/adder_32b_17_63_8d571fc1627f7275d52a6355a36717d9.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_63_8d571fc1627f7275d52a6355a36717d9_yosys.v
