
LL_UART_ECHO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025f8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08002704  08002704  00012704  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002770  08002770  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08002770  08002770  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002770  08002770  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002770  08002770  00012770  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002774  08002774  00012774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08002778  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000064  20000070  080027e8  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000d4  080027e8  000200d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000724a  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001db5  00000000  00000000  000272e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000700  00000000  00000000  00029098  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000608  00000000  00000000  00029798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001880c  00000000  00000000  00029da0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000084a2  00000000  00000000  000425ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086233  00000000  00000000  0004aa4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d0c81  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001da4  00000000  00000000  000d0cd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	080026ec 	.word	0x080026ec

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	080026ec 	.word	0x080026ec

0800014c <LL_USART_ClearFlag_ORE>:
  * @rmtoll SR           ORE           LL_USART_ClearFlag_ORE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
 800014c:	b480      	push	{r7}
 800014e:	b085      	sub	sp, #20
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  tmpreg = USARTx->SR;
 8000154:	687b      	ldr	r3, [r7, #4]
 8000156:	681b      	ldr	r3, [r3, #0]
 8000158:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 800015a:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 800015c:	687b      	ldr	r3, [r7, #4]
 800015e:	685b      	ldr	r3, [r3, #4]
 8000160:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8000162:	68fb      	ldr	r3, [r7, #12]
}
 8000164:	bf00      	nop
 8000166:	3714      	adds	r7, #20
 8000168:	46bd      	mov	sp, r7
 800016a:	bc80      	pop	{r7}
 800016c:	4770      	bx	lr

0800016e <LL_USART_EnableIT_RXNE>:
  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
{
 800016e:	b480      	push	{r7}
 8000170:	b083      	sub	sp, #12
 8000172:	af00      	add	r7, sp, #0
 8000174:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
 8000176:	687b      	ldr	r3, [r7, #4]
 8000178:	68db      	ldr	r3, [r3, #12]
 800017a:	f043 0220 	orr.w	r2, r3, #32
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	60da      	str	r2, [r3, #12]
}
 8000182:	bf00      	nop
 8000184:	370c      	adds	r7, #12
 8000186:	46bd      	mov	sp, r7
 8000188:	bc80      	pop	{r7}
 800018a:	4770      	bx	lr

0800018c <LL_USART_EnableIT_TC>:
  * @rmtoll CR1          TCIE          LL_USART_EnableIT_TC
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TC(USART_TypeDef *USARTx)
{
 800018c:	b480      	push	{r7}
 800018e:	b083      	sub	sp, #12
 8000190:	af00      	add	r7, sp, #0
 8000192:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	68db      	ldr	r3, [r3, #12]
 8000198:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800019c:	687b      	ldr	r3, [r7, #4]
 800019e:	60da      	str	r2, [r3, #12]
}
 80001a0:	bf00      	nop
 80001a2:	370c      	adds	r7, #12
 80001a4:	46bd      	mov	sp, r7
 80001a6:	bc80      	pop	{r7}
 80001a8:	4770      	bx	lr

080001aa <LL_USART_EnableIT_TXE>:
  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
{
 80001aa:	b480      	push	{r7}
 80001ac:	b083      	sub	sp, #12
 80001ae:	af00      	add	r7, sp, #0
 80001b0:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
 80001b2:	687b      	ldr	r3, [r7, #4]
 80001b4:	68db      	ldr	r3, [r3, #12]
 80001b6:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	60da      	str	r2, [r3, #12]
}
 80001be:	bf00      	nop
 80001c0:	370c      	adds	r7, #12
 80001c2:	46bd      	mov	sp, r7
 80001c4:	bc80      	pop	{r7}
 80001c6:	4770      	bx	lr

080001c8 <LL_USART_EnableIT_ERROR>:
  * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_EIE);
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	695b      	ldr	r3, [r3, #20]
 80001d4:	f043 0201 	orr.w	r2, r3, #1
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	615a      	str	r2, [r3, #20]
}
 80001dc:	bf00      	nop
 80001de:	370c      	adds	r7, #12
 80001e0:	46bd      	mov	sp, r7
 80001e2:	bc80      	pop	{r7}
 80001e4:	4770      	bx	lr

080001e6 <LL_USART_ReceiveData8>:
  * @rmtoll DR           DR            LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)
{
 80001e6:	b480      	push	{r7}
 80001e8:	b083      	sub	sp, #12
 80001ea:	af00      	add	r7, sp, #0
 80001ec:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
 80001ee:	687b      	ldr	r3, [r7, #4]
 80001f0:	685b      	ldr	r3, [r3, #4]
 80001f2:	b2db      	uxtb	r3, r3
}
 80001f4:	4618      	mov	r0, r3
 80001f6:	370c      	adds	r7, #12
 80001f8:	46bd      	mov	sp, r7
 80001fa:	bc80      	pop	{r7}
 80001fc:	4770      	bx	lr

080001fe <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80001fe:	b480      	push	{r7}
 8000200:	b083      	sub	sp, #12
 8000202:	af00      	add	r7, sp, #0
 8000204:	6078      	str	r0, [r7, #4]
 8000206:	460b      	mov	r3, r1
 8000208:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 800020a:	78fa      	ldrb	r2, [r7, #3]
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	605a      	str	r2, [r3, #4]
}
 8000210:	bf00      	nop
 8000212:	370c      	adds	r7, #12
 8000214:	46bd      	mov	sp, r7
 8000216:	bc80      	pop	{r7}
 8000218:	4770      	bx	lr

0800021a <InitEcho>:
void USART_TXEmpty_Callback(UART_Handle_Td *USARTx);
void USART_CharTransmitComplete_Callback(UART_Handle_Td *USARTx);


void InitEcho(UART_Handle_Td *USARTx)
{
 800021a:	b580      	push	{r7, lr}
 800021c:	b082      	sub	sp, #8
 800021e:	af00      	add	r7, sp, #0
 8000220:	6078      	str	r0, [r7, #4]
  LL_USART_ClearFlag_ORE(USARTx->Instance);
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	681b      	ldr	r3, [r3, #0]
 8000226:	4618      	mov	r0, r3
 8000228:	f7ff ff90 	bl	800014c <LL_USART_ClearFlag_ORE>
  LL_USART_EnableIT_RXNE(USARTx->Instance);
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	4618      	mov	r0, r3
 8000232:	f7ff ff9c 	bl	800016e <LL_USART_EnableIT_RXNE>
  LL_USART_EnableIT_ERROR(USARTx->Instance);
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	4618      	mov	r0, r3
 800023c:	f7ff ffc4 	bl	80001c8 <LL_USART_EnableIT_ERROR>
}
 8000240:	bf00      	nop
 8000242:	3708      	adds	r7, #8
 8000244:	46bd      	mov	sp, r7
 8000246:	bd80      	pop	{r7, pc}

08000248 <HandleEcho>:

int HandleEcho(UART_Handle_Td *USARTx, uint32_t SendTime)
{
 8000248:	b590      	push	{r4, r7, lr}
 800024a:	b085      	sub	sp, #20
 800024c:	af00      	add	r7, sp, #0
 800024e:	6078      	str	r0, [r7, #4]
 8000250:	6039      	str	r1, [r7, #0]
	if(USARTx->RxXferCount!=0)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	8adb      	ldrh	r3, [r3, #22]
 8000256:	b29b      	uxth	r3, r3
 8000258:	2b00      	cmp	r3, #0
 800025a:	d003      	beq.n	8000264 <HandleEcho+0x1c>
	{
		USARTx->RecSomething=true;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	2201      	movs	r2, #1
 8000260:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	}
	if(USARTx->RxXferCount!=USARTx->RxXPrevferCount)
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	8adb      	ldrh	r3, [r3, #22]
 8000268:	b29a      	uxth	r2, r3
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	8b1b      	ldrh	r3, [r3, #24]
 800026e:	b29b      	uxth	r3, r3
 8000270:	429a      	cmp	r2, r3
 8000272:	d009      	beq.n	8000288 <HandleEcho+0x40>
	{
		USARTx->RxXPrevferCount= USARTx->RxXferCount ;
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	8adb      	ldrh	r3, [r3, #22]
 8000278:	b29a      	uxth	r2, r3
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	831a      	strh	r2, [r3, #24]
		USARTx->zT=HAL_GetTick();
 800027e:	f000 fbe9 	bl	8000a54 <HAL_GetTick>
 8000282:	4602      	mov	r2, r0
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	61da      	str	r2, [r3, #28]
	}
	if( (USARTx->zT + USARTx->RecTimeout  < HAL_GetTick() )  && USARTx->RecSomething )
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	69da      	ldr	r2, [r3, #28]
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	6a1b      	ldr	r3, [r3, #32]
 8000290:	18d4      	adds	r4, r2, r3
 8000292:	f000 fbdf 	bl	8000a54 <HAL_GetTick>
 8000296:	4603      	mov	r3, r0
 8000298:	429c      	cmp	r4, r3
 800029a:	d245      	bcs.n	8000328 <HandleEcho+0xe0>
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d040      	beq.n	8000328 <HandleEcho+0xe0>
	{
		USARTx->RecSomething=false;
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	2200      	movs	r2, #0
 80002aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		USARTx->zT=HAL_GetTick();
 80002ae:	f000 fbd1 	bl	8000a54 <HAL_GetTick>
 80002b2:	4602      	mov	r2, r0
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	61da      	str	r2, [r3, #28]
			 for(int i=0; i<USARTx->TxXferSize; i++)
 80002b8:	2300      	movs	r3, #0
 80002ba:	60fb      	str	r3, [r7, #12]
 80002bc:	e008      	b.n	80002d0 <HandleEcho+0x88>
			 {
				 USARTx->pTxBuffPtr[i]=0;
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	685a      	ldr	r2, [r3, #4]
 80002c2:	68fb      	ldr	r3, [r7, #12]
 80002c4:	4413      	add	r3, r2
 80002c6:	2200      	movs	r2, #0
 80002c8:	701a      	strb	r2, [r3, #0]
			 for(int i=0; i<USARTx->TxXferSize; i++)
 80002ca:	68fb      	ldr	r3, [r7, #12]
 80002cc:	3301      	adds	r3, #1
 80002ce:	60fb      	str	r3, [r7, #12]
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	891b      	ldrh	r3, [r3, #8]
 80002d4:	461a      	mov	r2, r3
 80002d6:	68fb      	ldr	r3, [r7, #12]
 80002d8:	4293      	cmp	r3, r2
 80002da:	dbf0      	blt.n	80002be <HandleEcho+0x76>
			 }
			 USARTx->RxXferCount=0;
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	2200      	movs	r2, #0
 80002e0:	82da      	strh	r2, [r3, #22]
			 USARTx->TxXferCount=sprintf(  (char*)  USARTx->pTxBuffPtr ,"Otrzymano:%s \r", USARTx->pRxBuffPtr);
 80002e2:	687b      	ldr	r3, [r7, #4]
 80002e4:	6858      	ldr	r0, [r3, #4]
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	691b      	ldr	r3, [r3, #16]
 80002ea:	461a      	mov	r2, r3
 80002ec:	4911      	ldr	r1, [pc, #68]	; (8000334 <HandleEcho+0xec>)
 80002ee:	f001 fdc3 	bl	8001e78 <siprintf>
 80002f2:	4603      	mov	r3, r0
 80002f4:	b29a      	uxth	r2, r3
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	815a      	strh	r2, [r3, #10]
			 for(int i=0; i< (USARTx->RxXferSize) ; i++)
 80002fa:	2300      	movs	r3, #0
 80002fc:	60bb      	str	r3, [r7, #8]
 80002fe:	e008      	b.n	8000312 <HandleEcho+0xca>
			 {
				 USARTx->pRxBuffPtr[i]=0;
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	691a      	ldr	r2, [r3, #16]
 8000304:	68bb      	ldr	r3, [r7, #8]
 8000306:	4413      	add	r3, r2
 8000308:	2200      	movs	r2, #0
 800030a:	701a      	strb	r2, [r3, #0]
			 for(int i=0; i< (USARTx->RxXferSize) ; i++)
 800030c:	68bb      	ldr	r3, [r7, #8]
 800030e:	3301      	adds	r3, #1
 8000310:	60bb      	str	r3, [r7, #8]
 8000312:	687b      	ldr	r3, [r7, #4]
 8000314:	8a9b      	ldrh	r3, [r3, #20]
 8000316:	461a      	mov	r2, r3
 8000318:	68bb      	ldr	r3, [r7, #8]
 800031a:	4293      	cmp	r3, r2
 800031c:	dbf0      	blt.n	8000300 <HandleEcho+0xb8>
			 }
			 Print_Data(USARTx);
 800031e:	6878      	ldr	r0, [r7, #4]
 8000320:	f000 f822 	bl	8000368 <Print_Data>
			 return 1;
 8000324:	2301      	movs	r3, #1
 8000326:	e000      	b.n	800032a <HandleEcho+0xe2>
	}
	return 0;
 8000328:	2300      	movs	r3, #0
}
 800032a:	4618      	mov	r0, r3
 800032c:	3714      	adds	r7, #20
 800032e:	46bd      	mov	sp, r7
 8000330:	bd90      	pop	{r4, r7, pc}
 8000332:	bf00      	nop
 8000334:	08002704 	.word	0x08002704

08000338 <USART_CharReception_Callback>:
void USART_CharReception_Callback(UART_Handle_Td *USARTx)
{
 8000338:	b590      	push	{r4, r7, lr}
 800033a:	b083      	sub	sp, #12
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
	USARTx->pRxBuffPtr[USARTx->RxXferCount++] = LL_USART_ReceiveData8(USARTx->Instance);
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	6818      	ldr	r0, [r3, #0]
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	691a      	ldr	r2, [r3, #16]
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	8adb      	ldrh	r3, [r3, #22]
 800034c:	b29b      	uxth	r3, r3
 800034e:	1c59      	adds	r1, r3, #1
 8000350:	b28c      	uxth	r4, r1
 8000352:	6879      	ldr	r1, [r7, #4]
 8000354:	82cc      	strh	r4, [r1, #22]
 8000356:	18d4      	adds	r4, r2, r3
 8000358:	f7ff ff45 	bl	80001e6 <LL_USART_ReceiveData8>
 800035c:	4603      	mov	r3, r0
 800035e:	7023      	strb	r3, [r4, #0]
}
 8000360:	bf00      	nop
 8000362:	370c      	adds	r7, #12
 8000364:	46bd      	mov	sp, r7
 8000366:	bd90      	pop	{r4, r7, pc}

08000368 <Print_Data>:
void Print_Data(UART_Handle_Td *USARTx)
{
 8000368:	b590      	push	{r4, r7, lr}
 800036a:	b083      	sub	sp, #12
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
    LL_USART_TransmitData8(USARTx->Instance, USARTx->pTxBuffPtr[ USARTx->TxXSendCount++ ]);
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	6818      	ldr	r0, [r3, #0]
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	685a      	ldr	r2, [r3, #4]
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	899b      	ldrh	r3, [r3, #12]
 800037c:	b29b      	uxth	r3, r3
 800037e:	1c59      	adds	r1, r3, #1
 8000380:	b28c      	uxth	r4, r1
 8000382:	6879      	ldr	r1, [r7, #4]
 8000384:	818c      	strh	r4, [r1, #12]
 8000386:	4413      	add	r3, r2
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	4619      	mov	r1, r3
 800038c:	f7ff ff37 	bl	80001fe <LL_USART_TransmitData8>

        LL_USART_EnableIT_TXE(USARTx->Instance);
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4618      	mov	r0, r3
 8000396:	f7ff ff08 	bl	80001aa <LL_USART_EnableIT_TXE>
    	LL_USART_EnableIT_TC(USARTx->Instance);
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	681b      	ldr	r3, [r3, #0]
 800039e:	4618      	mov	r0, r3
 80003a0:	f7ff fef4 	bl	800018c <LL_USART_EnableIT_TC>
}
 80003a4:	bf00      	nop
 80003a6:	370c      	adds	r7, #12
 80003a8:	46bd      	mov	sp, r7
 80003aa:	bd90      	pop	{r4, r7, pc}

080003ac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b088      	sub	sp, #32
 80003b0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003b2:	f107 0310 	add.w	r3, r7, #16
 80003b6:	2200      	movs	r2, #0
 80003b8:	601a      	str	r2, [r3, #0]
 80003ba:	605a      	str	r2, [r3, #4]
 80003bc:	609a      	str	r2, [r3, #8]
 80003be:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003c0:	4b2d      	ldr	r3, [pc, #180]	; (8000478 <MX_GPIO_Init+0xcc>)
 80003c2:	699b      	ldr	r3, [r3, #24]
 80003c4:	4a2c      	ldr	r2, [pc, #176]	; (8000478 <MX_GPIO_Init+0xcc>)
 80003c6:	f043 0310 	orr.w	r3, r3, #16
 80003ca:	6193      	str	r3, [r2, #24]
 80003cc:	4b2a      	ldr	r3, [pc, #168]	; (8000478 <MX_GPIO_Init+0xcc>)
 80003ce:	699b      	ldr	r3, [r3, #24]
 80003d0:	f003 0310 	and.w	r3, r3, #16
 80003d4:	60fb      	str	r3, [r7, #12]
 80003d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80003d8:	4b27      	ldr	r3, [pc, #156]	; (8000478 <MX_GPIO_Init+0xcc>)
 80003da:	699b      	ldr	r3, [r3, #24]
 80003dc:	4a26      	ldr	r2, [pc, #152]	; (8000478 <MX_GPIO_Init+0xcc>)
 80003de:	f043 0320 	orr.w	r3, r3, #32
 80003e2:	6193      	str	r3, [r2, #24]
 80003e4:	4b24      	ldr	r3, [pc, #144]	; (8000478 <MX_GPIO_Init+0xcc>)
 80003e6:	699b      	ldr	r3, [r3, #24]
 80003e8:	f003 0320 	and.w	r3, r3, #32
 80003ec:	60bb      	str	r3, [r7, #8]
 80003ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f0:	4b21      	ldr	r3, [pc, #132]	; (8000478 <MX_GPIO_Init+0xcc>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	4a20      	ldr	r2, [pc, #128]	; (8000478 <MX_GPIO_Init+0xcc>)
 80003f6:	f043 0304 	orr.w	r3, r3, #4
 80003fa:	6193      	str	r3, [r2, #24]
 80003fc:	4b1e      	ldr	r3, [pc, #120]	; (8000478 <MX_GPIO_Init+0xcc>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	f003 0304 	and.w	r3, r3, #4
 8000404:	607b      	str	r3, [r7, #4]
 8000406:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000408:	4b1b      	ldr	r3, [pc, #108]	; (8000478 <MX_GPIO_Init+0xcc>)
 800040a:	699b      	ldr	r3, [r3, #24]
 800040c:	4a1a      	ldr	r2, [pc, #104]	; (8000478 <MX_GPIO_Init+0xcc>)
 800040e:	f043 0308 	orr.w	r3, r3, #8
 8000412:	6193      	str	r3, [r2, #24]
 8000414:	4b18      	ldr	r3, [pc, #96]	; (8000478 <MX_GPIO_Init+0xcc>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	f003 0308 	and.w	r3, r3, #8
 800041c:	603b      	str	r3, [r7, #0]
 800041e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000420:	2200      	movs	r2, #0
 8000422:	2120      	movs	r1, #32
 8000424:	4815      	ldr	r0, [pc, #84]	; (800047c <MX_GPIO_Init+0xd0>)
 8000426:	f000 fdb1 	bl	8000f8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800042a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800042e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000430:	4b13      	ldr	r3, [pc, #76]	; (8000480 <MX_GPIO_Init+0xd4>)
 8000432:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000434:	2300      	movs	r3, #0
 8000436:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000438:	f107 0310 	add.w	r3, r7, #16
 800043c:	4619      	mov	r1, r3
 800043e:	4811      	ldr	r0, [pc, #68]	; (8000484 <MX_GPIO_Init+0xd8>)
 8000440:	f000 fc20 	bl	8000c84 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000444:	2320      	movs	r3, #32
 8000446:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000448:	2301      	movs	r3, #1
 800044a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800044c:	2300      	movs	r3, #0
 800044e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000450:	2302      	movs	r3, #2
 8000452:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000454:	f107 0310 	add.w	r3, r7, #16
 8000458:	4619      	mov	r1, r3
 800045a:	4808      	ldr	r0, [pc, #32]	; (800047c <MX_GPIO_Init+0xd0>)
 800045c:	f000 fc12 	bl	8000c84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000460:	2200      	movs	r2, #0
 8000462:	2100      	movs	r1, #0
 8000464:	2028      	movs	r0, #40	; 0x28
 8000466:	f000 fbd6 	bl	8000c16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800046a:	2028      	movs	r0, #40	; 0x28
 800046c:	f000 fbef 	bl	8000c4e <HAL_NVIC_EnableIRQ>

}
 8000470:	bf00      	nop
 8000472:	3720      	adds	r7, #32
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}
 8000478:	40021000 	.word	0x40021000
 800047c:	40010800 	.word	0x40010800
 8000480:	10110000 	.word	0x10110000
 8000484:	40011000 	.word	0x40011000

08000488 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b09a      	sub	sp, #104	; 0x68
 800048c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800048e:	f000 fa89 	bl	80009a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000492:	f000 f833 	bl	80004fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000496:	f7ff ff89 	bl	80003ac <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800049a:	f000 f9f7 	bl	800088c <MX_USART2_UART_Init>
//uint8_t S_buf[20];

uint8_t Rx_USART2[RX_BUFFER_SIZE];
uint8_t Tx_USART2[TX_BUFFER_SIZE];

  Thuart2.Instance=USART2;
 800049e:	4b15      	ldr	r3, [pc, #84]	; (80004f4 <main+0x6c>)
 80004a0:	4a15      	ldr	r2, [pc, #84]	; (80004f8 <main+0x70>)
 80004a2:	601a      	str	r2, [r3, #0]
  Thuart2.pTxBuffPtr=Tx_USART2;
 80004a4:	4a13      	ldr	r2, [pc, #76]	; (80004f4 <main+0x6c>)
 80004a6:	1d3b      	adds	r3, r7, #4
 80004a8:	6053      	str	r3, [r2, #4]
  Thuart2.TxXferSize=sizeof(Tx_USART2);
 80004aa:	4b12      	ldr	r3, [pc, #72]	; (80004f4 <main+0x6c>)
 80004ac:	223c      	movs	r2, #60	; 0x3c
 80004ae:	811a      	strh	r2, [r3, #8]
  Thuart2.TxXferCount=0;
 80004b0:	4b10      	ldr	r3, [pc, #64]	; (80004f4 <main+0x6c>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	815a      	strh	r2, [r3, #10]
  Thuart2.TxXSendCount=0;
 80004b6:	4b0f      	ldr	r3, [pc, #60]	; (80004f4 <main+0x6c>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	819a      	strh	r2, [r3, #12]
  Thuart2.pRxBuffPtr=Rx_USART2;
 80004bc:	4a0d      	ldr	r2, [pc, #52]	; (80004f4 <main+0x6c>)
 80004be:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80004c2:	6113      	str	r3, [r2, #16]
  Thuart2.RxXferSize=sizeof(Rx_USART2);
 80004c4:	4b0b      	ldr	r3, [pc, #44]	; (80004f4 <main+0x6c>)
 80004c6:	2228      	movs	r2, #40	; 0x28
 80004c8:	829a      	strh	r2, [r3, #20]
  Thuart2.RxXPrevferCount=0;
 80004ca:	4b0a      	ldr	r3, [pc, #40]	; (80004f4 <main+0x6c>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	831a      	strh	r2, [r3, #24]
  Thuart2.RecTimeout=ReceiveTimeout;
 80004d0:	4b08      	ldr	r3, [pc, #32]	; (80004f4 <main+0x6c>)
 80004d2:	2202      	movs	r2, #2
 80004d4:	621a      	str	r2, [r3, #32]
  Thuart2.zT=0;
 80004d6:	4b07      	ldr	r3, [pc, #28]	; (80004f4 <main+0x6c>)
 80004d8:	2200      	movs	r2, #0
 80004da:	61da      	str	r2, [r3, #28]
  Thuart2.RecSomething=false;
 80004dc:	4b05      	ldr	r3, [pc, #20]	; (80004f4 <main+0x6c>)
 80004de:	2200      	movs	r2, #0
 80004e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  InitEcho(&Thuart2);
 80004e4:	4803      	ldr	r0, [pc, #12]	; (80004f4 <main+0x6c>)
 80004e6:	f7ff fe98 	bl	800021a <InitEcho>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HandleEcho( &Thuart2 ,200  );
 80004ea:	21c8      	movs	r1, #200	; 0xc8
 80004ec:	4801      	ldr	r0, [pc, #4]	; (80004f4 <main+0x6c>)
 80004ee:	f7ff feab 	bl	8000248 <HandleEcho>
 80004f2:	e7fa      	b.n	80004ea <main+0x62>
 80004f4:	20000098 	.word	0x20000098
 80004f8:	40004400 	.word	0x40004400

080004fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b090      	sub	sp, #64	; 0x40
 8000500:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000502:	f107 0318 	add.w	r3, r7, #24
 8000506:	2228      	movs	r2, #40	; 0x28
 8000508:	2100      	movs	r1, #0
 800050a:	4618      	mov	r0, r3
 800050c:	f001 fcac 	bl	8001e68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000510:	1d3b      	adds	r3, r7, #4
 8000512:	2200      	movs	r2, #0
 8000514:	601a      	str	r2, [r3, #0]
 8000516:	605a      	str	r2, [r3, #4]
 8000518:	609a      	str	r2, [r3, #8]
 800051a:	60da      	str	r2, [r3, #12]
 800051c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800051e:	2302      	movs	r3, #2
 8000520:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000522:	2301      	movs	r3, #1
 8000524:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000526:	2310      	movs	r3, #16
 8000528:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800052a:	2302      	movs	r3, #2
 800052c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800052e:	2300      	movs	r3, #0
 8000530:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000532:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8000536:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000538:	f107 0318 	add.w	r3, r7, #24
 800053c:	4618      	mov	r0, r3
 800053e:	f000 fd5f 	bl	8001000 <HAL_RCC_OscConfig>
 8000542:	4603      	mov	r3, r0
 8000544:	2b00      	cmp	r3, #0
 8000546:	d001      	beq.n	800054c <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000548:	f000 f819 	bl	800057e <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800054c:	230f      	movs	r3, #15
 800054e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000550:	2302      	movs	r3, #2
 8000552:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000554:	2300      	movs	r3, #0
 8000556:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000558:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800055c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800055e:	2300      	movs	r3, #0
 8000560:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000562:	1d3b      	adds	r3, r7, #4
 8000564:	2102      	movs	r1, #2
 8000566:	4618      	mov	r0, r3
 8000568:	f000 ffca 	bl	8001500 <HAL_RCC_ClockConfig>
 800056c:	4603      	mov	r3, r0
 800056e:	2b00      	cmp	r3, #0
 8000570:	d001      	beq.n	8000576 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000572:	f000 f804 	bl	800057e <Error_Handler>
  }
}
 8000576:	bf00      	nop
 8000578:	3740      	adds	r7, #64	; 0x40
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}

0800057e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800057e:	b480      	push	{r7}
 8000580:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000582:	b672      	cpsid	i
}
 8000584:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000586:	e7fe      	b.n	8000586 <Error_Handler+0x8>

08000588 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000588:	b480      	push	{r7}
 800058a:	b085      	sub	sp, #20
 800058c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800058e:	4b15      	ldr	r3, [pc, #84]	; (80005e4 <HAL_MspInit+0x5c>)
 8000590:	699b      	ldr	r3, [r3, #24]
 8000592:	4a14      	ldr	r2, [pc, #80]	; (80005e4 <HAL_MspInit+0x5c>)
 8000594:	f043 0301 	orr.w	r3, r3, #1
 8000598:	6193      	str	r3, [r2, #24]
 800059a:	4b12      	ldr	r3, [pc, #72]	; (80005e4 <HAL_MspInit+0x5c>)
 800059c:	699b      	ldr	r3, [r3, #24]
 800059e:	f003 0301 	and.w	r3, r3, #1
 80005a2:	60bb      	str	r3, [r7, #8]
 80005a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005a6:	4b0f      	ldr	r3, [pc, #60]	; (80005e4 <HAL_MspInit+0x5c>)
 80005a8:	69db      	ldr	r3, [r3, #28]
 80005aa:	4a0e      	ldr	r2, [pc, #56]	; (80005e4 <HAL_MspInit+0x5c>)
 80005ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005b0:	61d3      	str	r3, [r2, #28]
 80005b2:	4b0c      	ldr	r3, [pc, #48]	; (80005e4 <HAL_MspInit+0x5c>)
 80005b4:	69db      	ldr	r3, [r3, #28]
 80005b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005ba:	607b      	str	r3, [r7, #4]
 80005bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80005be:	4b0a      	ldr	r3, [pc, #40]	; (80005e8 <HAL_MspInit+0x60>)
 80005c0:	685b      	ldr	r3, [r3, #4]
 80005c2:	60fb      	str	r3, [r7, #12]
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80005ca:	60fb      	str	r3, [r7, #12]
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80005d2:	60fb      	str	r3, [r7, #12]
 80005d4:	4a04      	ldr	r2, [pc, #16]	; (80005e8 <HAL_MspInit+0x60>)
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005da:	bf00      	nop
 80005dc:	3714      	adds	r7, #20
 80005de:	46bd      	mov	sp, r7
 80005e0:	bc80      	pop	{r7}
 80005e2:	4770      	bx	lr
 80005e4:	40021000 	.word	0x40021000
 80005e8:	40010000 	.word	0x40010000

080005ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005f0:	e7fe      	b.n	80005f0 <NMI_Handler+0x4>

080005f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005f2:	b480      	push	{r7}
 80005f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005f6:	e7fe      	b.n	80005f6 <HardFault_Handler+0x4>

080005f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005fc:	e7fe      	b.n	80005fc <MemManage_Handler+0x4>

080005fe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005fe:	b480      	push	{r7}
 8000600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000602:	e7fe      	b.n	8000602 <BusFault_Handler+0x4>

08000604 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000608:	e7fe      	b.n	8000608 <UsageFault_Handler+0x4>

0800060a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800060a:	b480      	push	{r7}
 800060c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800060e:	bf00      	nop
 8000610:	46bd      	mov	sp, r7
 8000612:	bc80      	pop	{r7}
 8000614:	4770      	bx	lr

08000616 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000616:	b480      	push	{r7}
 8000618:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800061a:	bf00      	nop
 800061c:	46bd      	mov	sp, r7
 800061e:	bc80      	pop	{r7}
 8000620:	4770      	bx	lr

08000622 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000622:	b480      	push	{r7}
 8000624:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000626:	bf00      	nop
 8000628:	46bd      	mov	sp, r7
 800062a:	bc80      	pop	{r7}
 800062c:	4770      	bx	lr

0800062e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800062e:	b580      	push	{r7, lr}
 8000630:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000632:	f000 f9fd 	bl	8000a30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
	...

0800063c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	USART_CharReception_Callback(&Thuart2);
 8000640:	4802      	ldr	r0, [pc, #8]	; (800064c <USART2_IRQHandler+0x10>)
 8000642:	f7ff fe79 	bl	8000338 <USART_CharReception_Callback>
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000646:	bf00      	nop
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	20000098 	.word	0x20000098

08000650 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000654:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000658:	f000 fcb0 	bl	8000fbc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800065c:	bf00      	nop
 800065e:	bd80      	pop	{r7, pc}

08000660 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b086      	sub	sp, #24
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000668:	4a14      	ldr	r2, [pc, #80]	; (80006bc <_sbrk+0x5c>)
 800066a:	4b15      	ldr	r3, [pc, #84]	; (80006c0 <_sbrk+0x60>)
 800066c:	1ad3      	subs	r3, r2, r3
 800066e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000670:	697b      	ldr	r3, [r7, #20]
 8000672:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000674:	4b13      	ldr	r3, [pc, #76]	; (80006c4 <_sbrk+0x64>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	2b00      	cmp	r3, #0
 800067a:	d102      	bne.n	8000682 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800067c:	4b11      	ldr	r3, [pc, #68]	; (80006c4 <_sbrk+0x64>)
 800067e:	4a12      	ldr	r2, [pc, #72]	; (80006c8 <_sbrk+0x68>)
 8000680:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000682:	4b10      	ldr	r3, [pc, #64]	; (80006c4 <_sbrk+0x64>)
 8000684:	681a      	ldr	r2, [r3, #0]
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	4413      	add	r3, r2
 800068a:	693a      	ldr	r2, [r7, #16]
 800068c:	429a      	cmp	r2, r3
 800068e:	d207      	bcs.n	80006a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000690:	f001 fbc0 	bl	8001e14 <__errno>
 8000694:	4603      	mov	r3, r0
 8000696:	220c      	movs	r2, #12
 8000698:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800069a:	f04f 33ff 	mov.w	r3, #4294967295
 800069e:	e009      	b.n	80006b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80006a0:	4b08      	ldr	r3, [pc, #32]	; (80006c4 <_sbrk+0x64>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80006a6:	4b07      	ldr	r3, [pc, #28]	; (80006c4 <_sbrk+0x64>)
 80006a8:	681a      	ldr	r2, [r3, #0]
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	4413      	add	r3, r2
 80006ae:	4a05      	ldr	r2, [pc, #20]	; (80006c4 <_sbrk+0x64>)
 80006b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80006b2:	68fb      	ldr	r3, [r7, #12]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3718      	adds	r7, #24
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bd80      	pop	{r7, pc}
 80006bc:	20005000 	.word	0x20005000
 80006c0:	00000400 	.word	0x00000400
 80006c4:	2000008c 	.word	0x2000008c
 80006c8:	200000d8 	.word	0x200000d8

080006cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006d0:	bf00      	nop
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bc80      	pop	{r7}
 80006d6:	4770      	bx	lr

080006d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006dc:	4b04      	ldr	r3, [pc, #16]	; (80006f0 <__NVIC_GetPriorityGrouping+0x18>)
 80006de:	68db      	ldr	r3, [r3, #12]
 80006e0:	0a1b      	lsrs	r3, r3, #8
 80006e2:	f003 0307 	and.w	r3, r3, #7
}
 80006e6:	4618      	mov	r0, r3
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bc80      	pop	{r7}
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	e000ed00 	.word	0xe000ed00

080006f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006f4:	b480      	push	{r7}
 80006f6:	b083      	sub	sp, #12
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	4603      	mov	r3, r0
 80006fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000702:	2b00      	cmp	r3, #0
 8000704:	db0b      	blt.n	800071e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000706:	79fb      	ldrb	r3, [r7, #7]
 8000708:	f003 021f 	and.w	r2, r3, #31
 800070c:	4906      	ldr	r1, [pc, #24]	; (8000728 <__NVIC_EnableIRQ+0x34>)
 800070e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000712:	095b      	lsrs	r3, r3, #5
 8000714:	2001      	movs	r0, #1
 8000716:	fa00 f202 	lsl.w	r2, r0, r2
 800071a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800071e:	bf00      	nop
 8000720:	370c      	adds	r7, #12
 8000722:	46bd      	mov	sp, r7
 8000724:	bc80      	pop	{r7}
 8000726:	4770      	bx	lr
 8000728:	e000e100 	.word	0xe000e100

0800072c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800072c:	b480      	push	{r7}
 800072e:	b083      	sub	sp, #12
 8000730:	af00      	add	r7, sp, #0
 8000732:	4603      	mov	r3, r0
 8000734:	6039      	str	r1, [r7, #0]
 8000736:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000738:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800073c:	2b00      	cmp	r3, #0
 800073e:	db0a      	blt.n	8000756 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	b2da      	uxtb	r2, r3
 8000744:	490c      	ldr	r1, [pc, #48]	; (8000778 <__NVIC_SetPriority+0x4c>)
 8000746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800074a:	0112      	lsls	r2, r2, #4
 800074c:	b2d2      	uxtb	r2, r2
 800074e:	440b      	add	r3, r1
 8000750:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000754:	e00a      	b.n	800076c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	b2da      	uxtb	r2, r3
 800075a:	4908      	ldr	r1, [pc, #32]	; (800077c <__NVIC_SetPriority+0x50>)
 800075c:	79fb      	ldrb	r3, [r7, #7]
 800075e:	f003 030f 	and.w	r3, r3, #15
 8000762:	3b04      	subs	r3, #4
 8000764:	0112      	lsls	r2, r2, #4
 8000766:	b2d2      	uxtb	r2, r2
 8000768:	440b      	add	r3, r1
 800076a:	761a      	strb	r2, [r3, #24]
}
 800076c:	bf00      	nop
 800076e:	370c      	adds	r7, #12
 8000770:	46bd      	mov	sp, r7
 8000772:	bc80      	pop	{r7}
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	e000e100 	.word	0xe000e100
 800077c:	e000ed00 	.word	0xe000ed00

08000780 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000780:	b480      	push	{r7}
 8000782:	b089      	sub	sp, #36	; 0x24
 8000784:	af00      	add	r7, sp, #0
 8000786:	60f8      	str	r0, [r7, #12]
 8000788:	60b9      	str	r1, [r7, #8]
 800078a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800078c:	68fb      	ldr	r3, [r7, #12]
 800078e:	f003 0307 	and.w	r3, r3, #7
 8000792:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000794:	69fb      	ldr	r3, [r7, #28]
 8000796:	f1c3 0307 	rsb	r3, r3, #7
 800079a:	2b04      	cmp	r3, #4
 800079c:	bf28      	it	cs
 800079e:	2304      	movcs	r3, #4
 80007a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007a2:	69fb      	ldr	r3, [r7, #28]
 80007a4:	3304      	adds	r3, #4
 80007a6:	2b06      	cmp	r3, #6
 80007a8:	d902      	bls.n	80007b0 <NVIC_EncodePriority+0x30>
 80007aa:	69fb      	ldr	r3, [r7, #28]
 80007ac:	3b03      	subs	r3, #3
 80007ae:	e000      	b.n	80007b2 <NVIC_EncodePriority+0x32>
 80007b0:	2300      	movs	r3, #0
 80007b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007b4:	f04f 32ff 	mov.w	r2, #4294967295
 80007b8:	69bb      	ldr	r3, [r7, #24]
 80007ba:	fa02 f303 	lsl.w	r3, r2, r3
 80007be:	43da      	mvns	r2, r3
 80007c0:	68bb      	ldr	r3, [r7, #8]
 80007c2:	401a      	ands	r2, r3
 80007c4:	697b      	ldr	r3, [r7, #20]
 80007c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007c8:	f04f 31ff 	mov.w	r1, #4294967295
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	fa01 f303 	lsl.w	r3, r1, r3
 80007d2:	43d9      	mvns	r1, r3
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007d8:	4313      	orrs	r3, r2
         );
}
 80007da:	4618      	mov	r0, r3
 80007dc:	3724      	adds	r7, #36	; 0x24
 80007de:	46bd      	mov	sp, r7
 80007e0:	bc80      	pop	{r7}
 80007e2:	4770      	bx	lr

080007e4 <LL_USART_Enable>:
{
 80007e4:	b480      	push	{r7}
 80007e6:	b083      	sub	sp, #12
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	68db      	ldr	r3, [r3, #12]
 80007f0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	60da      	str	r2, [r3, #12]
}
 80007f8:	bf00      	nop
 80007fa:	370c      	adds	r7, #12
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bc80      	pop	{r7}
 8000800:	4770      	bx	lr

08000802 <LL_USART_ConfigAsyncMode>:
{
 8000802:	b480      	push	{r7}
 8000804:	b083      	sub	sp, #12
 8000806:	af00      	add	r7, sp, #0
 8000808:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	691b      	ldr	r3, [r3, #16]
 800080e:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	695b      	ldr	r3, [r3, #20]
 800081a:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	615a      	str	r2, [r3, #20]
}
 8000822:	bf00      	nop
 8000824:	370c      	adds	r7, #12
 8000826:	46bd      	mov	sp, r7
 8000828:	bc80      	pop	{r7}
 800082a:	4770      	bx	lr

0800082c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800082c:	b480      	push	{r7}
 800082e:	b085      	sub	sp, #20
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000834:	4b08      	ldr	r3, [pc, #32]	; (8000858 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000836:	69da      	ldr	r2, [r3, #28]
 8000838:	4907      	ldr	r1, [pc, #28]	; (8000858 <LL_APB1_GRP1_EnableClock+0x2c>)
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	4313      	orrs	r3, r2
 800083e:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000840:	4b05      	ldr	r3, [pc, #20]	; (8000858 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000842:	69da      	ldr	r2, [r3, #28]
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	4013      	ands	r3, r2
 8000848:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800084a:	68fb      	ldr	r3, [r7, #12]
}
 800084c:	bf00      	nop
 800084e:	3714      	adds	r7, #20
 8000850:	46bd      	mov	sp, r7
 8000852:	bc80      	pop	{r7}
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop
 8000858:	40021000 	.word	0x40021000

0800085c <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 800085c:	b480      	push	{r7}
 800085e:	b085      	sub	sp, #20
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000864:	4b08      	ldr	r3, [pc, #32]	; (8000888 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000866:	699a      	ldr	r2, [r3, #24]
 8000868:	4907      	ldr	r1, [pc, #28]	; (8000888 <LL_APB2_GRP1_EnableClock+0x2c>)
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	4313      	orrs	r3, r2
 800086e:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000870:	4b05      	ldr	r3, [pc, #20]	; (8000888 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000872:	699a      	ldr	r2, [r3, #24]
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	4013      	ands	r3, r2
 8000878:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800087a:	68fb      	ldr	r3, [r7, #12]
}
 800087c:	bf00      	nop
 800087e:	3714      	adds	r7, #20
 8000880:	46bd      	mov	sp, r7
 8000882:	bc80      	pop	{r7}
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	40021000 	.word	0x40021000

0800088c <MX_USART2_UART_Init>:
/* USER CODE END 0 */

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b08c      	sub	sp, #48	; 0x30
 8000890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000892:	f107 0314 	add.w	r3, r7, #20
 8000896:	2200      	movs	r2, #0
 8000898:	601a      	str	r2, [r3, #0]
 800089a:	605a      	str	r2, [r3, #4]
 800089c:	609a      	str	r2, [r3, #8]
 800089e:	60da      	str	r2, [r3, #12]
 80008a0:	611a      	str	r2, [r3, #16]
 80008a2:	615a      	str	r2, [r3, #20]
 80008a4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a6:	463b      	mov	r3, r7
 80008a8:	2200      	movs	r2, #0
 80008aa:	601a      	str	r2, [r3, #0]
 80008ac:	605a      	str	r2, [r3, #4]
 80008ae:	609a      	str	r2, [r3, #8]
 80008b0:	60da      	str	r2, [r3, #12]
 80008b2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80008b4:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80008b8:	f7ff ffb8 	bl	800082c <LL_APB1_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 80008bc:	2004      	movs	r0, #4
 80008be:	f7ff ffcd 	bl	800085c <LL_APB2_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 80008c2:	f240 4304 	movw	r3, #1028	; 0x404
 80008c6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80008c8:	2309      	movs	r3, #9
 80008ca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80008cc:	2302      	movs	r3, #2
 80008ce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80008d0:	2300      	movs	r3, #0
 80008d2:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d4:	463b      	mov	r3, r7
 80008d6:	4619      	mov	r1, r3
 80008d8:	481d      	ldr	r0, [pc, #116]	; (8000950 <MX_USART2_UART_Init+0xc4>)
 80008da:	f001 f831 	bl	8001940 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 80008de:	f640 0308 	movw	r3, #2056	; 0x808
 80008e2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80008e4:	2309      	movs	r3, #9
 80008e6:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008e8:	463b      	mov	r3, r7
 80008ea:	4619      	mov	r1, r3
 80008ec:	4818      	ldr	r0, [pc, #96]	; (8000950 <MX_USART2_UART_Init+0xc4>)
 80008ee:	f001 f827 	bl	8001940 <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80008f2:	f7ff fef1 	bl	80006d8 <__NVIC_GetPriorityGrouping>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2200      	movs	r2, #0
 80008fa:	2100      	movs	r1, #0
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff ff3f 	bl	8000780 <NVIC_EncodePriority>
 8000902:	4603      	mov	r3, r0
 8000904:	4619      	mov	r1, r3
 8000906:	2026      	movs	r0, #38	; 0x26
 8000908:	f7ff ff10 	bl	800072c <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 800090c:	2026      	movs	r0, #38	; 0x26
 800090e:	f7ff fef1 	bl	80006f4 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8000912:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000916:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000918:	2300      	movs	r3, #0
 800091a:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800091c:	2300      	movs	r3, #0
 800091e:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000920:	2300      	movs	r3, #0
 8000922:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000924:	230c      	movs	r3, #12
 8000926:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000928:	2300      	movs	r3, #0
 800092a:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800092c:	2300      	movs	r3, #0
 800092e:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_USART_Init(USART2, &USART_InitStruct);
 8000930:	f107 0314 	add.w	r3, r7, #20
 8000934:	4619      	mov	r1, r3
 8000936:	4807      	ldr	r0, [pc, #28]	; (8000954 <MX_USART2_UART_Init+0xc8>)
 8000938:	f001 fa0c 	bl	8001d54 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 800093c:	4805      	ldr	r0, [pc, #20]	; (8000954 <MX_USART2_UART_Init+0xc8>)
 800093e:	f7ff ff60 	bl	8000802 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8000942:	4804      	ldr	r0, [pc, #16]	; (8000954 <MX_USART2_UART_Init+0xc8>)
 8000944:	f7ff ff4e 	bl	80007e4 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000948:	bf00      	nop
 800094a:	3730      	adds	r7, #48	; 0x30
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	40010800 	.word	0x40010800
 8000954:	40004400 	.word	0x40004400

08000958 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000958:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800095a:	e003      	b.n	8000964 <LoopCopyDataInit>

0800095c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800095c:	4b0b      	ldr	r3, [pc, #44]	; (800098c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800095e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000960:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000962:	3104      	adds	r1, #4

08000964 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000964:	480a      	ldr	r0, [pc, #40]	; (8000990 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000966:	4b0b      	ldr	r3, [pc, #44]	; (8000994 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000968:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800096a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800096c:	d3f6      	bcc.n	800095c <CopyDataInit>
  ldr r2, =_sbss
 800096e:	4a0a      	ldr	r2, [pc, #40]	; (8000998 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000970:	e002      	b.n	8000978 <LoopFillZerobss>

08000972 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000972:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000974:	f842 3b04 	str.w	r3, [r2], #4

08000978 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000978:	4b08      	ldr	r3, [pc, #32]	; (800099c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800097a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800097c:	d3f9      	bcc.n	8000972 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800097e:	f7ff fea5 	bl	80006cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000982:	f001 fa4d 	bl	8001e20 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000986:	f7ff fd7f 	bl	8000488 <main>
  bx lr
 800098a:	4770      	bx	lr
  ldr r3, =_sidata
 800098c:	08002778 	.word	0x08002778
  ldr r0, =_sdata
 8000990:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000994:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8000998:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 800099c:	200000d4 	.word	0x200000d4

080009a0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009a0:	e7fe      	b.n	80009a0 <ADC1_2_IRQHandler>
	...

080009a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009a8:	4b08      	ldr	r3, [pc, #32]	; (80009cc <HAL_Init+0x28>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a07      	ldr	r2, [pc, #28]	; (80009cc <HAL_Init+0x28>)
 80009ae:	f043 0310 	orr.w	r3, r3, #16
 80009b2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009b4:	2003      	movs	r0, #3
 80009b6:	f000 f923 	bl	8000c00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80009ba:	2000      	movs	r0, #0
 80009bc:	f000 f808 	bl	80009d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80009c0:	f7ff fde2 	bl	8000588 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80009c4:	2300      	movs	r3, #0
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	40022000 	.word	0x40022000

080009d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b082      	sub	sp, #8
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80009d8:	4b12      	ldr	r3, [pc, #72]	; (8000a24 <HAL_InitTick+0x54>)
 80009da:	681a      	ldr	r2, [r3, #0]
 80009dc:	4b12      	ldr	r3, [pc, #72]	; (8000a28 <HAL_InitTick+0x58>)
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	4619      	mov	r1, r3
 80009e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80009ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80009ee:	4618      	mov	r0, r3
 80009f0:	f000 f93b 	bl	8000c6a <HAL_SYSTICK_Config>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80009fa:	2301      	movs	r3, #1
 80009fc:	e00e      	b.n	8000a1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	2b0f      	cmp	r3, #15
 8000a02:	d80a      	bhi.n	8000a1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a04:	2200      	movs	r2, #0
 8000a06:	6879      	ldr	r1, [r7, #4]
 8000a08:	f04f 30ff 	mov.w	r0, #4294967295
 8000a0c:	f000 f903 	bl	8000c16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a10:	4a06      	ldr	r2, [pc, #24]	; (8000a2c <HAL_InitTick+0x5c>)
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000a16:	2300      	movs	r3, #0
 8000a18:	e000      	b.n	8000a1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000a1a:	2301      	movs	r3, #1
}
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	3708      	adds	r7, #8
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	20000000 	.word	0x20000000
 8000a28:	20000008 	.word	0x20000008
 8000a2c:	20000004 	.word	0x20000004

08000a30 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a30:	b480      	push	{r7}
 8000a32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a34:	4b05      	ldr	r3, [pc, #20]	; (8000a4c <HAL_IncTick+0x1c>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	461a      	mov	r2, r3
 8000a3a:	4b05      	ldr	r3, [pc, #20]	; (8000a50 <HAL_IncTick+0x20>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	4413      	add	r3, r2
 8000a40:	4a03      	ldr	r2, [pc, #12]	; (8000a50 <HAL_IncTick+0x20>)
 8000a42:	6013      	str	r3, [r2, #0]
}
 8000a44:	bf00      	nop
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bc80      	pop	{r7}
 8000a4a:	4770      	bx	lr
 8000a4c:	20000008 	.word	0x20000008
 8000a50:	200000c0 	.word	0x200000c0

08000a54 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  return uwTick;
 8000a58:	4b02      	ldr	r3, [pc, #8]	; (8000a64 <HAL_GetTick+0x10>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
}
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bc80      	pop	{r7}
 8000a62:	4770      	bx	lr
 8000a64:	200000c0 	.word	0x200000c0

08000a68 <__NVIC_SetPriorityGrouping>:
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b085      	sub	sp, #20
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	f003 0307 	and.w	r3, r3, #7
 8000a76:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a78:	4b0c      	ldr	r3, [pc, #48]	; (8000aac <__NVIC_SetPriorityGrouping+0x44>)
 8000a7a:	68db      	ldr	r3, [r3, #12]
 8000a7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a7e:	68ba      	ldr	r2, [r7, #8]
 8000a80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a84:	4013      	ands	r3, r2
 8000a86:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a8c:	68bb      	ldr	r3, [r7, #8]
 8000a8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a9a:	4a04      	ldr	r2, [pc, #16]	; (8000aac <__NVIC_SetPriorityGrouping+0x44>)
 8000a9c:	68bb      	ldr	r3, [r7, #8]
 8000a9e:	60d3      	str	r3, [r2, #12]
}
 8000aa0:	bf00      	nop
 8000aa2:	3714      	adds	r7, #20
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bc80      	pop	{r7}
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	e000ed00 	.word	0xe000ed00

08000ab0 <__NVIC_GetPriorityGrouping>:
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ab4:	4b04      	ldr	r3, [pc, #16]	; (8000ac8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ab6:	68db      	ldr	r3, [r3, #12]
 8000ab8:	0a1b      	lsrs	r3, r3, #8
 8000aba:	f003 0307 	and.w	r3, r3, #7
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bc80      	pop	{r7}
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	e000ed00 	.word	0xe000ed00

08000acc <__NVIC_EnableIRQ>:
{
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	db0b      	blt.n	8000af6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ade:	79fb      	ldrb	r3, [r7, #7]
 8000ae0:	f003 021f 	and.w	r2, r3, #31
 8000ae4:	4906      	ldr	r1, [pc, #24]	; (8000b00 <__NVIC_EnableIRQ+0x34>)
 8000ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aea:	095b      	lsrs	r3, r3, #5
 8000aec:	2001      	movs	r0, #1
 8000aee:	fa00 f202 	lsl.w	r2, r0, r2
 8000af2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000af6:	bf00      	nop
 8000af8:	370c      	adds	r7, #12
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bc80      	pop	{r7}
 8000afe:	4770      	bx	lr
 8000b00:	e000e100 	.word	0xe000e100

08000b04 <__NVIC_SetPriority>:
{
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	6039      	str	r1, [r7, #0]
 8000b0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	db0a      	blt.n	8000b2e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	b2da      	uxtb	r2, r3
 8000b1c:	490c      	ldr	r1, [pc, #48]	; (8000b50 <__NVIC_SetPriority+0x4c>)
 8000b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b22:	0112      	lsls	r2, r2, #4
 8000b24:	b2d2      	uxtb	r2, r2
 8000b26:	440b      	add	r3, r1
 8000b28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000b2c:	e00a      	b.n	8000b44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	b2da      	uxtb	r2, r3
 8000b32:	4908      	ldr	r1, [pc, #32]	; (8000b54 <__NVIC_SetPriority+0x50>)
 8000b34:	79fb      	ldrb	r3, [r7, #7]
 8000b36:	f003 030f 	and.w	r3, r3, #15
 8000b3a:	3b04      	subs	r3, #4
 8000b3c:	0112      	lsls	r2, r2, #4
 8000b3e:	b2d2      	uxtb	r2, r2
 8000b40:	440b      	add	r3, r1
 8000b42:	761a      	strb	r2, [r3, #24]
}
 8000b44:	bf00      	nop
 8000b46:	370c      	adds	r7, #12
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bc80      	pop	{r7}
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	e000e100 	.word	0xe000e100
 8000b54:	e000ed00 	.word	0xe000ed00

08000b58 <NVIC_EncodePriority>:
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b089      	sub	sp, #36	; 0x24
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	60f8      	str	r0, [r7, #12]
 8000b60:	60b9      	str	r1, [r7, #8]
 8000b62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	f003 0307 	and.w	r3, r3, #7
 8000b6a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b6c:	69fb      	ldr	r3, [r7, #28]
 8000b6e:	f1c3 0307 	rsb	r3, r3, #7
 8000b72:	2b04      	cmp	r3, #4
 8000b74:	bf28      	it	cs
 8000b76:	2304      	movcs	r3, #4
 8000b78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b7a:	69fb      	ldr	r3, [r7, #28]
 8000b7c:	3304      	adds	r3, #4
 8000b7e:	2b06      	cmp	r3, #6
 8000b80:	d902      	bls.n	8000b88 <NVIC_EncodePriority+0x30>
 8000b82:	69fb      	ldr	r3, [r7, #28]
 8000b84:	3b03      	subs	r3, #3
 8000b86:	e000      	b.n	8000b8a <NVIC_EncodePriority+0x32>
 8000b88:	2300      	movs	r3, #0
 8000b8a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8000b90:	69bb      	ldr	r3, [r7, #24]
 8000b92:	fa02 f303 	lsl.w	r3, r2, r3
 8000b96:	43da      	mvns	r2, r3
 8000b98:	68bb      	ldr	r3, [r7, #8]
 8000b9a:	401a      	ands	r2, r3
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ba0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ba4:	697b      	ldr	r3, [r7, #20]
 8000ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8000baa:	43d9      	mvns	r1, r3
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bb0:	4313      	orrs	r3, r2
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	3724      	adds	r7, #36	; 0x24
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bc80      	pop	{r7}
 8000bba:	4770      	bx	lr

08000bbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b082      	sub	sp, #8
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	3b01      	subs	r3, #1
 8000bc8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000bcc:	d301      	bcc.n	8000bd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000bce:	2301      	movs	r3, #1
 8000bd0:	e00f      	b.n	8000bf2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bd2:	4a0a      	ldr	r2, [pc, #40]	; (8000bfc <SysTick_Config+0x40>)
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	3b01      	subs	r3, #1
 8000bd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bda:	210f      	movs	r1, #15
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	f7ff ff90 	bl	8000b04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000be4:	4b05      	ldr	r3, [pc, #20]	; (8000bfc <SysTick_Config+0x40>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bea:	4b04      	ldr	r3, [pc, #16]	; (8000bfc <SysTick_Config+0x40>)
 8000bec:	2207      	movs	r2, #7
 8000bee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bf0:	2300      	movs	r3, #0
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3708      	adds	r7, #8
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	e000e010 	.word	0xe000e010

08000c00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c08:	6878      	ldr	r0, [r7, #4]
 8000c0a:	f7ff ff2d 	bl	8000a68 <__NVIC_SetPriorityGrouping>
}
 8000c0e:	bf00      	nop
 8000c10:	3708      	adds	r7, #8
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}

08000c16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c16:	b580      	push	{r7, lr}
 8000c18:	b086      	sub	sp, #24
 8000c1a:	af00      	add	r7, sp, #0
 8000c1c:	4603      	mov	r3, r0
 8000c1e:	60b9      	str	r1, [r7, #8]
 8000c20:	607a      	str	r2, [r7, #4]
 8000c22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c24:	2300      	movs	r3, #0
 8000c26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c28:	f7ff ff42 	bl	8000ab0 <__NVIC_GetPriorityGrouping>
 8000c2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c2e:	687a      	ldr	r2, [r7, #4]
 8000c30:	68b9      	ldr	r1, [r7, #8]
 8000c32:	6978      	ldr	r0, [r7, #20]
 8000c34:	f7ff ff90 	bl	8000b58 <NVIC_EncodePriority>
 8000c38:	4602      	mov	r2, r0
 8000c3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c3e:	4611      	mov	r1, r2
 8000c40:	4618      	mov	r0, r3
 8000c42:	f7ff ff5f 	bl	8000b04 <__NVIC_SetPriority>
}
 8000c46:	bf00      	nop
 8000c48:	3718      	adds	r7, #24
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bd80      	pop	{r7, pc}

08000c4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c4e:	b580      	push	{r7, lr}
 8000c50:	b082      	sub	sp, #8
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	4603      	mov	r3, r0
 8000c56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f7ff ff35 	bl	8000acc <__NVIC_EnableIRQ>
}
 8000c62:	bf00      	nop
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}

08000c6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c6a:	b580      	push	{r7, lr}
 8000c6c:	b082      	sub	sp, #8
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c72:	6878      	ldr	r0, [r7, #4]
 8000c74:	f7ff ffa2 	bl	8000bbc <SysTick_Config>
 8000c78:	4603      	mov	r3, r0
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
	...

08000c84 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b08b      	sub	sp, #44	; 0x2c
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	6078      	str	r0, [r7, #4]
 8000c8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000c92:	2300      	movs	r3, #0
 8000c94:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c96:	e169      	b.n	8000f6c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000c98:	2201      	movs	r2, #1
 8000c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	69fa      	ldr	r2, [r7, #28]
 8000ca8:	4013      	ands	r3, r2
 8000caa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000cac:	69ba      	ldr	r2, [r7, #24]
 8000cae:	69fb      	ldr	r3, [r7, #28]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	f040 8158 	bne.w	8000f66 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	685b      	ldr	r3, [r3, #4]
 8000cba:	4a9a      	ldr	r2, [pc, #616]	; (8000f24 <HAL_GPIO_Init+0x2a0>)
 8000cbc:	4293      	cmp	r3, r2
 8000cbe:	d05e      	beq.n	8000d7e <HAL_GPIO_Init+0xfa>
 8000cc0:	4a98      	ldr	r2, [pc, #608]	; (8000f24 <HAL_GPIO_Init+0x2a0>)
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d875      	bhi.n	8000db2 <HAL_GPIO_Init+0x12e>
 8000cc6:	4a98      	ldr	r2, [pc, #608]	; (8000f28 <HAL_GPIO_Init+0x2a4>)
 8000cc8:	4293      	cmp	r3, r2
 8000cca:	d058      	beq.n	8000d7e <HAL_GPIO_Init+0xfa>
 8000ccc:	4a96      	ldr	r2, [pc, #600]	; (8000f28 <HAL_GPIO_Init+0x2a4>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d86f      	bhi.n	8000db2 <HAL_GPIO_Init+0x12e>
 8000cd2:	4a96      	ldr	r2, [pc, #600]	; (8000f2c <HAL_GPIO_Init+0x2a8>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d052      	beq.n	8000d7e <HAL_GPIO_Init+0xfa>
 8000cd8:	4a94      	ldr	r2, [pc, #592]	; (8000f2c <HAL_GPIO_Init+0x2a8>)
 8000cda:	4293      	cmp	r3, r2
 8000cdc:	d869      	bhi.n	8000db2 <HAL_GPIO_Init+0x12e>
 8000cde:	4a94      	ldr	r2, [pc, #592]	; (8000f30 <HAL_GPIO_Init+0x2ac>)
 8000ce0:	4293      	cmp	r3, r2
 8000ce2:	d04c      	beq.n	8000d7e <HAL_GPIO_Init+0xfa>
 8000ce4:	4a92      	ldr	r2, [pc, #584]	; (8000f30 <HAL_GPIO_Init+0x2ac>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d863      	bhi.n	8000db2 <HAL_GPIO_Init+0x12e>
 8000cea:	4a92      	ldr	r2, [pc, #584]	; (8000f34 <HAL_GPIO_Init+0x2b0>)
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d046      	beq.n	8000d7e <HAL_GPIO_Init+0xfa>
 8000cf0:	4a90      	ldr	r2, [pc, #576]	; (8000f34 <HAL_GPIO_Init+0x2b0>)
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	d85d      	bhi.n	8000db2 <HAL_GPIO_Init+0x12e>
 8000cf6:	2b12      	cmp	r3, #18
 8000cf8:	d82a      	bhi.n	8000d50 <HAL_GPIO_Init+0xcc>
 8000cfa:	2b12      	cmp	r3, #18
 8000cfc:	d859      	bhi.n	8000db2 <HAL_GPIO_Init+0x12e>
 8000cfe:	a201      	add	r2, pc, #4	; (adr r2, 8000d04 <HAL_GPIO_Init+0x80>)
 8000d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d04:	08000d7f 	.word	0x08000d7f
 8000d08:	08000d59 	.word	0x08000d59
 8000d0c:	08000d6b 	.word	0x08000d6b
 8000d10:	08000dad 	.word	0x08000dad
 8000d14:	08000db3 	.word	0x08000db3
 8000d18:	08000db3 	.word	0x08000db3
 8000d1c:	08000db3 	.word	0x08000db3
 8000d20:	08000db3 	.word	0x08000db3
 8000d24:	08000db3 	.word	0x08000db3
 8000d28:	08000db3 	.word	0x08000db3
 8000d2c:	08000db3 	.word	0x08000db3
 8000d30:	08000db3 	.word	0x08000db3
 8000d34:	08000db3 	.word	0x08000db3
 8000d38:	08000db3 	.word	0x08000db3
 8000d3c:	08000db3 	.word	0x08000db3
 8000d40:	08000db3 	.word	0x08000db3
 8000d44:	08000db3 	.word	0x08000db3
 8000d48:	08000d61 	.word	0x08000d61
 8000d4c:	08000d75 	.word	0x08000d75
 8000d50:	4a79      	ldr	r2, [pc, #484]	; (8000f38 <HAL_GPIO_Init+0x2b4>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d013      	beq.n	8000d7e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000d56:	e02c      	b.n	8000db2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000d58:	683b      	ldr	r3, [r7, #0]
 8000d5a:	68db      	ldr	r3, [r3, #12]
 8000d5c:	623b      	str	r3, [r7, #32]
          break;
 8000d5e:	e029      	b.n	8000db4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	68db      	ldr	r3, [r3, #12]
 8000d64:	3304      	adds	r3, #4
 8000d66:	623b      	str	r3, [r7, #32]
          break;
 8000d68:	e024      	b.n	8000db4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	68db      	ldr	r3, [r3, #12]
 8000d6e:	3308      	adds	r3, #8
 8000d70:	623b      	str	r3, [r7, #32]
          break;
 8000d72:	e01f      	b.n	8000db4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	68db      	ldr	r3, [r3, #12]
 8000d78:	330c      	adds	r3, #12
 8000d7a:	623b      	str	r3, [r7, #32]
          break;
 8000d7c:	e01a      	b.n	8000db4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	689b      	ldr	r3, [r3, #8]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d102      	bne.n	8000d8c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000d86:	2304      	movs	r3, #4
 8000d88:	623b      	str	r3, [r7, #32]
          break;
 8000d8a:	e013      	b.n	8000db4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	689b      	ldr	r3, [r3, #8]
 8000d90:	2b01      	cmp	r3, #1
 8000d92:	d105      	bne.n	8000da0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000d94:	2308      	movs	r3, #8
 8000d96:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	69fa      	ldr	r2, [r7, #28]
 8000d9c:	611a      	str	r2, [r3, #16]
          break;
 8000d9e:	e009      	b.n	8000db4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000da0:	2308      	movs	r3, #8
 8000da2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	69fa      	ldr	r2, [r7, #28]
 8000da8:	615a      	str	r2, [r3, #20]
          break;
 8000daa:	e003      	b.n	8000db4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000dac:	2300      	movs	r3, #0
 8000dae:	623b      	str	r3, [r7, #32]
          break;
 8000db0:	e000      	b.n	8000db4 <HAL_GPIO_Init+0x130>
          break;
 8000db2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000db4:	69bb      	ldr	r3, [r7, #24]
 8000db6:	2bff      	cmp	r3, #255	; 0xff
 8000db8:	d801      	bhi.n	8000dbe <HAL_GPIO_Init+0x13a>
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	e001      	b.n	8000dc2 <HAL_GPIO_Init+0x13e>
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	3304      	adds	r3, #4
 8000dc2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000dc4:	69bb      	ldr	r3, [r7, #24]
 8000dc6:	2bff      	cmp	r3, #255	; 0xff
 8000dc8:	d802      	bhi.n	8000dd0 <HAL_GPIO_Init+0x14c>
 8000dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	e002      	b.n	8000dd6 <HAL_GPIO_Init+0x152>
 8000dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000dd2:	3b08      	subs	r3, #8
 8000dd4:	009b      	lsls	r3, r3, #2
 8000dd6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	681a      	ldr	r2, [r3, #0]
 8000ddc:	210f      	movs	r1, #15
 8000dde:	693b      	ldr	r3, [r7, #16]
 8000de0:	fa01 f303 	lsl.w	r3, r1, r3
 8000de4:	43db      	mvns	r3, r3
 8000de6:	401a      	ands	r2, r3
 8000de8:	6a39      	ldr	r1, [r7, #32]
 8000dea:	693b      	ldr	r3, [r7, #16]
 8000dec:	fa01 f303 	lsl.w	r3, r1, r3
 8000df0:	431a      	orrs	r2, r3
 8000df2:	697b      	ldr	r3, [r7, #20]
 8000df4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	f000 80b1 	beq.w	8000f66 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000e04:	4b4d      	ldr	r3, [pc, #308]	; (8000f3c <HAL_GPIO_Init+0x2b8>)
 8000e06:	699b      	ldr	r3, [r3, #24]
 8000e08:	4a4c      	ldr	r2, [pc, #304]	; (8000f3c <HAL_GPIO_Init+0x2b8>)
 8000e0a:	f043 0301 	orr.w	r3, r3, #1
 8000e0e:	6193      	str	r3, [r2, #24]
 8000e10:	4b4a      	ldr	r3, [pc, #296]	; (8000f3c <HAL_GPIO_Init+0x2b8>)
 8000e12:	699b      	ldr	r3, [r3, #24]
 8000e14:	f003 0301 	and.w	r3, r3, #1
 8000e18:	60bb      	str	r3, [r7, #8]
 8000e1a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000e1c:	4a48      	ldr	r2, [pc, #288]	; (8000f40 <HAL_GPIO_Init+0x2bc>)
 8000e1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e20:	089b      	lsrs	r3, r3, #2
 8000e22:	3302      	adds	r3, #2
 8000e24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e28:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e2c:	f003 0303 	and.w	r3, r3, #3
 8000e30:	009b      	lsls	r3, r3, #2
 8000e32:	220f      	movs	r2, #15
 8000e34:	fa02 f303 	lsl.w	r3, r2, r3
 8000e38:	43db      	mvns	r3, r3
 8000e3a:	68fa      	ldr	r2, [r7, #12]
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	4a40      	ldr	r2, [pc, #256]	; (8000f44 <HAL_GPIO_Init+0x2c0>)
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d013      	beq.n	8000e70 <HAL_GPIO_Init+0x1ec>
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	4a3f      	ldr	r2, [pc, #252]	; (8000f48 <HAL_GPIO_Init+0x2c4>)
 8000e4c:	4293      	cmp	r3, r2
 8000e4e:	d00d      	beq.n	8000e6c <HAL_GPIO_Init+0x1e8>
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	4a3e      	ldr	r2, [pc, #248]	; (8000f4c <HAL_GPIO_Init+0x2c8>)
 8000e54:	4293      	cmp	r3, r2
 8000e56:	d007      	beq.n	8000e68 <HAL_GPIO_Init+0x1e4>
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	4a3d      	ldr	r2, [pc, #244]	; (8000f50 <HAL_GPIO_Init+0x2cc>)
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d101      	bne.n	8000e64 <HAL_GPIO_Init+0x1e0>
 8000e60:	2303      	movs	r3, #3
 8000e62:	e006      	b.n	8000e72 <HAL_GPIO_Init+0x1ee>
 8000e64:	2304      	movs	r3, #4
 8000e66:	e004      	b.n	8000e72 <HAL_GPIO_Init+0x1ee>
 8000e68:	2302      	movs	r3, #2
 8000e6a:	e002      	b.n	8000e72 <HAL_GPIO_Init+0x1ee>
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	e000      	b.n	8000e72 <HAL_GPIO_Init+0x1ee>
 8000e70:	2300      	movs	r3, #0
 8000e72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000e74:	f002 0203 	and.w	r2, r2, #3
 8000e78:	0092      	lsls	r2, r2, #2
 8000e7a:	4093      	lsls	r3, r2
 8000e7c:	68fa      	ldr	r2, [r7, #12]
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000e82:	492f      	ldr	r1, [pc, #188]	; (8000f40 <HAL_GPIO_Init+0x2bc>)
 8000e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e86:	089b      	lsrs	r3, r3, #2
 8000e88:	3302      	adds	r3, #2
 8000e8a:	68fa      	ldr	r2, [r7, #12]
 8000e8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d006      	beq.n	8000eaa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000e9c:	4b2d      	ldr	r3, [pc, #180]	; (8000f54 <HAL_GPIO_Init+0x2d0>)
 8000e9e:	681a      	ldr	r2, [r3, #0]
 8000ea0:	492c      	ldr	r1, [pc, #176]	; (8000f54 <HAL_GPIO_Init+0x2d0>)
 8000ea2:	69bb      	ldr	r3, [r7, #24]
 8000ea4:	4313      	orrs	r3, r2
 8000ea6:	600b      	str	r3, [r1, #0]
 8000ea8:	e006      	b.n	8000eb8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000eaa:	4b2a      	ldr	r3, [pc, #168]	; (8000f54 <HAL_GPIO_Init+0x2d0>)
 8000eac:	681a      	ldr	r2, [r3, #0]
 8000eae:	69bb      	ldr	r3, [r7, #24]
 8000eb0:	43db      	mvns	r3, r3
 8000eb2:	4928      	ldr	r1, [pc, #160]	; (8000f54 <HAL_GPIO_Init+0x2d0>)
 8000eb4:	4013      	ands	r3, r2
 8000eb6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	685b      	ldr	r3, [r3, #4]
 8000ebc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d006      	beq.n	8000ed2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ec4:	4b23      	ldr	r3, [pc, #140]	; (8000f54 <HAL_GPIO_Init+0x2d0>)
 8000ec6:	685a      	ldr	r2, [r3, #4]
 8000ec8:	4922      	ldr	r1, [pc, #136]	; (8000f54 <HAL_GPIO_Init+0x2d0>)
 8000eca:	69bb      	ldr	r3, [r7, #24]
 8000ecc:	4313      	orrs	r3, r2
 8000ece:	604b      	str	r3, [r1, #4]
 8000ed0:	e006      	b.n	8000ee0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000ed2:	4b20      	ldr	r3, [pc, #128]	; (8000f54 <HAL_GPIO_Init+0x2d0>)
 8000ed4:	685a      	ldr	r2, [r3, #4]
 8000ed6:	69bb      	ldr	r3, [r7, #24]
 8000ed8:	43db      	mvns	r3, r3
 8000eda:	491e      	ldr	r1, [pc, #120]	; (8000f54 <HAL_GPIO_Init+0x2d0>)
 8000edc:	4013      	ands	r3, r2
 8000ede:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d006      	beq.n	8000efa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000eec:	4b19      	ldr	r3, [pc, #100]	; (8000f54 <HAL_GPIO_Init+0x2d0>)
 8000eee:	689a      	ldr	r2, [r3, #8]
 8000ef0:	4918      	ldr	r1, [pc, #96]	; (8000f54 <HAL_GPIO_Init+0x2d0>)
 8000ef2:	69bb      	ldr	r3, [r7, #24]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	608b      	str	r3, [r1, #8]
 8000ef8:	e006      	b.n	8000f08 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000efa:	4b16      	ldr	r3, [pc, #88]	; (8000f54 <HAL_GPIO_Init+0x2d0>)
 8000efc:	689a      	ldr	r2, [r3, #8]
 8000efe:	69bb      	ldr	r3, [r7, #24]
 8000f00:	43db      	mvns	r3, r3
 8000f02:	4914      	ldr	r1, [pc, #80]	; (8000f54 <HAL_GPIO_Init+0x2d0>)
 8000f04:	4013      	ands	r3, r2
 8000f06:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d021      	beq.n	8000f58 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f14:	4b0f      	ldr	r3, [pc, #60]	; (8000f54 <HAL_GPIO_Init+0x2d0>)
 8000f16:	68da      	ldr	r2, [r3, #12]
 8000f18:	490e      	ldr	r1, [pc, #56]	; (8000f54 <HAL_GPIO_Init+0x2d0>)
 8000f1a:	69bb      	ldr	r3, [r7, #24]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	60cb      	str	r3, [r1, #12]
 8000f20:	e021      	b.n	8000f66 <HAL_GPIO_Init+0x2e2>
 8000f22:	bf00      	nop
 8000f24:	10320000 	.word	0x10320000
 8000f28:	10310000 	.word	0x10310000
 8000f2c:	10220000 	.word	0x10220000
 8000f30:	10210000 	.word	0x10210000
 8000f34:	10120000 	.word	0x10120000
 8000f38:	10110000 	.word	0x10110000
 8000f3c:	40021000 	.word	0x40021000
 8000f40:	40010000 	.word	0x40010000
 8000f44:	40010800 	.word	0x40010800
 8000f48:	40010c00 	.word	0x40010c00
 8000f4c:	40011000 	.word	0x40011000
 8000f50:	40011400 	.word	0x40011400
 8000f54:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000f58:	4b0b      	ldr	r3, [pc, #44]	; (8000f88 <HAL_GPIO_Init+0x304>)
 8000f5a:	68da      	ldr	r2, [r3, #12]
 8000f5c:	69bb      	ldr	r3, [r7, #24]
 8000f5e:	43db      	mvns	r3, r3
 8000f60:	4909      	ldr	r1, [pc, #36]	; (8000f88 <HAL_GPIO_Init+0x304>)
 8000f62:	4013      	ands	r3, r2
 8000f64:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f68:	3301      	adds	r3, #1
 8000f6a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f72:	fa22 f303 	lsr.w	r3, r2, r3
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	f47f ae8e 	bne.w	8000c98 <HAL_GPIO_Init+0x14>
  }
}
 8000f7c:	bf00      	nop
 8000f7e:	bf00      	nop
 8000f80:	372c      	adds	r7, #44	; 0x2c
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bc80      	pop	{r7}
 8000f86:	4770      	bx	lr
 8000f88:	40010400 	.word	0x40010400

08000f8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	460b      	mov	r3, r1
 8000f96:	807b      	strh	r3, [r7, #2]
 8000f98:	4613      	mov	r3, r2
 8000f9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f9c:	787b      	ldrb	r3, [r7, #1]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d003      	beq.n	8000faa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000fa2:	887a      	ldrh	r2, [r7, #2]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000fa8:	e003      	b.n	8000fb2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000faa:	887b      	ldrh	r3, [r7, #2]
 8000fac:	041a      	lsls	r2, r3, #16
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	611a      	str	r2, [r3, #16]
}
 8000fb2:	bf00      	nop
 8000fb4:	370c      	adds	r7, #12
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bc80      	pop	{r7}
 8000fba:	4770      	bx	lr

08000fbc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000fc6:	4b08      	ldr	r3, [pc, #32]	; (8000fe8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000fc8:	695a      	ldr	r2, [r3, #20]
 8000fca:	88fb      	ldrh	r3, [r7, #6]
 8000fcc:	4013      	ands	r3, r2
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d006      	beq.n	8000fe0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000fd2:	4a05      	ldr	r2, [pc, #20]	; (8000fe8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000fd4:	88fb      	ldrh	r3, [r7, #6]
 8000fd6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000fd8:	88fb      	ldrh	r3, [r7, #6]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f000 f806 	bl	8000fec <HAL_GPIO_EXTI_Callback>
  }
}
 8000fe0:	bf00      	nop
 8000fe2:	3708      	adds	r7, #8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	40010400 	.word	0x40010400

08000fec <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000ff6:	bf00      	nop
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bc80      	pop	{r7}
 8000ffe:	4770      	bx	lr

08001000 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d101      	bne.n	8001012 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800100e:	2301      	movs	r3, #1
 8001010:	e26c      	b.n	80014ec <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f003 0301 	and.w	r3, r3, #1
 800101a:	2b00      	cmp	r3, #0
 800101c:	f000 8087 	beq.w	800112e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001020:	4b92      	ldr	r3, [pc, #584]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f003 030c 	and.w	r3, r3, #12
 8001028:	2b04      	cmp	r3, #4
 800102a:	d00c      	beq.n	8001046 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800102c:	4b8f      	ldr	r3, [pc, #572]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f003 030c 	and.w	r3, r3, #12
 8001034:	2b08      	cmp	r3, #8
 8001036:	d112      	bne.n	800105e <HAL_RCC_OscConfig+0x5e>
 8001038:	4b8c      	ldr	r3, [pc, #560]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001040:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001044:	d10b      	bne.n	800105e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001046:	4b89      	ldr	r3, [pc, #548]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800104e:	2b00      	cmp	r3, #0
 8001050:	d06c      	beq.n	800112c <HAL_RCC_OscConfig+0x12c>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d168      	bne.n	800112c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800105a:	2301      	movs	r3, #1
 800105c:	e246      	b.n	80014ec <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001066:	d106      	bne.n	8001076 <HAL_RCC_OscConfig+0x76>
 8001068:	4b80      	ldr	r3, [pc, #512]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a7f      	ldr	r2, [pc, #508]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 800106e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001072:	6013      	str	r3, [r2, #0]
 8001074:	e02e      	b.n	80010d4 <HAL_RCC_OscConfig+0xd4>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d10c      	bne.n	8001098 <HAL_RCC_OscConfig+0x98>
 800107e:	4b7b      	ldr	r3, [pc, #492]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a7a      	ldr	r2, [pc, #488]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 8001084:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001088:	6013      	str	r3, [r2, #0]
 800108a:	4b78      	ldr	r3, [pc, #480]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a77      	ldr	r2, [pc, #476]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 8001090:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001094:	6013      	str	r3, [r2, #0]
 8001096:	e01d      	b.n	80010d4 <HAL_RCC_OscConfig+0xd4>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	685b      	ldr	r3, [r3, #4]
 800109c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80010a0:	d10c      	bne.n	80010bc <HAL_RCC_OscConfig+0xbc>
 80010a2:	4b72      	ldr	r3, [pc, #456]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	4a71      	ldr	r2, [pc, #452]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 80010a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80010ac:	6013      	str	r3, [r2, #0]
 80010ae:	4b6f      	ldr	r3, [pc, #444]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a6e      	ldr	r2, [pc, #440]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 80010b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010b8:	6013      	str	r3, [r2, #0]
 80010ba:	e00b      	b.n	80010d4 <HAL_RCC_OscConfig+0xd4>
 80010bc:	4b6b      	ldr	r3, [pc, #428]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a6a      	ldr	r2, [pc, #424]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 80010c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80010c6:	6013      	str	r3, [r2, #0]
 80010c8:	4b68      	ldr	r3, [pc, #416]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	4a67      	ldr	r2, [pc, #412]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 80010ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80010d2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d013      	beq.n	8001104 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010dc:	f7ff fcba 	bl	8000a54 <HAL_GetTick>
 80010e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010e2:	e008      	b.n	80010f6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010e4:	f7ff fcb6 	bl	8000a54 <HAL_GetTick>
 80010e8:	4602      	mov	r2, r0
 80010ea:	693b      	ldr	r3, [r7, #16]
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	2b64      	cmp	r3, #100	; 0x64
 80010f0:	d901      	bls.n	80010f6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80010f2:	2303      	movs	r3, #3
 80010f4:	e1fa      	b.n	80014ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010f6:	4b5d      	ldr	r3, [pc, #372]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d0f0      	beq.n	80010e4 <HAL_RCC_OscConfig+0xe4>
 8001102:	e014      	b.n	800112e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001104:	f7ff fca6 	bl	8000a54 <HAL_GetTick>
 8001108:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800110a:	e008      	b.n	800111e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800110c:	f7ff fca2 	bl	8000a54 <HAL_GetTick>
 8001110:	4602      	mov	r2, r0
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	2b64      	cmp	r3, #100	; 0x64
 8001118:	d901      	bls.n	800111e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800111a:	2303      	movs	r3, #3
 800111c:	e1e6      	b.n	80014ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800111e:	4b53      	ldr	r3, [pc, #332]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001126:	2b00      	cmp	r3, #0
 8001128:	d1f0      	bne.n	800110c <HAL_RCC_OscConfig+0x10c>
 800112a:	e000      	b.n	800112e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800112c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f003 0302 	and.w	r3, r3, #2
 8001136:	2b00      	cmp	r3, #0
 8001138:	d063      	beq.n	8001202 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800113a:	4b4c      	ldr	r3, [pc, #304]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	f003 030c 	and.w	r3, r3, #12
 8001142:	2b00      	cmp	r3, #0
 8001144:	d00b      	beq.n	800115e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001146:	4b49      	ldr	r3, [pc, #292]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	f003 030c 	and.w	r3, r3, #12
 800114e:	2b08      	cmp	r3, #8
 8001150:	d11c      	bne.n	800118c <HAL_RCC_OscConfig+0x18c>
 8001152:	4b46      	ldr	r3, [pc, #280]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800115a:	2b00      	cmp	r3, #0
 800115c:	d116      	bne.n	800118c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800115e:	4b43      	ldr	r3, [pc, #268]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	f003 0302 	and.w	r3, r3, #2
 8001166:	2b00      	cmp	r3, #0
 8001168:	d005      	beq.n	8001176 <HAL_RCC_OscConfig+0x176>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	691b      	ldr	r3, [r3, #16]
 800116e:	2b01      	cmp	r3, #1
 8001170:	d001      	beq.n	8001176 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	e1ba      	b.n	80014ec <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001176:	4b3d      	ldr	r3, [pc, #244]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	695b      	ldr	r3, [r3, #20]
 8001182:	00db      	lsls	r3, r3, #3
 8001184:	4939      	ldr	r1, [pc, #228]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 8001186:	4313      	orrs	r3, r2
 8001188:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800118a:	e03a      	b.n	8001202 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	691b      	ldr	r3, [r3, #16]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d020      	beq.n	80011d6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001194:	4b36      	ldr	r3, [pc, #216]	; (8001270 <HAL_RCC_OscConfig+0x270>)
 8001196:	2201      	movs	r2, #1
 8001198:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800119a:	f7ff fc5b 	bl	8000a54 <HAL_GetTick>
 800119e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011a0:	e008      	b.n	80011b4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011a2:	f7ff fc57 	bl	8000a54 <HAL_GetTick>
 80011a6:	4602      	mov	r2, r0
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	1ad3      	subs	r3, r2, r3
 80011ac:	2b02      	cmp	r3, #2
 80011ae:	d901      	bls.n	80011b4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80011b0:	2303      	movs	r3, #3
 80011b2:	e19b      	b.n	80014ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011b4:	4b2d      	ldr	r3, [pc, #180]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f003 0302 	and.w	r3, r3, #2
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d0f0      	beq.n	80011a2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80011c0:	4b2a      	ldr	r3, [pc, #168]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	695b      	ldr	r3, [r3, #20]
 80011cc:	00db      	lsls	r3, r3, #3
 80011ce:	4927      	ldr	r1, [pc, #156]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 80011d0:	4313      	orrs	r3, r2
 80011d2:	600b      	str	r3, [r1, #0]
 80011d4:	e015      	b.n	8001202 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80011d6:	4b26      	ldr	r3, [pc, #152]	; (8001270 <HAL_RCC_OscConfig+0x270>)
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011dc:	f7ff fc3a 	bl	8000a54 <HAL_GetTick>
 80011e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011e2:	e008      	b.n	80011f6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80011e4:	f7ff fc36 	bl	8000a54 <HAL_GetTick>
 80011e8:	4602      	mov	r2, r0
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	2b02      	cmp	r3, #2
 80011f0:	d901      	bls.n	80011f6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80011f2:	2303      	movs	r3, #3
 80011f4:	e17a      	b.n	80014ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011f6:	4b1d      	ldr	r3, [pc, #116]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 0302 	and.w	r3, r3, #2
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d1f0      	bne.n	80011e4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f003 0308 	and.w	r3, r3, #8
 800120a:	2b00      	cmp	r3, #0
 800120c:	d03a      	beq.n	8001284 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	699b      	ldr	r3, [r3, #24]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d019      	beq.n	800124a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001216:	4b17      	ldr	r3, [pc, #92]	; (8001274 <HAL_RCC_OscConfig+0x274>)
 8001218:	2201      	movs	r2, #1
 800121a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800121c:	f7ff fc1a 	bl	8000a54 <HAL_GetTick>
 8001220:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001222:	e008      	b.n	8001236 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001224:	f7ff fc16 	bl	8000a54 <HAL_GetTick>
 8001228:	4602      	mov	r2, r0
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	2b02      	cmp	r3, #2
 8001230:	d901      	bls.n	8001236 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001232:	2303      	movs	r3, #3
 8001234:	e15a      	b.n	80014ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001236:	4b0d      	ldr	r3, [pc, #52]	; (800126c <HAL_RCC_OscConfig+0x26c>)
 8001238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	2b00      	cmp	r3, #0
 8001240:	d0f0      	beq.n	8001224 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001242:	2001      	movs	r0, #1
 8001244:	f000 faa6 	bl	8001794 <RCC_Delay>
 8001248:	e01c      	b.n	8001284 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800124a:	4b0a      	ldr	r3, [pc, #40]	; (8001274 <HAL_RCC_OscConfig+0x274>)
 800124c:	2200      	movs	r2, #0
 800124e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001250:	f7ff fc00 	bl	8000a54 <HAL_GetTick>
 8001254:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001256:	e00f      	b.n	8001278 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001258:	f7ff fbfc 	bl	8000a54 <HAL_GetTick>
 800125c:	4602      	mov	r2, r0
 800125e:	693b      	ldr	r3, [r7, #16]
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	2b02      	cmp	r3, #2
 8001264:	d908      	bls.n	8001278 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001266:	2303      	movs	r3, #3
 8001268:	e140      	b.n	80014ec <HAL_RCC_OscConfig+0x4ec>
 800126a:	bf00      	nop
 800126c:	40021000 	.word	0x40021000
 8001270:	42420000 	.word	0x42420000
 8001274:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001278:	4b9e      	ldr	r3, [pc, #632]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 800127a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800127c:	f003 0302 	and.w	r3, r3, #2
 8001280:	2b00      	cmp	r3, #0
 8001282:	d1e9      	bne.n	8001258 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f003 0304 	and.w	r3, r3, #4
 800128c:	2b00      	cmp	r3, #0
 800128e:	f000 80a6 	beq.w	80013de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001292:	2300      	movs	r3, #0
 8001294:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001296:	4b97      	ldr	r3, [pc, #604]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 8001298:	69db      	ldr	r3, [r3, #28]
 800129a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d10d      	bne.n	80012be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80012a2:	4b94      	ldr	r3, [pc, #592]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 80012a4:	69db      	ldr	r3, [r3, #28]
 80012a6:	4a93      	ldr	r2, [pc, #588]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 80012a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012ac:	61d3      	str	r3, [r2, #28]
 80012ae:	4b91      	ldr	r3, [pc, #580]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 80012b0:	69db      	ldr	r3, [r3, #28]
 80012b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012b6:	60bb      	str	r3, [r7, #8]
 80012b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80012ba:	2301      	movs	r3, #1
 80012bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012be:	4b8e      	ldr	r3, [pc, #568]	; (80014f8 <HAL_RCC_OscConfig+0x4f8>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d118      	bne.n	80012fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012ca:	4b8b      	ldr	r3, [pc, #556]	; (80014f8 <HAL_RCC_OscConfig+0x4f8>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4a8a      	ldr	r2, [pc, #552]	; (80014f8 <HAL_RCC_OscConfig+0x4f8>)
 80012d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012d6:	f7ff fbbd 	bl	8000a54 <HAL_GetTick>
 80012da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012dc:	e008      	b.n	80012f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012de:	f7ff fbb9 	bl	8000a54 <HAL_GetTick>
 80012e2:	4602      	mov	r2, r0
 80012e4:	693b      	ldr	r3, [r7, #16]
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	2b64      	cmp	r3, #100	; 0x64
 80012ea:	d901      	bls.n	80012f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80012ec:	2303      	movs	r3, #3
 80012ee:	e0fd      	b.n	80014ec <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012f0:	4b81      	ldr	r3, [pc, #516]	; (80014f8 <HAL_RCC_OscConfig+0x4f8>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d0f0      	beq.n	80012de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	68db      	ldr	r3, [r3, #12]
 8001300:	2b01      	cmp	r3, #1
 8001302:	d106      	bne.n	8001312 <HAL_RCC_OscConfig+0x312>
 8001304:	4b7b      	ldr	r3, [pc, #492]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 8001306:	6a1b      	ldr	r3, [r3, #32]
 8001308:	4a7a      	ldr	r2, [pc, #488]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 800130a:	f043 0301 	orr.w	r3, r3, #1
 800130e:	6213      	str	r3, [r2, #32]
 8001310:	e02d      	b.n	800136e <HAL_RCC_OscConfig+0x36e>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	68db      	ldr	r3, [r3, #12]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d10c      	bne.n	8001334 <HAL_RCC_OscConfig+0x334>
 800131a:	4b76      	ldr	r3, [pc, #472]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 800131c:	6a1b      	ldr	r3, [r3, #32]
 800131e:	4a75      	ldr	r2, [pc, #468]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 8001320:	f023 0301 	bic.w	r3, r3, #1
 8001324:	6213      	str	r3, [r2, #32]
 8001326:	4b73      	ldr	r3, [pc, #460]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 8001328:	6a1b      	ldr	r3, [r3, #32]
 800132a:	4a72      	ldr	r2, [pc, #456]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 800132c:	f023 0304 	bic.w	r3, r3, #4
 8001330:	6213      	str	r3, [r2, #32]
 8001332:	e01c      	b.n	800136e <HAL_RCC_OscConfig+0x36e>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	2b05      	cmp	r3, #5
 800133a:	d10c      	bne.n	8001356 <HAL_RCC_OscConfig+0x356>
 800133c:	4b6d      	ldr	r3, [pc, #436]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 800133e:	6a1b      	ldr	r3, [r3, #32]
 8001340:	4a6c      	ldr	r2, [pc, #432]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 8001342:	f043 0304 	orr.w	r3, r3, #4
 8001346:	6213      	str	r3, [r2, #32]
 8001348:	4b6a      	ldr	r3, [pc, #424]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 800134a:	6a1b      	ldr	r3, [r3, #32]
 800134c:	4a69      	ldr	r2, [pc, #420]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 800134e:	f043 0301 	orr.w	r3, r3, #1
 8001352:	6213      	str	r3, [r2, #32]
 8001354:	e00b      	b.n	800136e <HAL_RCC_OscConfig+0x36e>
 8001356:	4b67      	ldr	r3, [pc, #412]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 8001358:	6a1b      	ldr	r3, [r3, #32]
 800135a:	4a66      	ldr	r2, [pc, #408]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 800135c:	f023 0301 	bic.w	r3, r3, #1
 8001360:	6213      	str	r3, [r2, #32]
 8001362:	4b64      	ldr	r3, [pc, #400]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 8001364:	6a1b      	ldr	r3, [r3, #32]
 8001366:	4a63      	ldr	r2, [pc, #396]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 8001368:	f023 0304 	bic.w	r3, r3, #4
 800136c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	68db      	ldr	r3, [r3, #12]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d015      	beq.n	80013a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001376:	f7ff fb6d 	bl	8000a54 <HAL_GetTick>
 800137a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800137c:	e00a      	b.n	8001394 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800137e:	f7ff fb69 	bl	8000a54 <HAL_GetTick>
 8001382:	4602      	mov	r2, r0
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	f241 3288 	movw	r2, #5000	; 0x1388
 800138c:	4293      	cmp	r3, r2
 800138e:	d901      	bls.n	8001394 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001390:	2303      	movs	r3, #3
 8001392:	e0ab      	b.n	80014ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001394:	4b57      	ldr	r3, [pc, #348]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 8001396:	6a1b      	ldr	r3, [r3, #32]
 8001398:	f003 0302 	and.w	r3, r3, #2
 800139c:	2b00      	cmp	r3, #0
 800139e:	d0ee      	beq.n	800137e <HAL_RCC_OscConfig+0x37e>
 80013a0:	e014      	b.n	80013cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013a2:	f7ff fb57 	bl	8000a54 <HAL_GetTick>
 80013a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013a8:	e00a      	b.n	80013c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013aa:	f7ff fb53 	bl	8000a54 <HAL_GetTick>
 80013ae:	4602      	mov	r2, r0
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	1ad3      	subs	r3, r2, r3
 80013b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d901      	bls.n	80013c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80013bc:	2303      	movs	r3, #3
 80013be:	e095      	b.n	80014ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80013c0:	4b4c      	ldr	r3, [pc, #304]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 80013c2:	6a1b      	ldr	r3, [r3, #32]
 80013c4:	f003 0302 	and.w	r3, r3, #2
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d1ee      	bne.n	80013aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80013cc:	7dfb      	ldrb	r3, [r7, #23]
 80013ce:	2b01      	cmp	r3, #1
 80013d0:	d105      	bne.n	80013de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013d2:	4b48      	ldr	r3, [pc, #288]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 80013d4:	69db      	ldr	r3, [r3, #28]
 80013d6:	4a47      	ldr	r2, [pc, #284]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 80013d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80013dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	69db      	ldr	r3, [r3, #28]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	f000 8081 	beq.w	80014ea <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80013e8:	4b42      	ldr	r3, [pc, #264]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f003 030c 	and.w	r3, r3, #12
 80013f0:	2b08      	cmp	r3, #8
 80013f2:	d061      	beq.n	80014b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	69db      	ldr	r3, [r3, #28]
 80013f8:	2b02      	cmp	r3, #2
 80013fa:	d146      	bne.n	800148a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013fc:	4b3f      	ldr	r3, [pc, #252]	; (80014fc <HAL_RCC_OscConfig+0x4fc>)
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001402:	f7ff fb27 	bl	8000a54 <HAL_GetTick>
 8001406:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001408:	e008      	b.n	800141c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800140a:	f7ff fb23 	bl	8000a54 <HAL_GetTick>
 800140e:	4602      	mov	r2, r0
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	2b02      	cmp	r3, #2
 8001416:	d901      	bls.n	800141c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001418:	2303      	movs	r3, #3
 800141a:	e067      	b.n	80014ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800141c:	4b35      	ldr	r3, [pc, #212]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001424:	2b00      	cmp	r3, #0
 8001426:	d1f0      	bne.n	800140a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6a1b      	ldr	r3, [r3, #32]
 800142c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001430:	d108      	bne.n	8001444 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001432:	4b30      	ldr	r3, [pc, #192]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	492d      	ldr	r1, [pc, #180]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 8001440:	4313      	orrs	r3, r2
 8001442:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001444:	4b2b      	ldr	r3, [pc, #172]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6a19      	ldr	r1, [r3, #32]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001454:	430b      	orrs	r3, r1
 8001456:	4927      	ldr	r1, [pc, #156]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 8001458:	4313      	orrs	r3, r2
 800145a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800145c:	4b27      	ldr	r3, [pc, #156]	; (80014fc <HAL_RCC_OscConfig+0x4fc>)
 800145e:	2201      	movs	r2, #1
 8001460:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001462:	f7ff faf7 	bl	8000a54 <HAL_GetTick>
 8001466:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001468:	e008      	b.n	800147c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800146a:	f7ff faf3 	bl	8000a54 <HAL_GetTick>
 800146e:	4602      	mov	r2, r0
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	1ad3      	subs	r3, r2, r3
 8001474:	2b02      	cmp	r3, #2
 8001476:	d901      	bls.n	800147c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001478:	2303      	movs	r3, #3
 800147a:	e037      	b.n	80014ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800147c:	4b1d      	ldr	r3, [pc, #116]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001484:	2b00      	cmp	r3, #0
 8001486:	d0f0      	beq.n	800146a <HAL_RCC_OscConfig+0x46a>
 8001488:	e02f      	b.n	80014ea <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800148a:	4b1c      	ldr	r3, [pc, #112]	; (80014fc <HAL_RCC_OscConfig+0x4fc>)
 800148c:	2200      	movs	r2, #0
 800148e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001490:	f7ff fae0 	bl	8000a54 <HAL_GetTick>
 8001494:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001496:	e008      	b.n	80014aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001498:	f7ff fadc 	bl	8000a54 <HAL_GetTick>
 800149c:	4602      	mov	r2, r0
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	2b02      	cmp	r3, #2
 80014a4:	d901      	bls.n	80014aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80014a6:	2303      	movs	r3, #3
 80014a8:	e020      	b.n	80014ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014aa:	4b12      	ldr	r3, [pc, #72]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d1f0      	bne.n	8001498 <HAL_RCC_OscConfig+0x498>
 80014b6:	e018      	b.n	80014ea <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	69db      	ldr	r3, [r3, #28]
 80014bc:	2b01      	cmp	r3, #1
 80014be:	d101      	bne.n	80014c4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80014c0:	2301      	movs	r3, #1
 80014c2:	e013      	b.n	80014ec <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80014c4:	4b0b      	ldr	r3, [pc, #44]	; (80014f4 <HAL_RCC_OscConfig+0x4f4>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6a1b      	ldr	r3, [r3, #32]
 80014d4:	429a      	cmp	r2, r3
 80014d6:	d106      	bne.n	80014e6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d001      	beq.n	80014ea <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80014e6:	2301      	movs	r3, #1
 80014e8:	e000      	b.n	80014ec <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80014ea:	2300      	movs	r3, #0
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3718      	adds	r7, #24
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40021000 	.word	0x40021000
 80014f8:	40007000 	.word	0x40007000
 80014fc:	42420060 	.word	0x42420060

08001500 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b084      	sub	sp, #16
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
 8001508:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d101      	bne.n	8001514 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001510:	2301      	movs	r3, #1
 8001512:	e0d0      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001514:	4b6a      	ldr	r3, [pc, #424]	; (80016c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f003 0307 	and.w	r3, r3, #7
 800151c:	683a      	ldr	r2, [r7, #0]
 800151e:	429a      	cmp	r2, r3
 8001520:	d910      	bls.n	8001544 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001522:	4b67      	ldr	r3, [pc, #412]	; (80016c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	f023 0207 	bic.w	r2, r3, #7
 800152a:	4965      	ldr	r1, [pc, #404]	; (80016c0 <HAL_RCC_ClockConfig+0x1c0>)
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	4313      	orrs	r3, r2
 8001530:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001532:	4b63      	ldr	r3, [pc, #396]	; (80016c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f003 0307 	and.w	r3, r3, #7
 800153a:	683a      	ldr	r2, [r7, #0]
 800153c:	429a      	cmp	r2, r3
 800153e:	d001      	beq.n	8001544 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001540:	2301      	movs	r3, #1
 8001542:	e0b8      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 0302 	and.w	r3, r3, #2
 800154c:	2b00      	cmp	r3, #0
 800154e:	d020      	beq.n	8001592 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f003 0304 	and.w	r3, r3, #4
 8001558:	2b00      	cmp	r3, #0
 800155a:	d005      	beq.n	8001568 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800155c:	4b59      	ldr	r3, [pc, #356]	; (80016c4 <HAL_RCC_ClockConfig+0x1c4>)
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	4a58      	ldr	r2, [pc, #352]	; (80016c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001562:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001566:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f003 0308 	and.w	r3, r3, #8
 8001570:	2b00      	cmp	r3, #0
 8001572:	d005      	beq.n	8001580 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001574:	4b53      	ldr	r3, [pc, #332]	; (80016c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001576:	685b      	ldr	r3, [r3, #4]
 8001578:	4a52      	ldr	r2, [pc, #328]	; (80016c4 <HAL_RCC_ClockConfig+0x1c4>)
 800157a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800157e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001580:	4b50      	ldr	r3, [pc, #320]	; (80016c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	494d      	ldr	r1, [pc, #308]	; (80016c4 <HAL_RCC_ClockConfig+0x1c4>)
 800158e:	4313      	orrs	r3, r2
 8001590:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0301 	and.w	r3, r3, #1
 800159a:	2b00      	cmp	r3, #0
 800159c:	d040      	beq.n	8001620 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d107      	bne.n	80015b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015a6:	4b47      	ldr	r3, [pc, #284]	; (80016c4 <HAL_RCC_ClockConfig+0x1c4>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d115      	bne.n	80015de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015b2:	2301      	movs	r3, #1
 80015b4:	e07f      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d107      	bne.n	80015ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015be:	4b41      	ldr	r3, [pc, #260]	; (80016c4 <HAL_RCC_ClockConfig+0x1c4>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d109      	bne.n	80015de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e073      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015ce:	4b3d      	ldr	r3, [pc, #244]	; (80016c4 <HAL_RCC_ClockConfig+0x1c4>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0302 	and.w	r3, r3, #2
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d101      	bne.n	80015de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80015da:	2301      	movs	r3, #1
 80015dc:	e06b      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80015de:	4b39      	ldr	r3, [pc, #228]	; (80016c4 <HAL_RCC_ClockConfig+0x1c4>)
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	f023 0203 	bic.w	r2, r3, #3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	4936      	ldr	r1, [pc, #216]	; (80016c4 <HAL_RCC_ClockConfig+0x1c4>)
 80015ec:	4313      	orrs	r3, r2
 80015ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80015f0:	f7ff fa30 	bl	8000a54 <HAL_GetTick>
 80015f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015f6:	e00a      	b.n	800160e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80015f8:	f7ff fa2c 	bl	8000a54 <HAL_GetTick>
 80015fc:	4602      	mov	r2, r0
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	f241 3288 	movw	r2, #5000	; 0x1388
 8001606:	4293      	cmp	r3, r2
 8001608:	d901      	bls.n	800160e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e053      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800160e:	4b2d      	ldr	r3, [pc, #180]	; (80016c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	f003 020c 	and.w	r2, r3, #12
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	685b      	ldr	r3, [r3, #4]
 800161a:	009b      	lsls	r3, r3, #2
 800161c:	429a      	cmp	r2, r3
 800161e:	d1eb      	bne.n	80015f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001620:	4b27      	ldr	r3, [pc, #156]	; (80016c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f003 0307 	and.w	r3, r3, #7
 8001628:	683a      	ldr	r2, [r7, #0]
 800162a:	429a      	cmp	r2, r3
 800162c:	d210      	bcs.n	8001650 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800162e:	4b24      	ldr	r3, [pc, #144]	; (80016c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f023 0207 	bic.w	r2, r3, #7
 8001636:	4922      	ldr	r1, [pc, #136]	; (80016c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	4313      	orrs	r3, r2
 800163c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800163e:	4b20      	ldr	r3, [pc, #128]	; (80016c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0307 	and.w	r3, r3, #7
 8001646:	683a      	ldr	r2, [r7, #0]
 8001648:	429a      	cmp	r2, r3
 800164a:	d001      	beq.n	8001650 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800164c:	2301      	movs	r3, #1
 800164e:	e032      	b.n	80016b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 0304 	and.w	r3, r3, #4
 8001658:	2b00      	cmp	r3, #0
 800165a:	d008      	beq.n	800166e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800165c:	4b19      	ldr	r3, [pc, #100]	; (80016c4 <HAL_RCC_ClockConfig+0x1c4>)
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	68db      	ldr	r3, [r3, #12]
 8001668:	4916      	ldr	r1, [pc, #88]	; (80016c4 <HAL_RCC_ClockConfig+0x1c4>)
 800166a:	4313      	orrs	r3, r2
 800166c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0308 	and.w	r3, r3, #8
 8001676:	2b00      	cmp	r3, #0
 8001678:	d009      	beq.n	800168e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800167a:	4b12      	ldr	r3, [pc, #72]	; (80016c4 <HAL_RCC_ClockConfig+0x1c4>)
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	691b      	ldr	r3, [r3, #16]
 8001686:	00db      	lsls	r3, r3, #3
 8001688:	490e      	ldr	r1, [pc, #56]	; (80016c4 <HAL_RCC_ClockConfig+0x1c4>)
 800168a:	4313      	orrs	r3, r2
 800168c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800168e:	f000 f821 	bl	80016d4 <HAL_RCC_GetSysClockFreq>
 8001692:	4602      	mov	r2, r0
 8001694:	4b0b      	ldr	r3, [pc, #44]	; (80016c4 <HAL_RCC_ClockConfig+0x1c4>)
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	091b      	lsrs	r3, r3, #4
 800169a:	f003 030f 	and.w	r3, r3, #15
 800169e:	490a      	ldr	r1, [pc, #40]	; (80016c8 <HAL_RCC_ClockConfig+0x1c8>)
 80016a0:	5ccb      	ldrb	r3, [r1, r3]
 80016a2:	fa22 f303 	lsr.w	r3, r2, r3
 80016a6:	4a09      	ldr	r2, [pc, #36]	; (80016cc <HAL_RCC_ClockConfig+0x1cc>)
 80016a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80016aa:	4b09      	ldr	r3, [pc, #36]	; (80016d0 <HAL_RCC_ClockConfig+0x1d0>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff f98e 	bl	80009d0 <HAL_InitTick>

  return HAL_OK;
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	4618      	mov	r0, r3
 80016b8:	3710      	adds	r7, #16
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	40022000 	.word	0x40022000
 80016c4:	40021000 	.word	0x40021000
 80016c8:	08002724 	.word	0x08002724
 80016cc:	20000000 	.word	0x20000000
 80016d0:	20000004 	.word	0x20000004

080016d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016d4:	b490      	push	{r4, r7}
 80016d6:	b08a      	sub	sp, #40	; 0x28
 80016d8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80016da:	4b2a      	ldr	r3, [pc, #168]	; (8001784 <HAL_RCC_GetSysClockFreq+0xb0>)
 80016dc:	1d3c      	adds	r4, r7, #4
 80016de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80016e4:	f240 2301 	movw	r3, #513	; 0x201
 80016e8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80016ea:	2300      	movs	r3, #0
 80016ec:	61fb      	str	r3, [r7, #28]
 80016ee:	2300      	movs	r3, #0
 80016f0:	61bb      	str	r3, [r7, #24]
 80016f2:	2300      	movs	r3, #0
 80016f4:	627b      	str	r3, [r7, #36]	; 0x24
 80016f6:	2300      	movs	r3, #0
 80016f8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80016fa:	2300      	movs	r3, #0
 80016fc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80016fe:	4b22      	ldr	r3, [pc, #136]	; (8001788 <HAL_RCC_GetSysClockFreq+0xb4>)
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	f003 030c 	and.w	r3, r3, #12
 800170a:	2b04      	cmp	r3, #4
 800170c:	d002      	beq.n	8001714 <HAL_RCC_GetSysClockFreq+0x40>
 800170e:	2b08      	cmp	r3, #8
 8001710:	d003      	beq.n	800171a <HAL_RCC_GetSysClockFreq+0x46>
 8001712:	e02d      	b.n	8001770 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001714:	4b1d      	ldr	r3, [pc, #116]	; (800178c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001716:	623b      	str	r3, [r7, #32]
      break;
 8001718:	e02d      	b.n	8001776 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	0c9b      	lsrs	r3, r3, #18
 800171e:	f003 030f 	and.w	r3, r3, #15
 8001722:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001726:	4413      	add	r3, r2
 8001728:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800172c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d013      	beq.n	8001760 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001738:	4b13      	ldr	r3, [pc, #76]	; (8001788 <HAL_RCC_GetSysClockFreq+0xb4>)
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	0c5b      	lsrs	r3, r3, #17
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001746:	4413      	add	r3, r2
 8001748:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800174c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	4a0e      	ldr	r2, [pc, #56]	; (800178c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001752:	fb02 f203 	mul.w	r2, r2, r3
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	fbb2 f3f3 	udiv	r3, r2, r3
 800175c:	627b      	str	r3, [r7, #36]	; 0x24
 800175e:	e004      	b.n	800176a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	4a0b      	ldr	r2, [pc, #44]	; (8001790 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001764:	fb02 f303 	mul.w	r3, r2, r3
 8001768:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800176a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176c:	623b      	str	r3, [r7, #32]
      break;
 800176e:	e002      	b.n	8001776 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001770:	4b06      	ldr	r3, [pc, #24]	; (800178c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001772:	623b      	str	r3, [r7, #32]
      break;
 8001774:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001776:	6a3b      	ldr	r3, [r7, #32]
}
 8001778:	4618      	mov	r0, r3
 800177a:	3728      	adds	r7, #40	; 0x28
 800177c:	46bd      	mov	sp, r7
 800177e:	bc90      	pop	{r4, r7}
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	08002714 	.word	0x08002714
 8001788:	40021000 	.word	0x40021000
 800178c:	007a1200 	.word	0x007a1200
 8001790:	003d0900 	.word	0x003d0900

08001794 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001794:	b480      	push	{r7}
 8001796:	b085      	sub	sp, #20
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800179c:	4b0a      	ldr	r3, [pc, #40]	; (80017c8 <RCC_Delay+0x34>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a0a      	ldr	r2, [pc, #40]	; (80017cc <RCC_Delay+0x38>)
 80017a2:	fba2 2303 	umull	r2, r3, r2, r3
 80017a6:	0a5b      	lsrs	r3, r3, #9
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	fb02 f303 	mul.w	r3, r2, r3
 80017ae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80017b0:	bf00      	nop
  }
  while (Delay --);
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	1e5a      	subs	r2, r3, #1
 80017b6:	60fa      	str	r2, [r7, #12]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d1f9      	bne.n	80017b0 <RCC_Delay+0x1c>
}
 80017bc:	bf00      	nop
 80017be:	bf00      	nop
 80017c0:	3714      	adds	r7, #20
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bc80      	pop	{r7}
 80017c6:	4770      	bx	lr
 80017c8:	20000000 	.word	0x20000000
 80017cc:	10624dd3 	.word	0x10624dd3

080017d0 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_OUTPUT
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80017d0:	b490      	push	{r4, r7}
 80017d2:	b088      	sub	sp, #32
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	60f8      	str	r0, [r7, #12]
 80017d8:	60b9      	str	r1, [r7, #8]
 80017da:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	461a      	mov	r2, r3
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	0e1b      	lsrs	r3, r3, #24
 80017e4:	4413      	add	r3, r2
 80017e6:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 80017e8:	6822      	ldr	r2, [r4, #0]
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	fa93 f3a3 	rbit	r3, r3
 80017f4:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80017f6:	693b      	ldr	r3, [r7, #16]
 80017f8:	fab3 f383 	clz	r3, r3
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	210f      	movs	r1, #15
 8001802:	fa01 f303 	lsl.w	r3, r1, r3
 8001806:	43db      	mvns	r3, r3
 8001808:	401a      	ands	r2, r3
 800180a:	68bb      	ldr	r3, [r7, #8]
 800180c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	fa93 f3a3 	rbit	r3, r3
 8001814:	61bb      	str	r3, [r7, #24]
  return result;
 8001816:	69bb      	ldr	r3, [r7, #24]
 8001818:	fab3 f383 	clz	r3, r3
 800181c:	b2db      	uxtb	r3, r3
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	6879      	ldr	r1, [r7, #4]
 8001822:	fa01 f303 	lsl.w	r3, r1, r3
 8001826:	4313      	orrs	r3, r2
 8001828:	6023      	str	r3, [r4, #0]
}
 800182a:	bf00      	nop
 800182c:	3720      	adds	r7, #32
 800182e:	46bd      	mov	sp, r7
 8001830:	bc90      	pop	{r4, r7}
 8001832:	4770      	bx	lr

08001834 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8001834:	b490      	push	{r4, r7}
 8001836:	b088      	sub	sp, #32
 8001838:	af00      	add	r7, sp, #0
 800183a:	60f8      	str	r0, [r7, #12]
 800183c:	60b9      	str	r1, [r7, #8]
 800183e:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	461a      	mov	r2, r3
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	0e1b      	lsrs	r3, r3, #24
 8001848:	4413      	add	r3, r2
 800184a:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 800184c:	6822      	ldr	r2, [r4, #0]
 800184e:	68bb      	ldr	r3, [r7, #8]
 8001850:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001852:	697b      	ldr	r3, [r7, #20]
 8001854:	fa93 f3a3 	rbit	r3, r3
 8001858:	613b      	str	r3, [r7, #16]
  return result;
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	fab3 f383 	clz	r3, r3
 8001860:	b2db      	uxtb	r3, r3
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	2103      	movs	r1, #3
 8001866:	fa01 f303 	lsl.w	r3, r1, r3
 800186a:	43db      	mvns	r3, r3
 800186c:	401a      	ands	r2, r3
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001872:	69fb      	ldr	r3, [r7, #28]
 8001874:	fa93 f3a3 	rbit	r3, r3
 8001878:	61bb      	str	r3, [r7, #24]
  return result;
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	fab3 f383 	clz	r3, r3
 8001880:	b2db      	uxtb	r3, r3
 8001882:	009b      	lsls	r3, r3, #2
 8001884:	6879      	ldr	r1, [r7, #4]
 8001886:	fa01 f303 	lsl.w	r3, r1, r3
 800188a:	4313      	orrs	r3, r2
 800188c:	6023      	str	r3, [r4, #0]
             (Speed << (POSITION_VAL(Pin) * 4U)));
}
 800188e:	bf00      	nop
 8001890:	3720      	adds	r7, #32
 8001892:	46bd      	mov	sp, r7
 8001894:	bc90      	pop	{r4, r7}
 8001896:	4770      	bx	lr

08001898 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t OutputType)
{
 8001898:	b490      	push	{r4, r7}
 800189a:	b088      	sub	sp, #32
 800189c:	af00      	add	r7, sp, #0
 800189e:	60f8      	str	r0, [r7, #12]
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&GPIOx->CRL) + (Pin >> 24)));
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	461a      	mov	r2, r3
 80018a8:	68bb      	ldr	r3, [r7, #8]
 80018aa:	0e1b      	lsrs	r3, r3, #24
 80018ac:	4413      	add	r3, r2
 80018ae:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 80018b0:	6822      	ldr	r2, [r4, #0]
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	fa93 f3a3 	rbit	r3, r3
 80018bc:	613b      	str	r3, [r7, #16]
  return result;
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	fab3 f383 	clz	r3, r3
 80018c4:	b2db      	uxtb	r3, r3
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	2104      	movs	r1, #4
 80018ca:	fa01 f303 	lsl.w	r3, r1, r3
 80018ce:	43db      	mvns	r3, r3
 80018d0:	401a      	ands	r2, r3
 80018d2:	68bb      	ldr	r3, [r7, #8]
 80018d4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	fa93 f3a3 	rbit	r3, r3
 80018dc:	61bb      	str	r3, [r7, #24]
  return result;
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	fab3 f383 	clz	r3, r3
 80018e4:	b2db      	uxtb	r3, r3
 80018e6:	009b      	lsls	r3, r3, #2
 80018e8:	6879      	ldr	r1, [r7, #4]
 80018ea:	fa01 f303 	lsl.w	r3, r1, r3
 80018ee:	4313      	orrs	r3, r2
 80018f0:	6023      	str	r3, [r4, #0]
             (OutputType << (POSITION_VAL(Pin) * 4U)));
}
 80018f2:	bf00      	nop
 80018f4:	3720      	adds	r7, #32
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bc90      	pop	{r4, r7}
 80018fa:	4770      	bx	lr

080018fc <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_DOWN
  *         @arg @ref LL_GPIO_PULL_UP
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b087      	sub	sp, #28
 8001900:	af00      	add	r7, sp, #0
 8001902:	60f8      	str	r0, [r7, #12]
 8001904:	60b9      	str	r1, [r7, #8]
 8001906:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	68da      	ldr	r2, [r3, #12]
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	0a1b      	lsrs	r3, r3, #8
 8001910:	43db      	mvns	r3, r3
 8001912:	401a      	ands	r2, r3
 8001914:	68bb      	ldr	r3, [r7, #8]
 8001916:	0a1b      	lsrs	r3, r3, #8
 8001918:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	fa93 f3a3 	rbit	r3, r3
 8001920:	613b      	str	r3, [r7, #16]
  return result;
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	fab3 f383 	clz	r3, r3
 8001928:	b2db      	uxtb	r3, r3
 800192a:	4619      	mov	r1, r3
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	408b      	lsls	r3, r1
 8001930:	431a      	orrs	r2, r3
 8001932:	68fb      	ldr	r3, [r7, #12]
 8001934:	60da      	str	r2, [r3, #12]
}
 8001936:	bf00      	nop
 8001938:	371c      	adds	r7, #28
 800193a:	46bd      	mov	sp, r7
 800193c:	bc80      	pop	{r7}
 800193e:	4770      	bx	lr

08001940 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b088      	sub	sp, #32
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	021b      	lsls	r3, r3, #8
 8001950:	0c1b      	lsrs	r3, r3, #16
 8001952:	617b      	str	r3, [r7, #20]
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	fa93 f3a3 	rbit	r3, r3
 800195e:	60fb      	str	r3, [r7, #12]
  return result;
 8001960:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8001962:	fab3 f383 	clz	r3, r3
 8001966:	b2db      	uxtb	r3, r3
 8001968:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 800196a:	e040      	b.n	80019ee <LL_GPIO_Init+0xae>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 800196c:	2201      	movs	r2, #1
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	409a      	lsls	r2, r3
 8001972:	697b      	ldr	r3, [r7, #20]
 8001974:	4013      	ands	r3, r2
 8001976:	2b00      	cmp	r3, #0
 8001978:	d036      	beq.n	80019e8 <LL_GPIO_Init+0xa8>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	2b07      	cmp	r3, #7
 800197e:	d806      	bhi.n	800198e <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 8001980:	f240 1201 	movw	r2, #257	; 0x101
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	fa02 f303 	lsl.w	r3, r2, r3
 800198a:	61bb      	str	r3, [r7, #24]
 800198c:	e008      	b.n	80019a0 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 800198e:	69fb      	ldr	r3, [r7, #28]
 8001990:	3b08      	subs	r3, #8
 8001992:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8001996:	fa02 f303 	lsl.w	r3, r2, r3
 800199a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800199e:	61bb      	str	r3, [r7, #24]
      /* Check Pin Mode and Pin Pull parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

      /* Pull-up Pull-down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	691b      	ldr	r3, [r3, #16]
 80019a4:	461a      	mov	r2, r3
 80019a6:	69b9      	ldr	r1, [r7, #24]
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f7ff ffa7 	bl	80018fc <LL_GPIO_SetPinPull>

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	461a      	mov	r2, r3
 80019b4:	69b9      	ldr	r1, [r7, #24]
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f7ff ff0a 	bl	80017d0 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	2b01      	cmp	r3, #1
 80019c2:	d003      	beq.n	80019cc <LL_GPIO_Init+0x8c>
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	2b09      	cmp	r3, #9
 80019ca:	d10d      	bne.n	80019e8 <LL_GPIO_Init+0xa8>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	689b      	ldr	r3, [r3, #8]
 80019d0:	461a      	mov	r2, r3
 80019d2:	69b9      	ldr	r1, [r7, #24]
 80019d4:	6878      	ldr	r0, [r7, #4]
 80019d6:	f7ff ff2d 	bl	8001834 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	68db      	ldr	r3, [r3, #12]
 80019de:	461a      	mov	r2, r3
 80019e0:	69b9      	ldr	r1, [r7, #24]
 80019e2:	6878      	ldr	r0, [r7, #4]
 80019e4:	f7ff ff58 	bl	8001898 <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	3301      	adds	r3, #1
 80019ec:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 80019ee:	697a      	ldr	r2, [r7, #20]
 80019f0:	69fb      	ldr	r3, [r7, #28]
 80019f2:	fa22 f303 	lsr.w	r3, r2, r3
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1b8      	bne.n	800196c <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 80019fa:	2300      	movs	r3, #0
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3720      	adds	r7, #32
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}

08001a04 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001a08:	4b03      	ldr	r3, [pc, #12]	; (8001a18 <LL_RCC_GetSysClkSource+0x14>)
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	f003 030c 	and.w	r3, r3, #12
}
 8001a10:	4618      	mov	r0, r3
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bc80      	pop	{r7}
 8001a16:	4770      	bx	lr
 8001a18:	40021000 	.word	0x40021000

08001a1c <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001a20:	4b03      	ldr	r3, [pc, #12]	; (8001a30 <LL_RCC_GetAHBPrescaler+0x14>)
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bc80      	pop	{r7}
 8001a2e:	4770      	bx	lr
 8001a30:	40021000 	.word	0x40021000

08001a34 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001a38:	4b03      	ldr	r3, [pc, #12]	; (8001a48 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bc80      	pop	{r7}
 8001a46:	4770      	bx	lr
 8001a48:	40021000 	.word	0x40021000

08001a4c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001a50:	4b03      	ldr	r3, [pc, #12]	; (8001a60 <LL_RCC_GetAPB2Prescaler+0x14>)
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bc80      	pop	{r7}
 8001a5e:	4770      	bx	lr
 8001a60:	40021000 	.word	0x40021000

08001a64 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8001a68:	4b03      	ldr	r3, [pc, #12]	; (8001a78 <LL_RCC_PLL_GetMainSource+0x14>)
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bc80      	pop	{r7}
 8001a76:	4770      	bx	lr
 8001a78:	40021000 	.word	0x40021000

08001a7c <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 8001a80:	4b03      	ldr	r3, [pc, #12]	; (8001a90 <LL_RCC_PLL_GetMultiplicator+0x14>)
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bc80      	pop	{r7}
 8001a8e:	4770      	bx	lr
 8001a90:	40021000 	.word	0x40021000

08001a94 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 8001a98:	4b04      	ldr	r3, [pc, #16]	; (8001aac <LL_RCC_PLL_GetPrediv+0x18>)
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	0c5b      	lsrs	r3, r3, #17
 8001a9e:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr
 8001aaa:	bf00      	nop
 8001aac:	40021000 	.word	0x40021000

08001ab0 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001ab8:	f000 f820 	bl	8001afc <RCC_GetSystemClockFreq>
 8001abc:	4602      	mov	r2, r0
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f000 f83e 	bl	8001b48 <RCC_GetHCLKClockFreq>
 8001acc:	4602      	mov	r2, r0
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f000 f84c 	bl	8001b74 <RCC_GetPCLK1ClockFreq>
 8001adc:	4602      	mov	r2, r0
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f000 f858 	bl	8001b9c <RCC_GetPCLK2ClockFreq>
 8001aec:	4602      	mov	r2, r0
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	60da      	str	r2, [r3, #12]
}
 8001af2:	bf00      	nop
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}
	...

08001afc <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8001b02:	2300      	movs	r3, #0
 8001b04:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001b06:	f7ff ff7d 	bl	8001a04 <LL_RCC_GetSysClkSource>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b08      	cmp	r3, #8
 8001b0e:	d00c      	beq.n	8001b2a <RCC_GetSystemClockFreq+0x2e>
 8001b10:	2b08      	cmp	r3, #8
 8001b12:	d80e      	bhi.n	8001b32 <RCC_GetSystemClockFreq+0x36>
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d002      	beq.n	8001b1e <RCC_GetSystemClockFreq+0x22>
 8001b18:	2b04      	cmp	r3, #4
 8001b1a:	d003      	beq.n	8001b24 <RCC_GetSystemClockFreq+0x28>
 8001b1c:	e009      	b.n	8001b32 <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001b1e:	4b09      	ldr	r3, [pc, #36]	; (8001b44 <RCC_GetSystemClockFreq+0x48>)
 8001b20:	607b      	str	r3, [r7, #4]
      break;
 8001b22:	e009      	b.n	8001b38 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001b24:	4b07      	ldr	r3, [pc, #28]	; (8001b44 <RCC_GetSystemClockFreq+0x48>)
 8001b26:	607b      	str	r3, [r7, #4]
      break;
 8001b28:	e006      	b.n	8001b38 <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001b2a:	f000 f84b 	bl	8001bc4 <RCC_PLL_GetFreqDomain_SYS>
 8001b2e:	6078      	str	r0, [r7, #4]
      break;
 8001b30:	e002      	b.n	8001b38 <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 8001b32:	4b04      	ldr	r3, [pc, #16]	; (8001b44 <RCC_GetSystemClockFreq+0x48>)
 8001b34:	607b      	str	r3, [r7, #4]
      break;
 8001b36:	bf00      	nop
  }

  return frequency;
 8001b38:	687b      	ldr	r3, [r7, #4]
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3708      	adds	r7, #8
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	007a1200 	.word	0x007a1200

08001b48 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001b50:	f7ff ff64 	bl	8001a1c <LL_RCC_GetAHBPrescaler>
 8001b54:	4603      	mov	r3, r0
 8001b56:	091b      	lsrs	r3, r3, #4
 8001b58:	f003 030f 	and.w	r3, r3, #15
 8001b5c:	4a04      	ldr	r2, [pc, #16]	; (8001b70 <RCC_GetHCLKClockFreq+0x28>)
 8001b5e:	5cd3      	ldrb	r3, [r2, r3]
 8001b60:	461a      	mov	r2, r3
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	40d3      	lsrs	r3, r2
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	08002724 	.word	0x08002724

08001b74 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001b7c:	f7ff ff5a 	bl	8001a34 <LL_RCC_GetAPB1Prescaler>
 8001b80:	4603      	mov	r3, r0
 8001b82:	0a1b      	lsrs	r3, r3, #8
 8001b84:	4a04      	ldr	r2, [pc, #16]	; (8001b98 <RCC_GetPCLK1ClockFreq+0x24>)
 8001b86:	5cd3      	ldrb	r3, [r2, r3]
 8001b88:	461a      	mov	r2, r3
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	40d3      	lsrs	r3, r2
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3708      	adds	r7, #8
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}
 8001b96:	bf00      	nop
 8001b98:	08002734 	.word	0x08002734

08001b9c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b082      	sub	sp, #8
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001ba4:	f7ff ff52 	bl	8001a4c <LL_RCC_GetAPB2Prescaler>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	0adb      	lsrs	r3, r3, #11
 8001bac:	4a04      	ldr	r2, [pc, #16]	; (8001bc0 <RCC_GetPCLK2ClockFreq+0x24>)
 8001bae:	5cd3      	ldrb	r3, [r2, r3]
 8001bb0:	461a      	mov	r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	40d3      	lsrs	r3, r2
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	08002734 	.word	0x08002734

08001bc4 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	607b      	str	r3, [r7, #4]
 8001bce:	2300      	movs	r3, #0
 8001bd0:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001bd2:	f7ff ff47 	bl	8001a64 <LL_RCC_PLL_GetMainSource>
 8001bd6:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d004      	beq.n	8001be8 <RCC_PLL_GetFreqDomain_SYS+0x24>
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001be4:	d003      	beq.n	8001bee <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8001be6:	e00b      	b.n	8001c00 <RCC_PLL_GetFreqDomain_SYS+0x3c>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8001be8:	4b0d      	ldr	r3, [pc, #52]	; (8001c20 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8001bea:	607b      	str	r3, [r7, #4]
      break;
 8001bec:	e00b      	b.n	8001c06 <RCC_PLL_GetFreqDomain_SYS+0x42>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 8001bee:	f7ff ff51 	bl	8001a94 <LL_RCC_PLL_GetPrediv>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	4a0b      	ldr	r2, [pc, #44]	; (8001c24 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8001bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bfc:	607b      	str	r3, [r7, #4]
      break;
 8001bfe:	e002      	b.n	8001c06 <RCC_PLL_GetFreqDomain_SYS+0x42>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 8001c00:	4b07      	ldr	r3, [pc, #28]	; (8001c20 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 8001c02:	607b      	str	r3, [r7, #4]
      break;
 8001c04:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 8001c06:	f7ff ff39 	bl	8001a7c <LL_RCC_PLL_GetMultiplicator>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	0c9b      	lsrs	r3, r3, #18
 8001c0e:	3302      	adds	r3, #2
 8001c10:	687a      	ldr	r2, [r7, #4]
 8001c12:	fb02 f303 	mul.w	r3, r2, r3
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	003d0900 	.word	0x003d0900
 8001c24:	007a1200 	.word	0x007a1200

08001c28 <LL_USART_IsEnabled>:
{
 8001c28:	b480      	push	{r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c3c:	bf0c      	ite	eq
 8001c3e:	2301      	moveq	r3, #1
 8001c40:	2300      	movne	r3, #0
 8001c42:	b2db      	uxtb	r3, r3
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bc80      	pop	{r7}
 8001c4c:	4770      	bx	lr

08001c4e <LL_USART_SetStopBitsLength>:
{
 8001c4e:	b480      	push	{r7}
 8001c50:	b083      	sub	sp, #12
 8001c52:	af00      	add	r7, sp, #0
 8001c54:	6078      	str	r0, [r7, #4]
 8001c56:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	691b      	ldr	r3, [r3, #16]
 8001c5c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	431a      	orrs	r2, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	611a      	str	r2, [r3, #16]
}
 8001c68:	bf00      	nop
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bc80      	pop	{r7}
 8001c70:	4770      	bx	lr

08001c72 <LL_USART_SetHWFlowCtrl>:
{
 8001c72:	b480      	push	{r7}
 8001c74:	b083      	sub	sp, #12
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	6078      	str	r0, [r7, #4]
 8001c7a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	695b      	ldr	r3, [r3, #20]
 8001c80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	431a      	orrs	r2, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	615a      	str	r2, [r3, #20]
}
 8001c8c:	bf00      	nop
 8001c8e:	370c      	adds	r7, #12
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bc80      	pop	{r7}
 8001c94:	4770      	bx	lr
	...

08001c98 <LL_USART_SetBaudRate>:
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b085      	sub	sp, #20
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	60b9      	str	r1, [r7, #8]
 8001ca2:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001ca4:	68ba      	ldr	r2, [r7, #8]
 8001ca6:	4613      	mov	r3, r2
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	4413      	add	r3, r2
 8001cac:	009a      	lsls	r2, r3, #2
 8001cae:	441a      	add	r2, r3
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cb8:	4a25      	ldr	r2, [pc, #148]	; (8001d50 <LL_USART_SetBaudRate+0xb8>)
 8001cba:	fba2 2303 	umull	r2, r3, r2, r3
 8001cbe:	095b      	lsrs	r3, r3, #5
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	011b      	lsls	r3, r3, #4
 8001cc4:	b299      	uxth	r1, r3
 8001cc6:	68ba      	ldr	r2, [r7, #8]
 8001cc8:	4613      	mov	r3, r2
 8001cca:	009b      	lsls	r3, r3, #2
 8001ccc:	4413      	add	r3, r2
 8001cce:	009a      	lsls	r2, r3, #2
 8001cd0:	441a      	add	r2, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	009b      	lsls	r3, r3, #2
 8001cd6:	fbb2 f2f3 	udiv	r2, r2, r3
 8001cda:	4b1d      	ldr	r3, [pc, #116]	; (8001d50 <LL_USART_SetBaudRate+0xb8>)
 8001cdc:	fba3 0302 	umull	r0, r3, r3, r2
 8001ce0:	095b      	lsrs	r3, r3, #5
 8001ce2:	2064      	movs	r0, #100	; 0x64
 8001ce4:	fb00 f303 	mul.w	r3, r0, r3
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	011b      	lsls	r3, r3, #4
 8001cec:	3332      	adds	r3, #50	; 0x32
 8001cee:	4a18      	ldr	r2, [pc, #96]	; (8001d50 <LL_USART_SetBaudRate+0xb8>)
 8001cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf4:	095b      	lsrs	r3, r3, #5
 8001cf6:	b29b      	uxth	r3, r3
 8001cf8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001cfc:	b29b      	uxth	r3, r3
 8001cfe:	440b      	add	r3, r1
 8001d00:	b299      	uxth	r1, r3
 8001d02:	68ba      	ldr	r2, [r7, #8]
 8001d04:	4613      	mov	r3, r2
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	4413      	add	r3, r2
 8001d0a:	009a      	lsls	r2, r3, #2
 8001d0c:	441a      	add	r2, r3
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d16:	4b0e      	ldr	r3, [pc, #56]	; (8001d50 <LL_USART_SetBaudRate+0xb8>)
 8001d18:	fba3 0302 	umull	r0, r3, r3, r2
 8001d1c:	095b      	lsrs	r3, r3, #5
 8001d1e:	2064      	movs	r0, #100	; 0x64
 8001d20:	fb00 f303 	mul.w	r3, r0, r3
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	011b      	lsls	r3, r3, #4
 8001d28:	3332      	adds	r3, #50	; 0x32
 8001d2a:	4a09      	ldr	r2, [pc, #36]	; (8001d50 <LL_USART_SetBaudRate+0xb8>)
 8001d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8001d30:	095b      	lsrs	r3, r3, #5
 8001d32:	b29b      	uxth	r3, r3
 8001d34:	f003 030f 	and.w	r3, r3, #15
 8001d38:	b29b      	uxth	r3, r3
 8001d3a:	440b      	add	r3, r1
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	461a      	mov	r2, r3
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	609a      	str	r2, [r3, #8]
}
 8001d44:	bf00      	nop
 8001d46:	3714      	adds	r7, #20
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bc80      	pop	{r7}
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	51eb851f 	.word	0x51eb851f

08001d54 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b088      	sub	sp, #32
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8001d5e:	2301      	movs	r3, #1
 8001d60:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001d62:	2300      	movs	r3, #0
 8001d64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001d66:	6878      	ldr	r0, [r7, #4]
 8001d68:	f7ff ff5e 	bl	8001c28 <LL_USART_IsEnabled>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d145      	bne.n	8001dfe <LL_USART_Init+0xaa>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	68db      	ldr	r3, [r3, #12]
 8001d76:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001d7a:	f023 030c 	bic.w	r3, r3, #12
 8001d7e:	683a      	ldr	r2, [r7, #0]
 8001d80:	6851      	ldr	r1, [r2, #4]
 8001d82:	683a      	ldr	r2, [r7, #0]
 8001d84:	68d2      	ldr	r2, [r2, #12]
 8001d86:	4311      	orrs	r1, r2
 8001d88:	683a      	ldr	r2, [r7, #0]
 8001d8a:	6912      	ldr	r2, [r2, #16]
 8001d8c:	430a      	orrs	r2, r1
 8001d8e:	431a      	orrs	r2, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	689b      	ldr	r3, [r3, #8]
 8001d98:	4619      	mov	r1, r3
 8001d9a:	6878      	ldr	r0, [r7, #4]
 8001d9c:	f7ff ff57 	bl	8001c4e <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	695b      	ldr	r3, [r3, #20]
 8001da4:	4619      	mov	r1, r3
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f7ff ff63 	bl	8001c72 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8001dac:	f107 0308 	add.w	r3, r7, #8
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7ff fe7d 	bl	8001ab0 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4a13      	ldr	r2, [pc, #76]	; (8001e08 <LL_USART_Init+0xb4>)
 8001dba:	4293      	cmp	r3, r2
 8001dbc:	d102      	bne.n	8001dc4 <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	61bb      	str	r3, [r7, #24]
 8001dc2:	e00c      	b.n	8001dde <LL_USART_Init+0x8a>
    }
    else if (USARTx == USART2)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	4a11      	ldr	r2, [pc, #68]	; (8001e0c <LL_USART_Init+0xb8>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d102      	bne.n	8001dd2 <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001dcc:	693b      	ldr	r3, [r7, #16]
 8001dce:	61bb      	str	r3, [r7, #24]
 8001dd0:	e005      	b.n	8001dde <LL_USART_Init+0x8a>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4a0e      	ldr	r2, [pc, #56]	; (8001e10 <LL_USART_Init+0xbc>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d101      	bne.n	8001dde <LL_USART_Init+0x8a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001dde:	69bb      	ldr	r3, [r7, #24]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d00c      	beq.n	8001dfe <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d008      	beq.n	8001dfe <LL_USART_Init+0xaa>
    {
      status = SUCCESS;
 8001dec:	2300      	movs	r3, #0
 8001dee:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	461a      	mov	r2, r3
 8001df6:	69b9      	ldr	r1, [r7, #24]
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f7ff ff4d 	bl	8001c98 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001dfe:	7ffb      	ldrb	r3, [r7, #31]
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	3720      	adds	r7, #32
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40013800 	.word	0x40013800
 8001e0c:	40004400 	.word	0x40004400
 8001e10:	40004800 	.word	0x40004800

08001e14 <__errno>:
 8001e14:	4b01      	ldr	r3, [pc, #4]	; (8001e1c <__errno+0x8>)
 8001e16:	6818      	ldr	r0, [r3, #0]
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	2000000c 	.word	0x2000000c

08001e20 <__libc_init_array>:
 8001e20:	b570      	push	{r4, r5, r6, lr}
 8001e22:	2600      	movs	r6, #0
 8001e24:	4d0c      	ldr	r5, [pc, #48]	; (8001e58 <__libc_init_array+0x38>)
 8001e26:	4c0d      	ldr	r4, [pc, #52]	; (8001e5c <__libc_init_array+0x3c>)
 8001e28:	1b64      	subs	r4, r4, r5
 8001e2a:	10a4      	asrs	r4, r4, #2
 8001e2c:	42a6      	cmp	r6, r4
 8001e2e:	d109      	bne.n	8001e44 <__libc_init_array+0x24>
 8001e30:	f000 fc5c 	bl	80026ec <_init>
 8001e34:	2600      	movs	r6, #0
 8001e36:	4d0a      	ldr	r5, [pc, #40]	; (8001e60 <__libc_init_array+0x40>)
 8001e38:	4c0a      	ldr	r4, [pc, #40]	; (8001e64 <__libc_init_array+0x44>)
 8001e3a:	1b64      	subs	r4, r4, r5
 8001e3c:	10a4      	asrs	r4, r4, #2
 8001e3e:	42a6      	cmp	r6, r4
 8001e40:	d105      	bne.n	8001e4e <__libc_init_array+0x2e>
 8001e42:	bd70      	pop	{r4, r5, r6, pc}
 8001e44:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e48:	4798      	blx	r3
 8001e4a:	3601      	adds	r6, #1
 8001e4c:	e7ee      	b.n	8001e2c <__libc_init_array+0xc>
 8001e4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001e52:	4798      	blx	r3
 8001e54:	3601      	adds	r6, #1
 8001e56:	e7f2      	b.n	8001e3e <__libc_init_array+0x1e>
 8001e58:	08002770 	.word	0x08002770
 8001e5c:	08002770 	.word	0x08002770
 8001e60:	08002770 	.word	0x08002770
 8001e64:	08002774 	.word	0x08002774

08001e68 <memset>:
 8001e68:	4603      	mov	r3, r0
 8001e6a:	4402      	add	r2, r0
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d100      	bne.n	8001e72 <memset+0xa>
 8001e70:	4770      	bx	lr
 8001e72:	f803 1b01 	strb.w	r1, [r3], #1
 8001e76:	e7f9      	b.n	8001e6c <memset+0x4>

08001e78 <siprintf>:
 8001e78:	b40e      	push	{r1, r2, r3}
 8001e7a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001e7e:	b500      	push	{lr}
 8001e80:	b09c      	sub	sp, #112	; 0x70
 8001e82:	ab1d      	add	r3, sp, #116	; 0x74
 8001e84:	9002      	str	r0, [sp, #8]
 8001e86:	9006      	str	r0, [sp, #24]
 8001e88:	9107      	str	r1, [sp, #28]
 8001e8a:	9104      	str	r1, [sp, #16]
 8001e8c:	4808      	ldr	r0, [pc, #32]	; (8001eb0 <siprintf+0x38>)
 8001e8e:	4909      	ldr	r1, [pc, #36]	; (8001eb4 <siprintf+0x3c>)
 8001e90:	f853 2b04 	ldr.w	r2, [r3], #4
 8001e94:	9105      	str	r1, [sp, #20]
 8001e96:	6800      	ldr	r0, [r0, #0]
 8001e98:	a902      	add	r1, sp, #8
 8001e9a:	9301      	str	r3, [sp, #4]
 8001e9c:	f000 f868 	bl	8001f70 <_svfiprintf_r>
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	9b02      	ldr	r3, [sp, #8]
 8001ea4:	701a      	strb	r2, [r3, #0]
 8001ea6:	b01c      	add	sp, #112	; 0x70
 8001ea8:	f85d eb04 	ldr.w	lr, [sp], #4
 8001eac:	b003      	add	sp, #12
 8001eae:	4770      	bx	lr
 8001eb0:	2000000c 	.word	0x2000000c
 8001eb4:	ffff0208 	.word	0xffff0208

08001eb8 <__ssputs_r>:
 8001eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001ebc:	688e      	ldr	r6, [r1, #8]
 8001ebe:	4682      	mov	sl, r0
 8001ec0:	429e      	cmp	r6, r3
 8001ec2:	460c      	mov	r4, r1
 8001ec4:	4690      	mov	r8, r2
 8001ec6:	461f      	mov	r7, r3
 8001ec8:	d838      	bhi.n	8001f3c <__ssputs_r+0x84>
 8001eca:	898a      	ldrh	r2, [r1, #12]
 8001ecc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001ed0:	d032      	beq.n	8001f38 <__ssputs_r+0x80>
 8001ed2:	6825      	ldr	r5, [r4, #0]
 8001ed4:	6909      	ldr	r1, [r1, #16]
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	eba5 0901 	sub.w	r9, r5, r1
 8001edc:	6965      	ldr	r5, [r4, #20]
 8001ede:	444b      	add	r3, r9
 8001ee0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001ee4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8001ee8:	106d      	asrs	r5, r5, #1
 8001eea:	429d      	cmp	r5, r3
 8001eec:	bf38      	it	cc
 8001eee:	461d      	movcc	r5, r3
 8001ef0:	0553      	lsls	r3, r2, #21
 8001ef2:	d531      	bpl.n	8001f58 <__ssputs_r+0xa0>
 8001ef4:	4629      	mov	r1, r5
 8001ef6:	f000 fb53 	bl	80025a0 <_malloc_r>
 8001efa:	4606      	mov	r6, r0
 8001efc:	b950      	cbnz	r0, 8001f14 <__ssputs_r+0x5c>
 8001efe:	230c      	movs	r3, #12
 8001f00:	f04f 30ff 	mov.w	r0, #4294967295
 8001f04:	f8ca 3000 	str.w	r3, [sl]
 8001f08:	89a3      	ldrh	r3, [r4, #12]
 8001f0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f0e:	81a3      	strh	r3, [r4, #12]
 8001f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f14:	464a      	mov	r2, r9
 8001f16:	6921      	ldr	r1, [r4, #16]
 8001f18:	f000 face 	bl	80024b8 <memcpy>
 8001f1c:	89a3      	ldrh	r3, [r4, #12]
 8001f1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8001f22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f26:	81a3      	strh	r3, [r4, #12]
 8001f28:	6126      	str	r6, [r4, #16]
 8001f2a:	444e      	add	r6, r9
 8001f2c:	6026      	str	r6, [r4, #0]
 8001f2e:	463e      	mov	r6, r7
 8001f30:	6165      	str	r5, [r4, #20]
 8001f32:	eba5 0509 	sub.w	r5, r5, r9
 8001f36:	60a5      	str	r5, [r4, #8]
 8001f38:	42be      	cmp	r6, r7
 8001f3a:	d900      	bls.n	8001f3e <__ssputs_r+0x86>
 8001f3c:	463e      	mov	r6, r7
 8001f3e:	4632      	mov	r2, r6
 8001f40:	4641      	mov	r1, r8
 8001f42:	6820      	ldr	r0, [r4, #0]
 8001f44:	f000 fac6 	bl	80024d4 <memmove>
 8001f48:	68a3      	ldr	r3, [r4, #8]
 8001f4a:	6822      	ldr	r2, [r4, #0]
 8001f4c:	1b9b      	subs	r3, r3, r6
 8001f4e:	4432      	add	r2, r6
 8001f50:	2000      	movs	r0, #0
 8001f52:	60a3      	str	r3, [r4, #8]
 8001f54:	6022      	str	r2, [r4, #0]
 8001f56:	e7db      	b.n	8001f10 <__ssputs_r+0x58>
 8001f58:	462a      	mov	r2, r5
 8001f5a:	f000 fb7b 	bl	8002654 <_realloc_r>
 8001f5e:	4606      	mov	r6, r0
 8001f60:	2800      	cmp	r0, #0
 8001f62:	d1e1      	bne.n	8001f28 <__ssputs_r+0x70>
 8001f64:	4650      	mov	r0, sl
 8001f66:	6921      	ldr	r1, [r4, #16]
 8001f68:	f000 face 	bl	8002508 <_free_r>
 8001f6c:	e7c7      	b.n	8001efe <__ssputs_r+0x46>
	...

08001f70 <_svfiprintf_r>:
 8001f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f74:	4698      	mov	r8, r3
 8001f76:	898b      	ldrh	r3, [r1, #12]
 8001f78:	4607      	mov	r7, r0
 8001f7a:	061b      	lsls	r3, r3, #24
 8001f7c:	460d      	mov	r5, r1
 8001f7e:	4614      	mov	r4, r2
 8001f80:	b09d      	sub	sp, #116	; 0x74
 8001f82:	d50e      	bpl.n	8001fa2 <_svfiprintf_r+0x32>
 8001f84:	690b      	ldr	r3, [r1, #16]
 8001f86:	b963      	cbnz	r3, 8001fa2 <_svfiprintf_r+0x32>
 8001f88:	2140      	movs	r1, #64	; 0x40
 8001f8a:	f000 fb09 	bl	80025a0 <_malloc_r>
 8001f8e:	6028      	str	r0, [r5, #0]
 8001f90:	6128      	str	r0, [r5, #16]
 8001f92:	b920      	cbnz	r0, 8001f9e <_svfiprintf_r+0x2e>
 8001f94:	230c      	movs	r3, #12
 8001f96:	603b      	str	r3, [r7, #0]
 8001f98:	f04f 30ff 	mov.w	r0, #4294967295
 8001f9c:	e0d1      	b.n	8002142 <_svfiprintf_r+0x1d2>
 8001f9e:	2340      	movs	r3, #64	; 0x40
 8001fa0:	616b      	str	r3, [r5, #20]
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	9309      	str	r3, [sp, #36]	; 0x24
 8001fa6:	2320      	movs	r3, #32
 8001fa8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001fac:	2330      	movs	r3, #48	; 0x30
 8001fae:	f04f 0901 	mov.w	r9, #1
 8001fb2:	f8cd 800c 	str.w	r8, [sp, #12]
 8001fb6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800215c <_svfiprintf_r+0x1ec>
 8001fba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001fbe:	4623      	mov	r3, r4
 8001fc0:	469a      	mov	sl, r3
 8001fc2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001fc6:	b10a      	cbz	r2, 8001fcc <_svfiprintf_r+0x5c>
 8001fc8:	2a25      	cmp	r2, #37	; 0x25
 8001fca:	d1f9      	bne.n	8001fc0 <_svfiprintf_r+0x50>
 8001fcc:	ebba 0b04 	subs.w	fp, sl, r4
 8001fd0:	d00b      	beq.n	8001fea <_svfiprintf_r+0x7a>
 8001fd2:	465b      	mov	r3, fp
 8001fd4:	4622      	mov	r2, r4
 8001fd6:	4629      	mov	r1, r5
 8001fd8:	4638      	mov	r0, r7
 8001fda:	f7ff ff6d 	bl	8001eb8 <__ssputs_r>
 8001fde:	3001      	adds	r0, #1
 8001fe0:	f000 80aa 	beq.w	8002138 <_svfiprintf_r+0x1c8>
 8001fe4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001fe6:	445a      	add	r2, fp
 8001fe8:	9209      	str	r2, [sp, #36]	; 0x24
 8001fea:	f89a 3000 	ldrb.w	r3, [sl]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	f000 80a2 	beq.w	8002138 <_svfiprintf_r+0x1c8>
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	f04f 32ff 	mov.w	r2, #4294967295
 8001ffa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001ffe:	f10a 0a01 	add.w	sl, sl, #1
 8002002:	9304      	str	r3, [sp, #16]
 8002004:	9307      	str	r3, [sp, #28]
 8002006:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800200a:	931a      	str	r3, [sp, #104]	; 0x68
 800200c:	4654      	mov	r4, sl
 800200e:	2205      	movs	r2, #5
 8002010:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002014:	4851      	ldr	r0, [pc, #324]	; (800215c <_svfiprintf_r+0x1ec>)
 8002016:	f000 fa41 	bl	800249c <memchr>
 800201a:	9a04      	ldr	r2, [sp, #16]
 800201c:	b9d8      	cbnz	r0, 8002056 <_svfiprintf_r+0xe6>
 800201e:	06d0      	lsls	r0, r2, #27
 8002020:	bf44      	itt	mi
 8002022:	2320      	movmi	r3, #32
 8002024:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002028:	0711      	lsls	r1, r2, #28
 800202a:	bf44      	itt	mi
 800202c:	232b      	movmi	r3, #43	; 0x2b
 800202e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002032:	f89a 3000 	ldrb.w	r3, [sl]
 8002036:	2b2a      	cmp	r3, #42	; 0x2a
 8002038:	d015      	beq.n	8002066 <_svfiprintf_r+0xf6>
 800203a:	4654      	mov	r4, sl
 800203c:	2000      	movs	r0, #0
 800203e:	f04f 0c0a 	mov.w	ip, #10
 8002042:	9a07      	ldr	r2, [sp, #28]
 8002044:	4621      	mov	r1, r4
 8002046:	f811 3b01 	ldrb.w	r3, [r1], #1
 800204a:	3b30      	subs	r3, #48	; 0x30
 800204c:	2b09      	cmp	r3, #9
 800204e:	d94e      	bls.n	80020ee <_svfiprintf_r+0x17e>
 8002050:	b1b0      	cbz	r0, 8002080 <_svfiprintf_r+0x110>
 8002052:	9207      	str	r2, [sp, #28]
 8002054:	e014      	b.n	8002080 <_svfiprintf_r+0x110>
 8002056:	eba0 0308 	sub.w	r3, r0, r8
 800205a:	fa09 f303 	lsl.w	r3, r9, r3
 800205e:	4313      	orrs	r3, r2
 8002060:	46a2      	mov	sl, r4
 8002062:	9304      	str	r3, [sp, #16]
 8002064:	e7d2      	b.n	800200c <_svfiprintf_r+0x9c>
 8002066:	9b03      	ldr	r3, [sp, #12]
 8002068:	1d19      	adds	r1, r3, #4
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	9103      	str	r1, [sp, #12]
 800206e:	2b00      	cmp	r3, #0
 8002070:	bfbb      	ittet	lt
 8002072:	425b      	neglt	r3, r3
 8002074:	f042 0202 	orrlt.w	r2, r2, #2
 8002078:	9307      	strge	r3, [sp, #28]
 800207a:	9307      	strlt	r3, [sp, #28]
 800207c:	bfb8      	it	lt
 800207e:	9204      	strlt	r2, [sp, #16]
 8002080:	7823      	ldrb	r3, [r4, #0]
 8002082:	2b2e      	cmp	r3, #46	; 0x2e
 8002084:	d10c      	bne.n	80020a0 <_svfiprintf_r+0x130>
 8002086:	7863      	ldrb	r3, [r4, #1]
 8002088:	2b2a      	cmp	r3, #42	; 0x2a
 800208a:	d135      	bne.n	80020f8 <_svfiprintf_r+0x188>
 800208c:	9b03      	ldr	r3, [sp, #12]
 800208e:	3402      	adds	r4, #2
 8002090:	1d1a      	adds	r2, r3, #4
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	9203      	str	r2, [sp, #12]
 8002096:	2b00      	cmp	r3, #0
 8002098:	bfb8      	it	lt
 800209a:	f04f 33ff 	movlt.w	r3, #4294967295
 800209e:	9305      	str	r3, [sp, #20]
 80020a0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800216c <_svfiprintf_r+0x1fc>
 80020a4:	2203      	movs	r2, #3
 80020a6:	4650      	mov	r0, sl
 80020a8:	7821      	ldrb	r1, [r4, #0]
 80020aa:	f000 f9f7 	bl	800249c <memchr>
 80020ae:	b140      	cbz	r0, 80020c2 <_svfiprintf_r+0x152>
 80020b0:	2340      	movs	r3, #64	; 0x40
 80020b2:	eba0 000a 	sub.w	r0, r0, sl
 80020b6:	fa03 f000 	lsl.w	r0, r3, r0
 80020ba:	9b04      	ldr	r3, [sp, #16]
 80020bc:	3401      	adds	r4, #1
 80020be:	4303      	orrs	r3, r0
 80020c0:	9304      	str	r3, [sp, #16]
 80020c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80020c6:	2206      	movs	r2, #6
 80020c8:	4825      	ldr	r0, [pc, #148]	; (8002160 <_svfiprintf_r+0x1f0>)
 80020ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80020ce:	f000 f9e5 	bl	800249c <memchr>
 80020d2:	2800      	cmp	r0, #0
 80020d4:	d038      	beq.n	8002148 <_svfiprintf_r+0x1d8>
 80020d6:	4b23      	ldr	r3, [pc, #140]	; (8002164 <_svfiprintf_r+0x1f4>)
 80020d8:	bb1b      	cbnz	r3, 8002122 <_svfiprintf_r+0x1b2>
 80020da:	9b03      	ldr	r3, [sp, #12]
 80020dc:	3307      	adds	r3, #7
 80020de:	f023 0307 	bic.w	r3, r3, #7
 80020e2:	3308      	adds	r3, #8
 80020e4:	9303      	str	r3, [sp, #12]
 80020e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80020e8:	4433      	add	r3, r6
 80020ea:	9309      	str	r3, [sp, #36]	; 0x24
 80020ec:	e767      	b.n	8001fbe <_svfiprintf_r+0x4e>
 80020ee:	460c      	mov	r4, r1
 80020f0:	2001      	movs	r0, #1
 80020f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80020f6:	e7a5      	b.n	8002044 <_svfiprintf_r+0xd4>
 80020f8:	2300      	movs	r3, #0
 80020fa:	f04f 0c0a 	mov.w	ip, #10
 80020fe:	4619      	mov	r1, r3
 8002100:	3401      	adds	r4, #1
 8002102:	9305      	str	r3, [sp, #20]
 8002104:	4620      	mov	r0, r4
 8002106:	f810 2b01 	ldrb.w	r2, [r0], #1
 800210a:	3a30      	subs	r2, #48	; 0x30
 800210c:	2a09      	cmp	r2, #9
 800210e:	d903      	bls.n	8002118 <_svfiprintf_r+0x1a8>
 8002110:	2b00      	cmp	r3, #0
 8002112:	d0c5      	beq.n	80020a0 <_svfiprintf_r+0x130>
 8002114:	9105      	str	r1, [sp, #20]
 8002116:	e7c3      	b.n	80020a0 <_svfiprintf_r+0x130>
 8002118:	4604      	mov	r4, r0
 800211a:	2301      	movs	r3, #1
 800211c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002120:	e7f0      	b.n	8002104 <_svfiprintf_r+0x194>
 8002122:	ab03      	add	r3, sp, #12
 8002124:	9300      	str	r3, [sp, #0]
 8002126:	462a      	mov	r2, r5
 8002128:	4638      	mov	r0, r7
 800212a:	4b0f      	ldr	r3, [pc, #60]	; (8002168 <_svfiprintf_r+0x1f8>)
 800212c:	a904      	add	r1, sp, #16
 800212e:	f3af 8000 	nop.w
 8002132:	1c42      	adds	r2, r0, #1
 8002134:	4606      	mov	r6, r0
 8002136:	d1d6      	bne.n	80020e6 <_svfiprintf_r+0x176>
 8002138:	89ab      	ldrh	r3, [r5, #12]
 800213a:	065b      	lsls	r3, r3, #25
 800213c:	f53f af2c 	bmi.w	8001f98 <_svfiprintf_r+0x28>
 8002140:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002142:	b01d      	add	sp, #116	; 0x74
 8002144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002148:	ab03      	add	r3, sp, #12
 800214a:	9300      	str	r3, [sp, #0]
 800214c:	462a      	mov	r2, r5
 800214e:	4638      	mov	r0, r7
 8002150:	4b05      	ldr	r3, [pc, #20]	; (8002168 <_svfiprintf_r+0x1f8>)
 8002152:	a904      	add	r1, sp, #16
 8002154:	f000 f87c 	bl	8002250 <_printf_i>
 8002158:	e7eb      	b.n	8002132 <_svfiprintf_r+0x1c2>
 800215a:	bf00      	nop
 800215c:	0800273c 	.word	0x0800273c
 8002160:	08002746 	.word	0x08002746
 8002164:	00000000 	.word	0x00000000
 8002168:	08001eb9 	.word	0x08001eb9
 800216c:	08002742 	.word	0x08002742

08002170 <_printf_common>:
 8002170:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002174:	4616      	mov	r6, r2
 8002176:	4699      	mov	r9, r3
 8002178:	688a      	ldr	r2, [r1, #8]
 800217a:	690b      	ldr	r3, [r1, #16]
 800217c:	4607      	mov	r7, r0
 800217e:	4293      	cmp	r3, r2
 8002180:	bfb8      	it	lt
 8002182:	4613      	movlt	r3, r2
 8002184:	6033      	str	r3, [r6, #0]
 8002186:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800218a:	460c      	mov	r4, r1
 800218c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002190:	b10a      	cbz	r2, 8002196 <_printf_common+0x26>
 8002192:	3301      	adds	r3, #1
 8002194:	6033      	str	r3, [r6, #0]
 8002196:	6823      	ldr	r3, [r4, #0]
 8002198:	0699      	lsls	r1, r3, #26
 800219a:	bf42      	ittt	mi
 800219c:	6833      	ldrmi	r3, [r6, #0]
 800219e:	3302      	addmi	r3, #2
 80021a0:	6033      	strmi	r3, [r6, #0]
 80021a2:	6825      	ldr	r5, [r4, #0]
 80021a4:	f015 0506 	ands.w	r5, r5, #6
 80021a8:	d106      	bne.n	80021b8 <_printf_common+0x48>
 80021aa:	f104 0a19 	add.w	sl, r4, #25
 80021ae:	68e3      	ldr	r3, [r4, #12]
 80021b0:	6832      	ldr	r2, [r6, #0]
 80021b2:	1a9b      	subs	r3, r3, r2
 80021b4:	42ab      	cmp	r3, r5
 80021b6:	dc28      	bgt.n	800220a <_printf_common+0x9a>
 80021b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80021bc:	1e13      	subs	r3, r2, #0
 80021be:	6822      	ldr	r2, [r4, #0]
 80021c0:	bf18      	it	ne
 80021c2:	2301      	movne	r3, #1
 80021c4:	0692      	lsls	r2, r2, #26
 80021c6:	d42d      	bmi.n	8002224 <_printf_common+0xb4>
 80021c8:	4649      	mov	r1, r9
 80021ca:	4638      	mov	r0, r7
 80021cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80021d0:	47c0      	blx	r8
 80021d2:	3001      	adds	r0, #1
 80021d4:	d020      	beq.n	8002218 <_printf_common+0xa8>
 80021d6:	6823      	ldr	r3, [r4, #0]
 80021d8:	68e5      	ldr	r5, [r4, #12]
 80021da:	f003 0306 	and.w	r3, r3, #6
 80021de:	2b04      	cmp	r3, #4
 80021e0:	bf18      	it	ne
 80021e2:	2500      	movne	r5, #0
 80021e4:	6832      	ldr	r2, [r6, #0]
 80021e6:	f04f 0600 	mov.w	r6, #0
 80021ea:	68a3      	ldr	r3, [r4, #8]
 80021ec:	bf08      	it	eq
 80021ee:	1aad      	subeq	r5, r5, r2
 80021f0:	6922      	ldr	r2, [r4, #16]
 80021f2:	bf08      	it	eq
 80021f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80021f8:	4293      	cmp	r3, r2
 80021fa:	bfc4      	itt	gt
 80021fc:	1a9b      	subgt	r3, r3, r2
 80021fe:	18ed      	addgt	r5, r5, r3
 8002200:	341a      	adds	r4, #26
 8002202:	42b5      	cmp	r5, r6
 8002204:	d11a      	bne.n	800223c <_printf_common+0xcc>
 8002206:	2000      	movs	r0, #0
 8002208:	e008      	b.n	800221c <_printf_common+0xac>
 800220a:	2301      	movs	r3, #1
 800220c:	4652      	mov	r2, sl
 800220e:	4649      	mov	r1, r9
 8002210:	4638      	mov	r0, r7
 8002212:	47c0      	blx	r8
 8002214:	3001      	adds	r0, #1
 8002216:	d103      	bne.n	8002220 <_printf_common+0xb0>
 8002218:	f04f 30ff 	mov.w	r0, #4294967295
 800221c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002220:	3501      	adds	r5, #1
 8002222:	e7c4      	b.n	80021ae <_printf_common+0x3e>
 8002224:	2030      	movs	r0, #48	; 0x30
 8002226:	18e1      	adds	r1, r4, r3
 8002228:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800222c:	1c5a      	adds	r2, r3, #1
 800222e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002232:	4422      	add	r2, r4
 8002234:	3302      	adds	r3, #2
 8002236:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800223a:	e7c5      	b.n	80021c8 <_printf_common+0x58>
 800223c:	2301      	movs	r3, #1
 800223e:	4622      	mov	r2, r4
 8002240:	4649      	mov	r1, r9
 8002242:	4638      	mov	r0, r7
 8002244:	47c0      	blx	r8
 8002246:	3001      	adds	r0, #1
 8002248:	d0e6      	beq.n	8002218 <_printf_common+0xa8>
 800224a:	3601      	adds	r6, #1
 800224c:	e7d9      	b.n	8002202 <_printf_common+0x92>
	...

08002250 <_printf_i>:
 8002250:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002254:	460c      	mov	r4, r1
 8002256:	7e27      	ldrb	r7, [r4, #24]
 8002258:	4691      	mov	r9, r2
 800225a:	2f78      	cmp	r7, #120	; 0x78
 800225c:	4680      	mov	r8, r0
 800225e:	469a      	mov	sl, r3
 8002260:	990c      	ldr	r1, [sp, #48]	; 0x30
 8002262:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002266:	d807      	bhi.n	8002278 <_printf_i+0x28>
 8002268:	2f62      	cmp	r7, #98	; 0x62
 800226a:	d80a      	bhi.n	8002282 <_printf_i+0x32>
 800226c:	2f00      	cmp	r7, #0
 800226e:	f000 80d9 	beq.w	8002424 <_printf_i+0x1d4>
 8002272:	2f58      	cmp	r7, #88	; 0x58
 8002274:	f000 80a4 	beq.w	80023c0 <_printf_i+0x170>
 8002278:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800227c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002280:	e03a      	b.n	80022f8 <_printf_i+0xa8>
 8002282:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002286:	2b15      	cmp	r3, #21
 8002288:	d8f6      	bhi.n	8002278 <_printf_i+0x28>
 800228a:	a001      	add	r0, pc, #4	; (adr r0, 8002290 <_printf_i+0x40>)
 800228c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8002290:	080022e9 	.word	0x080022e9
 8002294:	080022fd 	.word	0x080022fd
 8002298:	08002279 	.word	0x08002279
 800229c:	08002279 	.word	0x08002279
 80022a0:	08002279 	.word	0x08002279
 80022a4:	08002279 	.word	0x08002279
 80022a8:	080022fd 	.word	0x080022fd
 80022ac:	08002279 	.word	0x08002279
 80022b0:	08002279 	.word	0x08002279
 80022b4:	08002279 	.word	0x08002279
 80022b8:	08002279 	.word	0x08002279
 80022bc:	0800240b 	.word	0x0800240b
 80022c0:	0800232d 	.word	0x0800232d
 80022c4:	080023ed 	.word	0x080023ed
 80022c8:	08002279 	.word	0x08002279
 80022cc:	08002279 	.word	0x08002279
 80022d0:	0800242d 	.word	0x0800242d
 80022d4:	08002279 	.word	0x08002279
 80022d8:	0800232d 	.word	0x0800232d
 80022dc:	08002279 	.word	0x08002279
 80022e0:	08002279 	.word	0x08002279
 80022e4:	080023f5 	.word	0x080023f5
 80022e8:	680b      	ldr	r3, [r1, #0]
 80022ea:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80022ee:	1d1a      	adds	r2, r3, #4
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	600a      	str	r2, [r1, #0]
 80022f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80022f8:	2301      	movs	r3, #1
 80022fa:	e0a4      	b.n	8002446 <_printf_i+0x1f6>
 80022fc:	6825      	ldr	r5, [r4, #0]
 80022fe:	6808      	ldr	r0, [r1, #0]
 8002300:	062e      	lsls	r6, r5, #24
 8002302:	f100 0304 	add.w	r3, r0, #4
 8002306:	d50a      	bpl.n	800231e <_printf_i+0xce>
 8002308:	6805      	ldr	r5, [r0, #0]
 800230a:	600b      	str	r3, [r1, #0]
 800230c:	2d00      	cmp	r5, #0
 800230e:	da03      	bge.n	8002318 <_printf_i+0xc8>
 8002310:	232d      	movs	r3, #45	; 0x2d
 8002312:	426d      	negs	r5, r5
 8002314:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002318:	230a      	movs	r3, #10
 800231a:	485e      	ldr	r0, [pc, #376]	; (8002494 <_printf_i+0x244>)
 800231c:	e019      	b.n	8002352 <_printf_i+0x102>
 800231e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8002322:	6805      	ldr	r5, [r0, #0]
 8002324:	600b      	str	r3, [r1, #0]
 8002326:	bf18      	it	ne
 8002328:	b22d      	sxthne	r5, r5
 800232a:	e7ef      	b.n	800230c <_printf_i+0xbc>
 800232c:	680b      	ldr	r3, [r1, #0]
 800232e:	6825      	ldr	r5, [r4, #0]
 8002330:	1d18      	adds	r0, r3, #4
 8002332:	6008      	str	r0, [r1, #0]
 8002334:	0628      	lsls	r0, r5, #24
 8002336:	d501      	bpl.n	800233c <_printf_i+0xec>
 8002338:	681d      	ldr	r5, [r3, #0]
 800233a:	e002      	b.n	8002342 <_printf_i+0xf2>
 800233c:	0669      	lsls	r1, r5, #25
 800233e:	d5fb      	bpl.n	8002338 <_printf_i+0xe8>
 8002340:	881d      	ldrh	r5, [r3, #0]
 8002342:	2f6f      	cmp	r7, #111	; 0x6f
 8002344:	bf0c      	ite	eq
 8002346:	2308      	moveq	r3, #8
 8002348:	230a      	movne	r3, #10
 800234a:	4852      	ldr	r0, [pc, #328]	; (8002494 <_printf_i+0x244>)
 800234c:	2100      	movs	r1, #0
 800234e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002352:	6866      	ldr	r6, [r4, #4]
 8002354:	2e00      	cmp	r6, #0
 8002356:	bfa8      	it	ge
 8002358:	6821      	ldrge	r1, [r4, #0]
 800235a:	60a6      	str	r6, [r4, #8]
 800235c:	bfa4      	itt	ge
 800235e:	f021 0104 	bicge.w	r1, r1, #4
 8002362:	6021      	strge	r1, [r4, #0]
 8002364:	b90d      	cbnz	r5, 800236a <_printf_i+0x11a>
 8002366:	2e00      	cmp	r6, #0
 8002368:	d04d      	beq.n	8002406 <_printf_i+0x1b6>
 800236a:	4616      	mov	r6, r2
 800236c:	fbb5 f1f3 	udiv	r1, r5, r3
 8002370:	fb03 5711 	mls	r7, r3, r1, r5
 8002374:	5dc7      	ldrb	r7, [r0, r7]
 8002376:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800237a:	462f      	mov	r7, r5
 800237c:	42bb      	cmp	r3, r7
 800237e:	460d      	mov	r5, r1
 8002380:	d9f4      	bls.n	800236c <_printf_i+0x11c>
 8002382:	2b08      	cmp	r3, #8
 8002384:	d10b      	bne.n	800239e <_printf_i+0x14e>
 8002386:	6823      	ldr	r3, [r4, #0]
 8002388:	07df      	lsls	r7, r3, #31
 800238a:	d508      	bpl.n	800239e <_printf_i+0x14e>
 800238c:	6923      	ldr	r3, [r4, #16]
 800238e:	6861      	ldr	r1, [r4, #4]
 8002390:	4299      	cmp	r1, r3
 8002392:	bfde      	ittt	le
 8002394:	2330      	movle	r3, #48	; 0x30
 8002396:	f806 3c01 	strble.w	r3, [r6, #-1]
 800239a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800239e:	1b92      	subs	r2, r2, r6
 80023a0:	6122      	str	r2, [r4, #16]
 80023a2:	464b      	mov	r3, r9
 80023a4:	4621      	mov	r1, r4
 80023a6:	4640      	mov	r0, r8
 80023a8:	f8cd a000 	str.w	sl, [sp]
 80023ac:	aa03      	add	r2, sp, #12
 80023ae:	f7ff fedf 	bl	8002170 <_printf_common>
 80023b2:	3001      	adds	r0, #1
 80023b4:	d14c      	bne.n	8002450 <_printf_i+0x200>
 80023b6:	f04f 30ff 	mov.w	r0, #4294967295
 80023ba:	b004      	add	sp, #16
 80023bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80023c0:	4834      	ldr	r0, [pc, #208]	; (8002494 <_printf_i+0x244>)
 80023c2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80023c6:	680e      	ldr	r6, [r1, #0]
 80023c8:	6823      	ldr	r3, [r4, #0]
 80023ca:	f856 5b04 	ldr.w	r5, [r6], #4
 80023ce:	061f      	lsls	r7, r3, #24
 80023d0:	600e      	str	r6, [r1, #0]
 80023d2:	d514      	bpl.n	80023fe <_printf_i+0x1ae>
 80023d4:	07d9      	lsls	r1, r3, #31
 80023d6:	bf44      	itt	mi
 80023d8:	f043 0320 	orrmi.w	r3, r3, #32
 80023dc:	6023      	strmi	r3, [r4, #0]
 80023de:	b91d      	cbnz	r5, 80023e8 <_printf_i+0x198>
 80023e0:	6823      	ldr	r3, [r4, #0]
 80023e2:	f023 0320 	bic.w	r3, r3, #32
 80023e6:	6023      	str	r3, [r4, #0]
 80023e8:	2310      	movs	r3, #16
 80023ea:	e7af      	b.n	800234c <_printf_i+0xfc>
 80023ec:	6823      	ldr	r3, [r4, #0]
 80023ee:	f043 0320 	orr.w	r3, r3, #32
 80023f2:	6023      	str	r3, [r4, #0]
 80023f4:	2378      	movs	r3, #120	; 0x78
 80023f6:	4828      	ldr	r0, [pc, #160]	; (8002498 <_printf_i+0x248>)
 80023f8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80023fc:	e7e3      	b.n	80023c6 <_printf_i+0x176>
 80023fe:	065e      	lsls	r6, r3, #25
 8002400:	bf48      	it	mi
 8002402:	b2ad      	uxthmi	r5, r5
 8002404:	e7e6      	b.n	80023d4 <_printf_i+0x184>
 8002406:	4616      	mov	r6, r2
 8002408:	e7bb      	b.n	8002382 <_printf_i+0x132>
 800240a:	680b      	ldr	r3, [r1, #0]
 800240c:	6826      	ldr	r6, [r4, #0]
 800240e:	1d1d      	adds	r5, r3, #4
 8002410:	6960      	ldr	r0, [r4, #20]
 8002412:	600d      	str	r5, [r1, #0]
 8002414:	0635      	lsls	r5, r6, #24
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	d501      	bpl.n	800241e <_printf_i+0x1ce>
 800241a:	6018      	str	r0, [r3, #0]
 800241c:	e002      	b.n	8002424 <_printf_i+0x1d4>
 800241e:	0671      	lsls	r1, r6, #25
 8002420:	d5fb      	bpl.n	800241a <_printf_i+0x1ca>
 8002422:	8018      	strh	r0, [r3, #0]
 8002424:	2300      	movs	r3, #0
 8002426:	4616      	mov	r6, r2
 8002428:	6123      	str	r3, [r4, #16]
 800242a:	e7ba      	b.n	80023a2 <_printf_i+0x152>
 800242c:	680b      	ldr	r3, [r1, #0]
 800242e:	1d1a      	adds	r2, r3, #4
 8002430:	600a      	str	r2, [r1, #0]
 8002432:	681e      	ldr	r6, [r3, #0]
 8002434:	2100      	movs	r1, #0
 8002436:	4630      	mov	r0, r6
 8002438:	6862      	ldr	r2, [r4, #4]
 800243a:	f000 f82f 	bl	800249c <memchr>
 800243e:	b108      	cbz	r0, 8002444 <_printf_i+0x1f4>
 8002440:	1b80      	subs	r0, r0, r6
 8002442:	6060      	str	r0, [r4, #4]
 8002444:	6863      	ldr	r3, [r4, #4]
 8002446:	6123      	str	r3, [r4, #16]
 8002448:	2300      	movs	r3, #0
 800244a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800244e:	e7a8      	b.n	80023a2 <_printf_i+0x152>
 8002450:	4632      	mov	r2, r6
 8002452:	4649      	mov	r1, r9
 8002454:	4640      	mov	r0, r8
 8002456:	6923      	ldr	r3, [r4, #16]
 8002458:	47d0      	blx	sl
 800245a:	3001      	adds	r0, #1
 800245c:	d0ab      	beq.n	80023b6 <_printf_i+0x166>
 800245e:	6823      	ldr	r3, [r4, #0]
 8002460:	079b      	lsls	r3, r3, #30
 8002462:	d413      	bmi.n	800248c <_printf_i+0x23c>
 8002464:	68e0      	ldr	r0, [r4, #12]
 8002466:	9b03      	ldr	r3, [sp, #12]
 8002468:	4298      	cmp	r0, r3
 800246a:	bfb8      	it	lt
 800246c:	4618      	movlt	r0, r3
 800246e:	e7a4      	b.n	80023ba <_printf_i+0x16a>
 8002470:	2301      	movs	r3, #1
 8002472:	4632      	mov	r2, r6
 8002474:	4649      	mov	r1, r9
 8002476:	4640      	mov	r0, r8
 8002478:	47d0      	blx	sl
 800247a:	3001      	adds	r0, #1
 800247c:	d09b      	beq.n	80023b6 <_printf_i+0x166>
 800247e:	3501      	adds	r5, #1
 8002480:	68e3      	ldr	r3, [r4, #12]
 8002482:	9903      	ldr	r1, [sp, #12]
 8002484:	1a5b      	subs	r3, r3, r1
 8002486:	42ab      	cmp	r3, r5
 8002488:	dcf2      	bgt.n	8002470 <_printf_i+0x220>
 800248a:	e7eb      	b.n	8002464 <_printf_i+0x214>
 800248c:	2500      	movs	r5, #0
 800248e:	f104 0619 	add.w	r6, r4, #25
 8002492:	e7f5      	b.n	8002480 <_printf_i+0x230>
 8002494:	0800274d 	.word	0x0800274d
 8002498:	0800275e 	.word	0x0800275e

0800249c <memchr>:
 800249c:	4603      	mov	r3, r0
 800249e:	b510      	push	{r4, lr}
 80024a0:	b2c9      	uxtb	r1, r1
 80024a2:	4402      	add	r2, r0
 80024a4:	4293      	cmp	r3, r2
 80024a6:	4618      	mov	r0, r3
 80024a8:	d101      	bne.n	80024ae <memchr+0x12>
 80024aa:	2000      	movs	r0, #0
 80024ac:	e003      	b.n	80024b6 <memchr+0x1a>
 80024ae:	7804      	ldrb	r4, [r0, #0]
 80024b0:	3301      	adds	r3, #1
 80024b2:	428c      	cmp	r4, r1
 80024b4:	d1f6      	bne.n	80024a4 <memchr+0x8>
 80024b6:	bd10      	pop	{r4, pc}

080024b8 <memcpy>:
 80024b8:	440a      	add	r2, r1
 80024ba:	4291      	cmp	r1, r2
 80024bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80024c0:	d100      	bne.n	80024c4 <memcpy+0xc>
 80024c2:	4770      	bx	lr
 80024c4:	b510      	push	{r4, lr}
 80024c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80024ca:	4291      	cmp	r1, r2
 80024cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80024d0:	d1f9      	bne.n	80024c6 <memcpy+0xe>
 80024d2:	bd10      	pop	{r4, pc}

080024d4 <memmove>:
 80024d4:	4288      	cmp	r0, r1
 80024d6:	b510      	push	{r4, lr}
 80024d8:	eb01 0402 	add.w	r4, r1, r2
 80024dc:	d902      	bls.n	80024e4 <memmove+0x10>
 80024de:	4284      	cmp	r4, r0
 80024e0:	4623      	mov	r3, r4
 80024e2:	d807      	bhi.n	80024f4 <memmove+0x20>
 80024e4:	1e43      	subs	r3, r0, #1
 80024e6:	42a1      	cmp	r1, r4
 80024e8:	d008      	beq.n	80024fc <memmove+0x28>
 80024ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 80024ee:	f803 2f01 	strb.w	r2, [r3, #1]!
 80024f2:	e7f8      	b.n	80024e6 <memmove+0x12>
 80024f4:	4601      	mov	r1, r0
 80024f6:	4402      	add	r2, r0
 80024f8:	428a      	cmp	r2, r1
 80024fa:	d100      	bne.n	80024fe <memmove+0x2a>
 80024fc:	bd10      	pop	{r4, pc}
 80024fe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002502:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002506:	e7f7      	b.n	80024f8 <memmove+0x24>

08002508 <_free_r>:
 8002508:	b538      	push	{r3, r4, r5, lr}
 800250a:	4605      	mov	r5, r0
 800250c:	2900      	cmp	r1, #0
 800250e:	d043      	beq.n	8002598 <_free_r+0x90>
 8002510:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002514:	1f0c      	subs	r4, r1, #4
 8002516:	2b00      	cmp	r3, #0
 8002518:	bfb8      	it	lt
 800251a:	18e4      	addlt	r4, r4, r3
 800251c:	f000 f8d0 	bl	80026c0 <__malloc_lock>
 8002520:	4a1e      	ldr	r2, [pc, #120]	; (800259c <_free_r+0x94>)
 8002522:	6813      	ldr	r3, [r2, #0]
 8002524:	4610      	mov	r0, r2
 8002526:	b933      	cbnz	r3, 8002536 <_free_r+0x2e>
 8002528:	6063      	str	r3, [r4, #4]
 800252a:	6014      	str	r4, [r2, #0]
 800252c:	4628      	mov	r0, r5
 800252e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002532:	f000 b8cb 	b.w	80026cc <__malloc_unlock>
 8002536:	42a3      	cmp	r3, r4
 8002538:	d90a      	bls.n	8002550 <_free_r+0x48>
 800253a:	6821      	ldr	r1, [r4, #0]
 800253c:	1862      	adds	r2, r4, r1
 800253e:	4293      	cmp	r3, r2
 8002540:	bf01      	itttt	eq
 8002542:	681a      	ldreq	r2, [r3, #0]
 8002544:	685b      	ldreq	r3, [r3, #4]
 8002546:	1852      	addeq	r2, r2, r1
 8002548:	6022      	streq	r2, [r4, #0]
 800254a:	6063      	str	r3, [r4, #4]
 800254c:	6004      	str	r4, [r0, #0]
 800254e:	e7ed      	b.n	800252c <_free_r+0x24>
 8002550:	461a      	mov	r2, r3
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	b10b      	cbz	r3, 800255a <_free_r+0x52>
 8002556:	42a3      	cmp	r3, r4
 8002558:	d9fa      	bls.n	8002550 <_free_r+0x48>
 800255a:	6811      	ldr	r1, [r2, #0]
 800255c:	1850      	adds	r0, r2, r1
 800255e:	42a0      	cmp	r0, r4
 8002560:	d10b      	bne.n	800257a <_free_r+0x72>
 8002562:	6820      	ldr	r0, [r4, #0]
 8002564:	4401      	add	r1, r0
 8002566:	1850      	adds	r0, r2, r1
 8002568:	4283      	cmp	r3, r0
 800256a:	6011      	str	r1, [r2, #0]
 800256c:	d1de      	bne.n	800252c <_free_r+0x24>
 800256e:	6818      	ldr	r0, [r3, #0]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	4401      	add	r1, r0
 8002574:	6011      	str	r1, [r2, #0]
 8002576:	6053      	str	r3, [r2, #4]
 8002578:	e7d8      	b.n	800252c <_free_r+0x24>
 800257a:	d902      	bls.n	8002582 <_free_r+0x7a>
 800257c:	230c      	movs	r3, #12
 800257e:	602b      	str	r3, [r5, #0]
 8002580:	e7d4      	b.n	800252c <_free_r+0x24>
 8002582:	6820      	ldr	r0, [r4, #0]
 8002584:	1821      	adds	r1, r4, r0
 8002586:	428b      	cmp	r3, r1
 8002588:	bf01      	itttt	eq
 800258a:	6819      	ldreq	r1, [r3, #0]
 800258c:	685b      	ldreq	r3, [r3, #4]
 800258e:	1809      	addeq	r1, r1, r0
 8002590:	6021      	streq	r1, [r4, #0]
 8002592:	6063      	str	r3, [r4, #4]
 8002594:	6054      	str	r4, [r2, #4]
 8002596:	e7c9      	b.n	800252c <_free_r+0x24>
 8002598:	bd38      	pop	{r3, r4, r5, pc}
 800259a:	bf00      	nop
 800259c:	20000090 	.word	0x20000090

080025a0 <_malloc_r>:
 80025a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025a2:	1ccd      	adds	r5, r1, #3
 80025a4:	f025 0503 	bic.w	r5, r5, #3
 80025a8:	3508      	adds	r5, #8
 80025aa:	2d0c      	cmp	r5, #12
 80025ac:	bf38      	it	cc
 80025ae:	250c      	movcc	r5, #12
 80025b0:	2d00      	cmp	r5, #0
 80025b2:	4606      	mov	r6, r0
 80025b4:	db01      	blt.n	80025ba <_malloc_r+0x1a>
 80025b6:	42a9      	cmp	r1, r5
 80025b8:	d903      	bls.n	80025c2 <_malloc_r+0x22>
 80025ba:	230c      	movs	r3, #12
 80025bc:	6033      	str	r3, [r6, #0]
 80025be:	2000      	movs	r0, #0
 80025c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025c2:	f000 f87d 	bl	80026c0 <__malloc_lock>
 80025c6:	4921      	ldr	r1, [pc, #132]	; (800264c <_malloc_r+0xac>)
 80025c8:	680a      	ldr	r2, [r1, #0]
 80025ca:	4614      	mov	r4, r2
 80025cc:	b99c      	cbnz	r4, 80025f6 <_malloc_r+0x56>
 80025ce:	4f20      	ldr	r7, [pc, #128]	; (8002650 <_malloc_r+0xb0>)
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	b923      	cbnz	r3, 80025de <_malloc_r+0x3e>
 80025d4:	4621      	mov	r1, r4
 80025d6:	4630      	mov	r0, r6
 80025d8:	f000 f862 	bl	80026a0 <_sbrk_r>
 80025dc:	6038      	str	r0, [r7, #0]
 80025de:	4629      	mov	r1, r5
 80025e0:	4630      	mov	r0, r6
 80025e2:	f000 f85d 	bl	80026a0 <_sbrk_r>
 80025e6:	1c43      	adds	r3, r0, #1
 80025e8:	d123      	bne.n	8002632 <_malloc_r+0x92>
 80025ea:	230c      	movs	r3, #12
 80025ec:	4630      	mov	r0, r6
 80025ee:	6033      	str	r3, [r6, #0]
 80025f0:	f000 f86c 	bl	80026cc <__malloc_unlock>
 80025f4:	e7e3      	b.n	80025be <_malloc_r+0x1e>
 80025f6:	6823      	ldr	r3, [r4, #0]
 80025f8:	1b5b      	subs	r3, r3, r5
 80025fa:	d417      	bmi.n	800262c <_malloc_r+0x8c>
 80025fc:	2b0b      	cmp	r3, #11
 80025fe:	d903      	bls.n	8002608 <_malloc_r+0x68>
 8002600:	6023      	str	r3, [r4, #0]
 8002602:	441c      	add	r4, r3
 8002604:	6025      	str	r5, [r4, #0]
 8002606:	e004      	b.n	8002612 <_malloc_r+0x72>
 8002608:	6863      	ldr	r3, [r4, #4]
 800260a:	42a2      	cmp	r2, r4
 800260c:	bf0c      	ite	eq
 800260e:	600b      	streq	r3, [r1, #0]
 8002610:	6053      	strne	r3, [r2, #4]
 8002612:	4630      	mov	r0, r6
 8002614:	f000 f85a 	bl	80026cc <__malloc_unlock>
 8002618:	f104 000b 	add.w	r0, r4, #11
 800261c:	1d23      	adds	r3, r4, #4
 800261e:	f020 0007 	bic.w	r0, r0, #7
 8002622:	1ac2      	subs	r2, r0, r3
 8002624:	d0cc      	beq.n	80025c0 <_malloc_r+0x20>
 8002626:	1a1b      	subs	r3, r3, r0
 8002628:	50a3      	str	r3, [r4, r2]
 800262a:	e7c9      	b.n	80025c0 <_malloc_r+0x20>
 800262c:	4622      	mov	r2, r4
 800262e:	6864      	ldr	r4, [r4, #4]
 8002630:	e7cc      	b.n	80025cc <_malloc_r+0x2c>
 8002632:	1cc4      	adds	r4, r0, #3
 8002634:	f024 0403 	bic.w	r4, r4, #3
 8002638:	42a0      	cmp	r0, r4
 800263a:	d0e3      	beq.n	8002604 <_malloc_r+0x64>
 800263c:	1a21      	subs	r1, r4, r0
 800263e:	4630      	mov	r0, r6
 8002640:	f000 f82e 	bl	80026a0 <_sbrk_r>
 8002644:	3001      	adds	r0, #1
 8002646:	d1dd      	bne.n	8002604 <_malloc_r+0x64>
 8002648:	e7cf      	b.n	80025ea <_malloc_r+0x4a>
 800264a:	bf00      	nop
 800264c:	20000090 	.word	0x20000090
 8002650:	20000094 	.word	0x20000094

08002654 <_realloc_r>:
 8002654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002656:	4607      	mov	r7, r0
 8002658:	4614      	mov	r4, r2
 800265a:	460e      	mov	r6, r1
 800265c:	b921      	cbnz	r1, 8002668 <_realloc_r+0x14>
 800265e:	4611      	mov	r1, r2
 8002660:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002664:	f7ff bf9c 	b.w	80025a0 <_malloc_r>
 8002668:	b922      	cbnz	r2, 8002674 <_realloc_r+0x20>
 800266a:	f7ff ff4d 	bl	8002508 <_free_r>
 800266e:	4625      	mov	r5, r4
 8002670:	4628      	mov	r0, r5
 8002672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002674:	f000 f830 	bl	80026d8 <_malloc_usable_size_r>
 8002678:	42a0      	cmp	r0, r4
 800267a:	d20f      	bcs.n	800269c <_realloc_r+0x48>
 800267c:	4621      	mov	r1, r4
 800267e:	4638      	mov	r0, r7
 8002680:	f7ff ff8e 	bl	80025a0 <_malloc_r>
 8002684:	4605      	mov	r5, r0
 8002686:	2800      	cmp	r0, #0
 8002688:	d0f2      	beq.n	8002670 <_realloc_r+0x1c>
 800268a:	4631      	mov	r1, r6
 800268c:	4622      	mov	r2, r4
 800268e:	f7ff ff13 	bl	80024b8 <memcpy>
 8002692:	4631      	mov	r1, r6
 8002694:	4638      	mov	r0, r7
 8002696:	f7ff ff37 	bl	8002508 <_free_r>
 800269a:	e7e9      	b.n	8002670 <_realloc_r+0x1c>
 800269c:	4635      	mov	r5, r6
 800269e:	e7e7      	b.n	8002670 <_realloc_r+0x1c>

080026a0 <_sbrk_r>:
 80026a0:	b538      	push	{r3, r4, r5, lr}
 80026a2:	2300      	movs	r3, #0
 80026a4:	4d05      	ldr	r5, [pc, #20]	; (80026bc <_sbrk_r+0x1c>)
 80026a6:	4604      	mov	r4, r0
 80026a8:	4608      	mov	r0, r1
 80026aa:	602b      	str	r3, [r5, #0]
 80026ac:	f7fd ffd8 	bl	8000660 <_sbrk>
 80026b0:	1c43      	adds	r3, r0, #1
 80026b2:	d102      	bne.n	80026ba <_sbrk_r+0x1a>
 80026b4:	682b      	ldr	r3, [r5, #0]
 80026b6:	b103      	cbz	r3, 80026ba <_sbrk_r+0x1a>
 80026b8:	6023      	str	r3, [r4, #0]
 80026ba:	bd38      	pop	{r3, r4, r5, pc}
 80026bc:	200000c4 	.word	0x200000c4

080026c0 <__malloc_lock>:
 80026c0:	4801      	ldr	r0, [pc, #4]	; (80026c8 <__malloc_lock+0x8>)
 80026c2:	f000 b811 	b.w	80026e8 <__retarget_lock_acquire_recursive>
 80026c6:	bf00      	nop
 80026c8:	200000cc 	.word	0x200000cc

080026cc <__malloc_unlock>:
 80026cc:	4801      	ldr	r0, [pc, #4]	; (80026d4 <__malloc_unlock+0x8>)
 80026ce:	f000 b80c 	b.w	80026ea <__retarget_lock_release_recursive>
 80026d2:	bf00      	nop
 80026d4:	200000cc 	.word	0x200000cc

080026d8 <_malloc_usable_size_r>:
 80026d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80026dc:	1f18      	subs	r0, r3, #4
 80026de:	2b00      	cmp	r3, #0
 80026e0:	bfbc      	itt	lt
 80026e2:	580b      	ldrlt	r3, [r1, r0]
 80026e4:	18c0      	addlt	r0, r0, r3
 80026e6:	4770      	bx	lr

080026e8 <__retarget_lock_acquire_recursive>:
 80026e8:	4770      	bx	lr

080026ea <__retarget_lock_release_recursive>:
 80026ea:	4770      	bx	lr

080026ec <_init>:
 80026ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026ee:	bf00      	nop
 80026f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026f2:	bc08      	pop	{r3}
 80026f4:	469e      	mov	lr, r3
 80026f6:	4770      	bx	lr

080026f8 <_fini>:
 80026f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026fa:	bf00      	nop
 80026fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026fe:	bc08      	pop	{r3}
 8002700:	469e      	mov	lr, r3
 8002702:	4770      	bx	lr
