var __xr_tmp = [
"#<a class=\"id\" href=\"#ifndef\">ifndef</a> <a class=\"id\" href=\"#_ASM_X86_MSR_INDEX_H\">_ASM_X86_MSR_INDEX_H</a>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#_ASM_X86_MSR_INDEX_H\">_ASM_X86_MSR_INDEX_H</a>", 
"", 
"<span class=\"comment\">/* CPU model specific register (MSR) numbers */</span>", 
"", 
"<span class=\"comment\">/* x86-64 specific MSRs */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_EFER\">MSR_EFER</a><span class=\"ts\"/><span class=\"ts\"/>0xc0000080 <span class=\"comment\">/* extended feature register */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_STAR\">MSR_STAR</a><span class=\"ts\"/><span class=\"ts\"/>0xc0000081 <span class=\"comment\">/* legacy mode SYSCALL target */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_LSTAR\">MSR_LSTAR</a><span class=\"ts\"/><span class=\"ts\"/>0xc0000082 <span class=\"comment\">/* long mode SYSCALL target */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_CSTAR\">MSR_CSTAR</a><span class=\"ts\"/><span class=\"ts\"/>0xc0000083 <span class=\"comment\">/* compat mode SYSCALL target */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_SYSCALL_MASK\">MSR_SYSCALL_MASK</a><span class=\"ts\"/>0xc0000084 <span class=\"comment\">/* EFLAGS mask for syscall */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_FS_BASE\">MSR_FS_BASE</a><span class=\"ts\"/><span class=\"ts\"/>0xc0000100 <span class=\"comment\">/* 64bit FS base */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_GS_BASE\">MSR_GS_BASE</a><span class=\"ts\"/><span class=\"ts\"/>0xc0000101 <span class=\"comment\">/* 64bit GS base */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_KERNEL_GS_BASE\">MSR_KERNEL_GS_BASE</a><span class=\"ts\"/>0xc0000102 <span class=\"comment\">/* SwapGS GS shadow */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_TSC_AUX\">MSR_TSC_AUX</a><span class=\"ts\"/><span class=\"ts\"/>0xc0000103 <span class=\"comment\">/* Auxiliary TSC */</span>", 
"", 
"<span class=\"comment\">/* EFER bits: */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#_EFER_SCE\">_EFER_SCE</a><span class=\"ts\"/><span class=\"ts\"/>0  <span class=\"comment\">/* SYSCALL/SYSRET */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#_EFER_LME\">_EFER_LME</a><span class=\"ts\"/><span class=\"ts\"/>8  <span class=\"comment\">/* Long mode enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#_EFER_LMA\">_EFER_LMA</a><span class=\"ts\"/><span class=\"ts\"/>10 <span class=\"comment\">/* Long mode active (read-only) */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#_EFER_NX\">_EFER_NX</a><span class=\"ts\"/><span class=\"ts\"/>11 <span class=\"comment\">/* No execute enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#_EFER_SVME\">_EFER_SVME</a><span class=\"ts\"/><span class=\"ts\"/>12 <span class=\"comment\">/* Enable virtualization */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#_EFER_LMSLE\">_EFER_LMSLE</a><span class=\"ts\"/><span class=\"ts\"/>13 <span class=\"comment\">/* Long Mode Segment Limit Enable */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#_EFER_FFXSR\">_EFER_FFXSR</a><span class=\"ts\"/><span class=\"ts\"/>14 <span class=\"comment\">/* Enable Fast FXSAVE/FXRSTOR */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#EFER_SCE\">EFER_SCE</a><span class=\"ts\"/><span class=\"ts\"/>(1<<<a class=\"id\" href=\"#_EFER_SCE\">_EFER_SCE</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#EFER_LME\">EFER_LME</a><span class=\"ts\"/><span class=\"ts\"/>(1<<<a class=\"id\" href=\"#_EFER_LME\">_EFER_LME</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#EFER_LMA\">EFER_LMA</a><span class=\"ts\"/><span class=\"ts\"/>(1<<<a class=\"id\" href=\"#_EFER_LMA\">_EFER_LMA</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#EFER_NX\">EFER_NX</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1<<<a class=\"id\" href=\"#_EFER_NX\">_EFER_NX</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#EFER_SVME\">EFER_SVME</a><span class=\"ts\"/><span class=\"ts\"/>(1<<<a class=\"id\" href=\"#_EFER_SVME\">_EFER_SVME</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#EFER_LMSLE\">EFER_LMSLE</a><span class=\"ts\"/><span class=\"ts\"/>(1<<<a class=\"id\" href=\"#_EFER_LMSLE\">_EFER_LMSLE</a>)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#EFER_FFXSR\">EFER_FFXSR</a><span class=\"ts\"/><span class=\"ts\"/>(1<<<a class=\"id\" href=\"#_EFER_FFXSR\">_EFER_FFXSR</a>)", 
"", 
"<span class=\"comment\">/* Intel MSRs. Some also available on other CPUs */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_PERFCTR0\">MSR_IA32_PERFCTR0</a><span class=\"ts\"/><span class=\"ts\"/>0x000000c1", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_PERFCTR1\">MSR_IA32_PERFCTR1</a><span class=\"ts\"/><span class=\"ts\"/>0x000000c2", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_FSB_FREQ\">MSR_FSB_FREQ</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x000000cd", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_MTRRcap\">MSR_MTRRcap</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x000000fe", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_BBL_CR_CTL\">MSR_IA32_BBL_CR_CTL</a><span class=\"ts\"/><span class=\"ts\"/>0x00000119", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_SYSENTER_CS\">MSR_IA32_SYSENTER_CS</a><span class=\"ts\"/><span class=\"ts\"/>0x00000174", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_SYSENTER_ESP\">MSR_IA32_SYSENTER_ESP</a><span class=\"ts\"/><span class=\"ts\"/>0x00000175", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_SYSENTER_EIP\">MSR_IA32_SYSENTER_EIP</a><span class=\"ts\"/><span class=\"ts\"/>0x00000176", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCG_CAP\">MSR_IA32_MCG_CAP</a><span class=\"ts\"/><span class=\"ts\"/>0x00000179", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCG_STATUS\">MSR_IA32_MCG_STATUS</a><span class=\"ts\"/><span class=\"ts\"/>0x0000017a", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCG_CTL\">MSR_IA32_MCG_CTL</a><span class=\"ts\"/><span class=\"ts\"/>0x0000017b", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_PEBS_ENABLE\">MSR_IA32_PEBS_ENABLE</a><span class=\"ts\"/><span class=\"ts\"/>0x000003f1", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_DS_AREA\">MSR_IA32_DS_AREA</a><span class=\"ts\"/><span class=\"ts\"/>0x00000600", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_PERF_CAPABILITIES\">MSR_IA32_PERF_CAPABILITIES</a><span class=\"ts\"/>0x00000345", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_MTRRfix64K_00000\">MSR_MTRRfix64K_00000</a><span class=\"ts\"/><span class=\"ts\"/>0x00000250", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_MTRRfix16K_80000\">MSR_MTRRfix16K_80000</a><span class=\"ts\"/><span class=\"ts\"/>0x00000258", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_MTRRfix16K_A0000\">MSR_MTRRfix16K_A0000</a><span class=\"ts\"/><span class=\"ts\"/>0x00000259", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_MTRRfix4K_C0000\">MSR_MTRRfix4K_C0000</a><span class=\"ts\"/><span class=\"ts\"/>0x00000268", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_MTRRfix4K_C8000\">MSR_MTRRfix4K_C8000</a><span class=\"ts\"/><span class=\"ts\"/>0x00000269", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_MTRRfix4K_D0000\">MSR_MTRRfix4K_D0000</a><span class=\"ts\"/><span class=\"ts\"/>0x0000026a", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_MTRRfix4K_D8000\">MSR_MTRRfix4K_D8000</a><span class=\"ts\"/><span class=\"ts\"/>0x0000026b", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_MTRRfix4K_E0000\">MSR_MTRRfix4K_E0000</a><span class=\"ts\"/><span class=\"ts\"/>0x0000026c", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_MTRRfix4K_E8000\">MSR_MTRRfix4K_E8000</a><span class=\"ts\"/><span class=\"ts\"/>0x0000026d", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_MTRRfix4K_F0000\">MSR_MTRRfix4K_F0000</a><span class=\"ts\"/><span class=\"ts\"/>0x0000026e", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_MTRRfix4K_F8000\">MSR_MTRRfix4K_F8000</a><span class=\"ts\"/><span class=\"ts\"/>0x0000026f", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_MTRRdefType\">MSR_MTRRdefType</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x000002ff", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_CR_PAT\">MSR_IA32_CR_PAT</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000277", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_DEBUGCTLMSR\">MSR_IA32_DEBUGCTLMSR</a><span class=\"ts\"/><span class=\"ts\"/>0x000001d9", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_LASTBRANCHFROMIP\">MSR_IA32_LASTBRANCHFROMIP</a><span class=\"ts\"/>0x000001db", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_LASTBRANCHTOIP\">MSR_IA32_LASTBRANCHTOIP</a><span class=\"ts\"/><span class=\"ts\"/>0x000001dc", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_LASTINTFROMIP\">MSR_IA32_LASTINTFROMIP</a><span class=\"ts\"/><span class=\"ts\"/>0x000001dd", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_LASTINTTOIP\">MSR_IA32_LASTINTTOIP</a><span class=\"ts\"/><span class=\"ts\"/>0x000001de", 
"", 
"<span class=\"comment\">/* DEBUGCTLMSR bits (others vary by model): */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#DEBUGCTLMSR_LBR\">DEBUGCTLMSR_LBR</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1UL <<  0) <span class=\"comment\">/* last branch recording */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#DEBUGCTLMSR_BTF\">DEBUGCTLMSR_BTF</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1UL <<  1) <span class=\"comment\">/* single-step on branches */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#DEBUGCTLMSR_TR\">DEBUGCTLMSR_TR</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1UL <<  6)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#DEBUGCTLMSR_BTS\">DEBUGCTLMSR_BTS</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1UL <<  7)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#DEBUGCTLMSR_BTINT\">DEBUGCTLMSR_BTINT</a><span class=\"ts\"/><span class=\"ts\"/>(1UL <<  8)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#DEBUGCTLMSR_BTS_OFF_OS\">DEBUGCTLMSR_BTS_OFF_OS</a><span class=\"ts\"/><span class=\"ts\"/>(1UL <<  9)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#DEBUGCTLMSR_BTS_OFF_USR\">DEBUGCTLMSR_BTS_OFF_USR</a><span class=\"ts\"/><span class=\"ts\"/>(1UL << 10)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#DEBUGCTLMSR_FREEZE_LBRS_ON_PMI\">DEBUGCTLMSR_FREEZE_LBRS_ON_PMI</a><span class=\"ts\"/>(1UL << 11)", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MC0_CTL\">MSR_IA32_MC0_CTL</a><span class=\"ts\"/><span class=\"ts\"/>0x00000400", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MC0_STATUS\">MSR_IA32_MC0_STATUS</a><span class=\"ts\"/><span class=\"ts\"/>0x00000401", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MC0_ADDR\">MSR_IA32_MC0_ADDR</a><span class=\"ts\"/><span class=\"ts\"/>0x00000402", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MC0_MISC\">MSR_IA32_MC0_MISC</a><span class=\"ts\"/><span class=\"ts\"/>0x00000403", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCx_CTL\">MSR_IA32_MCx_CTL</a>(<a class=\"id\" href=\"#x\">x</a>)<span class=\"ts\"/><span class=\"ts\"/>(<a class=\"id\" href=\"#MSR_IA32_MC0_CTL\">MSR_IA32_MC0_CTL</a> + 4*(<a class=\"id\" href=\"#x\">x</a>))", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCx_STATUS\">MSR_IA32_MCx_STATUS</a>(<a class=\"id\" href=\"#x\">x</a>)<span class=\"ts\"/><span class=\"ts\"/>(<a class=\"id\" href=\"#MSR_IA32_MC0_STATUS\">MSR_IA32_MC0_STATUS</a> + 4*(<a class=\"id\" href=\"#x\">x</a>))", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCx_ADDR\">MSR_IA32_MCx_ADDR</a>(<a class=\"id\" href=\"#x\">x</a>)<span class=\"ts\"/><span class=\"ts\"/>(<a class=\"id\" href=\"#MSR_IA32_MC0_ADDR\">MSR_IA32_MC0_ADDR</a> + 4*(<a class=\"id\" href=\"#x\">x</a>))", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCx_MISC\">MSR_IA32_MCx_MISC</a>(<a class=\"id\" href=\"#x\">x</a>)<span class=\"ts\"/><span class=\"ts\"/>(<a class=\"id\" href=\"#MSR_IA32_MC0_MISC\">MSR_IA32_MC0_MISC</a> + 4*(<a class=\"id\" href=\"#x\">x</a>))", 
"", 
"<span class=\"comment\">/* These are consecutive and not in the normal 4er MCE bank block */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MC0_CTL2\">MSR_IA32_MC0_CTL2</a><span class=\"ts\"/><span class=\"ts\"/>0x00000280", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCx_CTL2\">MSR_IA32_MCx_CTL2</a>(<a class=\"id\" href=\"#x\">x</a>)<span class=\"ts\"/><span class=\"ts\"/>(<a class=\"id\" href=\"#MSR_IA32_MC0_CTL2\">MSR_IA32_MC0_CTL2</a> + (<a class=\"id\" href=\"#x\">x</a>))", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P6_PERFCTR0\">MSR_P6_PERFCTR0</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x000000c1", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P6_PERFCTR1\">MSR_P6_PERFCTR1</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x000000c2", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P6_EVNTSEL0\">MSR_P6_EVNTSEL0</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000186", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P6_EVNTSEL1\">MSR_P6_EVNTSEL1</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000187", 
"", 
"<span class=\"comment\">/* AMD64 MSRs. Not complete. See the architecture manual for a more</span>", 
"<span class=\"comment\">   complete list. */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_AMD64_PATCH_LEVEL\">MSR_AMD64_PATCH_LEVEL</a><span class=\"ts\"/><span class=\"ts\"/>0x0000008b", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_AMD64_NB_CFG\">MSR_AMD64_NB_CFG</a><span class=\"ts\"/><span class=\"ts\"/>0xc001001f", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_AMD64_PATCH_LOADER\">MSR_AMD64_PATCH_LOADER</a><span class=\"ts\"/><span class=\"ts\"/>0xc0010020", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_AMD64_OSVW_ID_LENGTH\">MSR_AMD64_OSVW_ID_LENGTH</a><span class=\"ts\"/>0xc0010140", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_AMD64_OSVW_STATUS\">MSR_AMD64_OSVW_STATUS</a><span class=\"ts\"/><span class=\"ts\"/>0xc0010141", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_AMD64_DC_CFG\">MSR_AMD64_DC_CFG</a><span class=\"ts\"/><span class=\"ts\"/>0xc0011022", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_AMD64_IBSFETCHCTL\">MSR_AMD64_IBSFETCHCTL</a><span class=\"ts\"/><span class=\"ts\"/>0xc0011030", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_AMD64_IBSFETCHLINAD\">MSR_AMD64_IBSFETCHLINAD</a><span class=\"ts\"/><span class=\"ts\"/>0xc0011031", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_AMD64_IBSFETCHPHYSAD\">MSR_AMD64_IBSFETCHPHYSAD</a><span class=\"ts\"/>0xc0011032", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_AMD64_IBSOPCTL\">MSR_AMD64_IBSOPCTL</a><span class=\"ts\"/><span class=\"ts\"/>0xc0011033", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_AMD64_IBSOPRIP\">MSR_AMD64_IBSOPRIP</a><span class=\"ts\"/><span class=\"ts\"/>0xc0011034", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_AMD64_IBSOPDATA\">MSR_AMD64_IBSOPDATA</a><span class=\"ts\"/><span class=\"ts\"/>0xc0011035", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_AMD64_IBSOPDATA2\">MSR_AMD64_IBSOPDATA2</a><span class=\"ts\"/><span class=\"ts\"/>0xc0011036", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_AMD64_IBSOPDATA3\">MSR_AMD64_IBSOPDATA3</a><span class=\"ts\"/><span class=\"ts\"/>0xc0011037", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_AMD64_IBSDCLINAD\">MSR_AMD64_IBSDCLINAD</a><span class=\"ts\"/><span class=\"ts\"/>0xc0011038", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_AMD64_IBSDCPHYSAD\">MSR_AMD64_IBSDCPHYSAD</a><span class=\"ts\"/><span class=\"ts\"/>0xc0011039", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_AMD64_IBSCTL\">MSR_AMD64_IBSCTL</a><span class=\"ts\"/><span class=\"ts\"/>0xc001103a", 
"", 
"<span class=\"comment\">/* Fam 10h MSRs */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_FAM10H_MMIO_CONF_BASE\">MSR_FAM10H_MMIO_CONF_BASE</a><span class=\"ts\"/>0xc0010058", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#FAM10H_MMIO_CONF_ENABLE\">FAM10H_MMIO_CONF_ENABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1<<0)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#FAM10H_MMIO_CONF_BUSRANGE_MASK\">FAM10H_MMIO_CONF_BUSRANGE_MASK</a><span class=\"ts\"/>0xf", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#FAM10H_MMIO_CONF_BUSRANGE_SHIFT\">FAM10H_MMIO_CONF_BUSRANGE_SHIFT</a> 2", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#FAM10H_MMIO_CONF_BASE_MASK\">FAM10H_MMIO_CONF_BASE_MASK</a><span class=\"ts\"/>0xfffffff", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#FAM10H_MMIO_CONF_BASE_SHIFT\">FAM10H_MMIO_CONF_BASE_SHIFT</a><span class=\"ts\"/>20", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_FAM10H_NODE_ID\">MSR_FAM10H_NODE_ID</a><span class=\"ts\"/><span class=\"ts\"/>0xc001100c", 
"", 
"<span class=\"comment\">/* K8 MSRs */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K8_TOP_MEM1\">MSR_K8_TOP_MEM1</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xc001001a", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K8_TOP_MEM2\">MSR_K8_TOP_MEM2</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xc001001d", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K8_SYSCFG\">MSR_K8_SYSCFG</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xc0010010", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K8_INT_PENDING_MSG\">MSR_K8_INT_PENDING_MSG</a><span class=\"ts\"/><span class=\"ts\"/>0xc0010055", 
"<span class=\"comment\">/* C1E active bits in int pending message */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#K8_INTP_C1E_ACTIVE_MASK\">K8_INTP_C1E_ACTIVE_MASK</a><span class=\"ts\"/><span class=\"ts\"/>0x18000000", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K8_TSEG_ADDR\">MSR_K8_TSEG_ADDR</a><span class=\"ts\"/><span class=\"ts\"/>0xc0010112", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#K8_MTRRFIXRANGE_DRAM_ENABLE\">K8_MTRRFIXRANGE_DRAM_ENABLE</a><span class=\"ts\"/>0x00040000 <span class=\"comment\">/* MtrrFixDramEn bit    */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#K8_MTRRFIXRANGE_DRAM_MODIFY\">K8_MTRRFIXRANGE_DRAM_MODIFY</a><span class=\"ts\"/>0x00080000 <span class=\"comment\">/* MtrrFixDramModEn bit */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#K8_MTRR_RDMEM_WRMEM_MASK\">K8_MTRR_RDMEM_WRMEM_MASK</a><span class=\"ts\"/>0x18181818 <span class=\"comment\">/* Mask: RdMem|WrMem    */</span>", 
"", 
"<span class=\"comment\">/* K7 MSRs */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K7_EVNTSEL0\">MSR_K7_EVNTSEL0</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xc0010000", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K7_PERFCTR0\">MSR_K7_PERFCTR0</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xc0010004", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K7_EVNTSEL1\">MSR_K7_EVNTSEL1</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xc0010001", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K7_PERFCTR1\">MSR_K7_PERFCTR1</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xc0010005", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K7_EVNTSEL2\">MSR_K7_EVNTSEL2</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xc0010002", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K7_PERFCTR2\">MSR_K7_PERFCTR2</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xc0010006", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K7_EVNTSEL3\">MSR_K7_EVNTSEL3</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xc0010003", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K7_PERFCTR3\">MSR_K7_PERFCTR3</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xc0010007", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K7_CLK_CTL\">MSR_K7_CLK_CTL</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xc001001b", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K7_HWCR\">MSR_K7_HWCR</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xc0010015", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K7_FID_VID_CTL\">MSR_K7_FID_VID_CTL</a><span class=\"ts\"/><span class=\"ts\"/>0xc0010041", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K7_FID_VID_STATUS\">MSR_K7_FID_VID_STATUS</a><span class=\"ts\"/><span class=\"ts\"/>0xc0010042", 
"", 
"<span class=\"comment\">/* K6 MSRs */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K6_WHCR\">MSR_K6_WHCR</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xc0000082", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K6_UWCCR\">MSR_K6_UWCCR</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xc0000085", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K6_EPMR\">MSR_K6_EPMR</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xc0000086", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K6_PSOR\">MSR_K6_PSOR</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xc0000087", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_K6_PFIR\">MSR_K6_PFIR</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0xc0000088", 
"", 
"<span class=\"comment\">/* Centaur-Hauls/IDT defined MSRs. */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IDT_FCR1\">MSR_IDT_FCR1</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000107", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IDT_FCR2\">MSR_IDT_FCR2</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000108", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IDT_FCR3\">MSR_IDT_FCR3</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000109", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IDT_FCR4\">MSR_IDT_FCR4</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x0000010a", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IDT_MCR0\">MSR_IDT_MCR0</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000110", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IDT_MCR1\">MSR_IDT_MCR1</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000111", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IDT_MCR2\">MSR_IDT_MCR2</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000112", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IDT_MCR3\">MSR_IDT_MCR3</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000113", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IDT_MCR4\">MSR_IDT_MCR4</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000114", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IDT_MCR5\">MSR_IDT_MCR5</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000115", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IDT_MCR6\">MSR_IDT_MCR6</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000116", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IDT_MCR7\">MSR_IDT_MCR7</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000117", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IDT_MCR_CTRL\">MSR_IDT_MCR_CTRL</a><span class=\"ts\"/><span class=\"ts\"/>0x00000120", 
"", 
"<span class=\"comment\">/* VIA Cyrix defined MSRs*/</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_VIA_FCR\">MSR_VIA_FCR</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00001107", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_VIA_LONGHAUL\">MSR_VIA_LONGHAUL</a><span class=\"ts\"/><span class=\"ts\"/>0x0000110a", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_VIA_RNG\">MSR_VIA_RNG</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x0000110b", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_VIA_BCR2\">MSR_VIA_BCR2</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00001147", 
"", 
"<span class=\"comment\">/* Transmeta defined MSRs */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_TMTA_LONGRUN_CTRL\">MSR_TMTA_LONGRUN_CTRL</a><span class=\"ts\"/><span class=\"ts\"/>0x80868010", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_TMTA_LONGRUN_FLAGS\">MSR_TMTA_LONGRUN_FLAGS</a><span class=\"ts\"/><span class=\"ts\"/>0x80868011", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_TMTA_LRTI_READOUT\">MSR_TMTA_LRTI_READOUT</a><span class=\"ts\"/><span class=\"ts\"/>0x80868018", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_TMTA_LRTI_VOLT_MHZ\">MSR_TMTA_LRTI_VOLT_MHZ</a><span class=\"ts\"/><span class=\"ts\"/>0x8086801a", 
"", 
"<span class=\"comment\">/* Intel defined MSRs. */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_P5_MC_ADDR\">MSR_IA32_P5_MC_ADDR</a><span class=\"ts\"/><span class=\"ts\"/>0x00000000", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_P5_MC_TYPE\">MSR_IA32_P5_MC_TYPE</a><span class=\"ts\"/><span class=\"ts\"/>0x00000001", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_TSC\">MSR_IA32_TSC</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000010", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_PLATFORM_ID\">MSR_IA32_PLATFORM_ID</a><span class=\"ts\"/><span class=\"ts\"/>0x00000017", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_EBL_CR_POWERON\">MSR_IA32_EBL_CR_POWERON</a><span class=\"ts\"/><span class=\"ts\"/>0x0000002a", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_FEATURE_CONTROL\">MSR_IA32_FEATURE_CONTROL</a>        0x0000003a", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#FEATURE_CONTROL_LOCKED\">FEATURE_CONTROL_LOCKED</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>(1<<0)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX\">FEATURE_CONTROL_VMXON_ENABLED_INSIDE_SMX</a><span class=\"ts\"/>(1<<1)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX\">FEATURE_CONTROL_VMXON_ENABLED_OUTSIDE_SMX</a><span class=\"ts\"/>(1<<2)", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_APICBASE\">MSR_IA32_APICBASE</a><span class=\"ts\"/><span class=\"ts\"/>0x0000001b", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_APICBASE_BSP\">MSR_IA32_APICBASE_BSP</a><span class=\"ts\"/><span class=\"ts\"/>(1<<8)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_APICBASE_ENABLE\">MSR_IA32_APICBASE_ENABLE</a><span class=\"ts\"/>(1<<11)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_APICBASE_BASE\">MSR_IA32_APICBASE_BASE</a><span class=\"ts\"/><span class=\"ts\"/>(0xfffff<<12)", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_UCODE_WRITE\">MSR_IA32_UCODE_WRITE</a><span class=\"ts\"/><span class=\"ts\"/>0x00000079", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_UCODE_REV\">MSR_IA32_UCODE_REV</a><span class=\"ts\"/><span class=\"ts\"/>0x0000008b", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_PERF_STATUS\">MSR_IA32_PERF_STATUS</a><span class=\"ts\"/><span class=\"ts\"/>0x00000198", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_PERF_CTL\">MSR_IA32_PERF_CTL</a><span class=\"ts\"/><span class=\"ts\"/>0x00000199", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MPERF\">MSR_IA32_MPERF</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x000000e7", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_APERF\">MSR_IA32_APERF</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x000000e8", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_THERM_CONTROL\">MSR_IA32_THERM_CONTROL</a><span class=\"ts\"/><span class=\"ts\"/>0x0000019a", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_THERM_INTERRUPT\">MSR_IA32_THERM_INTERRUPT</a><span class=\"ts\"/>0x0000019b", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#THERM_INT_HIGH_ENABLE\">THERM_INT_HIGH_ENABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 0)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#THERM_INT_LOW_ENABLE\">THERM_INT_LOW_ENABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 1)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#THERM_INT_PLN_ENABLE\">THERM_INT_PLN_ENABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 24)", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_THERM_STATUS\">MSR_IA32_THERM_STATUS</a><span class=\"ts\"/><span class=\"ts\"/>0x0000019c", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#THERM_STATUS_PROCHOT\">THERM_STATUS_PROCHOT</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 0)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#THERM_STATUS_POWER_LIMIT\">THERM_STATUS_POWER_LIMIT</a><span class=\"ts\"/>(1 << 10)", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_THERM2_CTL\">MSR_THERM2_CTL</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x0000019d", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_THERM2_CTL_TM_SELECT\">MSR_THERM2_CTL_TM_SELECT</a><span class=\"ts\"/>(1ULL << 16)", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE\">MSR_IA32_MISC_ENABLE</a><span class=\"ts\"/><span class=\"ts\"/>0x000001a0", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_TEMPERATURE_TARGET\">MSR_IA32_TEMPERATURE_TARGET</a><span class=\"ts\"/>0x000001a2", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_ENERGY_PERF_BIAS\">MSR_IA32_ENERGY_PERF_BIAS</a><span class=\"ts\"/>0x000001b0", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_PACKAGE_THERM_STATUS\">MSR_IA32_PACKAGE_THERM_STATUS</a><span class=\"ts\"/><span class=\"ts\"/>0x000001b1", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PACKAGE_THERM_STATUS_PROCHOT\">PACKAGE_THERM_STATUS_PROCHOT</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 0)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PACKAGE_THERM_STATUS_POWER_LIMIT\">PACKAGE_THERM_STATUS_POWER_LIMIT</a><span class=\"ts\"/>(1 << 10)", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_PACKAGE_THERM_INTERRUPT\">MSR_IA32_PACKAGE_THERM_INTERRUPT</a><span class=\"ts\"/>0x000001b2", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PACKAGE_THERM_INT_HIGH_ENABLE\">PACKAGE_THERM_INT_HIGH_ENABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 0)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PACKAGE_THERM_INT_LOW_ENABLE\">PACKAGE_THERM_INT_LOW_ENABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 1)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#PACKAGE_THERM_INT_PLN_ENABLE\">PACKAGE_THERM_INT_PLN_ENABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1 << 24)", 
"", 
"<span class=\"comment\">/* MISC_ENABLE bits: architectural */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_FAST_STRING\">MSR_IA32_MISC_ENABLE_FAST_STRING</a><span class=\"ts\"/>(1ULL << 0)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_TCC\">MSR_IA32_MISC_ENABLE_TCC</a><span class=\"ts\"/><span class=\"ts\"/>(1ULL << 1)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_EMON\">MSR_IA32_MISC_ENABLE_EMON</a><span class=\"ts\"/><span class=\"ts\"/>(1ULL << 7)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_BTS_UNAVAIL\">MSR_IA32_MISC_ENABLE_BTS_UNAVAIL</a><span class=\"ts\"/>(1ULL << 11)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL\">MSR_IA32_MISC_ENABLE_PEBS_UNAVAIL</a><span class=\"ts\"/>(1ULL << 12)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP\">MSR_IA32_MISC_ENABLE_ENHANCED_SPEEDSTEP</a><span class=\"ts\"/>(1ULL << 16)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_MWAIT\">MSR_IA32_MISC_ENABLE_MWAIT</a><span class=\"ts\"/><span class=\"ts\"/>(1ULL << 18)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_LIMIT_CPUID\">MSR_IA32_MISC_ENABLE_LIMIT_CPUID</a><span class=\"ts\"/>(1ULL << 22)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_XTPR_DISABLE\">MSR_IA32_MISC_ENABLE_XTPR_DISABLE</a><span class=\"ts\"/>(1ULL << 23)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_XD_DISABLE\">MSR_IA32_MISC_ENABLE_XD_DISABLE</a><span class=\"ts\"/><span class=\"ts\"/>(1ULL << 34)", 
"", 
"<span class=\"comment\">/* MISC_ENABLE bits: model-specific, meaning may vary from core to core */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_X87_COMPAT\">MSR_IA32_MISC_ENABLE_X87_COMPAT</a><span class=\"ts\"/><span class=\"ts\"/>(1ULL << 2)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_TM1\">MSR_IA32_MISC_ENABLE_TM1</a><span class=\"ts\"/><span class=\"ts\"/>(1ULL << 3)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE\">MSR_IA32_MISC_ENABLE_SPLIT_LOCK_DISABLE</a><span class=\"ts\"/>(1ULL << 4)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE\">MSR_IA32_MISC_ENABLE_L3CACHE_DISABLE</a><span class=\"ts\"/>(1ULL << 6)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK\">MSR_IA32_MISC_ENABLE_SUPPRESS_LOCK</a><span class=\"ts\"/>(1ULL << 8)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE\">MSR_IA32_MISC_ENABLE_PREFETCH_DISABLE</a><span class=\"ts\"/>(1ULL << 9)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_FERR\">MSR_IA32_MISC_ENABLE_FERR</a><span class=\"ts\"/><span class=\"ts\"/>(1ULL << 10)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX\">MSR_IA32_MISC_ENABLE_FERR_MULTIPLEX</a><span class=\"ts\"/>(1ULL << 10)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_TM2\">MSR_IA32_MISC_ENABLE_TM2</a><span class=\"ts\"/><span class=\"ts\"/>(1ULL << 13)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE\">MSR_IA32_MISC_ENABLE_ADJ_PREF_DISABLE</a><span class=\"ts\"/>(1ULL << 19)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK\">MSR_IA32_MISC_ENABLE_SPEEDSTEP_LOCK</a><span class=\"ts\"/>(1ULL << 20)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_L1D_CONTEXT\">MSR_IA32_MISC_ENABLE_L1D_CONTEXT</a><span class=\"ts\"/>(1ULL << 24)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE\">MSR_IA32_MISC_ENABLE_DCU_PREF_DISABLE</a><span class=\"ts\"/>(1ULL << 37)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_TURBO_DISABLE\">MSR_IA32_MISC_ENABLE_TURBO_DISABLE</a><span class=\"ts\"/>(1ULL << 38)", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE\">MSR_IA32_MISC_ENABLE_IP_PREF_DISABLE</a><span class=\"ts\"/>(1ULL << 39)", 
"", 
"<span class=\"comment\">/* P4/Xeon+ specific */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCG_EAX\">MSR_IA32_MCG_EAX</a><span class=\"ts\"/><span class=\"ts\"/>0x00000180", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCG_EBX\">MSR_IA32_MCG_EBX</a><span class=\"ts\"/><span class=\"ts\"/>0x00000181", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCG_ECX\">MSR_IA32_MCG_ECX</a><span class=\"ts\"/><span class=\"ts\"/>0x00000182", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCG_EDX\">MSR_IA32_MCG_EDX</a><span class=\"ts\"/><span class=\"ts\"/>0x00000183", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCG_ESI\">MSR_IA32_MCG_ESI</a><span class=\"ts\"/><span class=\"ts\"/>0x00000184", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCG_EDI\">MSR_IA32_MCG_EDI</a><span class=\"ts\"/><span class=\"ts\"/>0x00000185", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCG_EBP\">MSR_IA32_MCG_EBP</a><span class=\"ts\"/><span class=\"ts\"/>0x00000186", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCG_ESP\">MSR_IA32_MCG_ESP</a><span class=\"ts\"/><span class=\"ts\"/>0x00000187", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCG_EFLAGS\">MSR_IA32_MCG_EFLAGS</a><span class=\"ts\"/><span class=\"ts\"/>0x00000188", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCG_EIP\">MSR_IA32_MCG_EIP</a><span class=\"ts\"/><span class=\"ts\"/>0x00000189", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_MCG_RESERVED\">MSR_IA32_MCG_RESERVED</a><span class=\"ts\"/><span class=\"ts\"/>0x0000018a", 
"", 
"<span class=\"comment\">/* Pentium IV performance counter MSRs */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_BPU_PERFCTR0\">MSR_P4_BPU_PERFCTR0</a><span class=\"ts\"/><span class=\"ts\"/>0x00000300", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_BPU_PERFCTR1\">MSR_P4_BPU_PERFCTR1</a><span class=\"ts\"/><span class=\"ts\"/>0x00000301", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_BPU_PERFCTR2\">MSR_P4_BPU_PERFCTR2</a><span class=\"ts\"/><span class=\"ts\"/>0x00000302", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_BPU_PERFCTR3\">MSR_P4_BPU_PERFCTR3</a><span class=\"ts\"/><span class=\"ts\"/>0x00000303", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_MS_PERFCTR0\">MSR_P4_MS_PERFCTR0</a><span class=\"ts\"/><span class=\"ts\"/>0x00000304", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_MS_PERFCTR1\">MSR_P4_MS_PERFCTR1</a><span class=\"ts\"/><span class=\"ts\"/>0x00000305", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_MS_PERFCTR2\">MSR_P4_MS_PERFCTR2</a><span class=\"ts\"/><span class=\"ts\"/>0x00000306", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_MS_PERFCTR3\">MSR_P4_MS_PERFCTR3</a><span class=\"ts\"/><span class=\"ts\"/>0x00000307", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_FLAME_PERFCTR0\">MSR_P4_FLAME_PERFCTR0</a><span class=\"ts\"/><span class=\"ts\"/>0x00000308", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_FLAME_PERFCTR1\">MSR_P4_FLAME_PERFCTR1</a><span class=\"ts\"/><span class=\"ts\"/>0x00000309", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_FLAME_PERFCTR2\">MSR_P4_FLAME_PERFCTR2</a><span class=\"ts\"/><span class=\"ts\"/>0x0000030a", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_FLAME_PERFCTR3\">MSR_P4_FLAME_PERFCTR3</a><span class=\"ts\"/><span class=\"ts\"/>0x0000030b", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_IQ_PERFCTR0\">MSR_P4_IQ_PERFCTR0</a><span class=\"ts\"/><span class=\"ts\"/>0x0000030c", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_IQ_PERFCTR1\">MSR_P4_IQ_PERFCTR1</a><span class=\"ts\"/><span class=\"ts\"/>0x0000030d", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_IQ_PERFCTR2\">MSR_P4_IQ_PERFCTR2</a><span class=\"ts\"/><span class=\"ts\"/>0x0000030e", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_IQ_PERFCTR3\">MSR_P4_IQ_PERFCTR3</a><span class=\"ts\"/><span class=\"ts\"/>0x0000030f", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_IQ_PERFCTR4\">MSR_P4_IQ_PERFCTR4</a><span class=\"ts\"/><span class=\"ts\"/>0x00000310", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_IQ_PERFCTR5\">MSR_P4_IQ_PERFCTR5</a><span class=\"ts\"/><span class=\"ts\"/>0x00000311", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_BPU_CCCR0\">MSR_P4_BPU_CCCR0</a><span class=\"ts\"/><span class=\"ts\"/>0x00000360", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_BPU_CCCR1\">MSR_P4_BPU_CCCR1</a><span class=\"ts\"/><span class=\"ts\"/>0x00000361", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_BPU_CCCR2\">MSR_P4_BPU_CCCR2</a><span class=\"ts\"/><span class=\"ts\"/>0x00000362", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_BPU_CCCR3\">MSR_P4_BPU_CCCR3</a><span class=\"ts\"/><span class=\"ts\"/>0x00000363", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_MS_CCCR0\">MSR_P4_MS_CCCR0</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000364", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_MS_CCCR1\">MSR_P4_MS_CCCR1</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000365", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_MS_CCCR2\">MSR_P4_MS_CCCR2</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000366", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_MS_CCCR3\">MSR_P4_MS_CCCR3</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000367", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_FLAME_CCCR0\">MSR_P4_FLAME_CCCR0</a><span class=\"ts\"/><span class=\"ts\"/>0x00000368", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_FLAME_CCCR1\">MSR_P4_FLAME_CCCR1</a><span class=\"ts\"/><span class=\"ts\"/>0x00000369", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_FLAME_CCCR2\">MSR_P4_FLAME_CCCR2</a><span class=\"ts\"/><span class=\"ts\"/>0x0000036a", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_FLAME_CCCR3\">MSR_P4_FLAME_CCCR3</a><span class=\"ts\"/><span class=\"ts\"/>0x0000036b", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_IQ_CCCR0\">MSR_P4_IQ_CCCR0</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x0000036c", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_IQ_CCCR1\">MSR_P4_IQ_CCCR1</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x0000036d", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_IQ_CCCR2\">MSR_P4_IQ_CCCR2</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x0000036e", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_IQ_CCCR3\">MSR_P4_IQ_CCCR3</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x0000036f", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_IQ_CCCR4\">MSR_P4_IQ_CCCR4</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000370", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_IQ_CCCR5\">MSR_P4_IQ_CCCR5</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x00000371", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_ALF_ESCR0\">MSR_P4_ALF_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/>0x000003ca", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_ALF_ESCR1\">MSR_P4_ALF_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/>0x000003cb", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_BPU_ESCR0\">MSR_P4_BPU_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/>0x000003b2", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_BPU_ESCR1\">MSR_P4_BPU_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/>0x000003b3", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_BSU_ESCR0\">MSR_P4_BSU_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/>0x000003a0", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_BSU_ESCR1\">MSR_P4_BSU_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/>0x000003a1", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_CRU_ESCR0\">MSR_P4_CRU_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/>0x000003b8", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_CRU_ESCR1\">MSR_P4_CRU_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/>0x000003b9", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_CRU_ESCR2\">MSR_P4_CRU_ESCR2</a><span class=\"ts\"/><span class=\"ts\"/>0x000003cc", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_CRU_ESCR3\">MSR_P4_CRU_ESCR3</a><span class=\"ts\"/><span class=\"ts\"/>0x000003cd", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_CRU_ESCR4\">MSR_P4_CRU_ESCR4</a><span class=\"ts\"/><span class=\"ts\"/>0x000003e0", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_CRU_ESCR5\">MSR_P4_CRU_ESCR5</a><span class=\"ts\"/><span class=\"ts\"/>0x000003e1", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_DAC_ESCR0\">MSR_P4_DAC_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/>0x000003a8", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_DAC_ESCR1\">MSR_P4_DAC_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/>0x000003a9", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_FIRM_ESCR0\">MSR_P4_FIRM_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/>0x000003a4", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_FIRM_ESCR1\">MSR_P4_FIRM_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/>0x000003a5", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_FLAME_ESCR0\">MSR_P4_FLAME_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/>0x000003a6", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_FLAME_ESCR1\">MSR_P4_FLAME_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/>0x000003a7", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_FSB_ESCR0\">MSR_P4_FSB_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/>0x000003a2", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_FSB_ESCR1\">MSR_P4_FSB_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/>0x000003a3", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_IQ_ESCR0\">MSR_P4_IQ_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x000003ba", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_IQ_ESCR1\">MSR_P4_IQ_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x000003bb", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_IS_ESCR0\">MSR_P4_IS_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x000003b4", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_IS_ESCR1\">MSR_P4_IS_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x000003b5", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_ITLB_ESCR0\">MSR_P4_ITLB_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/>0x000003b6", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_ITLB_ESCR1\">MSR_P4_ITLB_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/>0x000003b7", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_IX_ESCR0\">MSR_P4_IX_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x000003c8", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_IX_ESCR1\">MSR_P4_IX_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x000003c9", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_MOB_ESCR0\">MSR_P4_MOB_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/>0x000003aa", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_MOB_ESCR1\">MSR_P4_MOB_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/>0x000003ab", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_MS_ESCR0\">MSR_P4_MS_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x000003c0", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_MS_ESCR1\">MSR_P4_MS_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x000003c1", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_PMH_ESCR0\">MSR_P4_PMH_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/>0x000003ac", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_PMH_ESCR1\">MSR_P4_PMH_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/>0x000003ad", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_RAT_ESCR0\">MSR_P4_RAT_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/>0x000003bc", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_RAT_ESCR1\">MSR_P4_RAT_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/>0x000003bd", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_SAAT_ESCR0\">MSR_P4_SAAT_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/>0x000003ae", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_SAAT_ESCR1\">MSR_P4_SAAT_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/>0x000003af", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_SSU_ESCR0\">MSR_P4_SSU_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/>0x000003be", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_SSU_ESCR1\">MSR_P4_SSU_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/>0x000003bf <span class=\"comment\">/* guess: not in manual */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_TBPU_ESCR0\">MSR_P4_TBPU_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/>0x000003c2", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_TBPU_ESCR1\">MSR_P4_TBPU_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/>0x000003c3", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_TC_ESCR0\">MSR_P4_TC_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x000003c4", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_TC_ESCR1\">MSR_P4_TC_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>0x000003c5", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_U2L_ESCR0\">MSR_P4_U2L_ESCR0</a><span class=\"ts\"/><span class=\"ts\"/>0x000003b0", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_U2L_ESCR1\">MSR_P4_U2L_ESCR1</a><span class=\"ts\"/><span class=\"ts\"/>0x000003b1", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_P4_PEBS_MATRIX_VERT\">MSR_P4_PEBS_MATRIX_VERT</a><span class=\"ts\"/><span class=\"ts\"/>0x000003f2", 
"", 
"<span class=\"comment\">/* Intel Core-based CPU performance counters */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_CORE_PERF_FIXED_CTR0\">MSR_CORE_PERF_FIXED_CTR0</a><span class=\"ts\"/>0x00000309", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_CORE_PERF_FIXED_CTR1\">MSR_CORE_PERF_FIXED_CTR1</a><span class=\"ts\"/>0x0000030a", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_CORE_PERF_FIXED_CTR2\">MSR_CORE_PERF_FIXED_CTR2</a><span class=\"ts\"/>0x0000030b", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_CORE_PERF_FIXED_CTR_CTRL\">MSR_CORE_PERF_FIXED_CTR_CTRL</a><span class=\"ts\"/>0x0000038d", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_CORE_PERF_GLOBAL_STATUS\">MSR_CORE_PERF_GLOBAL_STATUS</a><span class=\"ts\"/>0x0000038e", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_CORE_PERF_GLOBAL_CTRL\">MSR_CORE_PERF_GLOBAL_CTRL</a><span class=\"ts\"/>0x0000038f", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_CORE_PERF_GLOBAL_OVF_CTRL\">MSR_CORE_PERF_GLOBAL_OVF_CTRL</a><span class=\"ts\"/>0x00000390", 
"", 
"<span class=\"comment\">/* Geode defined MSRs */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_GEODE_BUSCONT_CONF0\">MSR_GEODE_BUSCONT_CONF0</a><span class=\"ts\"/><span class=\"ts\"/>0x00001900", 
"", 
"<span class=\"comment\">/* Intel VT MSRs */</span>", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_VMX_BASIC\">MSR_IA32_VMX_BASIC</a>              0x00000480", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_VMX_PINBASED_CTLS\">MSR_IA32_VMX_PINBASED_CTLS</a>      0x00000481", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_VMX_PROCBASED_CTLS\">MSR_IA32_VMX_PROCBASED_CTLS</a>     0x00000482", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_VMX_EXIT_CTLS\">MSR_IA32_VMX_EXIT_CTLS</a>          0x00000483", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_VMX_ENTRY_CTLS\">MSR_IA32_VMX_ENTRY_CTLS</a>         0x00000484", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_VMX_MISC\">MSR_IA32_VMX_MISC</a>               0x00000485", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_VMX_CR0_FIXED0\">MSR_IA32_VMX_CR0_FIXED0</a>         0x00000486", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_VMX_CR0_FIXED1\">MSR_IA32_VMX_CR0_FIXED1</a>         0x00000487", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_VMX_CR4_FIXED0\">MSR_IA32_VMX_CR4_FIXED0</a>         0x00000488", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_VMX_CR4_FIXED1\">MSR_IA32_VMX_CR4_FIXED1</a>         0x00000489", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_VMX_VMCS_ENUM\">MSR_IA32_VMX_VMCS_ENUM</a>          0x0000048a", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_VMX_PROCBASED_CTLS2\">MSR_IA32_VMX_PROCBASED_CTLS2</a>    0x0000048b", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_IA32_VMX_EPT_VPID_CAP\">MSR_IA32_VMX_EPT_VPID_CAP</a>       0x0000048c", 
"", 
"<span class=\"comment\">/* AMD-V MSRs */</span>", 
"", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_VM_CR\">MSR_VM_CR</a>                       0xc0010114", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_VM_IGNNE\">MSR_VM_IGNNE</a>                    0xc0010115", 
"#<a class=\"id\" href=\"#define\">define</a> <a class=\"id\" href=\"#MSR_VM_HSAVE_PA\">MSR_VM_HSAVE_PA</a>                 0xc0010117", 
"", 
"#<a class=\"id\" href=\"#endif\">endif</a> <span class=\"comment\">/* _ASM_X86_MSR_INDEX_H */</span>", 
];
xr_frag_insert('l/39/c1db1324c11e9f894ce3c3dd689ce2c95122b7.xr', __xr_tmp);
