

================================================================
== Vitis HLS Report for 'img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'
================================================================
* Date:           Fri Jun  7 14:53:01 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        img_inter
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.649 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    76802|    76802|  0.768 ms|  0.768 ms|  76802|  76802|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3  |    76800|    76800|         2|          1|          1|  76800|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      399|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      108|    -|
|Register             |        -|     -|      114|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      114|      507|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln44_1_fu_204_p2     |         +|   0|  0|  24|          17|          15|
    |add_ln44_2_fu_183_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln44_fu_361_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln45_1_fu_258_p2     |         +|   0|  0|  24|          17|           6|
    |add_ln45_2_fu_311_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln45_fu_385_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln46_fu_305_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln47_1_fu_431_p2     |         +|   0|  0|  17|          62|          62|
    |add_ln47_2_fu_459_p2     |         +|   0|  0|  17|          17|          17|
    |add_ln47_fu_422_p2       |         +|   0|  0|  17|          62|          62|
    |add_ln48_fu_299_p2       |         +|   0|  0|  24|          17|           1|
    |sub_ln47_fu_453_p2       |         -|   0|  0|  17|          17|          17|
    |and_ln44_fu_244_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_fu_177_p2      |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln45_fu_210_p2      |      icmp|   0|  0|  13|          16|          15|
    |icmp_ln46_fu_238_p2      |      icmp|   0|  0|  10|           6|           6|
    |or_ln45_fu_272_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln44_1_fu_367_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln44_2_fu_224_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln44_3_fu_374_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln44_4_fu_250_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln44_fu_216_p3    |    select|   0|  0|  17|           1|          17|
    |select_ln45_1_fu_278_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln45_2_fu_391_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln45_3_fu_286_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln45_4_fu_317_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln45_fu_264_p3    |    select|   0|  0|  17|           1|          17|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_fu_232_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 399|         313|         329|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_84                  |   9|          2|   10|         20|
    |idx_1_fu_88              |   9|          2|   17|         34|
    |idx_fu_80                |   9|          2|   17|         34|
    |indvar_flatten23_fu_92   |   9|          2|   16|         32|
    |indvar_flatten39_fu_104  |   9|          2|   17|         34|
    |indvars_iv547_fu_100     |   9|          2|   17|         34|
    |j_fu_76                  |   9|          2|    6|         12|
    |k_fu_96                  |   9|          2|    2|          4|
    |y_WEN_A                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24|  109|        218|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln44_reg_550         |   1|   0|    1|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |i_fu_84                  |  10|   0|   10|          0|
    |icmp_ln45_reg_544        |   1|   0|    1|          0|
    |idx_1_fu_88              |  17|   0|   17|          0|
    |idx_fu_80                |  17|   0|   17|          0|
    |indvar_flatten23_fu_92   |  16|   0|   16|          0|
    |indvar_flatten39_fu_104  |  17|   0|   17|          0|
    |indvars_iv547_fu_100     |  17|   0|   17|          0|
    |j_fu_76                  |   6|   0|    6|          0|
    |k_fu_96                  |   2|   0|    2|          0|
    |select_ln45_1_reg_555    |   6|   0|    6|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 114|   0|  114|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                                    Source Object                                   |    C Type    |
+-----------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  img_interleave_manual_seq_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|y_Addr_A         |  out|   32|        bram|                                                                                   y|         array|
|y_EN_A           |  out|    1|        bram|                                                                                   y|         array|
|y_WEN_A          |  out|    4|        bram|                                                                                   y|         array|
|y_Din_A          |  out|   32|        bram|                                                                                   y|         array|
|y_Dout_A         |   in|   32|        bram|                                                                                   y|         array|
|tmpy_V_address0  |  out|   17|   ap_memory|                                                                              tmpy_V|         array|
|tmpy_V_ce0       |  out|    1|   ap_memory|                                                                              tmpy_V|         array|
|tmpy_V_q0        |   in|   12|   ap_memory|                                                                              tmpy_V|         array|
+-----------------+-----+-----+------------+------------------------------------------------------------------------------------+--------------+

