$version Generated by VerilatedVcd $end
$timescale 1ps $end

 $scope module TOP $end
  $scope module AdderHF1bit_tb $end
   $var wire  1 # in1 $end
   $var wire  1 $ in2 $end
   $var wire  1 % out $end
   $scope module adder $end
    $var wire  1 # in1 $end
    $var wire  1 $ in2 $end
    $var wire  1 % out $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
