# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do project3bTop_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/GitHub/ECE3544/Project03B/P3B_0 {D:/GitHub/ECE3544/Project03B/P3B_0/proc7segdecoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:56 on Nov 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub/ECE3544/Project03B/P3B_0" D:/GitHub/ECE3544/Project03B/P3B_0/proc7segdecoder.v 
# -- Compiling module proc7segdecoder
# 
# Top level modules:
# 	proc7segdecoder
# End time: 21:54:56 on Nov 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub/ECE3544/Project03B/P3B_0 {D:/GitHub/ECE3544/Project03B/P3B_0/project3bTop.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:56 on Nov 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub/ECE3544/Project03B/P3B_0" D:/GitHub/ECE3544/Project03B/P3B_0/project3bTop.v 
# -- Compiling module project3bTop
# 
# Top level modules:
# 	project3bTop
# End time: 21:54:56 on Nov 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub/ECE3544/Project03B/P3B_0 {D:/GitHub/ECE3544/Project03B/P3B_0/keypressed.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:56 on Nov 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub/ECE3544/Project03B/P3B_0" D:/GitHub/ECE3544/Project03B/P3B_0/keypressed.v 
# -- Compiling module keypressed
# 
# Top level modules:
# 	keypressed
# End time: 21:54:56 on Nov 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/GitHub/ECE3544/Project03B/P3B_0 {D:/GitHub/ECE3544/Project03B/P3B_0/fsm16bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:56 on Nov 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub/ECE3544/Project03B/P3B_0" D:/GitHub/ECE3544/Project03B/P3B_0/fsm16bit.v 
# -- Compiling module fsm16bit
# 
# Top level modules:
# 	fsm16bit
# End time: 21:54:56 on Nov 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/GitHub/ECE3544/Project03B/P3B_0 {D:/GitHub/ECE3544/Project03B/P3B_0/tb_fsm16bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:54:56 on Nov 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/GitHub/ECE3544/Project03B/P3B_0" D:/GitHub/ECE3544/Project03B/P3B_0/tb_fsm16bit.v 
# -- Compiling module tb_fsm16bit
# 
# Top level modules:
# 	tb_fsm16bit
# End time: 21:54:56 on Nov 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_fsm16bit
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_fsm16bit 
# Start time: 21:54:57 on Nov 10,2018
# Loading work.tb_fsm16bit
# Loading work.fsm16bit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 250 ns
# End time: 21:56:14 on Nov 10,2018, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
