<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>3064766</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Mon Mar 14 09:18:56 2022</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2020.2 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>18da1d7343014ee393c163133a4eebd1</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>5ef8ace9fb145d9c93f4becd325f8690</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>211078688_174135686_206649660_409</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xcu280</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>virtexuplusHBM</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>fsvh2892</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-2L</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Xeon(R) Gold 6226R CPU @ 2.90GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>1199.896 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>CentOS</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>CentOS Linux release 7.9.2009 (Core)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>201.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>2</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=0</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=[unknown]</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=GateLvl</TD>
   <TD>export_simulation_activehdl=0</TD>
   <TD>export_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=0</TD>
   <TD>export_simulation_questa=0</TD>
   <TD>export_simulation_riviera=0</TD>
   <TD>export_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=0</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=0</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=0</TD>
   <TD>synthesisstrategy=[unknown]</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=Verilog</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=1</TD>
   <TD>totalsynthesisruns=0</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_gt=11</TD>
    <TD>bufg_gt_sync=6</TD>
    <TD>bufgce=5</TD>
    <TD>carry8=3465</TD>
</TR><TR ALIGN='LEFT'>    <TD>cmace4=2</TD>
    <TD>diffinbuf=1</TD>
    <TD>fdce=1232</TD>
    <TD>fdpe=273</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre=199896</TD>
    <TD>fdse=6751</TD>
    <TD>gnd=2983</TD>
    <TD>gtye4_channel=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtye4_common=6</TD>
    <TD>ibufctrl=2</TD>
    <TD>ibufds_gte4=3</TD>
    <TD>inbuf=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=5919</TD>
    <TD>lut2=24918</TD>
    <TD>lut3=38953</TD>
    <TD>lut4=18202</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=23791</TD>
    <TD>lut6=39815</TD>
    <TD>mmcme4_adv=2</TD>
    <TD>muxf7=3569</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=922</TD>
    <TD>obuf=5</TD>
    <TD>pcie4ce4=1</TD>
    <TD>ramb18e2=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e2=285</TD>
    <TD>ramd32=27264</TD>
    <TD>ramd64e=916</TD>
    <TD>rams32=4462</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=2381</TD>
    <TD>srlc32e=16</TD>
    <TD>uram288=11</TD>
    <TD>vcc=2898</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_gt=11</TD>
    <TD>bufg_gt_sync=6</TD>
    <TD>bufgce=5</TD>
    <TD>carry8=3465</TD>
</TR><TR ALIGN='LEFT'>    <TD>cmace4=2</TD>
    <TD>fdce=1232</TD>
    <TD>fdpe=273</TD>
    <TD>fdre=199896</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=6751</TD>
    <TD>gnd=2983</TD>
    <TD>gtye4_channel=24</TD>
    <TD>gtye4_common=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf=1</TD>
    <TD>ibufds=1</TD>
    <TD>ibufds_gte4=3</TD>
    <TD>lut1=5919</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=24918</TD>
    <TD>lut3=38953</TD>
    <TD>lut4=18202</TD>
    <TD>lut5=23791</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=39815</TD>
    <TD>mmcme4_adv=2</TD>
    <TD>muxf7=3541</TD>
    <TD>muxf8=908</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf=5</TD>
    <TD>pcie4ce4=1</TD>
    <TD>ram256x1d=7</TD>
    <TD>ram32m16=1943</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram32x1d=31</TD>
    <TD>ram32x1s=576</TD>
    <TD>ram64m8=106</TD>
    <TD>ram64x1d=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e2=12</TD>
    <TD>ramb36e2=285</TD>
    <TD>srl16e=2381</TD>
    <TD>srlc32e=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>uram288=11</TD>
    <TD>vcc=2898</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>phys_opt_design_post_place</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-aggressive_hold_fix=default::[not_specified]</TD>
    <TD>-bram_register_opt=default::[not_specified]</TD>
    <TD>-clock_opt=default::[not_specified]</TD>
    <TD>-critical_cell_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-critical_pin_opt=default::[not_specified]</TD>
    <TD>-directive=ExploreWithHoldFix</TD>
    <TD>-dsp_register_opt=default::[not_specified]</TD>
    <TD>-effort_level=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fanout_opt=default::[not_specified]</TD>
    <TD>-hold_fix=default::[not_specified]</TD>
    <TD>-insert_negative_edge_ffs=default::[not_specified]</TD>
    <TD>-multi_clock_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-placement_opt=default::[not_specified]</TD>
    <TD>-restruct_opt=default::[not_specified]</TD>
    <TD>-retime=default::[not_specified]</TD>
    <TD>-rewire=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-shift_register_opt=default::[not_specified]</TD>
    <TD>-uram_register_opt=default::[not_specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
    <TD>-vhfn=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>postths=-1127.585847</TD>
    <TD>posttns=-77.770594</TD>
    <TD>postwhs=-0.545280</TD>
    <TD>postwns=-0.188389</TD>
</TR><TR ALIGN='LEFT'>    <TD>preths=0.000000</TD>
    <TD>pretns=-766.179085</TD>
    <TD>prewhs=0.000000</TD>
    <TD>prewns=-0.437389</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>phys_opt_design_post_route</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-aggressive_hold_fix=default::[not_specified]</TD>
    <TD>-bram_register_opt=default::[not_specified]</TD>
    <TD>-clock_opt=default::[not_specified]</TD>
    <TD>-critical_cell_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-critical_pin_opt=default::[not_specified]</TD>
    <TD>-directive=AggressiveExplore</TD>
    <TD>-dsp_register_opt=default::[not_specified]</TD>
    <TD>-effort_level=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fanout_opt=default::[not_specified]</TD>
    <TD>-hold_fix=default::[not_specified]</TD>
    <TD>-insert_negative_edge_ffs=default::[not_specified]</TD>
    <TD>-multi_clock_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-placement_opt=default::[not_specified]</TD>
    <TD>-restruct_opt=default::[not_specified]</TD>
    <TD>-retime=default::[not_specified]</TD>
    <TD>-rewire=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-shift_register_opt=default::[not_specified]</TD>
    <TD>-uram_register_opt=default::[not_specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
    <TD>-vhfn=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>postths=0.000000</TD>
    <TD>posttns=-777.911396</TD>
    <TD>postwhs=0.002440</TD>
    <TD>postwns=-0.356807</TD>
</TR><TR ALIGN='LEFT'>    <TD>preths=0.000000</TD>
    <TD>pretns=-790.035415</TD>
    <TD>prewhs=0.002860</TD>
    <TD>prewns=-0.356807</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_clock_converter_v2_1_21_axi_clock_converter/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_is_aclk_async=1</TD>
    <TD>c_axi_protocol=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=virtexuplushbm</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_synchronizer_stage=3</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=2</TD>
    <TD>x_ipcorerevision=21</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_clock_converter</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_clock_converter_v2_1_21_axi_clock_converter/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_is_aclk_async=1</TD>
    <TD>c_axi_protocol=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_ruser_width=1</TD>
    <TD>c_axi_supports_read=1</TD>
    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_supports_write=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_wuser_width=1</TD>
    <TD>c_family=virtexuplushbm</TD>
    <TD>c_m_axi_aclk_ratio=2</TD>
    <TD>c_s_axi_aclk_ratio=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_synchronizer_stage=2</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=21</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_clock_converter</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_23_axi_crossbar/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=0</TD>
    <TD>c_family=virtexuplusHBM</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x000000100000001000000010</TD>
    <TD>c_m_axi_base_addr=0x000000000002000000000000000100000000000000000000</TD>
    <TD>c_m_axi_read_connectivity=0x000000010000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x000000010000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x000000000000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x000000010000000100000001</TD>
    <TD>c_m_axi_write_issuing=0x000000010000000100000001</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=3</TD>
    <TD>c_num_slave_slots=1</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_arb_priority=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x00000000</TD>
    <TD>c_s_axi_read_acceptance=0x00000001</TD>
    <TD>c_s_axi_single_thread=0x00000001</TD>
    <TD>c_s_axi_thread_id_width=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x00000001</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=2</TD>
    <TD>x_ipcorerevision=23</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_23_axi_crossbar/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=0</TD>
    <TD>c_family=virtexuplusHBM</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x0000000c0000000d</TD>
    <TD>c_m_axi_base_addr=0x00000000000020000000000000000000</TD>
    <TD>c_m_axi_read_connectivity=0x0000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x0000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x0000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x0000000100000001</TD>
    <TD>c_m_axi_write_issuing=0x0000000100000001</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=2</TD>
    <TD>c_num_slave_slots=1</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_arb_priority=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x00000000</TD>
    <TD>c_s_axi_read_acceptance=0x00000001</TD>
    <TD>c_s_axi_single_thread=0x00000001</TD>
    <TD>c_s_axi_thread_id_width=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x00000001</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=2</TD>
    <TD>x_ipcorerevision=23</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_23_axi_crossbar/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=0</TD>
    <TD>c_family=virtexuplusHBM</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x0000000c0000000c0000000c</TD>
    <TD>c_m_axi_base_addr=0x000000000000400000000000000010000000000000000000</TD>
    <TD>c_m_axi_read_connectivity=0x000000010000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x000000010000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x000000000000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x000000010000000100000001</TD>
    <TD>c_m_axi_write_issuing=0x000000010000000100000001</TD>
    <TD>c_num_addr_ranges=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=3</TD>
    <TD>c_num_slave_slots=1</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_arb_priority=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x00000000</TD>
    <TD>c_s_axi_read_acceptance=0x00000001</TD>
    <TD>c_s_axi_single_thread=0x00000001</TD>
    <TD>c_s_axi_thread_id_width=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x00000001</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=23</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_crossbar_v2_1_23_axi_crossbar/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_data_width=32</TD>
    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_protocol=2</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_supports_user_signals=0</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_connectivity_mode=0</TD>
    <TD>c_family=virtexuplusHBM</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=0x00000000000000130000001200000000000000110000001000000000000000000000000c000000000000000c0000000d00000000000000000000000c000000000000000c0000000d0000000d0000000d0000000c00000000000000000000000c</TD>
    <TD>c_m_axi_base_addr=0xffffffffffffffff00000000000800000000000000040000ffffffffffffffff00000000000200000000000000010000ffffffffffffffffffffffffffffffff000000000000f000ffffffffffffffff000000000000e000000000000000c000ffffffffffffffffffffffffffffffff000000000000b000ffffffffffffffff000000000000a0000000000000008000000000000000400000000000000020000000000000001000ffffffffffffffffffffffffffffffff0000000000000000</TD>
    <TD>c_m_axi_read_connectivity=0x0000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_m_axi_read_issuing=0x0000000100000001000000010000000100000001000000010000000100000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_secure=0x0000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_m_axi_write_connectivity=0x0000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_m_axi_write_issuing=0x0000000100000001000000010000000100000001000000010000000100000001</TD>
    <TD>c_num_addr_ranges=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_master_slots=8</TD>
    <TD>c_num_slave_slots=1</TD>
    <TD>c_r_register=1</TD>
    <TD>c_s_axi_arb_priority=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_base_id=0x00000000</TD>
    <TD>c_s_axi_read_acceptance=0x00000001</TD>
    <TD>c_s_axi_single_thread=0x00000001</TD>
    <TD>c_s_axi_thread_id_width=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_write_acceptance=0x00000001</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=23</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_crossbar</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=2.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_wiz_v6_0_6_0_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>clkin1_period=4.000</TD>
    <TD>clkin2_period=10.0</TD>
    <TD>clock_mgr_type=NA</TD>
    <TD>component_name=clk_wiz_1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>enable_axi=0</TD>
    <TD>feedback_source=FDBK_AUTO</TD>
    <TD>feedback_type=SINGLE</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>manual_override=false</TD>
    <TD>num_out_clk=1</TD>
    <TD>primitive=MMCM</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_dyn_phase_shift=false</TD>
    <TD>use_dyn_reconfig=false</TD>
    <TD>use_inclk_stopped=false</TD>
    <TD>use_inclk_switchover=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_locked=true</TD>
    <TD>use_max_i_jitter=false</TD>
    <TD>use_min_o_jitter=false</TD>
    <TD>use_phase_alignment=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_power_down=false</TD>
    <TD>use_reset=true</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_wiz_v6_0_6_0_0/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>clkin1_period=4.000</TD>
    <TD>clkin2_period=10.0</TD>
    <TD>clock_mgr_type=NA</TD>
    <TD>component_name=qdma_subsystem_clk_div</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>enable_axi=0</TD>
    <TD>feedback_source=FDBK_AUTO</TD>
    <TD>feedback_type=SINGLE</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>manual_override=false</TD>
    <TD>num_out_clk=1</TD>
    <TD>primitive=MMCM</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_dyn_phase_shift=false</TD>
    <TD>use_dyn_reconfig=false</TD>
    <TD>use_inclk_stopped=false</TD>
    <TD>use_inclk_switchover=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_locked=true</TD>
    <TD>use_max_i_jitter=false</TD>
    <TD>use_min_o_jitter=false</TD>
    <TD>use_phase_alignment=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_power_down=false</TD>
    <TD>use_reset=false</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>cmac_usplus_0_gt_gtwizard_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_channel_enable=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000</TD>
    <TD>c_common_scaling_factor=1</TD>
    <TD>c_cpll_vco_frequency=2578.125</TD>
    <TD>c_enable_common_usrclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_force_commons=0</TD>
    <TD>c_freerun_frequency=125.00</TD>
    <TD>c_gt_rev=67</TD>
    <TD>c_gt_type=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_cpll_cal=2</TD>
    <TD>c_locate_common=0</TD>
    <TD>c_locate_in_system_ibert_core=2</TD>
    <TD>c_locate_reset_controller=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_rx_buffer_bypass_controller=0</TD>
    <TD>c_locate_rx_user_clocking=1</TD>
    <TD>c_locate_tx_buffer_bypass_controller=0</TD>
    <TD>c_locate_tx_user_clocking=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_user_data_width_sizing=1</TD>
    <TD>c_pcie_coreclk_freq=250</TD>
    <TD>c_pcie_enable=0</TD>
    <TD>c_reset_controller_instance_ctrl=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reset_sequence_interval=0</TD>
    <TD>c_rx_buffbypass_mode=0</TD>
    <TD>c_rx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_rx_buffer_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_disp=00000000</TD>
    <TD>c_rx_cb_k=00000000</TD>
    <TD>c_rx_cb_len_seq=1</TD>
    <TD>c_rx_cb_max_level=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_num_seq=0</TD>
    <TD>c_rx_cb_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_cc_disp=00000000</TD>
    <TD>c_rx_cc_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_k=00000000</TD>
    <TD>c_rx_cc_len_seq=1</TD>
    <TD>c_rx_cc_num_seq=0</TD>
    <TD>c_rx_cc_periodicity=5000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_comma_m_enable=0</TD>
    <TD>c_rx_comma_m_val=1010000011</TD>
    <TD>c_rx_comma_p_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_comma_p_val=0101111100</TD>
    <TD>c_rx_data_decoding=0</TD>
    <TD>c_rx_enable=1</TD>
    <TD>c_rx_int_data_width=80</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_line_rate=25.78125</TD>
    <TD>c_rx_master_channel_idx=40</TD>
    <TD>c_rx_outclk_bufg_gt_div=1</TD>
    <TD>c_rx_outclk_frequency=322.2656250</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_outclk_source=1</TD>
    <TD>c_rx_pll_type=0</TD>
    <TD>c_rx_recclk_output=0x000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_refclk_frequency=156.25</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_slide_mode=0</TD>
    <TD>c_rx_user_clocking_contents=0</TD>
    <TD>c_rx_user_clocking_instance_ctrl=0</TD>
    <TD>c_rx_user_clocking_ratio_fsrc_fusrclk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
    <TD>c_rx_user_clocking_source=0</TD>
    <TD>c_rx_user_data_width=80</TD>
    <TD>c_rx_usrclk2_frequency=322.2656250</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_usrclk_frequency=322.2656250</TD>
    <TD>c_secondary_qpll_enable=0</TD>
    <TD>c_secondary_qpll_refclk_frequency=257.8125</TD>
    <TD>c_sim_cpll_cal_bypass=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_total_num_channels=4</TD>
    <TD>c_total_num_commons=1</TD>
    <TD>c_total_num_commons_example=0</TD>
    <TD>c_tx_buffbypass_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_tx_buffer_mode=1</TD>
    <TD>c_tx_data_encoding=0</TD>
    <TD>c_tx_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_int_data_width=80</TD>
    <TD>c_tx_line_rate=25.78125</TD>
    <TD>c_tx_master_channel_idx=40</TD>
    <TD>c_tx_outclk_bufg_gt_div=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_outclk_frequency=322.2656250</TD>
    <TD>c_tx_outclk_source=4</TD>
    <TD>c_tx_pll_type=0</TD>
    <TD>c_tx_refclk_frequency=156.25</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_contents=0</TD>
    <TD>c_tx_user_clocking_instance_ctrl=0</TD>
    <TD>c_tx_user_clocking_ratio_fsrc_fusrclk=1</TD>
    <TD>c_tx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_source=0</TD>
    <TD>c_tx_user_data_width=80</TD>
    <TD>c_tx_usrclk2_frequency=322.2656250</TD>
    <TD>c_tx_usrclk_frequency=322.2656250</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txprogdiv_freq_enable=0</TD>
    <TD>c_txprogdiv_freq_source=0</TD>
    <TD>c_txprogdiv_freq_val=322.265625</TD>
    <TD>c_user_gtpowergood_delay_en=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=9</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=gtwizard_ultrascale</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>cmac_usplus_1_gt_gtwizard_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_channel_enable=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000</TD>
    <TD>c_common_scaling_factor=1</TD>
    <TD>c_cpll_vco_frequency=2578.125</TD>
    <TD>c_enable_common_usrclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_force_commons=0</TD>
    <TD>c_freerun_frequency=125.00</TD>
    <TD>c_gt_rev=67</TD>
    <TD>c_gt_type=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_cpll_cal=2</TD>
    <TD>c_locate_common=0</TD>
    <TD>c_locate_in_system_ibert_core=2</TD>
    <TD>c_locate_reset_controller=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_rx_buffer_bypass_controller=0</TD>
    <TD>c_locate_rx_user_clocking=1</TD>
    <TD>c_locate_tx_buffer_bypass_controller=0</TD>
    <TD>c_locate_tx_user_clocking=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_user_data_width_sizing=1</TD>
    <TD>c_pcie_coreclk_freq=250</TD>
    <TD>c_pcie_enable=0</TD>
    <TD>c_reset_controller_instance_ctrl=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reset_sequence_interval=0</TD>
    <TD>c_rx_buffbypass_mode=0</TD>
    <TD>c_rx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_rx_buffer_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_disp=00000000</TD>
    <TD>c_rx_cb_k=00000000</TD>
    <TD>c_rx_cb_len_seq=1</TD>
    <TD>c_rx_cb_max_level=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_num_seq=0</TD>
    <TD>c_rx_cb_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_cc_disp=00000000</TD>
    <TD>c_rx_cc_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_k=00000000</TD>
    <TD>c_rx_cc_len_seq=1</TD>
    <TD>c_rx_cc_num_seq=0</TD>
    <TD>c_rx_cc_periodicity=5000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_comma_m_enable=0</TD>
    <TD>c_rx_comma_m_val=1010000011</TD>
    <TD>c_rx_comma_p_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_comma_p_val=0101111100</TD>
    <TD>c_rx_data_decoding=0</TD>
    <TD>c_rx_enable=1</TD>
    <TD>c_rx_int_data_width=80</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_line_rate=25.78125</TD>
    <TD>c_rx_master_channel_idx=44</TD>
    <TD>c_rx_outclk_bufg_gt_div=1</TD>
    <TD>c_rx_outclk_frequency=322.2656250</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_outclk_source=1</TD>
    <TD>c_rx_pll_type=0</TD>
    <TD>c_rx_recclk_output=0x000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_refclk_frequency=156.25</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_slide_mode=0</TD>
    <TD>c_rx_user_clocking_contents=0</TD>
    <TD>c_rx_user_clocking_instance_ctrl=0</TD>
    <TD>c_rx_user_clocking_ratio_fsrc_fusrclk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
    <TD>c_rx_user_clocking_source=0</TD>
    <TD>c_rx_user_data_width=80</TD>
    <TD>c_rx_usrclk2_frequency=322.2656250</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_usrclk_frequency=322.2656250</TD>
    <TD>c_secondary_qpll_enable=0</TD>
    <TD>c_secondary_qpll_refclk_frequency=257.8125</TD>
    <TD>c_sim_cpll_cal_bypass=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_total_num_channels=4</TD>
    <TD>c_total_num_commons=1</TD>
    <TD>c_total_num_commons_example=0</TD>
    <TD>c_tx_buffbypass_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_tx_buffer_mode=1</TD>
    <TD>c_tx_data_encoding=0</TD>
    <TD>c_tx_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_int_data_width=80</TD>
    <TD>c_tx_line_rate=25.78125</TD>
    <TD>c_tx_master_channel_idx=44</TD>
    <TD>c_tx_outclk_bufg_gt_div=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_outclk_frequency=322.2656250</TD>
    <TD>c_tx_outclk_source=4</TD>
    <TD>c_tx_pll_type=0</TD>
    <TD>c_tx_refclk_frequency=156.25</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_contents=0</TD>
    <TD>c_tx_user_clocking_instance_ctrl=0</TD>
    <TD>c_tx_user_clocking_ratio_fsrc_fusrclk=1</TD>
    <TD>c_tx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_source=0</TD>
    <TD>c_tx_user_data_width=80</TD>
    <TD>c_tx_usrclk2_frequency=322.2656250</TD>
    <TD>c_tx_usrclk_frequency=322.2656250</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txprogdiv_freq_enable=0</TD>
    <TD>c_txprogdiv_freq_source=0</TD>
    <TD>c_txprogdiv_freq_val=322.265625</TD>
    <TD>c_user_gtpowergood_delay_en=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=9</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=gtwizard_ultrascale</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>cmac_usplus_core/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_add_gt_cnrl_sts_ports=0</TD>
    <TD>c_clocking_mode=Asynchronous</TD>
    <TD>c_cmac_caui4_mode=1</TD>
    <TD>c_cmac_core_select=CMACE4_X0Y6</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_axi_interface=1</TD>
    <TD>c_enable_axis=0</TD>
    <TD>c_enable_pipeline_reg=1</TD>
    <TD>c_enable_time_stamping=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_exdes_axi4lite_interface=0</TD>
    <TD>c_family_chk=virtexuplusHBM</TD>
    <TD>c_fast_sim_mode=0</TD>
    <TD>c_gt_drp_clk=125.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_group_select=0</TD>
    <TD>c_gt_location=1</TD>
    <TD>c_gt_ref_clk_freq=156.25</TD>
    <TD>c_gt_rx_buffer_bypass=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_type=GTY</TD>
    <TD>c_include_an_lt_tx_trainer=0</TD>
    <TD>c_include_auto_neg_lt_logic=0</TD>
    <TD>c_include_rs_fec=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_shared_logic=2</TD>
    <TD>c_include_statistics_counters=1</TD>
    <TD>c_ins_loss_nyq=20</TD>
    <TD>c_lane10_gt_loc=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_lane1_gt_loc=X0Y40</TD>
    <TD>c_lane2_gt_loc=X0Y41</TD>
    <TD>c_lane3_gt_loc=X0Y42</TD>
    <TD>c_lane4_gt_loc=X0Y43</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_lane5_gt_loc=NA</TD>
    <TD>c_lane6_gt_loc=NA</TD>
    <TD>c_lane7_gt_loc=NA</TD>
    <TD>c_lane8_gt_loc=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_lane9_gt_loc=NA</TD>
    <TD>c_line_rate=25.78125</TD>
    <TD>c_num_lanes=4</TD>
    <TD>c_operating_mode=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll_type=QPLL0</TD>
    <TD>c_ptp_transpclk_mode=0</TD>
    <TD>c_qpll_fracn_numerator=8388608</TD>
    <TD>c_rs_fec_core_sel=CMACE4_X0Y0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rs_fec_transcode_bypass=0</TD>
    <TD>c_rx_check_ack=1</TD>
    <TD>c_rx_check_preamble=0</TD>
    <TD>c_rx_check_sfd=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delete_fcs=1</TD>
    <TD>c_rx_eq_mode=AUTO</TD>
    <TD>c_rx_etype_gcp=0x8808</TD>
    <TD>c_rx_etype_gpp=0x8808</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_etype_pcp=0x8808</TD>
    <TD>c_rx_etype_ppp=0x8808</TD>
    <TD>c_rx_flow_control=1</TD>
    <TD>c_rx_forward_control_frames=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_frame_crc_checking=Enable FCS Stripping</TD>
    <TD>c_rx_gt_buffer=1</TD>
    <TD>c_rx_ignore_fcs=0</TD>
    <TD>c_rx_max_packet_len=1518</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_min_packet_len=64</TD>
    <TD>c_rx_opcode_gpp=0x0001</TD>
    <TD>c_rx_opcode_max_gcp=0xFFFF</TD>
    <TD>c_rx_opcode_max_pcp=0xFFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_opcode_min_gcp=0x0000</TD>
    <TD>c_rx_opcode_min_pcp=0x0000</TD>
    <TD>c_rx_opcode_ppp=0x0101</TD>
    <TD>c_rx_pause_da_mcast=0x0180C2000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_pause_da_ucast=0x000000000000</TD>
    <TD>c_rx_pause_sa=0x000000000000</TD>
    <TD>c_rx_process_lfi=0</TD>
    <TD>c_statistics_regs_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_da_gpp=0x0180C2000001</TD>
    <TD>c_tx_da_ppp=0x0180C2000001</TD>
    <TD>c_tx_ethertype_gpp=0x8808</TD>
    <TD>c_tx_ethertype_ppp=0x8808</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_fcs_ins_enable=1</TD>
    <TD>c_tx_flow_control=1</TD>
    <TD>c_tx_frame_crc_checking=Enable FCS Insertion</TD>
    <TD>c_tx_ignore_fcs=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_ipg_value=12</TD>
    <TD>c_tx_lane0_vlm_bip7_override=0</TD>
    <TD>c_tx_opcode_gpp=0x0001</TD>
    <TD>c_tx_opcode_ppp=0x0101</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_otn_interface=0</TD>
    <TD>c_tx_ptp_1step_enable=0</TD>
    <TD>c_tx_ptp_latency_adjust=0</TD>
    <TD>c_tx_ptp_vlane_adjust_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_sa_gpp=0x000000000000</TD>
    <TD>c_tx_sa_ppp=0x000000000000</TD>
    <TD>c_update_lt_coeff=0</TD>
    <TD>c_user_interface=AXIS</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>is_board_project=1</TD>
    <TD>x_ipcorerevision=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=cmac_an_lt@2020.05(design_linking)</TD>
    <TD>x_ipname=cmac_usplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>cmac_usplus_core/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_add_gt_cnrl_sts_ports=0</TD>
    <TD>c_clocking_mode=Asynchronous</TD>
    <TD>c_cmac_caui4_mode=1</TD>
    <TD>c_cmac_core_select=CMACE4_X0Y7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_axi_interface=1</TD>
    <TD>c_enable_axis=0</TD>
    <TD>c_enable_pipeline_reg=1</TD>
    <TD>c_enable_time_stamping=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_exdes_axi4lite_interface=0</TD>
    <TD>c_family_chk=virtexuplusHBM</TD>
    <TD>c_fast_sim_mode=0</TD>
    <TD>c_gt_drp_clk=125.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_group_select=0</TD>
    <TD>c_gt_location=1</TD>
    <TD>c_gt_ref_clk_freq=156.25</TD>
    <TD>c_gt_rx_buffer_bypass=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gt_type=GTY</TD>
    <TD>c_include_an_lt_tx_trainer=0</TD>
    <TD>c_include_auto_neg_lt_logic=0</TD>
    <TD>c_include_rs_fec=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_shared_logic=2</TD>
    <TD>c_include_statistics_counters=1</TD>
    <TD>c_ins_loss_nyq=20</TD>
    <TD>c_lane10_gt_loc=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_lane1_gt_loc=X0Y44</TD>
    <TD>c_lane2_gt_loc=X0Y45</TD>
    <TD>c_lane3_gt_loc=X0Y46</TD>
    <TD>c_lane4_gt_loc=X0Y47</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_lane5_gt_loc=NA</TD>
    <TD>c_lane6_gt_loc=NA</TD>
    <TD>c_lane7_gt_loc=NA</TD>
    <TD>c_lane8_gt_loc=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_lane9_gt_loc=NA</TD>
    <TD>c_line_rate=25.78125</TD>
    <TD>c_num_lanes=4</TD>
    <TD>c_operating_mode=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pll_type=QPLL0</TD>
    <TD>c_ptp_transpclk_mode=0</TD>
    <TD>c_qpll_fracn_numerator=8388608</TD>
    <TD>c_rs_fec_core_sel=CMACE4_X0Y0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rs_fec_transcode_bypass=0</TD>
    <TD>c_rx_check_ack=1</TD>
    <TD>c_rx_check_preamble=0</TD>
    <TD>c_rx_check_sfd=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_delete_fcs=1</TD>
    <TD>c_rx_eq_mode=AUTO</TD>
    <TD>c_rx_etype_gcp=0x8808</TD>
    <TD>c_rx_etype_gpp=0x8808</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_etype_pcp=0x8808</TD>
    <TD>c_rx_etype_ppp=0x8808</TD>
    <TD>c_rx_flow_control=1</TD>
    <TD>c_rx_forward_control_frames=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_frame_crc_checking=Enable FCS Stripping</TD>
    <TD>c_rx_gt_buffer=1</TD>
    <TD>c_rx_ignore_fcs=0</TD>
    <TD>c_rx_max_packet_len=1518</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_min_packet_len=64</TD>
    <TD>c_rx_opcode_gpp=0x0001</TD>
    <TD>c_rx_opcode_max_gcp=0xFFFF</TD>
    <TD>c_rx_opcode_max_pcp=0xFFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_opcode_min_gcp=0x0000</TD>
    <TD>c_rx_opcode_min_pcp=0x0000</TD>
    <TD>c_rx_opcode_ppp=0x0101</TD>
    <TD>c_rx_pause_da_mcast=0x0180C2000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_pause_da_ucast=0x000000000000</TD>
    <TD>c_rx_pause_sa=0x000000000000</TD>
    <TD>c_rx_process_lfi=0</TD>
    <TD>c_statistics_regs_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_da_gpp=0x0180C2000001</TD>
    <TD>c_tx_da_ppp=0x0180C2000001</TD>
    <TD>c_tx_ethertype_gpp=0x8808</TD>
    <TD>c_tx_ethertype_ppp=0x8808</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_fcs_ins_enable=1</TD>
    <TD>c_tx_flow_control=1</TD>
    <TD>c_tx_frame_crc_checking=Enable FCS Insertion</TD>
    <TD>c_tx_ignore_fcs=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_ipg_value=12</TD>
    <TD>c_tx_lane0_vlm_bip7_override=0</TD>
    <TD>c_tx_opcode_gpp=0x0001</TD>
    <TD>c_tx_opcode_ppp=0x0101</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_otn_interface=0</TD>
    <TD>c_tx_ptp_1step_enable=0</TD>
    <TD>c_tx_ptp_latency_adjust=0</TD>
    <TD>c_tx_ptp_vlane_adjust_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_sa_gpp=0x000000000000</TD>
    <TD>c_tx_sa_ppp=0x000000000000</TD>
    <TD>c_update_lt_coeff=0</TD>
    <TD>c_user_interface=AXIS</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>is_board_project=1</TD>
    <TD>x_ipcorerevision=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_iplicense=cmac_an_lt@2020.05(design_linking)</TD>
    <TD>x_ipname=cmac_usplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>fifo_generator_v13_2_5/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_add_ngc_constraint=0</TD>
    <TD>c_application_type_axis=0</TD>
    <TD>c_application_type_rach=0</TD>
    <TD>c_application_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_application_type_wach=0</TD>
    <TD>c_application_type_wdch=0</TD>
    <TD>c_application_type_wrch=0</TD>
    <TD>c_axi_addr_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_aruser_width=1</TD>
    <TD>c_axi_awuser_width=1</TD>
    <TD>c_axi_buser_width=1</TD>
    <TD>c_axi_data_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_id_width=1</TD>
    <TD>c_axi_len_width=8</TD>
    <TD>c_axi_lock_width=1</TD>
    <TD>c_axi_ruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_type=1</TD>
    <TD>c_axi_wuser_width=1</TD>
    <TD>c_axis_tdata_width=8</TD>
    <TD>c_axis_tdest_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tkeep_width=1</TD>
    <TD>c_axis_tstrb_width=1</TD>
    <TD>c_axis_tuser_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_type=0</TD>
    <TD>c_common_clock=0</TD>
    <TD>c_count_type=0</TD>
    <TD>c_data_count_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_default_value=BlankString</TD>
    <TD>c_din_width=1</TD>
    <TD>c_din_width_axis=1</TD>
    <TD>c_din_width_rach=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_din_width_rdch=64</TD>
    <TD>c_din_width_wach=1</TD>
    <TD>c_din_width_wdch=64</TD>
    <TD>c_din_width_wrch=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_dout_rst_val=0</TD>
    <TD>c_dout_width=1</TD>
    <TD>c_en_safety_ckt=1</TD>
    <TD>c_enable_rlocs=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_rst_sync=1</TD>
    <TD>c_error_injection_type=0</TD>
    <TD>c_error_injection_type_axis=0</TD>
    <TD>c_error_injection_type_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_error_injection_type_rdch=0</TD>
    <TD>c_error_injection_type_wach=0</TD>
    <TD>c_error_injection_type_wdch=0</TD>
    <TD>c_error_injection_type_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=virtexuplusHBM</TD>
    <TD>c_full_flags_rst_val=1</TD>
    <TD>c_has_almost_empty=0</TD>
    <TD>c_has_almost_full=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_aruser=0</TD>
    <TD>c_has_axi_awuser=0</TD>
    <TD>c_has_axi_buser=0</TD>
    <TD>c_has_axi_id=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axi_rd_channel=1</TD>
    <TD>c_has_axi_ruser=0</TD>
    <TD>c_has_axi_wr_channel=1</TD>
    <TD>c_has_axi_wuser=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tdata=1</TD>
    <TD>c_has_axis_tdest=0</TD>
    <TD>c_has_axis_tid=0</TD>
    <TD>c_has_axis_tkeep=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_axis_tlast=0</TD>
    <TD>c_has_axis_tready=1</TD>
    <TD>c_has_axis_tstrb=0</TD>
    <TD>c_has_axis_tuser=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_backup=0</TD>
    <TD>c_has_data_count=0</TD>
    <TD>c_has_data_counts_axis=0</TD>
    <TD>c_has_data_counts_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_data_counts_rdch=0</TD>
    <TD>c_has_data_counts_wach=0</TD>
    <TD>c_has_data_counts_wdch=0</TD>
    <TD>c_has_data_counts_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_int_clk=0</TD>
    <TD>c_has_master_ce=0</TD>
    <TD>c_has_meminit_file=0</TD>
    <TD>c_has_overflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_axis=0</TD>
    <TD>c_has_prog_flags_rach=0</TD>
    <TD>c_has_prog_flags_rdch=0</TD>
    <TD>c_has_prog_flags_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_prog_flags_wdch=0</TD>
    <TD>c_has_prog_flags_wrch=0</TD>
    <TD>c_has_rd_data_count=0</TD>
    <TD>c_has_rd_rst=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_rst=1</TD>
    <TD>c_has_slave_ce=0</TD>
    <TD>c_has_srst=0</TD>
    <TD>c_has_underflow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_has_valid=0</TD>
    <TD>c_has_wr_ack=0</TD>
    <TD>c_has_wr_data_count=0</TD>
    <TD>c_has_wr_rst=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type=2</TD>
    <TD>c_implementation_type_axis=1</TD>
    <TD>c_implementation_type_rach=1</TD>
    <TD>c_implementation_type_rdch=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_implementation_type_wach=1</TD>
    <TD>c_implementation_type_wdch=1</TD>
    <TD>c_implementation_type_wrch=1</TD>
    <TD>c_init_wr_pntr_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_interface_type=0</TD>
    <TD>c_memory_type=1</TD>
    <TD>c_mif_file_name=BlankString</TD>
    <TD>c_msgon_val=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_optimization_mode=0</TD>
    <TD>c_overflow_low=0</TD>
    <TD>c_power_saving_mode=0</TD>
    <TD>c_preload_latency=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_preload_regs=1</TD>
    <TD>c_prim_fifo_type=512x36</TD>
    <TD>c_prim_fifo_type_axis=1kx18</TD>
    <TD>c_prim_fifo_type_rach=512x36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prim_fifo_type_rdch=512x72</TD>
    <TD>c_prim_fifo_type_wach=512x36</TD>
    <TD>c_prim_fifo_type_wdch=512x72</TD>
    <TD>c_prim_fifo_type_wrch=512x36</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val=4</TD>
    <TD>c_prog_empty_thresh_assert_val_axis=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_rdch=1022</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_thresh_assert_val_wach=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wdch=1022</TD>
    <TD>c_prog_empty_thresh_assert_val_wrch=1022</TD>
    <TD>c_prog_empty_thresh_negate_val=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type=0</TD>
    <TD>c_prog_empty_type_axis=0</TD>
    <TD>c_prog_empty_type_rach=0</TD>
    <TD>c_prog_empty_type_rdch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_empty_type_wach=0</TD>
    <TD>c_prog_empty_type_wdch=0</TD>
    <TD>c_prog_empty_type_wrch=0</TD>
    <TD>c_prog_full_thresh_assert_val=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_axis=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rach=1023</TD>
    <TD>c_prog_full_thresh_assert_val_rdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wach=1023</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_thresh_assert_val_wdch=1023</TD>
    <TD>c_prog_full_thresh_assert_val_wrch=1023</TD>
    <TD>c_prog_full_thresh_negate_val=14</TD>
    <TD>c_prog_full_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_axis=0</TD>
    <TD>c_prog_full_type_rach=0</TD>
    <TD>c_prog_full_type_rdch=0</TD>
    <TD>c_prog_full_type_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_prog_full_type_wdch=0</TD>
    <TD>c_prog_full_type_wrch=0</TD>
    <TD>c_rach_type=0</TD>
    <TD>c_rd_data_count_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rd_depth=16</TD>
    <TD>c_rd_freq=1</TD>
    <TD>c_rd_pntr_width=4</TD>
    <TD>c_rdch_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_axis=0</TD>
    <TD>c_reg_slice_mode_rach=0</TD>
    <TD>c_reg_slice_mode_rdch=0</TD>
    <TD>c_reg_slice_mode_wach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reg_slice_mode_wdch=0</TD>
    <TD>c_reg_slice_mode_wrch=0</TD>
    <TD>c_select_xpm=0</TD>
    <TD>c_synchronizer_stage=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_underflow_low=0</TD>
    <TD>c_use_common_overflow=0</TD>
    <TD>c_use_common_underflow=0</TD>
    <TD>c_use_default_settings=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_dout_rst=1</TD>
    <TD>c_use_ecc=0</TD>
    <TD>c_use_ecc_axis=0</TD>
    <TD>c_use_ecc_rach=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_ecc_rdch=0</TD>
    <TD>c_use_ecc_wach=0</TD>
    <TD>c_use_ecc_wdch=0</TD>
    <TD>c_use_ecc_wrch=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_use_embedded_reg=1</TD>
    <TD>c_use_fifo16_flags=0</TD>
    <TD>c_use_fwft_data_count=0</TD>
    <TD>c_use_pipeline_reg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_valid_low=0</TD>
    <TD>c_wach_type=0</TD>
    <TD>c_wdch_type=0</TD>
    <TD>c_wr_ack_low=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_data_count_width=4</TD>
    <TD>c_wr_depth=16</TD>
    <TD>c_wr_depth_axis=1024</TD>
    <TD>c_wr_depth_rach=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_depth_rdch=1024</TD>
    <TD>c_wr_depth_wach=16</TD>
    <TD>c_wr_depth_wdch=1024</TD>
    <TD>c_wr_depth_wrch=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_freq=1</TD>
    <TD>c_wr_pntr_width=4</TD>
    <TD>c_wr_pntr_width_axis=10</TD>
    <TD>c_wr_pntr_width_rach=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_pntr_width_rdch=10</TD>
    <TD>c_wr_pntr_width_wach=4</TD>
    <TD>c_wr_pntr_width_wdch=10</TD>
    <TD>c_wr_pntr_width_wrch=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wr_response_latency=1</TD>
    <TD>c_wrch_type=0</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=5</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=fifo_generator</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=13.2</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>qdma_no_sriov_core_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>acs_ext_cap_enable=FALSE</TD>
    <TD>adv_int_usr=FALSE</TD>
    <TD>alf_cap_enable=FALSE</TD>
    <TD>ari_cap_enable=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>async_clk_enable=FALSE</TD>
    <TD>axi_aclk_loopback=FALSE</TD>
    <TD>axi_addr_width=64</TD>
    <TD>axi_data_width=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>axi_vip_in_exdes=FALSE</TD>
    <TD>axilite_master_aperture_size=0x0D</TD>
    <TD>axilite_master_control=0x4</TD>
    <TD>axist_bypass_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>axist_bypass_control=0x0</TD>
    <TD>axisten_if_enable_msg_route=0x1EFFF</TD>
    <TD>axisten_if_msix_rx_parity_en=FALSE</TD>
    <TD>barlite1=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>barlite2=7</TD>
    <TD>barlite_ext_pf0=0x04</TD>
    <TD>barlite_ext_pf1=0b000100</TD>
    <TD>barlite_ext_pf2=000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>barlite_ext_pf3=000000</TD>
    <TD>barlite_int_pf0=000001</TD>
    <TD>barlite_int_pf1=000001</TD>
    <TD>barlite_int_pf2=000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>barlite_int_pf3=000000</TD>
    <TD>barlite_mb_pf0=0</TD>
    <TD>barlite_mb_pf1=0</TD>
    <TD>barlite_mb_pf2=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>barlite_mb_pf3=0</TD>
    <TD>barlite_msix_pf0=000001</TD>
    <TD>barlite_msix_pf1=000001</TD>
    <TD>barlite_msix_pf2=000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>barlite_msix_pf3=000000</TD>
    <TD>bridge_burst=FALSE</TD>
    <TD>c2h_stream_cpl_data_size=0</TD>
    <TD>c2h_xdma_chnl=0x01</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_ats_cap_nextptr=0x000</TD>
    <TD>c_ats_enable=FALSE</TD>
    <TD>c_axibar2pciebar_0=0x0000000000000000</TD>
    <TD>c_axibar2pciebar_1=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar2pciebar_2=0x0000000000000000</TD>
    <TD>c_axibar2pciebar_3=0x0000000000000000</TD>
    <TD>c_axibar2pciebar_4=0x0000000000000000</TD>
    <TD>c_axibar2pciebar_5=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar_0=0x0000000000000000</TD>
    <TD>c_axibar_1=0x0000000000000000</TD>
    <TD>c_axibar_2=0x0000000000000000</TD>
    <TD>c_axibar_3=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar_4=0x0000000000000000</TD>
    <TD>c_axibar_5=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_0=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_1=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar_highaddr_2=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_3=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_4=0x0000000000000000</TD>
    <TD>c_axibar_highaddr_5=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axibar_notranslate=0</TD>
    <TD>c_axibar_num=1</TD>
    <TD>c_baseaddr=0x00001000</TD>
    <TD>c_c2h_num_chnl=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_comp_timeout=1</TD>
    <TD>c_dbg_en=DEBUG_NONE</TD>
    <TD>c_dsc_byp_mode=BYPASS_AND_INT</TD>
    <TD>c_enable_resource_reduction=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=virtexuplusHBM</TD>
    <TD>c_h2c_num_chnl=4</TD>
    <TD>c_highaddr=0x00001FFF</TD>
    <TD>c_include_baroffset_reg=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_last_core_cap_addr=0x100</TD>
    <TD>c_m_axi_id_width=4</TD>
    <TD>c_m_axi_num_read=32</TD>
    <TD>c_m_axi_num_write=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axib_en=FALSE</TD>
    <TD>c_max_num_queue=2048</TD>
    <TD>c_metering_on=1</TD>
    <TD>c_msix_int_table_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_of_sc=1</TD>
    <TD>c_old_bridge_timeout=0</TD>
    <TD>c_parity_prop=0</TD>
    <TD>c_pcie_pfs_supported=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pciebar2axibar_0=0x0000000000000000</TD>
    <TD>c_pciebar2axibar_1=0x0000000000000000</TD>
    <TD>c_pciebar2axibar_2=0x0000000000000000</TD>
    <TD>c_pciebar2axibar_3=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pciebar2axibar_4=0x0000000000000000</TD>
    <TD>c_pciebar2axibar_5=0x0000000000000000</TD>
    <TD>c_pciebar2axibar_6=0000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_pr_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pri_enable=FALSE</TD>
    <TD>c_s_axi_id_width=4</TD>
    <TD>c_s_axi_num_read=32</TD>
    <TD>c_s_axi_num_write=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_supports_narrow_burst=0</TD>
    <TD>c_sriov_en=0</TD>
    <TD>c_timeout0_sel=0xE</TD>
    <TD>c_timeout1_sel=0xF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_timeout_mult=0x3</TD>
    <TD>c_vsec_cap_addr=0xe00</TD>
    <TD>ccix_dvsec=FALSE</TD>
    <TD>ccix_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_ext_if=FALSE</TD>
    <TD>cfg_mgmt_if=TRUE</TD>
    <TD>cfg_space_enable=FALSE</TD>
    <TD>cmp_col_reg_0=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>cmp_col_reg_1=0</TD>
    <TD>cmp_col_reg_2=0</TD>
    <TD>cmp_col_reg_3=0</TD>
    <TD>cmp_col_reg_4=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>cmp_col_reg_5=0</TD>
    <TD>cmp_col_reg_6=0</TD>
    <TD>cmp_col_reg_7=0</TD>
    <TD>cmp_err_reg_0=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>cmp_err_reg_1=0</TD>
    <TD>cmp_err_reg_2=0</TD>
    <TD>cmp_err_reg_3=0</TD>
    <TD>cmp_err_reg_4=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>cmp_err_reg_5=0</TD>
    <TD>cmp_err_reg_6=0</TD>
    <TD>cmp_err_reg_7=0</TD>
    <TD>core_clk_freq=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>csr_axilite_slave=FALSE</TD>
    <TD>csr_module=1</TD>
    <TD>data_mover=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>dedicate_perst=false</TD>
    <TD>dev_port_type=0</TD>
    <TD>disable_bram_pipeline=FALSE</TD>
    <TD>disable_eq_synchronizer=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>dma_2rp=FALSE</TD>
    <TD>dma_completion=0</TD>
    <TD>dma_en=1</TD>
    <TD>dma_mm=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>dma_mode_en=FALSE</TD>
    <TD>dma_reset_source_sel=1</TD>
    <TD>dma_st=1</TD>
    <TD>drp_clk_sel=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsc_bypass_rd=1</TD>
    <TD>dsc_bypass_rd_csr=1</TD>
    <TD>dsc_bypass_rd_out=1</TD>
    <TD>dsc_bypass_wr=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsc_bypass_wr_csr=1</TD>
    <TD>dsc_bypass_wr_out=1</TD>
    <TD>en_axi_master_if=FALSE</TD>
    <TD>en_axi_slave_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_debug_ports=FALSE</TD>
    <TD>en_gt_selection=TRUE</TD>
    <TD>en_pcie_debug_ports=FALSE</TD>
    <TD>en_transceiver_status_ports=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_at_ports=FALSE</TD>
    <TD>enable_ats_switch=FALSE</TD>
    <TD>enable_error_injection=FALSE</TD>
    <TD>enable_ibert=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_jtag_dbg=FALSE</TD>
    <TD>enable_more=FALSE</TD>
    <TD>ext_ch_gt_drp=false</TD>
    <TD>ext_startup_primitive=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>ext_sys_clk_bufg=FALSE</TD>
    <TD>ext_xvc_vsec_enable=FALSE</TD>
    <TD>firstvf_offset_pf0=1</TD>
    <TD>firstvf_offset_pf1=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>firstvf_offset_pf2=7</TD>
    <TD>firstvf_offset_pf3=10</TD>
    <TD>flr_enable=FALSE</TD>
    <TD>free_run_freq=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>func_mode=1</TD>
    <TD>gen4_eieos_0s7=TRUE</TD>
    <TD>gtcom_in_core=2</TD>
    <TD>gtwiz_in_core=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>h2c_xdma_chnl=0x01</TD>
    <TD>iep_en=FALSE</TD>
    <TD>ins_loss_profile=Add-in_Card</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>is_board_project=1</TD>
    <TD>legacy_cfg_ext_if=FALSE</TD>
    <TD>mailbox_enable=FALSE</TD>
    <TD>mcap_enablement=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>mdma_pfch_cache_depth=16</TD>
    <TD>mhost_en=FALSE</TD>
    <TD>mm_slave_en=0</TD>
    <TD>msi_enabled=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>msix_enabled=TRUE</TD>
    <TD>msix_impl_ext=TRUE</TD>
    <TD>msix_pcie_internal=0</TD>
    <TD>mult_pf_des=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>multq_en=1</TD>
    <TD>num_vfs_pf0=4</TD>
    <TD>num_vfs_pf1=4</TD>
    <TD>num_vfs_pf2=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>num_vfs_pf3=4</TD>
    <TD>pcie3_drp=false</TD>
    <TD>pcie_blk_locn=6</TD>
    <TD>pcie_blk_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_id_if=FALSE</TD>
    <TD>pciebar_num=6</TD>
    <TD>pf0_addr_mask=0x000FFFFF</TD>
    <TD>pf0_bar0_aperture_size=0x0B</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar0_control=0x6</TD>
    <TD>pf0_bar1_aperture_size=0x00</TD>
    <TD>pf0_bar1_control=0x0</TD>
    <TD>pf0_bar2_aperture_size=0x0D</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar2_control=0x6</TD>
    <TD>pf0_bar3_aperture_size=0x00</TD>
    <TD>pf0_bar3_control=0x0</TD>
    <TD>pf0_bar4_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar4_control=0x0</TD>
    <TD>pf0_bar5_aperture_size=0x00</TD>
    <TD>pf0_bar5_control=0x0</TD>
    <TD>pf0_bar6_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar6_control=0x0</TD>
    <TD>pf0_device_id=0x903F</TD>
    <TD>pf0_interrupt_pin=001</TD>
    <TD>pf0_msi_cap_multimsgcap=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_msix_vectors=10</TD>
    <TD>pf0_revision_id=0x00</TD>
    <TD>pf0_sriov_bar0_control=0x7</TD>
    <TD>pf0_sriov_bar1_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar2_control=0x7</TD>
    <TD>pf0_sriov_bar3_control=0x0</TD>
    <TD>pf0_sriov_bar4_control=0x0</TD>
    <TD>pf0_sriov_bar5_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_subsystem_id=0x0007</TD>
    <TD>pf0_subsystem_vendor_id=0x10EE</TD>
    <TD>pf0_vendor_id=0x10EE</TD>
    <TD>pf0_vf_addr_mask=0x00000FFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_vf_bar0_aperture_size=00000000</TD>
    <TD>pf0_vf_bar1_aperture_size=00000000</TD>
    <TD>pf0_vf_bar2_aperture_size=00000000</TD>
    <TD>pf0_vf_bar3_aperture_size=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_vf_bar4_aperture_size=00000000</TD>
    <TD>pf0_vf_bar5_aperture_size=00000000</TD>
    <TD>pf0_vf_bar6_aperture_size=0x00</TD>
    <TD>pf0_vf_pciebar2axibar_0=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_vf_pciebar2axibar_1=0x0000000040000000</TD>
    <TD>pf0_vf_pciebar2axibar_2=0x0000000040000000</TD>
    <TD>pf0_vf_pciebar2axibar_3=0x0000000000000000</TD>
    <TD>pf0_vf_pciebar2axibar_4=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_vf_pciebar2axibar_5=0x0000000000000000</TD>
    <TD>pf1_addr_mask=0x000FFFFF</TD>
    <TD>pf1_bar0_aperture_size=0x0B</TD>
    <TD>pf1_bar0_control=0x6</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar1_aperture_size=0x00</TD>
    <TD>pf1_bar1_control=0x0</TD>
    <TD>pf1_bar2_aperture_size=0x0D</TD>
    <TD>pf1_bar2_control=0x6</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar3_aperture_size=0x00</TD>
    <TD>pf1_bar3_control=0x0</TD>
    <TD>pf1_bar4_aperture_size=0x00</TD>
    <TD>pf1_bar4_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar5_aperture_size=0x00</TD>
    <TD>pf1_bar5_control=0x0</TD>
    <TD>pf1_bar6_aperture_size=0x00</TD>
    <TD>pf1_bar6_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_device_id=0x913F</TD>
    <TD>pf1_enabled=1</TD>
    <TD>pf1_msix_vectors=9</TD>
    <TD>pf1_pciebar2axibar_0=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_pciebar2axibar_1=0x0000000010000000</TD>
    <TD>pf1_pciebar2axibar_2=0x0000000000000000</TD>
    <TD>pf1_pciebar2axibar_3=0x0000000000000000</TD>
    <TD>pf1_pciebar2axibar_4=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_pciebar2axibar_5=0x0000000000000000</TD>
    <TD>pf1_pciebar2axibar_6=0000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>pf1_revision_id=0x00</TD>
    <TD>pf1_sriov_bar0_control=0x7</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar1_control=0x0</TD>
    <TD>pf1_sriov_bar2_control=0x7</TD>
    <TD>pf1_sriov_bar3_control=0x0</TD>
    <TD>pf1_sriov_bar4_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar5_control=0x0</TD>
    <TD>pf1_subsystem_id=0x0007</TD>
    <TD>pf1_subsystem_vendor_id=0x10EE</TD>
    <TD>pf1_vendor_id=0x10EE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_vf_addr_mask=0x00000FFF</TD>
    <TD>pf1_vf_bar0_aperture_size=00000000</TD>
    <TD>pf1_vf_bar1_aperture_size=00000000</TD>
    <TD>pf1_vf_bar2_aperture_size=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_vf_bar3_aperture_size=00000000</TD>
    <TD>pf1_vf_bar4_aperture_size=00000000</TD>
    <TD>pf1_vf_bar5_aperture_size=00000000</TD>
    <TD>pf1_vf_bar6_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_vf_pciebar2axibar_0=0x0000000000000000</TD>
    <TD>pf1_vf_pciebar2axibar_1=0x0000000050000000</TD>
    <TD>pf1_vf_pciebar2axibar_2=0x0000000050000000</TD>
    <TD>pf1_vf_pciebar2axibar_3=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_vf_pciebar2axibar_4=0x0000000000000000</TD>
    <TD>pf1_vf_pciebar2axibar_5=0x0000000000000000</TD>
    <TD>pf2_addr_mask=0x000FFFFF</TD>
    <TD>pf2_bar0_aperture_size=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_bar0_control=0x0</TD>
    <TD>pf2_bar1_aperture_size=00000000</TD>
    <TD>pf2_bar1_control=0x0</TD>
    <TD>pf2_bar2_aperture_size=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_bar2_control=0x0</TD>
    <TD>pf2_bar3_aperture_size=00000000</TD>
    <TD>pf2_bar3_control=0x0</TD>
    <TD>pf2_bar4_aperture_size=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_bar4_control=0x0</TD>
    <TD>pf2_bar5_aperture_size=00000000</TD>
    <TD>pf2_bar5_control=0x0</TD>
    <TD>pf2_bar6_aperture_size=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_bar6_control=0x0</TD>
    <TD>pf2_device_id=0x923F</TD>
    <TD>pf2_enabled=0</TD>
    <TD>pf2_msix_vectors=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_pciebar2axibar_0=0x0000000000000000</TD>
    <TD>pf2_pciebar2axibar_1=0x0000000020000000</TD>
    <TD>pf2_pciebar2axibar_2=0x0000000000000000</TD>
    <TD>pf2_pciebar2axibar_3=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_pciebar2axibar_4=0x0000000000000000</TD>
    <TD>pf2_pciebar2axibar_5=0x0000000000000000</TD>
    <TD>pf2_pciebar2axibar_6=0000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>pf2_revision_id=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_sriov_bar0_control=0x0</TD>
    <TD>pf2_sriov_bar1_control=0x0</TD>
    <TD>pf2_sriov_bar2_control=0x0</TD>
    <TD>pf2_sriov_bar3_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_sriov_bar4_control=0x0</TD>
    <TD>pf2_sriov_bar5_control=0x0</TD>
    <TD>pf2_subsystem_id=0x0007</TD>
    <TD>pf2_subsystem_vendor_id=0x10EE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_vendor_id=0x10EE</TD>
    <TD>pf2_vf_addr_mask=0x00000FFF</TD>
    <TD>pf2_vf_bar0_aperture_size=00000000</TD>
    <TD>pf2_vf_bar1_aperture_size=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_vf_bar2_aperture_size=00000000</TD>
    <TD>pf2_vf_bar3_aperture_size=00000000</TD>
    <TD>pf2_vf_bar4_aperture_size=00000000</TD>
    <TD>pf2_vf_bar5_aperture_size=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_vf_bar6_aperture_size=0x00</TD>
    <TD>pf2_vf_pciebar2axibar_0=0x0000000000000000</TD>
    <TD>pf2_vf_pciebar2axibar_1=0x0000000060000000</TD>
    <TD>pf2_vf_pciebar2axibar_2=0x0000000060000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_vf_pciebar2axibar_3=0x0000000000000000</TD>
    <TD>pf2_vf_pciebar2axibar_4=0x0000000000000000</TD>
    <TD>pf2_vf_pciebar2axibar_5=0x0000000000000000</TD>
    <TD>pf3_addr_mask=0x000FFFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_bar0_aperture_size=00000000</TD>
    <TD>pf3_bar0_control=0x0</TD>
    <TD>pf3_bar1_aperture_size=00000000</TD>
    <TD>pf3_bar1_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_bar2_aperture_size=00000000</TD>
    <TD>pf3_bar2_control=0x0</TD>
    <TD>pf3_bar3_aperture_size=00000000</TD>
    <TD>pf3_bar3_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_bar4_aperture_size=00000000</TD>
    <TD>pf3_bar4_control=0x0</TD>
    <TD>pf3_bar5_aperture_size=00000000</TD>
    <TD>pf3_bar5_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_bar6_aperture_size=00000000</TD>
    <TD>pf3_bar6_control=0x0</TD>
    <TD>pf3_device_id=0x933F</TD>
    <TD>pf3_enabled=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_msix_vectors=0</TD>
    <TD>pf3_pciebar2axibar_0=0x0000000000000000</TD>
    <TD>pf3_pciebar2axibar_1=0x0000000030000000</TD>
    <TD>pf3_pciebar2axibar_2=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_pciebar2axibar_3=0x0000000000000000</TD>
    <TD>pf3_pciebar2axibar_4=0x0000000000000000</TD>
    <TD>pf3_pciebar2axibar_5=0x0000000000000000</TD>
    <TD>pf3_pciebar2axibar_6=0000000000000000000000000000000000000000000000000000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_revision_id=0x00</TD>
    <TD>pf3_sriov_bar0_control=0x0</TD>
    <TD>pf3_sriov_bar1_control=0x0</TD>
    <TD>pf3_sriov_bar2_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_sriov_bar3_control=0x0</TD>
    <TD>pf3_sriov_bar4_control=0x0</TD>
    <TD>pf3_sriov_bar5_control=0x0</TD>
    <TD>pf3_subsystem_id=0x0007</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_subsystem_vendor_id=0x10EE</TD>
    <TD>pf3_vendor_id=0x10EE</TD>
    <TD>pf3_vf_addr_mask=0x00000FFF</TD>
    <TD>pf3_vf_bar0_aperture_size=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_vf_bar1_aperture_size=00000000</TD>
    <TD>pf3_vf_bar2_aperture_size=00000000</TD>
    <TD>pf3_vf_bar3_aperture_size=00000000</TD>
    <TD>pf3_vf_bar4_aperture_size=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_vf_bar5_aperture_size=00000000</TD>
    <TD>pf3_vf_bar6_aperture_size=0x00</TD>
    <TD>pf3_vf_pciebar2axibar_0=0x0000000000000000</TD>
    <TD>pf3_vf_pciebar2axibar_1=0x0000000070000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_vf_pciebar2axibar_2=0x0000000070000000</TD>
    <TD>pf3_vf_pciebar2axibar_3=0x0000000000000000</TD>
    <TD>pf3_vf_pciebar2axibar_4=0x0000000000000000</TD>
    <TD>pf3_vf_pciebar2axibar_5=0x0000000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pipe_line_stage=2</TD>
    <TD>pipe_sim=FALSE</TD>
    <TD>pl_link_cap_max_link_speed=4</TD>
    <TD>pl_link_cap_max_link_width=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>pl_upstream_facing=true</TD>
    <TD>pll_type=2</TD>
    <TD>rbar_enable=FALSE</TD>
    <TD>ref_clk_freq=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>rp_msi_enabled=TRUE</TD>
    <TD>rq_rcfg_en=TRUE</TD>
    <TD>rq_seq_num_ignore=0</TD>
    <TD>rx_detect=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>select_quad=GTY_Quad_227</TD>
    <TD>shared_logic=1</TD>
    <TD>shared_logic_both=false</TD>
    <TD>shared_logic_clk=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>shared_logic_gtc=false</TD>
    <TD>shell_bridge=0</TD>
    <TD>silicon_rev=Pre-Production</TD>
    <TD>soft_nic=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>soft_nic_bridge=FALSE</TD>
    <TD>split_dma=FALSE</TD>
    <TD>sys_reset_polarity=0</TD>
    <TD>tl_legacy_mode_enable=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>ultrascale=FALSE</TD>
    <TD>ultrascale_plus=TRUE</TD>
    <TD>use_standard_interfaces=TRUE</TD>
    <TD>user_clk_freq=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>usr_irq_exdes=FALSE</TD>
    <TD>usr_irq_xdma_type_interface=FALSE</TD>
    <TD>v7_gen3=FALSE</TD>
    <TD>vcu118_board=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vdm_en=FALSE</TD>
    <TD>versal=FALSE</TD>
    <TD>versal_part_type=S80</TD>
    <TD>vf_barlite_ext_pf0=000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf_barlite_ext_pf1=000000</TD>
    <TD>vf_barlite_ext_pf2=000000</TD>
    <TD>vf_barlite_ext_pf3=000000</TD>
    <TD>vf_barlite_int_pf0=000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf_barlite_int_pf1=000000</TD>
    <TD>vf_barlite_int_pf2=000000</TD>
    <TD>vf_barlite_int_pf3=000000</TD>
    <TD>virtio_en=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>vu9p_board=FALSE</TD>
    <TD>vu9p_tul_ex=FALSE</TD>
    <TD>wrb_coal_loop_fix_disable=0</TD>
    <TD>wrb_coal_max_buf=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=qdma</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=4.0</TD>
</TR><TR ALIGN='LEFT'>    <TD>xdma_aperture_size=0x0D</TD>
    <TD>xdma_axi_intf_mm=0</TD>
    <TD>xdma_axilite_master=TRUE</TD>
    <TD>xdma_axilite_slave=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>xdma_axist_bypass=FALSE</TD>
    <TD>xdma_control=0x4</TD>
    <TD>xdma_dsc_bypass=FALSE</TD>
    <TD>xdma_non_incremental_exdes=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>xdma_num_pcie_tag=256</TD>
    <TD>xdma_num_usr_irq=16</TD>
    <TD>xdma_pcie_64bit_en=xdma_pcie_64bit_en</TD>
    <TD>xdma_rnum_chnl=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>xdma_rnum_rids=32</TD>
    <TD>xdma_st_infinite_desc_exdes=FALSE</TD>
    <TD>xdma_sts_ports=FALSE</TD>
    <TD>xdma_wnum_chnl=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>xdma_wnum_rids=32</TD>
    <TD>xlnx_ddr_ex=FALSE</TD>
    <TD>xlnx_ref_board=AU280</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>qdma_no_sriov_pcie4c_ip_gt_gtwizard_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_channel_enable=000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_common_scaling_factor=4</TD>
    <TD>c_cpll_vco_frequency=2500.0</TD>
    <TD>c_enable_common_usrclk=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_force_commons=0</TD>
    <TD>c_freerun_frequency=100</TD>
    <TD>c_gt_rev=67</TD>
    <TD>c_gt_type=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_include_cpll_cal=3</TD>
    <TD>c_locate_common=0</TD>
    <TD>c_locate_in_system_ibert_core=2</TD>
    <TD>c_locate_reset_controller=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_rx_buffer_bypass_controller=0</TD>
    <TD>c_locate_rx_user_clocking=1</TD>
    <TD>c_locate_tx_buffer_bypass_controller=1</TD>
    <TD>c_locate_tx_user_clocking=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_user_data_width_sizing=1</TD>
    <TD>c_pcie_coreclk_freq=500</TD>
    <TD>c_pcie_enable=1</TD>
    <TD>c_reset_controller_instance_ctrl=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_reset_sequence_interval=0</TD>
    <TD>c_rx_buffbypass_mode=0</TD>
    <TD>c_rx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_rx_buffer_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_disp=00000000</TD>
    <TD>c_rx_cb_k=00000000</TD>
    <TD>c_rx_cb_len_seq=1</TD>
    <TD>c_rx_cb_max_level=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_num_seq=0</TD>
    <TD>c_rx_cb_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_cc_disp=00000000</TD>
    <TD>c_rx_cc_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_k=00000001</TD>
    <TD>c_rx_cc_len_seq=1</TD>
    <TD>c_rx_cc_num_seq=1</TD>
    <TD>c_rx_cc_periodicity=5000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_val=00000000000000000000000000000000000000000000000000000000000000000000000000011100</TD>
    <TD>c_rx_comma_m_enable=1</TD>
    <TD>c_rx_comma_m_val=1010000011</TD>
    <TD>c_rx_comma_p_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_comma_p_val=0101111100</TD>
    <TD>c_rx_data_decoding=1</TD>
    <TD>c_rx_enable=1</TD>
    <TD>c_rx_int_data_width=40</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_line_rate=8</TD>
    <TD>c_rx_master_channel_idx=111</TD>
    <TD>c_rx_outclk_bufg_gt_div=1</TD>
    <TD>c_rx_outclk_frequency=200.0000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_outclk_source=1</TD>
    <TD>c_rx_pll_type=1</TD>
    <TD>c_rx_recclk_output=0x000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_refclk_frequency=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_slide_mode=2</TD>
    <TD>c_rx_user_clocking_contents=0</TD>
    <TD>c_rx_user_clocking_instance_ctrl=0</TD>
    <TD>c_rx_user_clocking_ratio_fsrc_fusrclk=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
    <TD>c_rx_user_clocking_source=0</TD>
    <TD>c_rx_user_data_width=32</TD>
    <TD>c_rx_usrclk2_frequency=200.0000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_usrclk_frequency=200.0000000</TD>
    <TD>c_secondary_qpll_enable=0</TD>
    <TD>c_secondary_qpll_refclk_frequency=257.8125</TD>
    <TD>c_sim_cpll_cal_bypass=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_total_num_channels=16</TD>
    <TD>c_total_num_commons=4</TD>
    <TD>c_total_num_commons_example=0</TD>
    <TD>c_tx_buffbypass_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_tx_buffer_mode=0</TD>
    <TD>c_tx_data_encoding=1</TD>
    <TD>c_tx_enable=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_int_data_width=40</TD>
    <TD>c_tx_line_rate=8</TD>
    <TD>c_tx_master_channel_idx=111</TD>
    <TD>c_tx_outclk_bufg_gt_div=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_outclk_frequency=200.0000000</TD>
    <TD>c_tx_outclk_source=4</TD>
    <TD>c_tx_pll_type=1</TD>
    <TD>c_tx_refclk_frequency=100</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_contents=0</TD>
    <TD>c_tx_user_clocking_instance_ctrl=0</TD>
    <TD>c_tx_user_clocking_ratio_fsrc_fusrclk=1</TD>
    <TD>c_tx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_source=0</TD>
    <TD>c_tx_user_data_width=32</TD>
    <TD>c_tx_usrclk2_frequency=200.0000000</TD>
    <TD>c_tx_usrclk_frequency=200.0000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txprogdiv_freq_enable=0</TD>
    <TD>c_txprogdiv_freq_source=1</TD>
    <TD>c_txprogdiv_freq_val=200</TD>
    <TD>c_user_gtpowergood_delay_en=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=9</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=gtwizard_ultrascale</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>qdma_no_sriov_pcie4c_ip_pcie4c_uscale_core_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>acs_cap_nextptr=0x000</TD>
    <TD>acs_ext_cap_enable=FALSE</TD>
    <TD>ari_cap_enable=FALSE</TD>
    <TD>aws_mode_value=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>axi4_cc_tuser_width=81</TD>
    <TD>axi4_cq_tuser_width=183</TD>
    <TD>axi4_data_width=512</TD>
    <TD>axi4_rc_tuser_width=161</TD>
</TR><TR ALIGN='LEFT'>    <TD>axi4_rq_tuser_width=137</TD>
    <TD>axi4_tkeep_width=16</TD>
    <TD>axis_ccix_rx_tdata_width=512</TD>
    <TD>axis_ccix_rx_tuser_width=101</TD>
</TR><TR ALIGN='LEFT'>    <TD>axis_ccix_tx_tdata_width=512</TD>
    <TD>axis_ccix_tx_tuser_width=101</TD>
    <TD>axisten_if_cc_alignment_mode=0x2</TD>
    <TD>axisten_if_ccix_rx_credit_limit=0x08</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_ccix_tx_credit_limit=0x08</TD>
    <TD>axisten_if_ccix_tx_registered_tready=FALSE</TD>
    <TD>axisten_if_cq_alignment_mode=0x2</TD>
    <TD>axisten_if_enable_client_tag=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_enable_internal_msix_table=FALSE</TD>
    <TD>axisten_if_enable_msg_route=0x1EFFF</TD>
    <TD>axisten_if_ext_512_cc_straddle=FALSE</TD>
    <TD>axisten_if_ext_512_cq_straddle=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_ext_512_rc_4tlp_straddle=TRUE</TD>
    <TD>axisten_if_ext_512_rc_straddle=TRUE</TD>
    <TD>axisten_if_ext_512_rq_straddle=TRUE</TD>
    <TD>axisten_if_msix_rx_parity_en=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_rc_alignment_mode=0x0</TD>
    <TD>axisten_if_rc_straddle=TRUE</TD>
    <TD>axisten_if_rq_alignment_mode=0x0</TD>
    <TD>axisten_if_rx_parity_en=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_tx_parity_en=FALSE</TD>
    <TD>bmd_pio_mode=FALSE</TD>
    <TD>broadcom_sbr_wa=FALSE</TD>
    <TD>ccix_direct_attach_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>ccix_dvsec=FALSE</TD>
    <TD>ccix_enable=FALSE</TD>
    <TD>ccix_vendor_id=0x1E2C</TD>
    <TD>cfg_ctl_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_ext_if=FALSE</TD>
    <TD>cfg_fc_if=TRUE</TD>
    <TD>cfg_mgmt_if=TRUE</TD>
    <TD>cfg_pm_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_status_if=TRUE</TD>
    <TD>cfg_tx_msg_if=TRUE</TD>
    <TD>completer_model=FALSE</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>crm_core_clk_freq_500=TRUE</TD>
    <TD>crm_user_clk_freq=3</TD>
    <TD>dbg_checker=FALSE</TD>
    <TD>dbg_descramble_en=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>dedicate_perst=FALSE</TD>
    <TD>dev_port_type=0</TD>
    <TD>dis_gt_wizard=FALSE</TD>
    <TD>disable_bram_pipeline=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>disable_eq_synchronizer=FALSE</TD>
    <TD>dma_2rp=FALSE</TD>
    <TD>dsn_cap_enable=FALSE</TD>
    <TD>en_gt_selection=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_parity=FALSE</TD>
    <TD>enable_auto_rxeq=FALSE</TD>
    <TD>enable_ibert=FALSE</TD>
    <TD>enable_jtag_dbg=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_ltssm_dbg=FALSE</TD>
    <TD>enable_more=FALSE</TD>
    <TD>enable_msix_32vec=FALSE</TD>
    <TD>enable_multipf_aer=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>ext_ch_gt_drp=FALSE</TD>
    <TD>ext_startup_primitive=FALSE</TD>
    <TD>ext_sys_clk_bufg=FALSE</TD>
    <TD>ext_xvc_vsec_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>extended_cfg_extend_interface_enable=FALSE</TD>
    <TD>free_run_freq=1</TD>
    <TD>gen4_eieos_0s7=TRUE</TD>
    <TD>gen_x0y0_xdc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gen_x0y1_xdc=0</TD>
    <TD>gen_x0y2_xdc=0</TD>
    <TD>gen_x0y3_xdc=0</TD>
    <TD>gen_x0y4_xdc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gen_x0y5_xdc=0</TD>
    <TD>gen_x0y6_xdc=0</TD>
    <TD>gen_x0y7_xdc=0</TD>
    <TD>gen_x1y0_xdc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gen_x1y1_xdc=0</TD>
    <TD>gen_x1y2_xdc=0</TD>
    <TD>gen_x1y3_xdc=0</TD>
    <TD>gen_x1y4_xdc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gen_x1y5_xdc=0</TD>
    <TD>gt_drp_clk_src=0</TD>
    <TD>gt_type=GTY</TD>
    <TD>gtcom_in_core=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtwiz_in_core=1</TD>
    <TD>ins_loss_profile=ADD-IN_CARD</TD>
    <TD>iptotal=1</TD>
    <TD>is_board_project=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>legacy_cfg_extend_interface_enable=FALSE</TD>
    <TD>ll_rx_tlp_parity_gen=FALSE</TD>
    <TD>ll_tx_tlp_parity_chk=FALSE</TD>
    <TD>master_gt_container=27</TD>
</TR><TR ALIGN='LEFT'>    <TD>master_gt_quad_inx=3</TD>
    <TD>mcap_cap_nextptr=0x000</TD>
    <TD>mcap_enablement=NONE</TD>
    <TD>mcap_fpga_bitstream_version=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>msi_en=FALSE</TD>
    <TD>msi_int=32</TD>
    <TD>msi_x_options=MSI-X_External</TD>
    <TD>msix_en=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie4_drp=FALSE</TD>
    <TD>pcie_blk_locn=6</TD>
    <TD>pcie_configuration=FALSE</TD>
    <TD>pcie_fast_config=NONE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_id_if=TRUE</TD>
    <TD>pdvsec_nextptr=0x000</TD>
    <TD>per_func_status_if=TRUE</TD>
    <TD>pf0_aer_cap_ecrc_gen_and_check_capable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_aer_cap_nextptr=0x1C0</TD>
    <TD>pf0_ari_cap_next_func=0x01</TD>
    <TD>pf0_ari_cap_nextptr=0x1C0</TD>
    <TD>pf0_ats_cap_inv_queue_depth=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_ats_cap_nextptr=0x000</TD>
    <TD>pf0_ats_cap_on=FALSE</TD>
    <TD>pf0_bar0_aperture_size=0x00B</TD>
    <TD>pf0_bar0_control=0x6</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar1_aperture_size=0x000</TD>
    <TD>pf0_bar1_control=0x0</TD>
    <TD>pf0_bar2_aperture_size=0x00D</TD>
    <TD>pf0_bar2_control=0x6</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar3_aperture_size=0x000</TD>
    <TD>pf0_bar3_control=0x0</TD>
    <TD>pf0_bar4_aperture_size=0x000</TD>
    <TD>pf0_bar4_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar5_aperture_size=0x000</TD>
    <TD>pf0_bar5_control=0x0</TD>
    <TD>pf0_capability_pointer=0x40</TD>
    <TD>pf0_class_code=0x058000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dev_cap2_128b_cas_atomic_completer_support=FALSE</TD>
    <TD>pf0_dev_cap2_32b_atomic_completer_support=FALSE</TD>
    <TD>pf0_dev_cap2_64b_atomic_completer_support=FALSE</TD>
    <TD>pf0_dev_cap2_tph_completer_support=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dev_cap_ext_tag_supported=TRUE</TD>
    <TD>pf0_dev_cap_function_level_reset_capable=FALSE</TD>
    <TD>pf0_dev_cap_max_payload_size=0x3</TD>
    <TD>pf0_device_id=0x903F</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dsn_cap_nextptr=0x1C0</TD>
    <TD>pf0_expansion_rom_aperture_size=0x000</TD>
    <TD>pf0_expansion_rom_enable=FALSE</TD>
    <TD>pf0_interrupt_pin=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_link_cap_aspm_support=0</TD>
    <TD>pf0_link_status_slot_clock_config=TRUE</TD>
    <TD>pf0_msi_cap_multimsgcap=0</TD>
    <TD>pf0_msi_cap_nextptr=0x60</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_msi_cap_pervecmaskcap=FALSE</TD>
    <TD>pf0_msix_cap_nextptr=0x70</TD>
    <TD>pf0_msix_cap_pba_bir=0</TD>
    <TD>pf0_msix_cap_pba_offset=0x00034000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_msix_cap_table_bir=0</TD>
    <TD>pf0_msix_cap_table_offset=0x00030000</TD>
    <TD>pf0_msix_cap_table_size=0x009</TD>
    <TD>pf0_pcie_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_pm_cap_nextptr=0x60</TD>
    <TD>pf0_pm_cap_pmesupport_d0=FALSE</TD>
    <TD>pf0_pm_cap_pmesupport_d1=FALSE</TD>
    <TD>pf0_pm_cap_pmesupport_d3hot=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_pm_cap_supp_d1_state=FALSE</TD>
    <TD>pf0_pri_cap_nextptr=0x000</TD>
    <TD>pf0_pri_cap_on=FALSE</TD>
    <TD>pf0_pri_ost_pr_capacity=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_rbar_bar_index_0=0x0</TD>
    <TD>pf0_rbar_bar_index_1=0x7</TD>
    <TD>pf0_rbar_bar_index_2=0x7</TD>
    <TD>pf0_rbar_bar_index_3=0x7</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_rbar_bar_index_4=0x7</TD>
    <TD>pf0_rbar_bar_index_5=0x7</TD>
    <TD>pf0_rbar_cap_bar0_lower=0x0000fff0</TD>
    <TD>pf0_rbar_cap_bar0_upper=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_rbar_cap_bar1_lower=0x00000000</TD>
    <TD>pf0_rbar_cap_bar1_upper=0x0000</TD>
    <TD>pf0_rbar_cap_bar2_lower=0x00000000</TD>
    <TD>pf0_rbar_cap_bar2_upper=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_rbar_cap_bar3_lower=0x00000000</TD>
    <TD>pf0_rbar_cap_bar3_upper=0x0000</TD>
    <TD>pf0_rbar_cap_bar4_lower=0x00000000</TD>
    <TD>pf0_rbar_cap_bar4_upper=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_rbar_cap_bar5_lower=0x00000000</TD>
    <TD>pf0_rbar_cap_bar5_upper=0x0000</TD>
    <TD>pf0_rbar_num_bar=0x1</TD>
    <TD>pf0_revision_id=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_secondary_pcie_cap_nextptr=0x1F0</TD>
    <TD>pf0_sriov_bar0_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar0_control=0x0</TD>
    <TD>pf0_sriov_bar1_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar1_control=0x0</TD>
    <TD>pf0_sriov_bar2_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar2_control=0x0</TD>
    <TD>pf0_sriov_bar3_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar3_control=0x0</TD>
    <TD>pf0_sriov_bar4_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar4_control=0x0</TD>
    <TD>pf0_sriov_bar5_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar5_control=0x0</TD>
    <TD>pf0_sriov_cap_initial_vf=0x0000</TD>
    <TD>pf0_sriov_cap_nextptr=0x1F0</TD>
    <TD>pf0_sriov_cap_total_vf=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_cap_ver=0x1</TD>
    <TD>pf0_sriov_first_vf_offset=0x0000</TD>
    <TD>pf0_sriov_func_dep_link=0x0000</TD>
    <TD>pf0_sriov_supported_page_size=0x00000553</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_vf_device_id=0x0000</TD>
    <TD>pf0_subsystem_id=0x0007</TD>
    <TD>pf0_subsystem_vendor_id=0x10EE</TD>
    <TD>pf0_tphr_cap_dev_specific_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_tphr_cap_enable=FALSE</TD>
    <TD>pf0_tphr_cap_int_vec_mode=TRUE</TD>
    <TD>pf0_tphr_cap_nextptr=0x000</TD>
    <TD>pf0_tphr_cap_st_mode_sel=0x2</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_tphr_cap_st_table_loc=0x2</TD>
    <TD>pf0_tphr_cap_st_table_size=0x000</TD>
    <TD>pf0_tphr_cap_ver=0x1</TD>
    <TD>pf0_vc_arb_capability=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_vc_arb_tbl_offset=0x31</TD>
    <TD>pf0_vc_cap_enable=TRUE</TD>
    <TD>pf0_vc_cap_nextptr=0x000</TD>
    <TD>pf0_vc_extended_count=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_vc_low_priority_extended_count=FALSE</TD>
    <TD>pf0_vendor_id=0x10EE</TD>
    <TD>pf1_aer_cap_nextptr=0x000</TD>
    <TD>pf1_ari_cap_next_func=0x04</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_ari_cap_nextptr=0x000</TD>
    <TD>pf1_ats_cap_inv_queue_depth=0x00</TD>
    <TD>pf1_ats_cap_nextptr=0x000</TD>
    <TD>pf1_ats_cap_on=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar0_aperture_size=0x00B</TD>
    <TD>pf1_bar0_control=0x6</TD>
    <TD>pf1_bar1_aperture_size=0x000</TD>
    <TD>pf1_bar1_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar2_aperture_size=0x00D</TD>
    <TD>pf1_bar2_control=0x6</TD>
    <TD>pf1_bar3_aperture_size=0x000</TD>
    <TD>pf1_bar3_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar4_aperture_size=0x000</TD>
    <TD>pf1_bar4_control=0x0</TD>
    <TD>pf1_bar5_aperture_size=0x000</TD>
    <TD>pf1_bar5_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_capability_pointer=0x40</TD>
    <TD>pf1_class_code=0x058000</TD>
    <TD>pf1_dev_cap_max_payload_size=0x3</TD>
    <TD>pf1_device_id=0x913F</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_dsn_cap_nextptr=0x000</TD>
    <TD>pf1_expansion_rom_aperture_size=0x000</TD>
    <TD>pf1_expansion_rom_enable=FALSE</TD>
    <TD>pf1_interrupt_pin=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_msi_cap_multimsgcap=0</TD>
    <TD>pf1_msi_cap_nextptr=0x60</TD>
    <TD>pf1_msi_cap_pervecmaskcap=FALSE</TD>
    <TD>pf1_msix_cap_nextptr=0x70</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_msix_cap_pba_bir=0</TD>
    <TD>pf1_msix_cap_pba_offset=0x00034000</TD>
    <TD>pf1_msix_cap_table_bir=0</TD>
    <TD>pf1_msix_cap_table_offset=0x00030000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_msix_cap_table_size=0x008</TD>
    <TD>pf1_pcie_cap_nextptr=0x000</TD>
    <TD>pf1_pm_cap_nextptr=0x60</TD>
    <TD>pf1_pri_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_pri_cap_on=FALSE</TD>
    <TD>pf1_pri_ost_pr_capacity=0x00000000</TD>
    <TD>pf1_rbar_bar_index_0=0x0</TD>
    <TD>pf1_rbar_bar_index_1=0x7</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_bar_index_2=0x7</TD>
    <TD>pf1_rbar_bar_index_3=0x7</TD>
    <TD>pf1_rbar_bar_index_4=0x7</TD>
    <TD>pf1_rbar_bar_index_5=0x7</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_cap_bar0_lower=0x0000fff0</TD>
    <TD>pf1_rbar_cap_bar0_upper=0x0000</TD>
    <TD>pf1_rbar_cap_bar1_lower=0x00000000</TD>
    <TD>pf1_rbar_cap_bar1_upper=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_cap_bar2_lower=0x00000000</TD>
    <TD>pf1_rbar_cap_bar2_upper=0x0000</TD>
    <TD>pf1_rbar_cap_bar3_lower=0x00000000</TD>
    <TD>pf1_rbar_cap_bar3_upper=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_cap_bar4_lower=0x00000000</TD>
    <TD>pf1_rbar_cap_bar4_upper=0x0000</TD>
    <TD>pf1_rbar_cap_bar5_lower=0x00000000</TD>
    <TD>pf1_rbar_cap_bar5_upper=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_rbar_num_bar=0x1</TD>
    <TD>pf1_revision_id=0x00</TD>
    <TD>pf1_sriov_bar0_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar0_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar1_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar1_control=0x0</TD>
    <TD>pf1_sriov_bar2_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar2_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar3_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar3_control=0x0</TD>
    <TD>pf1_sriov_bar4_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar4_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar5_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar5_control=0x0</TD>
    <TD>pf1_sriov_cap_initial_vf=0x0000</TD>
    <TD>pf1_sriov_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_cap_total_vf=0x0000</TD>
    <TD>pf1_sriov_cap_ver=0x1</TD>
    <TD>pf1_sriov_first_vf_offset=0x0000</TD>
    <TD>pf1_sriov_func_dep_link=0x0001</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_supported_page_size=0x00000553</TD>
    <TD>pf1_sriov_vf_device_id=0x0000</TD>
    <TD>pf1_subsystem_id=0x0007</TD>
    <TD>pf1_tphr_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_tphr_cap_st_mode_sel=0x2</TD>
    <TD>pf2_aer_cap_nextptr=0x000</TD>
    <TD>pf2_ari_cap_next_func=0x04</TD>
    <TD>pf2_ari_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_ats_cap_inv_queue_depth=0x00</TD>
    <TD>pf2_ats_cap_nextptr=0x000</TD>
    <TD>pf2_ats_cap_on=FALSE</TD>
    <TD>pf2_bar0_aperture_size=0x00B</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_bar0_control=0x6</TD>
    <TD>pf2_bar1_aperture_size=0x000</TD>
    <TD>pf2_bar1_control=0x0</TD>
    <TD>pf2_bar2_aperture_size=0x00D</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_bar2_control=0x6</TD>
    <TD>pf2_bar3_aperture_size=0x000</TD>
    <TD>pf2_bar3_control=0x0</TD>
    <TD>pf2_bar4_aperture_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_bar4_control=0x0</TD>
    <TD>pf2_bar5_aperture_size=0x000</TD>
    <TD>pf2_bar5_control=0x0</TD>
    <TD>pf2_capability_pointer=0x40</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_class_code=0x058000</TD>
    <TD>pf2_dev_cap_max_payload_size=0x3</TD>
    <TD>pf2_device_id=0x923F</TD>
    <TD>pf2_dsn_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_expansion_rom_aperture_size=0x000</TD>
    <TD>pf2_expansion_rom_enable=FALSE</TD>
    <TD>pf2_interrupt_pin=0x0</TD>
    <TD>pf2_msi_cap_multimsgcap=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_msi_cap_nextptr=0x70</TD>
    <TD>pf2_msi_cap_pervecmaskcap=FALSE</TD>
    <TD>pf2_msix_cap_nextptr=0x70</TD>
    <TD>pf2_msix_cap_pba_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_msix_cap_pba_offset=0x00000000</TD>
    <TD>pf2_msix_cap_table_bir=0</TD>
    <TD>pf2_msix_cap_table_offset=0x00000000</TD>
    <TD>pf2_msix_cap_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_pcie_cap_nextptr=0x000</TD>
    <TD>pf2_pm_cap_nextptr=0x70</TD>
    <TD>pf2_pri_cap_nextptr=0x000</TD>
    <TD>pf2_pri_cap_on=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_pri_ost_pr_capacity=0x00000000</TD>
    <TD>pf2_rbar_bar_index_0=0x0</TD>
    <TD>pf2_rbar_bar_index_1=0x7</TD>
    <TD>pf2_rbar_bar_index_2=0x7</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_rbar_bar_index_3=0x7</TD>
    <TD>pf2_rbar_bar_index_4=0x7</TD>
    <TD>pf2_rbar_bar_index_5=0x7</TD>
    <TD>pf2_rbar_cap_bar0_lower=0x0000fff0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_rbar_cap_bar0_upper=0x0000</TD>
    <TD>pf2_rbar_cap_bar1_lower=0x00000000</TD>
    <TD>pf2_rbar_cap_bar1_upper=0x0000</TD>
    <TD>pf2_rbar_cap_bar2_lower=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_rbar_cap_bar2_upper=0x0000</TD>
    <TD>pf2_rbar_cap_bar3_lower=0x00000000</TD>
    <TD>pf2_rbar_cap_bar3_upper=0x0000</TD>
    <TD>pf2_rbar_cap_bar4_lower=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_rbar_cap_bar4_upper=0x0000</TD>
    <TD>pf2_rbar_cap_bar5_lower=0x00000000</TD>
    <TD>pf2_rbar_cap_bar5_upper=0x0000</TD>
    <TD>pf2_rbar_num_bar=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_revision_id=0x00</TD>
    <TD>pf2_sriov_bar0_aperture_size=0x00</TD>
    <TD>pf2_sriov_bar0_control=0x0</TD>
    <TD>pf2_sriov_bar1_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_sriov_bar1_control=0x0</TD>
    <TD>pf2_sriov_bar2_aperture_size=0x00</TD>
    <TD>pf2_sriov_bar2_control=0x0</TD>
    <TD>pf2_sriov_bar3_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_sriov_bar3_control=0x0</TD>
    <TD>pf2_sriov_bar4_aperture_size=0x00</TD>
    <TD>pf2_sriov_bar4_control=0x0</TD>
    <TD>pf2_sriov_bar5_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_sriov_bar5_control=0x0</TD>
    <TD>pf2_sriov_cap_initial_vf=0x0000</TD>
    <TD>pf2_sriov_cap_nextptr=0x000</TD>
    <TD>pf2_sriov_cap_total_vf=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_sriov_cap_ver=0x1</TD>
    <TD>pf2_sriov_first_vf_offset=0x0000</TD>
    <TD>pf2_sriov_func_dep_link=0x0002</TD>
    <TD>pf2_sriov_supported_page_size=0x00000553</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_sriov_vf_device_id=0x0000</TD>
    <TD>pf2_subsystem_id=0x0007</TD>
    <TD>pf2_tphr_cap_nextptr=0x000</TD>
    <TD>pf2_tphr_cap_st_mode_sel=0x2</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_aer_cap_nextptr=0x000</TD>
    <TD>pf3_ari_cap_next_func=0x04</TD>
    <TD>pf3_ari_cap_nextptr=0x000</TD>
    <TD>pf3_ats_cap_inv_queue_depth=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_ats_cap_nextptr=0x000</TD>
    <TD>pf3_ats_cap_on=FALSE</TD>
    <TD>pf3_bar0_aperture_size=0x00B</TD>
    <TD>pf3_bar0_control=0x6</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_bar1_aperture_size=0x000</TD>
    <TD>pf3_bar1_control=0x0</TD>
    <TD>pf3_bar2_aperture_size=0x00D</TD>
    <TD>pf3_bar2_control=0x6</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_bar3_aperture_size=0x000</TD>
    <TD>pf3_bar3_control=0x0</TD>
    <TD>pf3_bar4_aperture_size=0x000</TD>
    <TD>pf3_bar4_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_bar5_aperture_size=0x000</TD>
    <TD>pf3_bar5_control=0x0</TD>
    <TD>pf3_capability_pointer=0x40</TD>
    <TD>pf3_class_code=0x058000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_dev_cap_max_payload_size=0x3</TD>
    <TD>pf3_device_id=0x933F</TD>
    <TD>pf3_dsn_cap_nextptr=0x000</TD>
    <TD>pf3_expansion_rom_aperture_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_expansion_rom_enable=FALSE</TD>
    <TD>pf3_interrupt_pin=0x0</TD>
    <TD>pf3_msi_cap_multimsgcap=0</TD>
    <TD>pf3_msi_cap_nextptr=0x70</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_msi_cap_pervecmaskcap=FALSE</TD>
    <TD>pf3_msix_cap_nextptr=0x70</TD>
    <TD>pf3_msix_cap_pba_bir=0</TD>
    <TD>pf3_msix_cap_pba_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_msix_cap_table_bir=0</TD>
    <TD>pf3_msix_cap_table_offset=0x00000000</TD>
    <TD>pf3_msix_cap_table_size=0x000</TD>
    <TD>pf3_pcie_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_pm_cap_nextptr=0x70</TD>
    <TD>pf3_pri_cap_nextptr=0x000</TD>
    <TD>pf3_pri_cap_on=FALSE</TD>
    <TD>pf3_pri_ost_pr_capacity=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_rbar_bar_index_0=0x0</TD>
    <TD>pf3_rbar_bar_index_1=0x7</TD>
    <TD>pf3_rbar_bar_index_2=0x7</TD>
    <TD>pf3_rbar_bar_index_3=0x7</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_rbar_bar_index_4=0x7</TD>
    <TD>pf3_rbar_bar_index_5=0x7</TD>
    <TD>pf3_rbar_cap_bar0_lower=0x0000fff0</TD>
    <TD>pf3_rbar_cap_bar0_upper=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_rbar_cap_bar1_lower=0x00000000</TD>
    <TD>pf3_rbar_cap_bar1_upper=0x0000</TD>
    <TD>pf3_rbar_cap_bar2_lower=0x00000000</TD>
    <TD>pf3_rbar_cap_bar2_upper=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_rbar_cap_bar3_lower=0x00000000</TD>
    <TD>pf3_rbar_cap_bar3_upper=0x0000</TD>
    <TD>pf3_rbar_cap_bar4_lower=0x00000000</TD>
    <TD>pf3_rbar_cap_bar4_upper=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_rbar_cap_bar5_lower=0x00000000</TD>
    <TD>pf3_rbar_cap_bar5_upper=0x0000</TD>
    <TD>pf3_rbar_num_bar=0x1</TD>
    <TD>pf3_revision_id=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_sriov_bar0_aperture_size=0x00</TD>
    <TD>pf3_sriov_bar0_control=0x0</TD>
    <TD>pf3_sriov_bar1_aperture_size=0x00</TD>
    <TD>pf3_sriov_bar1_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_sriov_bar2_aperture_size=0x00</TD>
    <TD>pf3_sriov_bar2_control=0x0</TD>
    <TD>pf3_sriov_bar3_aperture_size=0x00</TD>
    <TD>pf3_sriov_bar3_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_sriov_bar4_aperture_size=0x00</TD>
    <TD>pf3_sriov_bar4_control=0x0</TD>
    <TD>pf3_sriov_bar5_aperture_size=0x00</TD>
    <TD>pf3_sriov_bar5_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_sriov_cap_initial_vf=0x0000</TD>
    <TD>pf3_sriov_cap_nextptr=0x000</TD>
    <TD>pf3_sriov_cap_total_vf=0x0000</TD>
    <TD>pf3_sriov_cap_ver=0x1</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_sriov_first_vf_offset=0x0000</TD>
    <TD>pf3_sriov_func_dep_link=0x0003</TD>
    <TD>pf3_sriov_supported_page_size=0x00000553</TD>
    <TD>pf3_sriov_vf_device_id=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_subsystem_id=0x0007</TD>
    <TD>pf3_tphr_cap_nextptr=0x000</TD>
    <TD>pf3_tphr_cap_st_mode_sel=0x2</TD>
    <TD>phy_lp_txpreset=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>phy_refclk_freq=0</TD>
    <TD>pipe_debug_en=FALSE</TD>
    <TD>pipe_sim=FALSE</TD>
    <TD>pl_ctrl_skp_gen_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pl_ctrl_skp_parity_and_crc_check_disable=TRUE</TD>
    <TD>pl_disable_lane_reversal=TRUE</TD>
    <TD>pl_interface=FALSE</TD>
    <TD>pl_link_cap_max_link_speed=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>pl_link_cap_max_link_width=16</TD>
    <TD>pl_upstream_facing=TRUE</TD>
    <TD>pl_user_spare2=0x0000</TD>
    <TD>pll_type=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>pm_enable_l23_entry=FALSE</TD>
    <TD>qdma_tph_msix_brams_dis=FALSE</TD>
    <TD>rbar_cap_nextptr=0x000</TD>
    <TD>rbar_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>rcv_msg_if=TRUE</TD>
    <TD>select_quad=GTY_Quad_227</TD>
    <TD>shared_logic=1</TD>
    <TD>silicon_revision=Beta</TD>
</TR><TR ALIGN='LEFT'>    <TD>spare_word1=0x00000000</TD>
    <TD>sriov_active_vfs=252</TD>
    <TD>sriov_cap_enable=0000</TD>
    <TD>sriov_exd_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>sys_reset_polarity=0</TD>
    <TD>three_port_switch=FALSE</TD>
    <TD>tl2cfg_if_parity_chk=FALSE</TD>
    <TD>tl_completion_ram_size=0x2</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_credits_cd=0x000</TD>
    <TD>tl_credits_cd_vc1=0x000</TD>
    <TD>tl_credits_ch=0x00</TD>
    <TD>tl_credits_ch_vc1=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_credits_npd=0x004</TD>
    <TD>tl_credits_npd_vc1=0x000</TD>
    <TD>tl_credits_nph=0x20</TD>
    <TD>tl_credits_nph_vc1=0x01</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_credits_pd=0x3E0</TD>
    <TD>tl_credits_pd_vc1=0x1C0</TD>
    <TD>tl_credits_ph=0x20</TD>
    <TD>tl_credits_ph_vc1=0x40</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_fc_update_min_interval_time_vc1=0x02</TD>
    <TD>tl_fc_update_min_interval_tlp_count_vc1=0x04</TD>
    <TD>tl_feature_enable_fc_scaling=FALSE</TD>
    <TD>tl_legacy_mode_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_pf_enable_reg=1</TD>
    <TD>transceiver_ctrl_status_ports=FALSE</TD>
    <TD>two_port_config=X8G3</TD>
    <TD>two_port_switch=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>tx_fc_if=TRUE</TD>
    <TD>tx_rx_master_channel=X1Y15</TD>
    <TD>use_standard_interfaces=FALSE</TD>
    <TD>vf0_capability_pointer=0x60</TD>
</TR><TR ALIGN='LEFT'>    <TD>vf0_ext_pcie_cfg_space_enabled_nextptr=0x000</TD>
    <TD>vf1_ext_pcie_cfg_space_enabled_nextptr=0x000</TD>
    <TD>vf2_ext_pcie_cfg_space_enabled_nextptr=0x000</TD>
    <TD>vf3_ext_pcie_cfg_space_enabled_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg0_ats_cap_inv_queue_depth=0x00</TD>
    <TD>vfg0_ats_cap_nextptr=0x000</TD>
    <TD>vfg0_ats_cap_on=FALSE</TD>
    <TD>vfg0_msix_cap_pba_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg0_msix_cap_pba_offset=0x00000000</TD>
    <TD>vfg0_msix_cap_table_bir=0</TD>
    <TD>vfg0_msix_cap_table_offset=0x00000000</TD>
    <TD>vfg0_msix_cap_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg1_ats_cap_inv_queue_depth=0x00</TD>
    <TD>vfg1_ats_cap_nextptr=0x000</TD>
    <TD>vfg1_ats_cap_on=FALSE</TD>
    <TD>vfg1_msix_cap_pba_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg1_msix_cap_pba_offset=0x00000000</TD>
    <TD>vfg1_msix_cap_table_bir=0</TD>
    <TD>vfg1_msix_cap_table_offset=0x00000000</TD>
    <TD>vfg1_msix_cap_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg2_ats_cap_inv_queue_depth=0x00</TD>
    <TD>vfg2_ats_cap_nextptr=0x000</TD>
    <TD>vfg2_ats_cap_on=FALSE</TD>
    <TD>vfg2_msix_cap_pba_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg2_msix_cap_pba_offset=0x00000000</TD>
    <TD>vfg2_msix_cap_table_bir=0</TD>
    <TD>vfg2_msix_cap_table_offset=0x00000000</TD>
    <TD>vfg2_msix_cap_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg3_ats_cap_inv_queue_depth=0x00</TD>
    <TD>vfg3_ats_cap_nextptr=0x000</TD>
    <TD>vfg3_ats_cap_on=FALSE</TD>
    <TD>vfg3_msix_cap_pba_bir=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg3_msix_cap_pba_offset=0x00000000</TD>
    <TD>vfg3_msix_cap_table_bir=0</TD>
    <TD>vfg3_msix_cap_table_offset=0x00000000</TD>
    <TD>vfg3_msix_cap_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vu9p_board=FALSE</TD>
    <TD>x1_ch_en=X1Y15</TD>
    <TD>x2_ch_en=X1Y15 X1Y14</TD>
    <TD>x4_ch_en=X1Y15 X1Y14 X1Y13 X1Y12</TD>
</TR><TR ALIGN='LEFT'>    <TD>x8_ch_en=X1Y15 X1Y14 X1Y13 X1Y12 X1Y11 X1Y10 X1Y9 X1Y8</TD>
    <TD>x_ipcorerevision=10</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=pcie4c_uscale_plus</TD>
    <TD>x_ipproduct=Vivado 2020.2</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.0</TD>
    <TD>xlnx_ref_board=AU280</TD>
    <TD>xs_ch_en=X1Y15 X1Y14 X1Y13 X1Y12 X1Y11 X1Y10 X1Y9 X1Y8 X1Y7 X1Y6 X1Y5 X1Y4 X1Y3 X1Y2 X1Y1 X1Y0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_array_single/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=0</TD>
    <TD>iptotal=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>src_input_reg=0</TD>
    <TD>version=0</TD>
    <TD>width=256</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_async_rst/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>def_val=1&apos;b1</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>inv_def_val=1&apos;b0</TD>
    <TD>iptotal=4</TD>
    <TD>rst_active_high=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_gray/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=1</TD>
    <TD>iptotal=18</TD>
</TR><TR ALIGN='LEFT'>    <TD>reg_output=0</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>sim_lossless_gray_chk=0</TD>
    <TD>version=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>width=7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_handshake/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_ext_hsk=1</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=15</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>src_sync_ff=2</TD>
    <TD>version=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>width=34</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_single/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=0</TD>
    <TD>iptotal=38</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>src_input_reg=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_sync_rst/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>def_val=1&apos;b0</TD>
    <TD>dest_sync_ff=4</TD>
    <TD>init=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>init_sync_ff=0</TD>
    <TD>iptotal=21</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_async/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>cascade_height=0</TD>
    <TD>cdc_sync_stages=2</TD>
    <TD>core_container=NA</TD>
    <TD>dout_reset_value=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>ecc_mode=no_ecc</TD>
    <TD>en_adv_feature_async=16&apos;b0000011100000111</TD>
    <TD>fifo_memory_type=auto</TD>
    <TD>fifo_read_latency=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_write_depth=128</TD>
    <TD>full_reset_value=0</TD>
    <TD>iptotal=6</TD>
    <TD>p_common_clock=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_ecc_mode=0</TD>
    <TD>p_fifo_memory_type=0</TD>
    <TD>p_read_mode=1</TD>
    <TD>p_wakeup_time=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>prog_empty_thresh=10</TD>
    <TD>prog_full_thresh=118</TD>
    <TD>rd_data_count_width=1</TD>
    <TD>read_data_width=1089</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_mode=fwft</TD>
    <TD>related_clocks=0</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>use_adv_features=0707</TD>
</TR><TR ALIGN='LEFT'>    <TD>wakeup_time=0</TD>
    <TD>wr_data_count_width=1</TD>
    <TD>write_data_width=1089</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_axis/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>axis_data_width=659</TD>
    <TD>axis_final_data_width=659</TD>
    <TD>cascade_height=0</TD>
    <TD>cdc_sync_stages=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>clocking_mode=common_clock</TD>
    <TD>core_container=NA</TD>
    <TD>ecc_mode=no_ecc</TD>
    <TD>en_adv_feature_axis=16&apos;b0001000000000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_adv_feature_axis_int=16&apos;b0001000000000000</TD>
    <TD>en_almost_empty_int=1&apos;b0</TD>
    <TD>en_almost_full_int=1&apos;b0</TD>
    <TD>en_data_valid_int=1&apos;b1</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_depth=32</TD>
    <TD>fifo_memory_type=auto</TD>
    <TD>iptotal=2</TD>
    <TD>log_depth_axis=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_common_clock=1</TD>
    <TD>p_ecc_mode=0</TD>
    <TD>p_fifo_memory_type=0</TD>
    <TD>p_pkt_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>packet_fifo=false</TD>
    <TD>pkt_size_lt8=1&apos;b0</TD>
    <TD>prog_empty_thresh=10</TD>
    <TD>prog_full_thresh=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>rd_data_count_width=1</TD>
    <TD>related_clocks=0</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>tdata_offset=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>tdata_width=512</TD>
    <TD>tdest_offset=642</TD>
    <TD>tdest_width=1</TD>
    <TD>tid_offset=641</TD>
</TR><TR ALIGN='LEFT'>    <TD>tid_width=1</TD>
    <TD>tkeep_offset=640</TD>
    <TD>tstrb_offset=576</TD>
    <TD>tuser_max_width=3453</TD>
</TR><TR ALIGN='LEFT'>    <TD>tuser_offset=658</TD>
    <TD>tuser_width=16</TD>
    <TD>use_adv_features=1000</TD>
    <TD>use_adv_features_int=825241648</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_data_count_width=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_base/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>both_stages_valid=3</TD>
    <TD>cascade_height=0</TD>
    <TD>cdc_dest_sync_ff=2</TD>
    <TD>common_clock=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>dout_reset_value=0</TD>
    <TD>ecc_mode=0</TD>
    <TD>en_adv_feature=16&apos;b0000011100000111</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_ae=1&apos;b0</TD>
    <TD>en_af=1&apos;b0</TD>
    <TD>en_dvld=1&apos;b0</TD>
    <TD>en_of=1&apos;b1</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_pe=1&apos;b1</TD>
    <TD>en_pf=1&apos;b1</TD>
    <TD>en_rdc=1&apos;b1</TD>
    <TD>en_uf=1&apos;b1</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_wack=1&apos;b0</TD>
    <TD>en_wdc=1&apos;b1</TD>
    <TD>enable_ecc=0</TD>
    <TD>fg_eq_asym_dout=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_mem_type=0</TD>
    <TD>fifo_memory_type=0</TD>
    <TD>fifo_read_depth=32</TD>
    <TD>fifo_read_latency=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>fifo_size=352</TD>
    <TD>fifo_write_depth=32</TD>
    <TD>full_reset_value=0</TD>
    <TD>full_rst_val=1&apos;b0</TD>
</TR><TR ALIGN='LEFT'>    <TD>invalid=0</TD>
    <TD>iptotal=33</TD>
    <TD>pe_thresh_adj=8</TD>
    <TD>pe_thresh_max=27</TD>
</TR><TR ALIGN='LEFT'>    <TD>pe_thresh_min=5</TD>
    <TD>pf_thresh_adj=8</TD>
    <TD>pf_thresh_max=27</TD>
    <TD>pf_thresh_min=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>prog_empty_thresh=10</TD>
    <TD>prog_full_thresh=10</TD>
    <TD>rd_data_count_width=1</TD>
    <TD>rd_dc_width_ext=6</TD>
</TR><TR ALIGN='LEFT'>    <TD>rd_latency=2</TD>
    <TD>rd_mode=1</TD>
    <TD>rd_pntr_width=5</TD>
    <TD>read_data_width=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_mode=1</TD>
    <TD>read_mode_ll=1</TD>
    <TD>related_clocks=0</TD>
    <TD>remove_wr_rd_prot_logic=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>stage1_valid=2</TD>
    <TD>stage2_valid=1</TD>
    <TD>use_adv_features=0707</TD>
</TR><TR ALIGN='LEFT'>    <TD>version=0</TD>
    <TD>wakeup_time=0</TD>
    <TD>width_ratio=1</TD>
    <TD>wr_data_count_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_dc_width_ext=6</TD>
    <TD>wr_depth_log=5</TD>
    <TD>wr_pntr_width=5</TD>
    <TD>wr_rd_ratio=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>wr_width_log=4</TD>
    <TD>write_data_width=11</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_fifo_sync/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>cascade_height=0</TD>
    <TD>core_container=NA</TD>
    <TD>dout_reset_value=0</TD>
    <TD>ecc_mode=no_ecc</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_adv_feature_sync=16&apos;b0000011100000111</TD>
    <TD>fifo_memory_type=auto</TD>
    <TD>fifo_read_latency=1</TD>
    <TD>fifo_write_depth=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>full_reset_value=0</TD>
    <TD>iptotal=25</TD>
    <TD>p_common_clock=1</TD>
    <TD>p_ecc_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_fifo_memory_type=0</TD>
    <TD>p_read_mode=1</TD>
    <TD>p_wakeup_time=2</TD>
    <TD>prog_empty_thresh=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>prog_full_thresh=10</TD>
    <TD>rd_data_count_width=1</TD>
    <TD>read_data_width=11</TD>
    <TD>read_mode=fwft</TD>
</TR><TR ALIGN='LEFT'>    <TD>sim_assert_chk=0</TD>
    <TD>use_adv_features=0707</TD>
    <TD>wakeup_time=0</TD>
    <TD>wr_data_count_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_data_width=11</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_memory_base/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>write_data_width=11</TD>
    <TD>addr_width_a=10</TD>
    <TD>addr_width_b=10</TD>
    <TD>auto_sleep_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>byte_write_width_a=24</TD>
    <TD>byte_write_width_b=24</TD>
    <TD>cascade_height=0</TD>
    <TD>clocking_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>ecc_mode=0</TD>
    <TD>iptotal=77</TD>
    <TD>max_num_char=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_optimization=true</TD>
    <TD>memory_primitive=2</TD>
    <TD>memory_size=24576</TD>
    <TD>memory_type=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>message_control=0</TD>
    <TD>num_char_loc=0</TD>
    <TD>p_ecc_mode=no_ecc</TD>
    <TD>p_enable_byte_write_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_enable_byte_write_b=0</TD>
    <TD>p_max_depth_data=1024</TD>
    <TD>p_memory_opt=yes</TD>
    <TD>p_memory_primitive=block</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_min_width_data=24</TD>
    <TD>p_min_width_data_a=24</TD>
    <TD>p_min_width_data_b=24</TD>
    <TD>p_min_width_data_ecc=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_min_width_data_ldw=4</TD>
    <TD>p_min_width_data_shft=24</TD>
    <TD>p_num_cols_write_a=1</TD>
    <TD>p_num_cols_write_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_num_rows_read_a=1</TD>
    <TD>p_num_rows_read_b=1</TD>
    <TD>p_num_rows_write_a=1</TD>
    <TD>p_num_rows_write_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_sdp_write_mode=yes</TD>
    <TD>p_width_addr_lsb_read_a=0</TD>
    <TD>p_width_addr_lsb_read_b=0</TD>
    <TD>p_width_addr_lsb_write_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_width_addr_lsb_write_b=0</TD>
    <TD>p_width_addr_read_a=10</TD>
    <TD>p_width_addr_read_b=10</TD>
    <TD>p_width_addr_write_a=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_width_addr_write_b=10</TD>
    <TD>p_width_col_write_a=24</TD>
    <TD>p_width_col_write_b=24</TD>
    <TD>read_data_width_a=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_data_width_b=24</TD>
    <TD>read_latency_a=2</TD>
    <TD>read_latency_b=2</TD>
    <TD>read_reset_value_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_reset_value_b=0</TD>
    <TD>rst_mode_a=SYNC</TD>
    <TD>rst_mode_b=SYNC</TD>
    <TD>rsta_loop_iter=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>rstb_loop_iter=24</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>use_embedded_constraint=0</TD>
    <TD>use_mem_init=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_mem_init_mmi=0</TD>
    <TD>version=0</TD>
    <TD>wakeup_time=0</TD>
    <TD>write_data_width_a=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_data_width_b=24</TD>
    <TD>write_mode_a=1</TD>
    <TD>write_mode_b=1</TD>
    <TD>write_protect=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_memory_sdpram/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>write_protect=1</TD>
    <TD>addr_width_a=10</TD>
    <TD>addr_width_b=10</TD>
    <TD>auto_sleep_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>byte_write_width_a=24</TD>
    <TD>cascade_height=0</TD>
    <TD>clocking_mode=common_clock</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>ecc_mode=no_ecc</TD>
    <TD>iptotal=44</TD>
    <TD>memory_optimization=true</TD>
    <TD>memory_primitive=block</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_size=24576</TD>
    <TD>message_control=0</TD>
    <TD>p_clocking_mode=0</TD>
    <TD>p_ecc_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_memory_optimization=1</TD>
    <TD>p_memory_primitive=2</TD>
    <TD>p_wakeup_time=0</TD>
    <TD>p_write_mode_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_data_width_b=24</TD>
    <TD>read_latency_b=2</TD>
    <TD>read_reset_value_b=0</TD>
    <TD>rst_mode_a=SYNC</TD>
</TR><TR ALIGN='LEFT'>    <TD>rst_mode_b=SYNC</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>use_embedded_constraint=0</TD>
    <TD>use_mem_init=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_mem_init_mmi=0</TD>
    <TD>wakeup_time=disable_sleep</TD>
    <TD>write_data_width_a=24</TD>
    <TD>write_mode_b=read_first</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_protect=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-internal=default::[not_specified]</TD>
    <TD>-internal_only=default::[not_specified]</TD>
    <TD>-max_msgs_per_check=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-no_waivers=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-ruledecks=default::[not_specified]</TD>
    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>ntcn-8=1</TD>
    <TD>reqp-1858=22</TD>
    <TD>reqp-1869=132</TD>
    <TD>rtstat-10=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_methodology</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-slack_lesser_than=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>aval-324=6</TD>
    <TD>clkc-11=1</TD>
    <TD>clkc-30=1</TD>
    <TD>clkc-56=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>lutar-1=15</TD>
    <TD>ntcn-1=1</TD>
    <TD>synth-6=51</TD>
    <TD>timing-10=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>timing-18=1</TD>
    <TD>timing-2=1</TD>
    <TD>timing-24=21</TD>
    <TD>timing-28=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>timing-3=4</TD>
    <TD>timing-4=1</TD>
    <TD>timing-54=2</TD>
    <TD>timing-6=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>timing-9=1</TD>
    <TD>xdcb-5=3</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-advisory=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-file=[specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-hier=default::power</TD>
    <TD>-hierarchical_depth=default::4</TD>
    <TD>-l=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-rpx=[specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-xpe=1.377433</TD>
    <TD>airflow=250 (LFM)</TD>
    <TD>ambient_temp=25.0 (C)</TD>
    <TD>bi-dir_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>bidir_output_enable=1.000000</TD>
    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>bram=1.164550</TD>
</TR><TR ALIGN='LEFT'>    <TD>clocks=1.595362</TD>
    <TD>confidence_level_clock_activity=High</TD>
    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_device_models=High</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_internal_activity=Medium</TD>
    <TD>confidence_level_io_activity=Medium</TD>
    <TD>confidence_level_overall=Medium</TD>
    <TD>customer=TBD</TD>
</TR><TR ALIGN='LEFT'>    <TD>customer_class=TBD</TD>
    <TD>devstatic=3.618712</TD>
    <TD>die=xcu280-fsvh2892-2L-e</TD>
    <TD>dsp_output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>dynamic=15.802536</TD>
    <TD>effective_thetaja=0.44</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>family=virtexuplusHBM</TD>
</TR><TR ALIGN='LEFT'>    <TD>ff_toggle=12.500000</TD>
    <TD>flow_state=routed</TD>
    <TD>gty=9.456764</TD>
    <TD>heatsink=medium (Medium Profile)</TD>
</TR><TR ALIGN='LEFT'>    <TD>i/o=0.018391</TD>
    <TD>input_toggle=12.500000</TD>
    <TD>junction_temp=33.5 (C)</TD>
    <TD>logic=0.989028</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyavcc_dynamic_current=1.985934</TD>
    <TD>mgtyavcc_static_current=0.082797</TD>
    <TD>mgtyavcc_total_current=2.068731</TD>
    <TD>mgtyavcc_voltage=0.900000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyavtt_dynamic_current=5.107189</TD>
    <TD>mgtyavtt_static_current=0.036158</TD>
    <TD>mgtyavtt_total_current=5.143347</TD>
    <TD>mgtyavtt_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyvccaux_dynamic_current=0.196256</TD>
    <TD>mgtyvccaux_static_current=0.004369</TD>
    <TD>mgtyvccaux_total_current=0.200625</TD>
    <TD>mgtyvccaux_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcm=0.097336</TD>
    <TD>netlist_net_matched=NA</TD>
    <TD>off-chip_power=0.000000</TD>
    <TD>on-chip_power=19.421249</TD>
</TR><TR ALIGN='LEFT'>    <TD>output_enable=1.000000</TD>
    <TD>output_load=0.000000</TD>
    <TD>output_toggle=12.500000</TD>
    <TD>package=fsvh2892</TD>
</TR><TR ALIGN='LEFT'>    <TD>pct_clock_constrained=238.259995</TD>
    <TD>pct_inputs_defined=80</TD>
    <TD>platform=lin64</TD>
    <TD>process=typical</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram_enable=50.000000</TD>
    <TD>ram_write=50.000000</TD>
    <TD>read_saif=False</TD>
    <TD>set/reset_probability=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>signal_rate=False</TD>
    <TD>signals=1.029312</TD>
    <TD>simulation_file=None</TD>
    <TD>speedgrade=-2L</TD>
</TR><TR ALIGN='LEFT'>    <TD>static_prob=True</TD>
    <TD>temp_grade=extended</TD>
    <TD>thetajb=1.9 (C/W)</TD>
    <TD>thetasa=0.5 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>toggle_rate=True</TD>
    <TD>uram=0.074360</TD>
    <TD>user_board_temp=25.0 (C)</TD>
    <TD>user_effective_thetaja=0.44</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_junc_temp=33.5 (C)</TD>
    <TD>user_thetajb=1.9 (C/W)</TD>
    <TD>user_thetasa=0.5 (C/W)</TD>
    <TD>vcc_hbm_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_hbm_static_current=0.086330</TD>
    <TD>vcc_hbm_total_current=0.086330</TD>
    <TD>vcc_hbm_voltage=1.200000</TD>
    <TD>vcc_io_hbm_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc_io_hbm_static_current=0.085333</TD>
    <TD>vcc_io_hbm_total_current=0.085333</TD>
    <TD>vcc_io_hbm_voltage=1.200000</TD>
    <TD>vccadc_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_static_current=0.024000</TD>
    <TD>vccadc_total_current=0.024000</TD>
    <TD>vccadc_voltage=1.800000</TD>
    <TD>vccaux_dynamic_current=0.053842</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_hbm_dynamic_current=0.000000</TD>
    <TD>vccaux_hbm_static_current=0.021888</TD>
    <TD>vccaux_hbm_total_current=0.021888</TD>
    <TD>vccaux_hbm_voltage=2.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_dynamic_current=0.009055</TD>
    <TD>vccaux_io_static_current=0.035040</TD>
    <TD>vccaux_io_total_current=0.044095</TD>
    <TD>vccaux_io_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_static_current=0.806041</TD>
    <TD>vccaux_total_current=0.859883</TD>
    <TD>vccaux_voltage=1.800000</TD>
    <TD>vccbram_dynamic_current=0.108889</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_static_current=0.040586</TD>
    <TD>vccbram_total_current=0.149475</TD>
    <TD>vccbram_voltage=0.850000</TD>
    <TD>vccint_dynamic_current=8.618171</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_io_dynamic_current=0.002460</TD>
    <TD>vccint_io_static_current=0.271438</TD>
    <TD>vccint_io_total_current=0.273898</TD>
    <TD>vccint_io_voltage=0.850000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_static_current=1.658603</TD>
    <TD>vccint_total_current=10.276773</TD>
    <TD>vccint_voltage=0.850000</TD>
    <TD>vcco10_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco10_static_current=0.000000</TD>
    <TD>vcco10_total_current=0.000000</TD>
    <TD>vcco10_voltage=1.000000</TD>
    <TD>vcco12_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_static_current=0.000000</TD>
    <TD>vcco12_total_current=0.000000</TD>
    <TD>vcco12_voltage=1.200000</TD>
    <TD>vcco135_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_static_current=0.000000</TD>
    <TD>vcco135_total_current=0.000000</TD>
    <TD>vcco135_voltage=1.350000</TD>
    <TD>vcco15_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_static_current=0.000000</TD>
    <TD>vcco15_total_current=0.000000</TD>
    <TD>vcco15_voltage=1.500000</TD>
    <TD>vcco18_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_static_current=0.000028</TD>
    <TD>vcco18_total_current=0.000028</TD>
    <TD>vcco18_voltage=1.800000</TD>
    <TD>vcco25_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_static_current=0.000000</TD>
    <TD>vcco25_total_current=0.000000</TD>
    <TD>vcco25_voltage=2.500000</TD>
    <TD>vcco33_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_static_current=0.000000</TD>
    <TD>vcco33_total_current=0.000000</TD>
    <TD>vcco33_voltage=3.300000</TD>
    <TD>version=2020.2</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>analog=0</TD>
    <TD>analog_se=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=1</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>diff_hstl_i_dci_12=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hsul_12=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
    <TD>diff_pod10=0</TD>
    <TD>diff_pod10_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_pod12=0</TD>
    <TD>diff_pod12_dci=0</TD>
    <TD>diff_sstl12=0</TD>
    <TD>diff_sstl12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_dci=0</TD>
    <TD>diff_sstl15=0</TD>
    <TD>diff_sstl15_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
    <TD>hslvdci_15=0</TD>
    <TD>hslvdci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i=0</TD>
    <TD>hstl_i_12=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hstl_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_dci_12=0</TD>
    <TD>hstl_i_dci_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>hsul_12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos12=0</TD>
    <TD>lvcmos15=0</TD>
    <TD>lvcmos18=1</TD>
    <TD>lvdci_15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_18=0</TD>
    <TD>lvds=1</TD>
    <TD>mipi_dphy_dci=0</TD>
    <TD>pod10=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pod10_dci=0</TD>
    <TD>pod12=0</TD>
    <TD>pod12_dci=0</TD>
    <TD>slvs_400_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl12=0</TD>
    <TD>sstl12_dci=0</TD>
    <TD>sstl135=0</TD>
    <TD>sstl135_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15=0</TD>
    <TD>sstl15_dci=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sub_lvds=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_gt_functional_category=Clock</TD>
    <TD>bufg_gt_sync_functional_category=Clock</TD>
    <TD>bufg_gt_sync_used=6</TD>
    <TD>bufg_gt_used=11</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufgce_functional_category=Clock</TD>
    <TD>bufgce_used=8</TD>
    <TD>carry8_functional_category=CLB</TD>
    <TD>carry8_used=3442</TD>
</TR><TR ALIGN='LEFT'>    <TD>cmace4_functional_category=Advanced</TD>
    <TD>cmace4_used=2</TD>
    <TD>fdce_functional_category=Register</TD>
    <TD>fdce_used=1228</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe_functional_category=Register</TD>
    <TD>fdpe_used=269</TD>
    <TD>fdre_functional_category=Register</TD>
    <TD>fdre_used=196169</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse_functional_category=Register</TD>
    <TD>fdse_used=6759</TD>
    <TD>gtye4_channel_functional_category=Advanced</TD>
    <TD>gtye4_channel_used=24</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtye4_common_functional_category=Advanced</TD>
    <TD>gtye4_common_used=6</TD>
    <TD>ibufctrl_functional_category=Others</TD>
    <TD>ibufctrl_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte4_functional_category=I/O</TD>
    <TD>ibufds_gte4_used=3</TD>
    <TD>inbuf_functional_category=I/O</TD>
    <TD>inbuf_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1_functional_category=CLB</TD>
    <TD>lut1_used=1570</TD>
    <TD>lut2_functional_category=CLB</TD>
    <TD>lut2_used=25290</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3_functional_category=CLB</TD>
    <TD>lut3_used=38196</TD>
    <TD>lut4_functional_category=CLB</TD>
    <TD>lut4_used=17962</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5_functional_category=CLB</TD>
    <TD>lut5_used=23679</TD>
    <TD>lut6_functional_category=CLB</TD>
    <TD>lut6_used=39314</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme4_adv_functional_category=Clock</TD>
    <TD>mmcme4_adv_used=2</TD>
    <TD>muxf7_functional_category=CLB</TD>
    <TD>muxf7_used=3569</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8_functional_category=CLB</TD>
    <TD>muxf8_used=922</TD>
    <TD>obuf_functional_category=I/O</TD>
    <TD>obuf_used=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie4ce4_functional_category=Advanced</TD>
    <TD>pcie4ce4_used=1</TD>
    <TD>ramb18e2_functional_category=BLOCKRAM</TD>
    <TD>ramb18e2_used=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e2_functional_category=BLOCKRAM</TD>
    <TD>ramb36e2_used=283</TD>
    <TD>ramd32_functional_category=CLB</TD>
    <TD>ramd32_used=26686</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd64e_functional_category=CLB</TD>
    <TD>ramd64e_used=836</TD>
    <TD>rams32_functional_category=CLB</TD>
    <TD>rams32_used=4380</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e_functional_category=CLB</TD>
    <TD>srl16e_used=2367</TD>
    <TD>srlc32e_functional_category=CLB</TD>
    <TD>srlc32e_used=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>uram288_functional_category=BLOCKRAM</TD>
    <TD>uram288_used=11</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
