<?xml version="1.0" encoding="UTF-8"?><module id="TIM" HW_revision="" XML_version="1" description="The TIM controller is used to setup the internal timers.  Each timer can be configured as a Watchdog or a General purpose timer.">
     <register id="TCR" acronym="TCR" page="2" offset="0X0010" width="16" description="Timer Control">
<bitfield id="TIMEN" width="1" begin="15" end="15" resetval="0" description="Enables/disables the clocks for the counters to run.  This starts both the Prescaler and the main counter.  " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Timer counters are disabled "/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Timer coutners are enabled and the prescaler and counter will begin to count down"/>
</bitfield>
<bitfield id="_RESV_2" width="9" begin="14" end="6" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PSCDIV" width="4" begin="5" end="2" resetval="0" description="Prescaler divider.  The range are 0000 = divide by 2 to 1100 = divide by 8192 and 1101 = disable timer to 1111 = disable timer." range="0 - Fh" rwaccess="RW"/>
<bitfield id="AUTORELOAD" width="1" begin="1" end="1" resetval="0" description="automatically reloads the counter when it reaches 0  " range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Auto Reload is disabled"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Auto Reload is enabled"/>
</bitfield>
<bitfield id="START" width="1" begin="0" end="0" resetval="0" description="When written to this bit loads and starts the counter.  If the device is already in the process of counting down and a &quot;1&quot; is written to this bit the counter will be re-loaded with the start value and begin counting down again.  When read the bit will be 1 when the counter is counting down this register will read 0 when the counter has stopped. " range="" rwaccess="RW"/>
</register>
     <register id="TIMPRD1" acronym="TIMPRD1" page="2" offset="0X0012" width="16" description="Timer period LSW">
<bitfield id="PRD1" width="16" begin="15" end="0" resetval="65535" description="The Timer period register is 32 bits wide.  This is the LSW for the Timer period.  " range="0000-FFFFh" rwaccess="RW"/>
</register>
     <register id="TIMPRD2" acronym="TIMPRD2" page="2" offset="0X0013" width="16" description="Timer period MSW">
<bitfield id="PRD2" width="16" begin="15" end="0" resetval="65535" description="The Timer period register is 32 bits wide.  This is the MSW for the Timer period.  " range="0000-FFFFh" rwaccess="RW"/>
</register>
     <register id="TIMCNT1" acronym="TIMCNT1" page="2" offset="0X0014" width="16" description="Timer Counter LSW">
<bitfield id="TIM1" width="16" begin="15" end="0" resetval="65535" description="The timer is 32bits wide.  This is the LSW for the timer counter" range="0000-FFFFh" rwaccess="RW"/>
</register>
     <register id="TIMCNT2" acronym="TIMCNT2" page="2" offset="0X0015" width="16" description="Timer Counter MSW">
<bitfield id="TIM2" width="16" begin="15" end="0" resetval="65535" description="The timer is 32bits wide.  This is the MSW for the timer counter" range="0000-FFFFh" rwaccess="RW"/>
</register>
     <register id="TINSR" acronym="TINSR" page="2" offset="0X0016" width="16" description="Timer Input Selection Register">
<bitfield id="TIMRST" width="1" begin="15" end="15" resetval="0" description="Drives the corresponding Timer X module reset signal low (asserted) or high (deasserted. 0 = reset deasserted, Timer X module out of reset 1 = reset asserted, Timer X module in reset.  " range="" rwaccess="RW">
<bitenum id="CLEAR" value="0" token="CLEAR" description="Timer counters are not reset  "/>
<bitenum id="SET" value="1" token="SET" description="Timer coutners are reset"/>
</bitfield>
<bitfield id="_RESV_2" width="12" begin="14" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TINSEL" width="3" begin="2" end="0" resetval="0" description="Timer Clock Input Source Selection 000 = Timer x clock is driven by the System Clock (PLL output) 001 = Timer x clock is driven by GPIO0+x, S0+x 010 = Timer x clock is driven by GPIO6+x, S10+x 011 = Timer x clock is driven by GPIO12+x, PD[2+x] 100 = Timer x clock is driven by GPIO18+x, PD[8+x] 101 = Timer x clock is driven by GPIO24+x, A[18+x] 110 = Timer x clock is driven by USB Oscillator 111 = Timer x clock is driven by PLL input clock" range="0-7h" rwaccess="RW">
<bitenum id="PLLOUT" value="0" token="PLLOUT" description="Timer clock is driven by the System Clock (PLL output)"/>
<bitenum id="GPIO0" value="1" token="GPIO0" description="Timer x clock is driven by GPIO0+x, S0+x"/>
<bitenum id="GPIO6" value="2" token="GPIO6" description="Timer x clock is driven by GPIO6+x, S10+x"/>
<bitenum id="GPIO12" value="3" token="GPIO12" description="Timer x clock is driven by GPIO12+x, PD[2+x]"/>
<bitenum id="GPIO18" value="4" token="GPIO18" description="Timer x clock is driven by GPIO18+x, PD[8+x]"/>
<bitenum id="GPIO24" value="5" token="GPIO24" description="Timer x clock is driven by GPIO24+x, A[18+x]"/>
<bitenum id="USBCLK" value="6" token="USBCLK" description="Timer x clock is driven by USB Oscillator"/>
<bitenum id="PLLIN" value="7" token="PLLIN" description="Timer x clock is driven by PLL input clock"/>
</bitfield>
</register>
</module>
