INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:27:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.204ns  (required time - arrival time)
  Source:                 buffer27/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.815ns period=3.630ns})
  Destination:            buffer14/dataReg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.815ns period=3.630ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.630ns  (clk rise@3.630ns - clk rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.641ns (17.910%)  route 2.938ns (82.090%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.113 - 3.630 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1265, unset)         0.508     0.508    buffer27/control/clk
    SLICE_X14Y105        FDRE                                         r  buffer27/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer27/control/outputValid_reg/Q
                         net (fo=45, routed)          0.449     1.211    buffer12/buffer27_outs_valid
    SLICE_X12Y102        LUT5 (Prop_lut5_I4_O)        0.043     1.254 r  buffer12/transmitValue_i_3__14/O
                         net (fo=3, routed)           0.431     1.685    load2/addr_tehb/control/outs_reg[6]
    SLICE_X12Y101        LUT6 (Prop_lut6_I4_O)        0.043     1.728 f  load2/addr_tehb/control/outputValid_i_2__7/O
                         net (fo=8, routed)           0.184     1.912    fork23/control/generateBlocks[0].regblock/addi12_result_ready
    SLICE_X15Y100        LUT6 (Prop_lut6_I4_O)        0.043     1.955 r  fork23/control/generateBlocks[0].regblock/i___1_i_4/O
                         net (fo=3, routed)           0.259     2.214    fork23/control/generateBlocks[1].regblock/blockStopArray[0]
    SLICE_X12Y98         LUT5 (Prop_lut5_I2_O)        0.043     2.257 f  fork23/control/generateBlocks[1].regblock/outputValid_i_2__4/O
                         net (fo=4, routed)           0.099     2.357    fork20/control/generateBlocks[2].regblock/addi10_result_ready
    SLICE_X12Y98         LUT6 (Prop_lut6_I3_O)        0.043     2.400 f  fork20/control/generateBlocks[2].regblock/transmitValue_i_2__33/O
                         net (fo=7, routed)           0.360     2.760    buffer27/control/addi7_result_ready
    SLICE_X12Y104        LUT5 (Prop_lut5_I2_O)        0.043     2.803 r  buffer27/control/fullReg_i_7__0/O
                         net (fo=1, routed)           0.223     3.026    buffer27/control/fullReg_i_7__0_n_0
    SLICE_X12Y104        LUT6 (Prop_lut6_I2_O)        0.043     3.069 r  buffer27/control/fullReg_i_5/O
                         net (fo=1, routed)           0.429     3.498    buffer27/control/fork12/control/blockStopArray[2]
    SLICE_X11Y104        LUT6 (Prop_lut6_I1_O)        0.043     3.541 f  buffer27/control/fullReg_i_3__3/O
                         net (fo=20, routed)          0.233     3.774    buffer27/control/outputValid_reg_1
    SLICE_X11Y105        LUT6 (Prop_lut6_I2_O)        0.043     3.817 r  buffer27/control/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.270     4.087    buffer14/dataReg_reg[0]_0[0]
    SLICE_X11Y102        FDRE                                         r  buffer14/dataReg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.630     3.630 r  
                                                      0.000     3.630 r  clk (IN)
                         net (fo=1265, unset)         0.483     4.113    buffer14/clk
    SLICE_X11Y102        FDRE                                         r  buffer14/dataReg_reg[22]/C
                         clock pessimism              0.000     4.113    
                         clock uncertainty           -0.035     4.077    
    SLICE_X11Y102        FDRE (Setup_fdre_C_CE)      -0.194     3.883    buffer14/dataReg_reg[22]
  -------------------------------------------------------------------
                         required time                          3.883    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                 -0.204    




