/home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ1/ejercicio_1.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ1/ejercicio_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ejercicio_1
-- Compiling architecture ejercicio_1_tb of ejercicio_1

} {} {}} /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ1/simulation/ejercicio_1_VHD.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/jorge/Jorge/CESE_2020/materias/github_cese/CESE/CLP/guia_vhdl/EJ1/simulation/ejercicio_1_VHD.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ejercicio_1_VHD
-- Compiling architecture behav of ejercicio_1_VHD

} {} {}}
