Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 21 18:14:23 2022
| Host         : Laptop-HarmonyOs running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      6 |            1 |
|     11 |            1 |
|     12 |            2 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            7 |
| No           | No                    | Yes                    |              11 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              12 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------+---------------------+------------------+----------------+
|     Clock Signal     |           Enable Signal          |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------------+----------------------------------+---------------------+------------------+----------------+
| ~CLK100MHZ_IBUF_BUFG | BTNL_IBUF                        | mips/dp/pcreg/SR[0] |                1 |              1 |
| ~CLK100MHZ_IBUF_BUFG |                                  |                     |                2 |              2 |
| ~CLK100MHZ_IBUF_BUFG | mips/dp/pcreg/q_reg[2]_rep_4     | mips/dp/pcreg/BTNC  |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG |                                  | BTNC_IBUF           |                8 |             11 |
| ~CLK100MHZ_IBUF_BUFG | mips/dp/pcreg/q_reg[4]_rep_10[0] | BTNC_IBUF           |                4 |             12 |
| ~CLK100MHZ_IBUF_BUFG | dmemDecoder/io/led[11]_i_1_n_0   |                     |                4 |             12 |
| ~CLK100MHZ_IBUF_BUFG | BTNR_IBUF                        | BTNC_IBUF           |                5 |             17 |
|  CLK100MHZ_IBUF_BUFG |                                  |                     |                5 |             20 |
|  CLK100MHZ_IBUF_BUFG | mips/dp/pcreg/we3                |                     |               12 |             96 |
+----------------------+----------------------------------+---------------------+------------------+----------------+


