$comment
	File created using the following command:
		vcd file rca_4bit.msim.vcd -direction
$end
$date
	Mon Feb 24 20:39:08 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module rca_4bit_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # Cin $end
$var wire 1 $ Cout $end
$var wire 1 % off $end
$var wire 1 & Sum [3] $end
$var wire 1 ' Sum [2] $end
$var wire 1 ( Sum [1] $end
$var wire 1 ) Sum [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 Sum[0]~output_o $end
$var wire 1 2 Sum[1]~output_o $end
$var wire 1 3 Sum[2]~output_o $end
$var wire 1 4 Sum[3]~output_o $end
$var wire 1 5 Cout~output_o $end
$var wire 1 6 off~output_o $end
$var wire 1 7 A[0]~input_o $end
$var wire 1 8 B[0]~input_o $end
$var wire 1 9 A0|HA2|Sum~0_combout $end
$var wire 1 : Cin~input_o $end
$var wire 1 ; A0|HA2|Cout~combout $end
$var wire 1 < B[1]~input_o $end
$var wire 1 = X2~combout $end
$var wire 1 > A[1]~input_o $end
$var wire 1 ? A0|HA1|Cout~combout $end
$var wire 1 @ A1|HA2|Sum~combout $end
$var wire 1 A B[2]~input_o $end
$var wire 1 B A[2]~input_o $end
$var wire 1 C A1|Cout~0_combout $end
$var wire 1 D A2|HA2|Sum~0_combout $end
$var wire 1 E B[3]~input_o $end
$var wire 1 F A2|Cout~0_combout $end
$var wire 1 G A[3]~input_o $end
$var wire 1 H A3|HA2|Sum~0_combout $end
$var wire 1 I A3|Cout~0_combout $end
$var wire 1 J off~0_combout $end
$var wire 1 K off~1_combout $end
$var wire 1 L off~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 !
b1000 "
0#
0$
0%
0)
0(
1'
1&
x*
0+
1,
x-
1.
1/
10
01
02
13
14
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
1B
0C
1D
1E
0F
0G
1H
0I
0J
0K
0L
$end
#1000000
