INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suste/Desktop/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suste/Desktop/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suste/Desktop/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/new/cpu_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/suste/Desktop/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sim_1/new/clk_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_tb
