#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f9d0401b630 .scope module, "top_tb" "top_tb" 2 26;
 .timescale -9 -12;
v0x7f9d04050590_0 .var/i "i", 31 0;
S_0x7f9d04005280 .scope module, "dut" "top" 2 30, 3 24 0, S_0x7f9d0401b630;
 .timescale -9 -12;
v0x7f9d04040340 .array "GPR", 0 31, 15 0;
v0x7f9d0404ffb0_0 .var "IR", 31 0;
v0x7f9d04050050_0 .var "SGPR", 15 0;
v0x7f9d04050100_0 .var "carry", 0 0;
v0x7f9d040501a0_0 .var "mul_res", 31 0;
v0x7f9d04050290_0 .var "overflow", 0 0;
v0x7f9d04050330_0 .var "sign", 0 0;
v0x7f9d040503d0_0 .var "temp_sum", 16 0;
v0x7f9d04050480_0 .var "zero", 0 0;
v0x7f9d04040340_0 .array/port v0x7f9d04040340, 0;
v0x7f9d04040340_1 .array/port v0x7f9d04040340, 1;
E_0x7f9d0401bcc0/0 .event edge, v0x7f9d0404ffb0_0, v0x7f9d04050050_0, v0x7f9d04040340_0, v0x7f9d04040340_1;
v0x7f9d04040340_2 .array/port v0x7f9d04040340, 2;
v0x7f9d04040340_3 .array/port v0x7f9d04040340, 3;
v0x7f9d04040340_4 .array/port v0x7f9d04040340, 4;
v0x7f9d04040340_5 .array/port v0x7f9d04040340, 5;
E_0x7f9d0401bcc0/1 .event edge, v0x7f9d04040340_2, v0x7f9d04040340_3, v0x7f9d04040340_4, v0x7f9d04040340_5;
v0x7f9d04040340_6 .array/port v0x7f9d04040340, 6;
v0x7f9d04040340_7 .array/port v0x7f9d04040340, 7;
v0x7f9d04040340_8 .array/port v0x7f9d04040340, 8;
v0x7f9d04040340_9 .array/port v0x7f9d04040340, 9;
E_0x7f9d0401bcc0/2 .event edge, v0x7f9d04040340_6, v0x7f9d04040340_7, v0x7f9d04040340_8, v0x7f9d04040340_9;
v0x7f9d04040340_10 .array/port v0x7f9d04040340, 10;
v0x7f9d04040340_11 .array/port v0x7f9d04040340, 11;
v0x7f9d04040340_12 .array/port v0x7f9d04040340, 12;
v0x7f9d04040340_13 .array/port v0x7f9d04040340, 13;
E_0x7f9d0401bcc0/3 .event edge, v0x7f9d04040340_10, v0x7f9d04040340_11, v0x7f9d04040340_12, v0x7f9d04040340_13;
v0x7f9d04040340_14 .array/port v0x7f9d04040340, 14;
v0x7f9d04040340_15 .array/port v0x7f9d04040340, 15;
v0x7f9d04040340_16 .array/port v0x7f9d04040340, 16;
v0x7f9d04040340_17 .array/port v0x7f9d04040340, 17;
E_0x7f9d0401bcc0/4 .event edge, v0x7f9d04040340_14, v0x7f9d04040340_15, v0x7f9d04040340_16, v0x7f9d04040340_17;
v0x7f9d04040340_18 .array/port v0x7f9d04040340, 18;
v0x7f9d04040340_19 .array/port v0x7f9d04040340, 19;
v0x7f9d04040340_20 .array/port v0x7f9d04040340, 20;
v0x7f9d04040340_21 .array/port v0x7f9d04040340, 21;
E_0x7f9d0401bcc0/5 .event edge, v0x7f9d04040340_18, v0x7f9d04040340_19, v0x7f9d04040340_20, v0x7f9d04040340_21;
v0x7f9d04040340_22 .array/port v0x7f9d04040340, 22;
v0x7f9d04040340_23 .array/port v0x7f9d04040340, 23;
v0x7f9d04040340_24 .array/port v0x7f9d04040340, 24;
v0x7f9d04040340_25 .array/port v0x7f9d04040340, 25;
E_0x7f9d0401bcc0/6 .event edge, v0x7f9d04040340_22, v0x7f9d04040340_23, v0x7f9d04040340_24, v0x7f9d04040340_25;
v0x7f9d04040340_26 .array/port v0x7f9d04040340, 26;
v0x7f9d04040340_27 .array/port v0x7f9d04040340, 27;
v0x7f9d04040340_28 .array/port v0x7f9d04040340, 28;
v0x7f9d04040340_29 .array/port v0x7f9d04040340, 29;
E_0x7f9d0401bcc0/7 .event edge, v0x7f9d04040340_26, v0x7f9d04040340_27, v0x7f9d04040340_28, v0x7f9d04040340_29;
v0x7f9d04040340_30 .array/port v0x7f9d04040340, 30;
v0x7f9d04040340_31 .array/port v0x7f9d04040340, 31;
E_0x7f9d0401bcc0/8 .event edge, v0x7f9d04040340_30, v0x7f9d04040340_31, v0x7f9d040503d0_0;
E_0x7f9d0401bcc0 .event/or E_0x7f9d0401bcc0/0, E_0x7f9d0401bcc0/1, E_0x7f9d0401bcc0/2, E_0x7f9d0401bcc0/3, E_0x7f9d0401bcc0/4, E_0x7f9d0401bcc0/5, E_0x7f9d0401bcc0/6, E_0x7f9d0401bcc0/7, E_0x7f9d0401bcc0/8;
E_0x7f9d0403fa40/0 .event edge, v0x7f9d0404ffb0_0, v0x7f9d04050050_0, v0x7f9d04040340_0, v0x7f9d04040340_1;
E_0x7f9d0403fa40/1 .event edge, v0x7f9d04040340_2, v0x7f9d04040340_3, v0x7f9d04040340_4, v0x7f9d04040340_5;
E_0x7f9d0403fa40/2 .event edge, v0x7f9d04040340_6, v0x7f9d04040340_7, v0x7f9d04040340_8, v0x7f9d04040340_9;
E_0x7f9d0403fa40/3 .event edge, v0x7f9d04040340_10, v0x7f9d04040340_11, v0x7f9d04040340_12, v0x7f9d04040340_13;
E_0x7f9d0403fa40/4 .event edge, v0x7f9d04040340_14, v0x7f9d04040340_15, v0x7f9d04040340_16, v0x7f9d04040340_17;
E_0x7f9d0403fa40/5 .event edge, v0x7f9d04040340_18, v0x7f9d04040340_19, v0x7f9d04040340_20, v0x7f9d04040340_21;
E_0x7f9d0403fa40/6 .event edge, v0x7f9d04040340_22, v0x7f9d04040340_23, v0x7f9d04040340_24, v0x7f9d04040340_25;
E_0x7f9d0403fa40/7 .event edge, v0x7f9d04040340_26, v0x7f9d04040340_27, v0x7f9d04040340_28, v0x7f9d04040340_29;
E_0x7f9d0403fa40/8 .event edge, v0x7f9d04040340_30, v0x7f9d04040340_31, v0x7f9d040501a0_0;
E_0x7f9d0403fa40 .event/or E_0x7f9d0403fa40/0, E_0x7f9d0403fa40/1, E_0x7f9d0403fa40/2, E_0x7f9d0403fa40/3, E_0x7f9d0403fa40/4, E_0x7f9d0403fa40/5, E_0x7f9d0403fa40/6, E_0x7f9d0403fa40/7, E_0x7f9d0403fa40/8;
    .scope S_0x7f9d04005280;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d04050330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d04050480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d04050290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d04050100_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7f9d04005280;
T_1 ;
    %wait E_0x7f9d0403fa40;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %jmp T_1.12;
T_1.0 ;
    %load/vec4 v0x7f9d04050050_0;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %jmp T_1.12;
T_1.1 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
T_1.14 ;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 16, 0, 2;
    %add;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %add;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
T_1.16 ;
    %jmp T_1.12;
T_1.3 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 16, 0, 2;
    %sub;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %sub;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
T_1.18 ;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %pad/u 32;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 16, 0, 2;
    %pad/u 32;
    %mul;
    %store/vec4 v0x7f9d040501a0_0, 0, 32;
    %jmp T_1.20;
T_1.19 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %pad/u 32;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %pad/u 32;
    %mul;
    %store/vec4 v0x7f9d040501a0_0, 0, 32;
T_1.20 ;
    %load/vec4 v0x7f9d040501a0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %load/vec4 v0x7f9d040501a0_0;
    %parti/s 16, 16, 6;
    %store/vec4 v0x7f9d04050050_0, 0, 16;
    %jmp T_1.12;
T_1.5 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.21, 8;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 16, 0, 2;
    %or;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %or;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
T_1.22 ;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.23, 8;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 16, 0, 2;
    %and;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %jmp T_1.24;
T_1.23 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %and;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
T_1.24 ;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.25, 8;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 16, 0, 2;
    %xor;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %jmp T_1.26;
T_1.25 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %xor;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
T_1.26 ;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.27, 8;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 16, 0, 2;
    %xnor;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %jmp T_1.28;
T_1.27 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %xnor;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
T_1.28 ;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.29, 8;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 16, 0, 2;
    %and;
    %inv;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %jmp T_1.30;
T_1.29 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %and;
    %inv;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
T_1.30 ;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.31, 8;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 16, 0, 2;
    %or;
    %inv;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %jmp T_1.32;
T_1.31 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %or;
    %inv;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
T_1.32 ;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.33, 8;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 16, 0, 2;
    %inv;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %jmp T_1.34;
T_1.33 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %inv;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9d04040340, 4, 0;
T_1.34 ;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f9d04005280;
T_2 ;
    %wait E_0x7f9d0401bcc0;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 27, 6;
    %cmpi/e 4, 0, 5;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7f9d04050050_0;
    %parti/s 1, 15, 5;
    %store/vec4 v0x7f9d04050330_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %store/vec4 v0x7f9d04050330_0, 0, 1;
T_2.1 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 27, 6;
    %cmpi/e 2, 0, 5;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %pad/u 17;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 16, 0, 2;
    %pad/u 17;
    %add;
    %store/vec4 v0x7f9d040503d0_0, 0, 17;
    %load/vec4 v0x7f9d040503d0_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x7f9d04050100_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %pad/u 17;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %pad/u 17;
    %add;
    %store/vec4 v0x7f9d040503d0_0, 0, 17;
    %load/vec4 v0x7f9d040503d0_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x7f9d04050100_0, 0, 1;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d04050100_0, 0, 1;
T_2.3 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 27, 6;
    %cmpi/e 4, 0, 5;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x7f9d04050050_0;
    %or/r;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %or/r;
    %or;
    %inv;
    %store/vec4 v0x7f9d04050480_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %or/r;
    %inv;
    %store/vec4 v0x7f9d04050480_0, 0, 1;
T_2.7 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 27, 6;
    %cmpi/e 2, 0, 5;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 1, 15, 5;
    %inv;
    %and;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %and;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 1, 15, 5;
    %and;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7f9d04050290_0, 0, 1;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %inv;
    %and;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %and;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %and;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7f9d04050290_0, 0, 1;
T_2.11 ;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 27, 6;
    %cmpi/e 3, 0, 5;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 1, 16, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 1, 15, 5;
    %and;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %and;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 1, 15, 5;
    %inv;
    %and;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7f9d04050290_0, 0, 1;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %inv;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %and;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %and;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 17, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 11, 5;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %inv;
    %and;
    %load/vec4 v0x7f9d0404ffb0_0;
    %parti/s 5, 22, 6;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d04040340, 4;
    %parti/s 1, 15, 5;
    %inv;
    %and;
    %or;
    %store/vec4 v0x7f9d04050290_0, 0, 1;
T_2.15 ;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d04050290_0, 0, 1;
T_2.13 ;
T_2.9 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f9d0401b630;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d04050590_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x7f9d0401b630;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d04050590_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7f9d04050590_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 2, 0, 16;
    %ix/getv/s 4, v0x7f9d04050590_0;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %load/vec4 v0x7f9d04050590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d04050590_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x7f9d0401b630;
T_5 ;
    %vpi_call 2 41 "$dumpfile", "top_tb.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9d0401b630 {0 0 0};
    %vpi_call 2 44 "$display", "-----------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d0404ffb0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 1;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 4, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 16;
    %delay 10000, 0;
    %vpi_call 2 53 "$display", "OP:ADI Rsrc1:%0d Rsrc2:%0d Rdst:%0d", &A<v0x7f9d04040340, 2>, &PV<v0x7f9d0404ffb0_0, 0, 16>, &A<v0x7f9d04040340, 0> {0 0 0};
    %vpi_call 2 56 "$display", "-----------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d0404ffb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 1;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 4, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 5, 0, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %delay 10000, 0;
    %vpi_call 2 65 "$display", "OP:ADD Rsrc1:%0d Rsrc2:%0d Rdst:%0d", &A<v0x7f9d04040340, 4>, &A<v0x7f9d04040340, 5>, &A<v0x7f9d04040340, 0> {0 0 0};
    %vpi_call 2 68 "$display", "-----------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d0404ffb0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 55, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 16;
    %pushi/vec4 4, 0, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %delay 10000, 0;
    %vpi_call 2 76 "$display", "OP:MOVI Rdst:%0d imm_data:%0d", &A<v0x7f9d04040340, 4>, &PV<v0x7f9d0404ffb0_0, 0, 16> {0 0 0};
    %vpi_call 2 79 "$display", "-----------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d0404ffb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 7, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 4, 0, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %delay 10000, 0;
    %vpi_call 2 87 "$display", "OP:MOV Rsrc1:%0d Rdst:%0d", &A<v0x7f9d04040340, 4>, &A<v0x7f9d04040340, 7> {0 0 0};
    %vpi_call 2 90 "$display", "-----------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d0404ffb0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 1;
    %pushi/vec4 6, 0, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 7, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 4, 0, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 56, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 16;
    %delay 10000, 0;
    %vpi_call 2 100 "$display", "OP:ANDI Rsrc1:%8b Imm_D:%8b Rdst:%8b", &A<v0x7f9d04040340, 7>, &PV<v0x7f9d0404ffb0_0, 0, 16>, &A<v0x7f9d04040340, 4> {0 0 0};
    %vpi_call 2 103 "$display", "-----------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d0404ffb0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 1;
    %pushi/vec4 7, 0, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 7, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 4, 0, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 56, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 16;
    %delay 10000, 0;
    %vpi_call 2 113 "$display", "OP:XORI Rsrc1:%8b Imm_D:%8b Rdst:%8b", &A<v0x7f9d04040340, 7>, &PV<v0x7f9d0404ffb0_0, 0, 16>, &A<v0x7f9d04040340, 4> {0 0 0};
    %vpi_call 2 116 "$display", "-----------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d0404ffb0_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 1;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 1, 0, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %delay 10000, 0;
    %vpi_call 2 128 "$display", "OP:Zero Rsrc1:%0d Rsrc2:%0d Rdst:%0d", &A<v0x7f9d04040340, 0>, &A<v0x7f9d04040340, 1>, &A<v0x7f9d04040340, 2> {0 0 0};
    %vpi_call 2 131 "$display", "-----------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d0404ffb0_0, 0, 32;
    %pushi/vec4 32768, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 1;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 1, 0, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %delay 10000, 0;
    %vpi_call 2 143 "$display", "OP:Sign Rsrc1:%0d Rsrc2:%0d Rdst:%0d", &A<v0x7f9d04040340, 0>, &A<v0x7f9d04040340, 1>, &A<v0x7f9d04040340, 2> {0 0 0};
    %vpi_call 2 146 "$display", "-----------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d0404ffb0_0, 0, 32;
    %pushi/vec4 32768, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %pushi/vec4 32770, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 1;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 1, 0, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %delay 10000, 0;
    %vpi_call 2 158 "$display", "OP:Sign Rsrc1:%0d Rsrc2:%0d Rdst:%0d", &A<v0x7f9d04040340, 0>, &A<v0x7f9d04040340, 1>, &A<v0x7f9d04040340, 2> {0 0 0};
    %vpi_call 2 161 "$display", "-----------------------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d0404ffb0_0, 0, 32;
    %pushi/vec4 32768, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9d04040340, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 1;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 0, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 2, 0, 5;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %pushi/vec4 1, 0, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d0404ffb0_0, 4, 5;
    %delay 10000, 0;
    %vpi_call 2 173 "$display", "OP:Sign Rsrc1:%0d Rsrc2:%0d Rdst:%0d", &A<v0x7f9d04040340, 0>, &A<v0x7f9d04040340, 1>, &A<v0x7f9d04040340, 2> {0 0 0};
    %vpi_call 2 175 "$display", "-----------------------------------------------" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "./top.v";
