# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
pwd
# C:/questasim64_10.7c/examples/VERILOG CODES/GATE LEVEL/GRAY TO BINARY
ls
# GTOB.v  transcript              
vlog GTOB.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:40:56 on Aug 28,2025
# vlog -reportprogress 300 GTOB.v "+acc" 
# -- Compiling module GTOB
# -- Compiling module GTOB_tb
# 
# Top level modules:
# 	GTOB_tb
# End time: 12:40:56 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim GTOB_tb
# vsim GTOB_tb 
# Start time: 12:41:19 on Aug 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.GTOB_tb(fast)
# Loading work.GTOB(fast)
add wave *
run -all
# g=1000 b=1111 Time=                   0
vlog GTOB.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:42:21 on Aug 28,2025
# vlog -reportprogress 300 GTOB.v "+acc" 
# -- Compiling module GTOB
# -- Compiling module GTOB_tb
# 
# Top level modules:
# 	GTOB_tb
# End time: 12:42:22 on Aug 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog GTOB.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:42:49 on Aug 28,2025
# vlog -reportprogress 300 GTOB.v "+acc" 
# -- Compiling module GTOB
# -- Compiling module GTOB_tb
# 
# Top level modules:
# 	GTOB_tb
# End time: 12:42:49 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim GTOB_tb
# End time: 12:42:53 on Aug 28,2025, Elapsed time: 0:01:34
# Errors: 0, Warnings: 0
# vsim GTOB_tb 
# Start time: 12:42:53 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.GTOB_tb(fast)
# Loading work.GTOB(fast)
add wave *
run -all
# g=0100 b=0111 Time=0
# g=0001 b=0001 Time=10
# g=1001 b=1110 Time=20
# g=0011 b=0010 Time=30
# g=1101 b=1001 Time=40
vsim debugdb GTOB_tb
# End time: 12:44:10 on Aug 28,2025, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
# vsim debugdb GTOB_tb 
# Start time: 12:44:10 on Aug 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit debugdb.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# End time: 12:44:11 on Aug 28,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog GTOB.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:44:58 on Aug 28,2025
# vlog -reportprogress 300 GTOB.v "+acc" 
# -- Compiling module GTOB
# -- Compiling module GTOB_tb
# 
# Top level modules:
# 	GTOB_tb
# End time: 12:44:58 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim GTOB_tb
# vsim GTOB_tb 
# Start time: 12:45:03 on Aug 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.GTOB_tb(fast)
# Loading work.GTOB(fast)
add wave *
run -all
# g=0100 b=0111 Time=0
# g=0001 b=0001 Time=10
# g=1001 b=1110 Time=20
# g=0011 b=0010 Time=30
# g=1101 b=1001 Time=40
vsim debugdb GTOB_tb
# End time: 12:45:23 on Aug 28,2025, Elapsed time: 0:00:20
# Errors: 0, Warnings: 0
# vsim debugdb GTOB_tb 
# Start time: 12:45:23 on Aug 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit debugdb.
#         Searched libraries:
#             work
# Optimization failed
# Error loading design
# End time: 12:45:24 on Aug 28,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog GTOB.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:46:52 on Aug 28,2025
# vlog -reportprogress 300 GTOB.v "+acc" 
# -- Compiling module GTOB
# -- Compiling module GTOB_tb
# 
# Top level modules:
# 	GTOB_tb
# End time: 12:46:53 on Aug 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim GTOB_tb
# vsim GTOB_tb 
# Start time: 12:46:57 on Aug 28,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.GTOB_tb(fast)
# Loading work.GTOB(fast)
add wave *
run -all
# g=0100 b=0111 Time=0
# g=0001 b=0001 Time=10
# g=1001 b=1110 Time=20
# g=0011 b=0010 Time=30
# g=1101 b=1001 Time=40
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/questasim64_10.7c/examples/VERILOG CODES/GATE LEVEL/GRAY TO BINARY/wave.do}
quit -sim
# End time: 12:49:30 on Aug 28,2025, Elapsed time: 0:02:33
# Errors: 0, Warnings: 0
