
ubuntu-preinstalled/chvt:     file format elf32-littlearm


Disassembly of section .init:

00000728 <.init>:
 728:	push	{r3, lr}
 72c:	bl	9e8 <__snprintf_chk@plt+0x198>
 730:	pop	{r3, pc}

Disassembly of section .plt:

00000734 <strcmp@plt-0x14>:
 734:	push	{lr}		; (str lr, [sp, #-4]!)
 738:	ldr	lr, [pc, #4]	; 744 <strcmp@plt-0x4>
 73c:	add	lr, pc, lr
 740:	ldr	pc, [lr, #8]!
 744:	andeq	r1, r1, ip, lsr #16

00000748 <strcmp@plt>:
 748:	add	ip, pc, #0, 12
 74c:	add	ip, ip, #69632	; 0x11000
 750:	ldr	pc, [ip, #2092]!	; 0x82c

00000754 <__cxa_finalize@plt>:
 754:	add	ip, pc, #0, 12
 758:	add	ip, ip, #69632	; 0x11000
 75c:	ldr	pc, [ip, #2084]!	; 0x824

00000760 <strtol@plt>:
 760:	add	ip, pc, #0, 12
 764:	add	ip, ip, #69632	; 0x11000
 768:	ldr	pc, [ip, #2076]!	; 0x81c

0000076c <dcgettext@plt>:
 76c:	add	ip, pc, #0, 12
 770:	add	ip, ip, #69632	; 0x11000
 774:	ldr	pc, [ip, #2068]!	; 0x814

00000778 <__stack_chk_fail@plt>:
 778:	add	ip, pc, #0, 12
 77c:	add	ip, ip, #69632	; 0x11000
 780:	ldr	pc, [ip, #2060]!	; 0x80c

00000784 <textdomain@plt>:
 784:	add	ip, pc, #0, 12
 788:	add	ip, ip, #69632	; 0x11000
 78c:	ldr	pc, [ip, #2052]!	; 0x804

00000790 <ioctl@plt>:
 790:	add	ip, pc, #0, 12
 794:	add	ip, ip, #69632	; 0x11000
 798:	ldr	pc, [ip, #2044]!	; 0x7fc

0000079c <__libc_start_main@plt>:
 79c:	add	ip, pc, #0, 12
 7a0:	add	ip, ip, #69632	; 0x11000
 7a4:	ldr	pc, [ip, #2036]!	; 0x7f4

000007a8 <strerror@plt>:
 7a8:	add	ip, pc, #0, 12
 7ac:	add	ip, ip, #69632	; 0x11000
 7b0:	ldr	pc, [ip, #2028]!	; 0x7ec

000007b4 <__vfprintf_chk@plt>:
 7b4:	add	ip, pc, #0, 12
 7b8:	add	ip, ip, #69632	; 0x11000
 7bc:	ldr	pc, [ip, #2020]!	; 0x7e4

000007c0 <__gmon_start__@plt>:
 7c0:	add	ip, pc, #0, 12
 7c4:	add	ip, ip, #69632	; 0x11000
 7c8:	ldr	pc, [ip, #2012]!	; 0x7dc

000007cc <open@plt>:
 7cc:	add	ip, pc, #0, 12
 7d0:	add	ip, ip, #69632	; 0x11000
 7d4:	ldr	pc, [ip, #2004]!	; 0x7d4

000007d8 <exit@plt>:
 7d8:	add	ip, pc, #0, 12
 7dc:	add	ip, ip, #69632	; 0x11000
 7e0:	ldr	pc, [ip, #1996]!	; 0x7cc

000007e4 <__errno_location@plt>:
 7e4:	add	ip, pc, #0, 12
 7e8:	add	ip, ip, #69632	; 0x11000
 7ec:	ldr	pc, [ip, #1988]!	; 0x7c4

000007f0 <__printf_chk@plt>:
 7f0:	add	ip, pc, #0, 12
 7f4:	add	ip, ip, #69632	; 0x11000
 7f8:	ldr	pc, [ip, #1980]!	; 0x7bc

000007fc <__fprintf_chk@plt>:
 7fc:	add	ip, pc, #0, 12
 800:	add	ip, ip, #69632	; 0x11000
 804:	ldr	pc, [ip, #1972]!	; 0x7b4

00000808 <setlocale@plt>:
 808:	add	ip, pc, #0, 12
 80c:	add	ip, ip, #69632	; 0x11000
 810:	ldr	pc, [ip, #1964]!	; 0x7ac

00000814 <strrchr@plt>:
 814:	add	ip, pc, #0, 12
 818:	add	ip, ip, #69632	; 0x11000
 81c:	ldr	pc, [ip, #1956]!	; 0x7a4

00000820 <bindtextdomain@plt>:
 820:	add	ip, pc, #0, 12
 824:	add	ip, ip, #69632	; 0x11000
 828:	ldr	pc, [ip, #1948]!	; 0x79c

0000082c <isatty@plt>:
 82c:	add	ip, pc, #0, 12
 830:	add	ip, ip, #69632	; 0x11000
 834:	ldr	pc, [ip, #1940]!	; 0x794

00000838 <abort@plt>:
 838:	add	ip, pc, #0, 12
 83c:	add	ip, ip, #69632	; 0x11000
 840:	ldr	pc, [ip, #1932]!	; 0x78c

00000844 <close@plt>:
 844:	add	ip, pc, #0, 12
 848:	add	ip, ip, #69632	; 0x11000
 84c:	ldr	pc, [ip, #1924]!	; 0x784

00000850 <__snprintf_chk@plt>:
 850:	add	ip, pc, #0, 12
 854:	add	ip, ip, #69632	; 0x11000
 858:	ldr	pc, [ip, #1916]!	; 0x77c

Disassembly of section .text:

0000085c <.text>:
 85c:	mvnsmi	lr, sp, lsr #18
 860:	stmdavs	lr, {r0, r1, r2, r3, r9, sl, lr}
 864:	stclmi	0, cr11, [r1, #-520]	; 0xfffffdf8
 868:	smlawbcs	pc, r0, r6, r4	; <UNPREDICTABLE>
 86c:	ldrbtmi	r4, [sp], #-1584	; 0xfffff9d0
 870:	svc	0x00d0f7ff
 874:	stfnep	f3, [r6], {-0}
 878:	andcs	r4, r6, sp, lsr fp
 87c:			; <UNDEFINED> instruction: 0x4c3e493d
 880:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
 884:	movwls	r4, #5244	; 0x147c
 888:			; <UNDEFINED> instruction: 0xf7ff601e
 88c:	ldmdbmi	fp!, {r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
 890:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
 894:	svc	0x00c4f7ff
 898:			; <UNDEFINED> instruction: 0xf7ff4620
 89c:			; <UNDEFINED> instruction: 0xf1b8ef74
 8a0:	andsle	r0, r1, r2, lsl #30
 8a4:	andcs	r4, r5, #55296	; 0xd800
 8a8:	andcs	r4, r0, r6, lsr r9
 8ac:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
 8b0:			; <UNDEFINED> instruction: 0xf7ff681c
 8b4:	tstcs	r1, ip, asr pc
 8b8:	strtmi	r4, [r0], -r2, lsl #12
 8bc:	svc	0x009ef7ff
 8c0:	andlt	r2, r2, r1
 8c4:	ldrhhi	lr, [r0, #141]!	; 0x8d
 8c8:	ldmdavs	r8!, {r0, r1, r2, r3, r5, r8, fp, lr}^
 8cc:			; <UNDEFINED> instruction: 0xf7ff4479
 8d0:			; <UNDEFINED> instruction: 0x4604ef3c
 8d4:	eorsle	r2, r8, r0, lsl #16
 8d8:			; <UNDEFINED> instruction: 0xf0002000
 8dc:	vmlane.f16	s30, s8, s27	; <UNPREDICTABLE>
 8e0:	andcs	sp, sl, #39936	; 0x9c00
 8e4:	ldmdavs	r8!, {r8, sp}^
 8e8:	svc	0x003af7ff
 8ec:	tstvs	r6, r5, asr #4	; <UNPREDICTABLE>
 8f0:	strmi	r4, [r2], -r5, lsl #12
 8f4:			; <UNDEFINED> instruction: 0xf7ff4620
 8f8:	stmiblt	r8, {r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
 8fc:	strtmi	r4, [r0], -sl, lsr #12
 900:	tstvs	r7, r5, asr #4	; <UNPREDICTABLE>
 904:	svc	0x0044f7ff
 908:	sbcsle	r2, sl, r0, lsl #16
 90c:	svc	0x006af7ff
 910:	ldrbtmi	r4, [sl], #-2590	; 0xfffff5e2
 914:	andcs	r6, r1, r1, lsl #16
 918:	blx	17bc920 <progname@@Base+0x17aa914>
 91c:	ldrb	r2, [r0, r0]
 920:	svc	0x0060f7ff
 924:	ldrbtmi	r4, [sl], #-2586	; 0xfffff5e6
 928:	andcs	r6, r1, r1, lsl #16
 92c:	blx	153c934 <progname@@Base+0x152a928>
 930:	ldmdbmi	r8, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
 934:	andcs	r2, r0, r5, lsl #4
 938:			; <UNDEFINED> instruction: 0xf7ff4479
 93c:	tstcs	r0, r8, lsl pc
 940:	andcs	r4, r1, r2, lsl #12
 944:	blx	123c94c <progname@@Base+0x122a940>
 948:	ldmdbmi	r3, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
 94c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
 950:	svc	0x000cf7ff
 954:	ldmdavs	sl, {r0, r8, r9, fp, ip, pc}
 958:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
 95c:	andcs	r4, r1, r1, lsl #12
 960:	svc	0x0046f7ff
 964:			; <UNDEFINED> instruction: 0xf7ff4620
 968:	svclt	0x0000ef38
 96c:	strdeq	r1, [r1], -lr
 970:	andeq	r0, r0, r4, ror r0
 974:	andeq	r0, r0, r2, lsr r7
 978:	andeq	r0, r0, r8, lsr r6
 97c:	andeq	r0, r0, r6, lsl r6
 980:	andeq	r0, r0, ip, ror r0
 984:	andeq	r0, r0, lr, lsr #12
 988:	strdeq	r0, [r0], -r4
 98c:	andeq	r0, r0, r6, lsr #12
 990:	strdeq	r0, [r0], -lr
 994:			; <UNDEFINED> instruction: 0x000005b4
 998:	andeq	r0, r0, r6, ror r5
 99c:	andeq	r0, r0, r6, ror r5
 9a0:	bleq	3cae4 <progname@@Base+0x2aad8>
 9a4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 9a8:	strbtmi	fp, [sl], -r2, lsl #24
 9ac:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 9b0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 9b4:	ldrmi	sl, [sl], #776	; 0x308
 9b8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 9bc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 9c0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 9c4:			; <UNDEFINED> instruction: 0xf85a4b06
 9c8:	stmdami	r6, {r0, r1, ip, sp}
 9cc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 9d0:	mcr	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 9d4:	svc	0x0030f7ff
 9d8:	muleq	r1, r8, r5
 9dc:	andeq	r0, r0, r8, rrx
 9e0:	andeq	r0, r0, r4, lsl #1
 9e4:	andeq	r0, r0, r8, lsl #1
 9e8:	ldr	r3, [pc, #20]	; a04 <__snprintf_chk@plt+0x1b4>
 9ec:	ldr	r2, [pc, #20]	; a08 <__snprintf_chk@plt+0x1b8>
 9f0:	add	r3, pc, r3
 9f4:	ldr	r2, [r3, r2]
 9f8:	cmp	r2, #0
 9fc:	bxeq	lr
 a00:	b	7c0 <__gmon_start__@plt>
 a04:	andeq	r1, r1, r8, ror r5
 a08:	andeq	r0, r0, r0, lsl #1
 a0c:	blmi	1d2a2c <progname@@Base+0x1c0a20>
 a10:	bmi	1d1bf8 <progname@@Base+0x1bfbec>
 a14:	addmi	r4, r3, #2063597568	; 0x7b000000
 a18:	andle	r4, r3, sl, ror r4
 a1c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 a20:	ldrmi	fp, [r8, -r3, lsl #2]
 a24:	svclt	0x00004770
 a28:	strdeq	r1, [r1], -r4
 a2c:	strdeq	r1, [r1], -r0
 a30:	andeq	r1, r1, r4, asr r5
 a34:	andeq	r0, r0, r0, ror r0
 a38:	blmi	252a60 <progname@@Base+0x240a54>
 a3c:	bmi	251c24 <progname@@Base+0x23fc18>
 a40:	bne	651c34 <progname@@Base+0x63fc28>
 a44:	addne	r4, r9, sl, ror r4
 a48:	bicsvc	lr, r1, r1, lsl #22
 a4c:	andle	r1, r3, r9, asr #32
 a50:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 a54:	ldrmi	fp, [r8, -r3, lsl #2]
 a58:	svclt	0x00004770
 a5c:	andeq	r1, r1, r8, asr #11
 a60:	andeq	r1, r1, r4, asr #11
 a64:	andeq	r1, r1, r8, lsr #10
 a68:	andeq	r0, r0, ip, lsl #1
 a6c:	blmi	2ade94 <progname@@Base+0x29be88>
 a70:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 a74:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 a78:	blmi	26f02c <progname@@Base+0x25d020>
 a7c:	ldrdlt	r5, [r3, -r3]!
 a80:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 a84:			; <UNDEFINED> instruction: 0xf7ff6818
 a88:			; <UNDEFINED> instruction: 0xf7ffee66
 a8c:	blmi	1c0990 <progname@@Base+0x1ae984>
 a90:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 a94:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 a98:	muleq	r1, r2, r5
 a9c:	strdeq	r1, [r1], -r8
 aa0:	andeq	r0, r0, ip, rrx
 aa4:	andeq	r1, r1, lr, ror r5
 aa8:	andeq	r1, r1, r2, ror r5
 aac:	svclt	0x0000e7c4
 ab0:	tstcs	r2, r0, lsl r5
 ab4:			; <UNDEFINED> instruction: 0xf7ff4604
 ab8:	stmdacs	r0, {r1, r3, r7, r9, sl, fp, sp, lr, pc}
 abc:	vldrlt	d13, [r0, #-0]
 ac0:	strtmi	r2, [r0], -r1, lsl #2
 ac4:	mcr	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
 ac8:	ble	ffe0aad0 <progname@@Base+0xffdf8ac4>
 acc:	tstcs	r0, r0, lsr #12
 ad0:	mrc	7, 3, APSR_nzcv, cr12, cr15, {7}
 ad4:	rscvc	lr, r0, r0, asr #20
 ad8:	svclt	0x0000bd10
 adc:	tstcs	r0, r4, lsl fp
 ae0:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
 ae4:	addlt	fp, r3, r0, lsr r5
 ae8:			; <UNDEFINED> instruction: 0x4605589c
 aec:	andne	pc, r3, sp, lsl #17
 af0:	movwls	r6, #6179	; 0x1823
 af4:	mrc	7, 4, APSR_nzcv, cr10, cr15, {7}
 af8:	andcs	fp, r0, r0, lsr r9
 afc:	stmdavs	r3!, {r0, r9, fp, ip, pc}
 b00:			; <UNDEFINED> instruction: 0xd112429a
 b04:	ldclt	0, cr11, [r0, #-12]!
 b08:			; <UNDEFINED> instruction: 0xf10d4628
 b0c:			; <UNDEFINED> instruction: 0xf6440203
 b10:			; <UNDEFINED> instruction: 0xf7ff3133
 b14:	stmdacs	r0, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
 b18:			; <UNDEFINED> instruction: 0xf89dd1ef
 b1c:	stmdacc	r1, {r0, r1}
 b20:	svclt	0x008c2801
 b24:	andcs	r2, r1, r0
 b28:			; <UNDEFINED> instruction: 0xf7ffe7e8
 b2c:	svclt	0x0000ee26
 b30:	andeq	r1, r1, sl, lsl #9
 b34:	andeq	r0, r0, r8, ror r0
 b38:	mcrmi	5, 1, fp, cr9, cr0, {3}
 b3c:	hvclt	33870	; 0x844e
 b40:			; <UNDEFINED> instruction: 0xf7ff4605
 b44:	mcrne	15, 0, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
 b48:			; <UNDEFINED> instruction: 0xf7ffdb38
 b4c:	orrslt	pc, r0, #796	; 0x31c
 b50:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
 b54:	stmdami	r4!, {r0, r1, r5, r8, sl, fp, lr}
 b58:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
 b5c:	and	r3, r2, r4, lsl #10
 b60:	bleq	13ecbc <progname@@Base+0x12ccb0>
 b64:			; <UNDEFINED> instruction: 0xf7ffb170
 b68:	cdpne	15, 0, cr15, cr4, cr3, {5}
 b6c:			; <UNDEFINED> instruction: 0xf7ffdbf8
 b70:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
 b74:	strtmi	sp, [r0], -ip, ror #3
 b78:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 b7c:	bleq	13ecd8 <progname@@Base+0x12cccc>
 b80:	mvnsle	r2, r0, lsl #16
 b84:	strtmi	r4, [r0], -r4, lsl #12
 b88:			; <UNDEFINED> instruction: 0xffa8f7ff
 b8c:	bicsle	r2, pc, r0, lsl #16
 b90:	cfstrscs	mvf3, [r3], {1}
 b94:	blmi	575378 <progname@@Base+0x56336c>
 b98:	ldmdbmi	r5, {r0, r2, r9, sp}
 b9c:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
 ba0:			; <UNDEFINED> instruction: 0xf7ff681c
 ba4:	smlattcs	r1, r4, sp, lr
 ba8:	strtmi	r4, [r0], -r2, lsl #12
 bac:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
 bb0:			; <UNDEFINED> instruction: 0xf7ff2001
 bb4:			; <UNDEFINED> instruction: 0x4620ee12
 bb8:	mcr	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 bbc:	andcs	r4, r5, #11264	; 0x2c00
 bc0:	andcs	r4, r0, ip, lsl #18
 bc4:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
 bc8:			; <UNDEFINED> instruction: 0xf7ff681c
 bcc:			; <UNDEFINED> instruction: 0x462bedd0
 bd0:	strmi	r2, [r2], -r1, lsl #2
 bd4:			; <UNDEFINED> instruction: 0xf7ff4620
 bd8:	andcs	lr, r1, r2, lsl lr
 bdc:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
 be0:	andeq	r1, r1, r0, lsr r4
 be4:	strdeq	r1, [r1], -r8
 be8:	strdeq	r0, [r0], -lr
 bec:	andeq	r0, r0, ip, ror r0
 bf0:	ldrdeq	r0, [r0], -lr
 bf4:	andeq	r0, r0, r2, lsr #7
 bf8:	svcmi	0x00f0e92d
 bfc:			; <UNDEFINED> instruction: 0xf8dfb089
 c00:	mvfgesp	f0, #0.0
 c04:			; <UNDEFINED> instruction: 0xf10d4a49
 c08:	stmdbmi	r9, {r2, r3, r9, fp}^
 c0c:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
 c10:	stclmi	6, cr4, [r8, #-204]	; 0xffffff34
 c14:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
 c18:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
 c1c:	ldrbtmi	ip, [sp], #-2567	; 0xfffff5f9
 c20:	ldrdmi	pc, [r0], -r9
 c24:	movwgt	r3, #13572	; 0x3504
 c28:	andsvc	r4, sl, r3, asr #16
 c2c:	strls	r2, [r7], #-768	; 0xfffffd00
 c30:			; <UNDEFINED> instruction: 0xf8ad4478
 c34:	and	r3, r2, r9, lsl r0
 c38:	bleq	13ed94 <progname@@Base+0x12cd88>
 c3c:			; <UNDEFINED> instruction: 0xf7ffb1f8
 c40:	mcrne	15, 0, pc, cr4, cr7, {1}	; <UNPREDICTABLE>
 c44:			; <UNDEFINED> instruction: 0xf7ffdbf8
 c48:	orrlt	pc, r8, r9, asr #30
 c4c:			; <UNDEFINED> instruction: 0xf6444652
 c50:	strtmi	r3, [r0], -r4, asr #2
 c54:	ldc	7, cr15, [ip, #1020]	; 0x3fc
 c58:	blle	24ac60 <progname@@Base+0x238c54>
 c5c:	blcs	e7870 <progname@@Base+0xd5864>
 c60:	blcs	74dac <progname@@Base+0x62da0>
 c64:			; <UNDEFINED> instruction: 0xf1b7bf08
 c68:	svclt	0x00083fff
 c6c:	rscle	r4, r3, r7, lsr #12
 c70:			; <UNDEFINED> instruction: 0xf7ff4620
 c74:			; <UNDEFINED> instruction: 0xf855ede8
 c78:	stmdacs	r0, {r2, r8, r9, fp}
 c7c:			; <UNDEFINED> instruction: 0xf8dfd1df
 c80:			; <UNDEFINED> instruction: 0xf10db0bc
 c84:	strcs	r0, [r1, #-2584]	; 0xfffff5e8
 c88:	strd	r4, [r2], -fp
 c8c:	cfstr32cs	mvfx3, [sp, #-4]
 c90:	movwcs	sp, #12327	; 0x3027
 c94:	ldrmi	r2, [r9], -r1, lsl #4
 c98:	strlt	lr, [r0, #-2509]	; 0xfffff633
 c9c:			; <UNDEFINED> instruction: 0xf7ff4650
 ca0:			; <UNDEFINED> instruction: 0x4630edd8
 ca4:			; <UNDEFINED> instruction: 0xff04f7ff
 ca8:	blle	ffbc84c0 <progname@@Base+0xffbb64b4>
 cac:			; <UNDEFINED> instruction: 0xff16f7ff
 cb0:	bge	ed2d8 <progname@@Base+0xdb2cc>
 cb4:	cmpcc	r4, r4, asr #12	; <UNPREDICTABLE>
 cb8:			; <UNDEFINED> instruction: 0xf7ff4620
 cbc:	stmdacs	r0, {r1, r3, r5, r6, r8, sl, fp, sp, lr, pc}
 cc0:	blls	f78ec <progname@@Base+0xe58e0>
 cc4:	andsle	r2, lr, r3, lsl #22
 cc8:	svclt	0x00082b01
 ccc:	svccc	0x00fff1b7
 cd0:	strtmi	fp, [r7], -r8, lsl #30
 cd4:			; <UNDEFINED> instruction: 0x4620d0da
 cd8:			; <UNDEFINED> instruction: 0xf7ff3501
 cdc:	stccs	13, cr14, [sp, #-720]	; 0xfffffd30
 ce0:	blmi	5f5444 <progname@@Base+0x5e3438>
 ce4:	ldmdbmi	r7, {r0, r2, r9, sp}
 ce8:			; <UNDEFINED> instruction: 0xf8582000
 cec:	ldrbtmi	r3, [r9], #-3
 cf0:			; <UNDEFINED> instruction: 0xf7ff681c
 cf4:	tstcs	r1, ip, lsr sp
 cf8:	strtmi	r4, [r0], -r2, lsl #12
 cfc:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
 d00:			; <UNDEFINED> instruction: 0xf7ff2001
 d04:	ldclne	13, cr14, [fp], #-424	; 0xfffffe58
 d08:	bls	1f5130 <progname@@Base+0x1e3124>
 d0c:			; <UNDEFINED> instruction: 0xf8d94620
 d10:	addsmi	r3, sl, #0
 d14:	andlt	sp, r9, r6, lsl #2
 d18:	svchi	0x00f0e8bd
 d1c:			; <UNDEFINED> instruction: 0xf7ff4638
 d20:			; <UNDEFINED> instruction: 0xe7f2ed92
 d24:	stc	7, cr15, [r8, #-1020]!	; 0xfffffc04
 d28:	andeq	r1, r1, r0, ror #6
 d2c:	andeq	r0, r0, lr, lsr r3
 d30:	andeq	r0, r0, r8, ror r0
 d34:	andeq	r1, r1, r2, lsr r2
 d38:	andeq	r0, r0, r8, lsr #6
 d3c:	andeq	r0, r0, r0, lsr r3
 d40:	andeq	r0, r0, ip, ror r0
 d44:	andeq	r0, r0, lr, lsl #5
 d48:	tstcs	r1, lr, lsl #8
 d4c:	ldrblt	r4, [r0, #2844]!	; 0xb1c
 d50:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
 d54:	bge	26cf6c <progname@@Base+0x25af60>
 d58:			; <UNDEFINED> instruction: 0x46064c1b
 d5c:	ldmdbpl	sp, {r0, r1, r3, r4, fp, lr}^
 d60:	blvc	13eeb0 <progname@@Base+0x12cea4>
 d64:	ldrdgt	pc, [r0], -r5
 d68:	bmi	665578 <progname@@Base+0x65356c>
 d6c:	andgt	pc, ip, sp, asr #17
 d70:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
 d74:	ldmdapl	ip, {r0, sl, ip, pc}
 d78:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}
 d7c:			; <UNDEFINED> instruction: 0xf7ff681b
 d80:			; <UNDEFINED> instruction: 0x463aed3e
 d84:	tstcs	r1, r0, lsr #16
 d88:			; <UNDEFINED> instruction: 0xf7ff9b02
 d8c:	mcrcs	13, 0, lr, cr0, cr4, {0}
 d90:	ldrtmi	sp, [r0], -sl, lsl #26
 d94:			; <UNDEFINED> instruction: 0xf7ff6824
 d98:	bmi	3bc1c0 <progname@@Base+0x3aa1b4>
 d9c:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
 da0:	strtmi	r4, [r0], -r3, lsl #12
 da4:	stc	7, cr15, [sl, #-1020]!	; 0xfffffc04
 da8:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
 dac:			; <UNDEFINED> instruction: 0xd104429a
 db0:	pop	{r2, ip, sp, pc}
 db4:	strdlt	r4, [r3], -r0
 db8:			; <UNDEFINED> instruction: 0xf7ff4770
 dbc:	svclt	0x0000ecde
 dc0:	andeq	r1, r1, ip, lsl r2
 dc4:	andeq	r0, r0, r8, ror r0
 dc8:	andeq	r0, r0, r4, ror r0
 dcc:	andeq	r0, r0, ip, ror r0
 dd0:	andeq	r0, r0, lr, ror r2
 dd4:	andeq	r0, r0, sl, asr r2
 dd8:	strmi	fp, [r6], -ip, lsl #8
 ddc:			; <UNDEFINED> instruction: 0x460d4b19
 de0:	addlt	fp, r4, r0, lsl #11
 de4:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
 de8:	ldfeqd	f7, [r8], {13}
 dec:	ldmdami	r8, {r0, r1, r2, r4, sl, fp, lr}
 df0:	ldmpl	sl, {r0, r8, sp}
 df4:	blvc	13ef6c <progname@@Base+0x12cf60>
 df8:	andgt	pc, r8, sp, asr #17
 dfc:	ldrdgt	pc, [r0], -r2
 e00:			; <UNDEFINED> instruction: 0xf8cd4a14
 e04:	ldrbtmi	ip, [sl], #-12
 e08:	strls	r5, [r1], #-2332	; 0xfffff6e4
 e0c:	blls	56e84 <progname@@Base+0x44e78>
 e10:	ldmdavs	fp, {r5, fp, sp, lr}
 e14:	ldcl	7, cr15, [r2], #1020	; 0x3fc
 e18:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
 e1c:	blls	89228 <progname@@Base+0x7721c>
 e20:	stcl	7, cr15, [r8], {255}	; 0xff
 e24:	stcle	13, cr2, [sl, #-0]
 e28:	stmdavs	r4!, {r3, r5, r9, sl, lr}
 e2c:	ldc	7, cr15, [ip], #1020	; 0x3fc
 e30:	tstcs	r1, r9, lsl #20
 e34:			; <UNDEFINED> instruction: 0x4603447a
 e38:			; <UNDEFINED> instruction: 0xf7ff4620
 e3c:	ldrtmi	lr, [r0], -r0, ror #25
 e40:	stcl	7, cr15, [sl], {255}	; 0xff
 e44:	andeq	r1, r1, r6, lsl #3
 e48:	andeq	r0, r0, r8, ror r0
 e4c:	andeq	r0, r0, r4, ror r0
 e50:	andeq	r0, r0, ip, ror r0
 e54:	andeq	r0, r0, sl, ror #3
 e58:	andeq	r0, r0, r4, asr #3
 e5c:	mvnsmi	lr, #737280	; 0xb4000
 e60:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 e64:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 e68:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 e6c:	mrrc	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
 e70:	blne	1d9206c <progname@@Base+0x1d80060>
 e74:	strhle	r1, [sl], -r6
 e78:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 e7c:			; <UNDEFINED> instruction: 0xf8553401
 e80:	strbmi	r3, [sl], -r4, lsl #30
 e84:	ldrtmi	r4, [r8], -r1, asr #12
 e88:	adcmi	r4, r6, #152, 14	; 0x2600000
 e8c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 e90:	svclt	0x000083f8
 e94:	andeq	r0, r1, r2, ror #31
 e98:	ldrdeq	r0, [r1], -r8
 e9c:	svclt	0x00004770

Disassembly of section .fini:

00000ea0 <.fini>:
 ea0:	push	{r3, lr}
 ea4:	pop	{r3, pc}
