INFO: [VRFC 10-163] Analyzing VHDL file "X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/l4_next_state_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity next_state_logic
INFO: [VRFC 10-163] Analyzing VHDL file "X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/l4_output_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity output_logic
ERROR: [VRFC 10-91] c is not declared [X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/l4_output_logic.vhd:46]
ERROR: [VRFC 10-91] b is not declared [X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/l4_output_logic.vhd:47]
ERROR: [VRFC 10-91] a is not declared [X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/l4_output_logic.vhd:48]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/l4_output_logic.vhd:17]
INFO: [VRFC 10-240] VHDL file X:/SAP/lab5/lab5.srcs/sources_1/imports/SAP/l4_output_logic.vhd ignored due to errors
