

================================================================
== Vitis HLS Report for 'classifyinstance'
================================================================
* Date:           Mon Jan 31 16:43:25 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        che-vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  13.966 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1   |       40|       40|         2|          2|          1|    20|       yes|
        |- VITIS_LOOP_80_1   |        ?|        ?|       227|         24|          1|     ?|       yes|
        |- VITIS_LOOP_106_1  |        6|        6|         1|          1|          1|     6|       yes|
        |- VITIS_LOOP_113_2  |       21|       21|         3|          1|          1|    20|       yes|
        |- VITIS_LOOP_127_3  |        7|        7|         2|          1|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 24, depth = 227
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 241
* Pipeline : 5
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
  Pipeline-1 : II = 24, D = 227, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 }
  Pipeline-2 : II = 1, D = 1, States = { 233 }
  Pipeline-3 : II = 1, D = 3, States = { 235 236 237 }
  Pipeline-4 : II = 1, D = 2, States = { 239 240 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 232 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 161 
161 --> 162 
162 --> 163 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 182 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 5 
232 --> 233 
233 --> 234 233 
234 --> 235 
235 --> 238 236 
236 --> 237 
237 --> 235 
238 --> 239 
239 --> 240 
240 --> 241 239 
241 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 242 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 243 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 244 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 245 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %new_point_features"   --->   Operation 246 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %new_point_features, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 247 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %new_point_classification_id"   --->   Operation 248 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %new_point_classification_id, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 249 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %k"   --->   Operation 250 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %k, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 251 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %best_points, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 252 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %best_points"   --->   Operation 253 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_classes"   --->   Operation 254 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_classes, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 255 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %known_points_soa, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %known_points_soa"   --->   Operation 257 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_points"   --->   Operation 258 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_points, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_features"   --->   Operation 260 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_features, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 261 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %best_points"   --->   Operation 262 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%num_points_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_points"   --->   Operation 263 'read' 'num_points_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%histogram = alloca i64 1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:105]   --->   Operation 264 'alloca' 'histogram' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_1 : Operation 265 [1/1] (1.58ns)   --->   "%br_ln29 = br void" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:29]   --->   Operation 265 'br' 'br_ln29' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%i = phi i5 %add_ln29, void %.split12, i5 0, void" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:29]   --->   Operation 266 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (1.78ns)   --->   "%add_ln29 = add i5 %i, i5 1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:29]   --->   Operation 267 'add' 'add_ln29' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 268 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (1.36ns)   --->   "%icmp_ln29 = icmp_eq  i5 %i, i5 20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:29]   --->   Operation 269 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 270 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split12, void %initialize_best.exit" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:29]   --->   Operation 271 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %i, i3 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:31]   --->   Operation 272 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (1.91ns)   --->   "%add_ln31 = add i8 %shl_ln, i8 24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:31]   --->   Operation 273 'add' 'add_ln31' <Predicate = (!icmp_ln29)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln31, i32 3, i32 7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:31]   --->   Operation 274 'partselect' 'lshr_ln' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i5 %lshr_ln" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:31]   --->   Operation 275 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%best_points_addr = getelementptr i64 %best_points, i64 0, i64 %zext_ln31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:31]   --->   Operation 276 'getelementptr' 'best_points_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (3.25ns)   --->   "%store_ln31 = store void @_ssdm_op_Write.bram.i64, i5 %best_points_addr, i64 9218868437227405311, i8 255" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:31]   --->   Operation 277 'store' 'store_ln31' <Predicate = (!icmp_ln29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i5 %i" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:33]   --->   Operation 278 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i3 %trunc_ln33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:33]   --->   Operation 279 'zext' 'zext_ln33' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (2.12ns)   --->   "%shl_ln33 = shl i8 1, i8 %zext_ln33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:33]   --->   Operation 280 'shl' 'shl_ln33' <Predicate = (!icmp_ln29)> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i, i32 3, i32 4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:33]   --->   Operation 281 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:29]   --->   Operation 282 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln33_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln33, i3 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:33]   --->   Operation 283 'bitconcatenate' 'shl_ln33_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i6 %shl_ln33_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:33]   --->   Operation 284 'zext' 'zext_ln33_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (3.25ns)   --->   "%shl_ln33_2 = shl i64 255, i64 %zext_ln33_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:33]   --->   Operation 285 'shl' 'shl_ln33_2' <Predicate = true> <Delay = 3.25> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i2 %lshr_ln1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:33]   --->   Operation 286 'zext' 'zext_ln33_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%best_points_addr_1 = getelementptr i64 %best_points, i64 0, i64 %zext_ln33_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:33]   --->   Operation 287 'getelementptr' 'best_points_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (3.25ns)   --->   "%store_ln33 = store void @_ssdm_op_Write.bram.p0i64, i5 %best_points_addr_1, i64 %shl_ln33_2, i8 %shl_ln33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:33]   --->   Operation 288 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 289 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.58>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%new_point_features_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %new_point_features" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 290 'read' 'new_point_features_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%bitcast_ln87 = bitcast i64 %new_point_features_read" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 291 'bitcast' 'bitcast_ln87' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%best_points_addr_3 = getelementptr i64 %best_points, i64 0, i64 3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 292 'getelementptr' 'best_points_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%best_points_addr_6 = getelementptr i64 %best_points, i64 0, i64 4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 293 'getelementptr' 'best_points_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%best_points_addr_7 = getelementptr i64 %best_points, i64 0, i64 5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 294 'getelementptr' 'best_points_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%best_points_addr_8 = getelementptr i64 %best_points, i64 0, i64 6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 295 'getelementptr' 'best_points_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%best_points_addr_9 = getelementptr i64 %best_points, i64 0, i64 7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 296 'getelementptr' 'best_points_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%best_points_addr_10 = getelementptr i64 %best_points, i64 0, i64 8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 297 'getelementptr' 'best_points_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%best_points_addr_11 = getelementptr i64 %best_points, i64 0, i64 9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 298 'getelementptr' 'best_points_addr_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%best_points_addr_12 = getelementptr i64 %best_points, i64 0, i64 10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 299 'getelementptr' 'best_points_addr_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%best_points_addr_13 = getelementptr i64 %best_points, i64 0, i64 11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 300 'getelementptr' 'best_points_addr_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%best_points_addr_14 = getelementptr i64 %best_points, i64 0, i64 12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 301 'getelementptr' 'best_points_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%best_points_addr_15 = getelementptr i64 %best_points, i64 0, i64 13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 302 'getelementptr' 'best_points_addr_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%best_points_addr_16 = getelementptr i64 %best_points, i64 0, i64 14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 303 'getelementptr' 'best_points_addr_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%best_points_addr_17 = getelementptr i64 %best_points, i64 0, i64 15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 304 'getelementptr' 'best_points_addr_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%best_points_addr_18 = getelementptr i64 %best_points, i64 0, i64 16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 305 'getelementptr' 'best_points_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%best_points_addr_19 = getelementptr i64 %best_points, i64 0, i64 17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 306 'getelementptr' 'best_points_addr_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%best_points_addr_20 = getelementptr i64 %best_points, i64 0, i64 18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 307 'getelementptr' 'best_points_addr_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%best_points_addr_21 = getelementptr i64 %best_points, i64 0, i64 19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 308 'getelementptr' 'best_points_addr_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%best_points_addr_22 = getelementptr i64 %best_points, i64 0, i64 20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 309 'getelementptr' 'best_points_addr_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%best_points_addr_23 = getelementptr i64 %best_points, i64 0, i64 21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 310 'getelementptr' 'best_points_addr_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%best_points_addr_24 = getelementptr i64 %best_points, i64 0, i64 22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 311 'getelementptr' 'best_points_addr_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (1.58ns)   --->   "%br_ln80 = br void" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:80]   --->   Operation 312 'br' 'br_ln80' <Predicate = true> <Delay = 1.58>

State 5 <SV = 3> <Delay = 5.80>
ST_5 : Operation 313 [1/1] (0.00ns)   --->   "%i_1 = phi i32 %add_ln87, void %update_best.exit.i, i32 0, void %initialize_best.exit" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 313 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 314 [1/1] (2.55ns)   --->   "%add_ln87 = add i32 %i_1, i32 1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 314 'add' 'add_ln87' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 315 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 316 [1/1] (2.47ns)   --->   "%icmp_ln80 = icmp_eq  i32 %i_1, i32 %num_points_read" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:80]   --->   Operation 316 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %.split10, void %knn.exit.loopexit.preheader" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:80]   --->   Operation 317 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%i_1_cast4 = zext i32 %i_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 318 'zext' 'i_1_cast4' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%known_points_soa_addr_1 = getelementptr i64 %known_points_soa, i64 0, i64 %i_1_cast4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 319 'getelementptr' 'known_points_soa_addr_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 320 [2/2] (3.25ns)   --->   "%known_points_soa_load_1 = load i18 %known_points_soa_addr_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 320 'load' 'known_points_soa_load_1' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i32 %add_ln87" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 321 'zext' 'zext_ln88' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%known_points_soa_addr_2 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 322 'getelementptr' 'known_points_soa_addr_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 323 [2/2] (3.25ns)   --->   "%known_points_soa_load_2 = load i18 %known_points_soa_addr_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 323 'load' 'known_points_soa_load_2' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 324 'br' 'br_ln0' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 11.4>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%empty_22 = trunc i32 %i_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 325 'trunc' 'empty_22' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%empty_23 = trunc i32 %i_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 326 'trunc' 'empty_23' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (2.22ns)   --->   "%add_ln83 = add i21 %empty_23, i21 1491584" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:83]   --->   Operation 327 'add' 'add_ln83' <Predicate = (!icmp_ln80)> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i18 @_ssdm_op_PartSelect.i18.i21.i32.i32, i21 %add_ln83, i32 3, i32 20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:83]   --->   Operation 328 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i32 %i_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:83]   --->   Operation 329 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 330 [1/2] (3.25ns)   --->   "%known_points_soa_load_1 = load i18 %known_points_soa_addr_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 330 'load' 'known_points_soa_load_1' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%bitcast_ln88 = bitcast i64 %known_points_soa_load_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 331 'bitcast' 'bitcast_ln88' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 332 [5/5] (8.23ns)   --->   "%diff = dsub i64 %bitcast_ln87, i64 %bitcast_ln88" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 332 'dsub' 'diff' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 333 [1/2] (3.25ns)   --->   "%known_points_soa_load_2 = load i18 %known_points_soa_addr_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 333 'load' 'known_points_soa_load_2' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%bitcast_ln88_1 = bitcast i64 %known_points_soa_load_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 334 'bitcast' 'bitcast_ln88_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 335 [5/5] (8.23ns)   --->   "%diff_1 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 335 'dsub' 'diff_1' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (2.13ns)   --->   "%add_ln87_1 = add i18 %empty_22, i18 2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 336 'add' 'add_ln87_1' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i18 %add_ln87_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 337 'zext' 'zext_ln88_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%known_points_soa_addr_3 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 338 'getelementptr' 'known_points_soa_addr_3' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 339 [2/2] (3.25ns)   --->   "%known_points_soa_load_3 = load i18 %known_points_soa_addr_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 339 'load' 'known_points_soa_load_3' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_6 : Operation 340 [1/1] (2.13ns)   --->   "%add_ln87_2 = add i18 %empty_22, i18 3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 340 'add' 'add_ln87_2' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln88_2 = zext i18 %add_ln87_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 341 'zext' 'zext_ln88_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns)   --->   "%known_points_soa_addr_4 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 342 'getelementptr' 'known_points_soa_addr_4' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 343 [2/2] (3.25ns)   --->   "%known_points_soa_load_4 = load i18 %known_points_soa_addr_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 343 'load' 'known_points_soa_load_4' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 7 <SV = 5> <Delay = 11.4>
ST_7 : Operation 344 [4/5] (8.23ns)   --->   "%diff = dsub i64 %bitcast_ln87, i64 %bitcast_ln88" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 344 'dsub' 'diff' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 345 [4/5] (8.23ns)   --->   "%diff_1 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 345 'dsub' 'diff_1' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 346 [1/2] (3.25ns)   --->   "%known_points_soa_load_3 = load i18 %known_points_soa_addr_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 346 'load' 'known_points_soa_load_3' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_7 : Operation 347 [1/1] (0.00ns)   --->   "%bitcast_ln88_2 = bitcast i64 %known_points_soa_load_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 347 'bitcast' 'bitcast_ln88_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 348 [5/5] (8.23ns)   --->   "%diff_2 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 348 'dsub' 'diff_2' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 349 [1/2] (3.25ns)   --->   "%known_points_soa_load_4 = load i18 %known_points_soa_addr_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 349 'load' 'known_points_soa_load_4' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_7 : Operation 350 [1/1] (0.00ns)   --->   "%bitcast_ln88_3 = bitcast i64 %known_points_soa_load_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 350 'bitcast' 'bitcast_ln88_3' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 351 [5/5] (8.23ns)   --->   "%diff_3 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 351 'dsub' 'diff_3' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 352 [1/1] (2.13ns)   --->   "%add_ln87_3 = add i18 %empty_22, i18 4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 352 'add' 'add_ln87_3' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln88_3 = zext i18 %add_ln87_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 353 'zext' 'zext_ln88_3' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%known_points_soa_addr_5 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 354 'getelementptr' 'known_points_soa_addr_5' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 355 [2/2] (3.25ns)   --->   "%known_points_soa_load_5 = load i18 %known_points_soa_addr_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 355 'load' 'known_points_soa_load_5' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_7 : Operation 356 [1/1] (2.13ns)   --->   "%add_ln87_4 = add i18 %empty_22, i18 5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 356 'add' 'add_ln87_4' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln88_4 = zext i18 %add_ln87_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 357 'zext' 'zext_ln88_4' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "%known_points_soa_addr_6 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 358 'getelementptr' 'known_points_soa_addr_6' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_7 : Operation 359 [2/2] (3.25ns)   --->   "%known_points_soa_load_6 = load i18 %known_points_soa_addr_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 359 'load' 'known_points_soa_load_6' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 8 <SV = 6> <Delay = 11.4>
ST_8 : Operation 360 [3/5] (8.23ns)   --->   "%diff = dsub i64 %bitcast_ln87, i64 %bitcast_ln88" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 360 'dsub' 'diff' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 361 [3/5] (8.23ns)   --->   "%diff_1 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 361 'dsub' 'diff_1' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 362 [4/5] (8.23ns)   --->   "%diff_2 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 362 'dsub' 'diff_2' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 363 [4/5] (8.23ns)   --->   "%diff_3 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 363 'dsub' 'diff_3' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 364 [1/2] (3.25ns)   --->   "%known_points_soa_load_5 = load i18 %known_points_soa_addr_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 364 'load' 'known_points_soa_load_5' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_8 : Operation 365 [1/1] (0.00ns)   --->   "%bitcast_ln88_4 = bitcast i64 %known_points_soa_load_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 365 'bitcast' 'bitcast_ln88_4' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 366 [5/5] (8.23ns)   --->   "%diff_4 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 366 'dsub' 'diff_4' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 367 [1/2] (3.25ns)   --->   "%known_points_soa_load_6 = load i18 %known_points_soa_addr_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 367 'load' 'known_points_soa_load_6' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_8 : Operation 368 [1/1] (0.00ns)   --->   "%bitcast_ln88_5 = bitcast i64 %known_points_soa_load_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 368 'bitcast' 'bitcast_ln88_5' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 369 [5/5] (8.23ns)   --->   "%diff_5 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 369 'dsub' 'diff_5' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 370 [1/1] (2.13ns)   --->   "%add_ln87_5 = add i18 %empty_22, i18 6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 370 'add' 'add_ln87_5' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln88_5 = zext i18 %add_ln87_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 371 'zext' 'zext_ln88_5' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 372 [1/1] (0.00ns)   --->   "%known_points_soa_addr_7 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 372 'getelementptr' 'known_points_soa_addr_7' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 373 [2/2] (3.25ns)   --->   "%known_points_soa_load_7 = load i18 %known_points_soa_addr_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 373 'load' 'known_points_soa_load_7' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_8 : Operation 374 [1/1] (2.13ns)   --->   "%add_ln87_6 = add i18 %empty_22, i18 7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 374 'add' 'add_ln87_6' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln88_6 = zext i18 %add_ln87_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 375 'zext' 'zext_ln88_6' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 376 [1/1] (0.00ns)   --->   "%known_points_soa_addr_8 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 376 'getelementptr' 'known_points_soa_addr_8' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 377 [2/2] (3.25ns)   --->   "%known_points_soa_load_8 = load i18 %known_points_soa_addr_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 377 'load' 'known_points_soa_load_8' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 9 <SV = 7> <Delay = 11.4>
ST_9 : Operation 378 [2/5] (8.23ns)   --->   "%diff = dsub i64 %bitcast_ln87, i64 %bitcast_ln88" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 378 'dsub' 'diff' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 379 [2/5] (8.23ns)   --->   "%diff_1 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 379 'dsub' 'diff_1' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 380 [3/5] (8.23ns)   --->   "%diff_2 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 380 'dsub' 'diff_2' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 381 [3/5] (8.23ns)   --->   "%diff_3 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 381 'dsub' 'diff_3' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 382 [4/5] (8.23ns)   --->   "%diff_4 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 382 'dsub' 'diff_4' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 383 [4/5] (8.23ns)   --->   "%diff_5 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 383 'dsub' 'diff_5' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 384 [1/2] (3.25ns)   --->   "%known_points_soa_load_7 = load i18 %known_points_soa_addr_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 384 'load' 'known_points_soa_load_7' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_9 : Operation 385 [1/1] (0.00ns)   --->   "%bitcast_ln88_6 = bitcast i64 %known_points_soa_load_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 385 'bitcast' 'bitcast_ln88_6' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 386 [5/5] (8.23ns)   --->   "%diff_6 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 386 'dsub' 'diff_6' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 387 [1/2] (3.25ns)   --->   "%known_points_soa_load_8 = load i18 %known_points_soa_addr_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 387 'load' 'known_points_soa_load_8' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_9 : Operation 388 [1/1] (0.00ns)   --->   "%bitcast_ln88_7 = bitcast i64 %known_points_soa_load_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 388 'bitcast' 'bitcast_ln88_7' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 389 [5/5] (8.23ns)   --->   "%diff_7 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 389 'dsub' 'diff_7' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 390 [1/1] (2.13ns)   --->   "%add_ln87_7 = add i18 %empty_22, i18 8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 390 'add' 'add_ln87_7' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln88_7 = zext i18 %add_ln87_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 391 'zext' 'zext_ln88_7' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 392 [1/1] (0.00ns)   --->   "%known_points_soa_addr_9 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 392 'getelementptr' 'known_points_soa_addr_9' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 393 [2/2] (3.25ns)   --->   "%known_points_soa_load_9 = load i18 %known_points_soa_addr_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 393 'load' 'known_points_soa_load_9' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_9 : Operation 394 [1/1] (2.13ns)   --->   "%add_ln87_8 = add i18 %empty_22, i18 9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 394 'add' 'add_ln87_8' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 395 [1/1] (0.00ns)   --->   "%zext_ln88_8 = zext i18 %add_ln87_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 395 'zext' 'zext_ln88_8' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 396 [1/1] (0.00ns)   --->   "%known_points_soa_addr_10 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 396 'getelementptr' 'known_points_soa_addr_10' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 397 [2/2] (3.25ns)   --->   "%known_points_soa_load_10 = load i18 %known_points_soa_addr_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 397 'load' 'known_points_soa_load_10' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 10 <SV = 8> <Delay = 11.4>
ST_10 : Operation 398 [1/5] (8.23ns)   --->   "%diff = dsub i64 %bitcast_ln87, i64 %bitcast_ln88" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 398 'dsub' 'diff' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 399 [1/5] (8.23ns)   --->   "%diff_1 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 399 'dsub' 'diff_1' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 400 [2/5] (8.23ns)   --->   "%diff_2 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 400 'dsub' 'diff_2' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 401 [2/5] (8.23ns)   --->   "%diff_3 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 401 'dsub' 'diff_3' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 402 [3/5] (8.23ns)   --->   "%diff_4 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 402 'dsub' 'diff_4' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 403 [3/5] (8.23ns)   --->   "%diff_5 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 403 'dsub' 'diff_5' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 404 [4/5] (8.23ns)   --->   "%diff_6 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 404 'dsub' 'diff_6' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 405 [4/5] (8.23ns)   --->   "%diff_7 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 405 'dsub' 'diff_7' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 406 [1/2] (3.25ns)   --->   "%known_points_soa_load_9 = load i18 %known_points_soa_addr_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 406 'load' 'known_points_soa_load_9' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_10 : Operation 407 [1/1] (0.00ns)   --->   "%bitcast_ln88_8 = bitcast i64 %known_points_soa_load_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 407 'bitcast' 'bitcast_ln88_8' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 408 [5/5] (8.23ns)   --->   "%diff_8 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 408 'dsub' 'diff_8' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 409 [1/2] (3.25ns)   --->   "%known_points_soa_load_10 = load i18 %known_points_soa_addr_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 409 'load' 'known_points_soa_load_10' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_10 : Operation 410 [1/1] (0.00ns)   --->   "%bitcast_ln88_9 = bitcast i64 %known_points_soa_load_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 410 'bitcast' 'bitcast_ln88_9' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 411 [5/5] (8.23ns)   --->   "%diff_9 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 411 'dsub' 'diff_9' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 412 [1/1] (2.13ns)   --->   "%add_ln87_9 = add i18 %empty_22, i18 10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 412 'add' 'add_ln87_9' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln88_9 = zext i18 %add_ln87_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 413 'zext' 'zext_ln88_9' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 414 [1/1] (0.00ns)   --->   "%known_points_soa_addr_11 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 414 'getelementptr' 'known_points_soa_addr_11' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 415 [2/2] (3.25ns)   --->   "%known_points_soa_load_11 = load i18 %known_points_soa_addr_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 415 'load' 'known_points_soa_load_11' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_10 : Operation 416 [1/1] (2.13ns)   --->   "%add_ln87_10 = add i18 %empty_22, i18 11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 416 'add' 'add_ln87_10' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln88_10 = zext i18 %add_ln87_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 417 'zext' 'zext_ln88_10' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 418 [1/1] (0.00ns)   --->   "%known_points_soa_addr_12 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 418 'getelementptr' 'known_points_soa_addr_12' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_10 : Operation 419 [2/2] (3.25ns)   --->   "%known_points_soa_load_12 = load i18 %known_points_soa_addr_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 419 'load' 'known_points_soa_load_12' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 11 <SV = 9> <Delay = 13.9>
ST_11 : Operation 420 [4/4] (13.9ns)   --->   "%mul_i = dmul i64 %diff, i64 %diff" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 420 'dmul' 'mul_i' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 421 [4/4] (13.9ns)   --->   "%mul_i_1 = dmul i64 %diff_1, i64 %diff_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 421 'dmul' 'mul_i_1' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 422 [1/5] (8.23ns)   --->   "%diff_2 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 422 'dsub' 'diff_2' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 423 [1/5] (8.23ns)   --->   "%diff_3 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 423 'dsub' 'diff_3' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 424 [2/5] (8.23ns)   --->   "%diff_4 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 424 'dsub' 'diff_4' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 425 [2/5] (8.23ns)   --->   "%diff_5 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 425 'dsub' 'diff_5' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 426 [3/5] (8.23ns)   --->   "%diff_6 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 426 'dsub' 'diff_6' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 427 [3/5] (8.23ns)   --->   "%diff_7 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 427 'dsub' 'diff_7' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 428 [4/5] (8.23ns)   --->   "%diff_8 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 428 'dsub' 'diff_8' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 429 [4/5] (8.23ns)   --->   "%diff_9 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 429 'dsub' 'diff_9' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 430 [1/2] (3.25ns)   --->   "%known_points_soa_load_11 = load i18 %known_points_soa_addr_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 430 'load' 'known_points_soa_load_11' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_11 : Operation 431 [1/1] (0.00ns)   --->   "%bitcast_ln88_10 = bitcast i64 %known_points_soa_load_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 431 'bitcast' 'bitcast_ln88_10' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_11 : Operation 432 [5/5] (8.23ns)   --->   "%diff_s = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 432 'dsub' 'diff_s' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 433 [1/2] (3.25ns)   --->   "%known_points_soa_load_12 = load i18 %known_points_soa_addr_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 433 'load' 'known_points_soa_load_12' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_11 : Operation 434 [1/1] (0.00ns)   --->   "%bitcast_ln88_11 = bitcast i64 %known_points_soa_load_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 434 'bitcast' 'bitcast_ln88_11' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_11 : Operation 435 [5/5] (8.23ns)   --->   "%diff_10 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 435 'dsub' 'diff_10' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 436 [1/1] (2.13ns)   --->   "%add_ln87_11 = add i18 %empty_22, i18 12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 436 'add' 'add_ln87_11' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln88_11 = zext i18 %add_ln87_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 437 'zext' 'zext_ln88_11' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_11 : Operation 438 [1/1] (0.00ns)   --->   "%known_points_soa_addr_13 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 438 'getelementptr' 'known_points_soa_addr_13' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_11 : Operation 439 [2/2] (3.25ns)   --->   "%known_points_soa_load_13 = load i18 %known_points_soa_addr_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 439 'load' 'known_points_soa_load_13' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_11 : Operation 440 [1/1] (2.13ns)   --->   "%add_ln87_12 = add i18 %empty_22, i18 13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 440 'add' 'add_ln87_12' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln88_12 = zext i18 %add_ln87_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 441 'zext' 'zext_ln88_12' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_11 : Operation 442 [1/1] (0.00ns)   --->   "%known_points_soa_addr_14 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 442 'getelementptr' 'known_points_soa_addr_14' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_11 : Operation 443 [2/2] (3.25ns)   --->   "%known_points_soa_load_14 = load i18 %known_points_soa_addr_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 443 'load' 'known_points_soa_load_14' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 12 <SV = 10> <Delay = 13.9>
ST_12 : Operation 444 [3/4] (13.9ns)   --->   "%mul_i = dmul i64 %diff, i64 %diff" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 444 'dmul' 'mul_i' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 445 [3/4] (13.9ns)   --->   "%mul_i_1 = dmul i64 %diff_1, i64 %diff_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 445 'dmul' 'mul_i_1' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 446 [4/4] (13.9ns)   --->   "%mul_i_2 = dmul i64 %diff_2, i64 %diff_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 446 'dmul' 'mul_i_2' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 447 [4/4] (13.9ns)   --->   "%mul_i_3 = dmul i64 %diff_3, i64 %diff_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 447 'dmul' 'mul_i_3' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 448 [1/5] (8.23ns)   --->   "%diff_4 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 448 'dsub' 'diff_4' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 449 [1/5] (8.23ns)   --->   "%diff_5 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 449 'dsub' 'diff_5' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 450 [2/5] (8.23ns)   --->   "%diff_6 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 450 'dsub' 'diff_6' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 451 [2/5] (8.23ns)   --->   "%diff_7 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 451 'dsub' 'diff_7' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 452 [3/5] (8.23ns)   --->   "%diff_8 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 452 'dsub' 'diff_8' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 453 [3/5] (8.23ns)   --->   "%diff_9 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 453 'dsub' 'diff_9' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 454 [4/5] (8.23ns)   --->   "%diff_s = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 454 'dsub' 'diff_s' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 455 [4/5] (8.23ns)   --->   "%diff_10 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 455 'dsub' 'diff_10' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 456 [1/2] (3.25ns)   --->   "%known_points_soa_load_13 = load i18 %known_points_soa_addr_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 456 'load' 'known_points_soa_load_13' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_12 : Operation 457 [1/1] (0.00ns)   --->   "%bitcast_ln88_12 = bitcast i64 %known_points_soa_load_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 457 'bitcast' 'bitcast_ln88_12' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_12 : Operation 458 [5/5] (8.23ns)   --->   "%diff_11 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 458 'dsub' 'diff_11' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 459 [1/2] (3.25ns)   --->   "%known_points_soa_load_14 = load i18 %known_points_soa_addr_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 459 'load' 'known_points_soa_load_14' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_12 : Operation 460 [1/1] (0.00ns)   --->   "%bitcast_ln88_13 = bitcast i64 %known_points_soa_load_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 460 'bitcast' 'bitcast_ln88_13' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_12 : Operation 461 [5/5] (8.23ns)   --->   "%diff_12 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 461 'dsub' 'diff_12' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 462 [1/1] (2.13ns)   --->   "%add_ln87_13 = add i18 %empty_22, i18 14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 462 'add' 'add_ln87_13' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln88_13 = zext i18 %add_ln87_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 463 'zext' 'zext_ln88_13' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_12 : Operation 464 [1/1] (0.00ns)   --->   "%known_points_soa_addr_15 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 464 'getelementptr' 'known_points_soa_addr_15' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_12 : Operation 465 [2/2] (3.25ns)   --->   "%known_points_soa_load_15 = load i18 %known_points_soa_addr_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 465 'load' 'known_points_soa_load_15' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_12 : Operation 466 [1/1] (2.13ns)   --->   "%add_ln87_14 = add i18 %empty_22, i18 15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 466 'add' 'add_ln87_14' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln88_14 = zext i18 %add_ln87_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 467 'zext' 'zext_ln88_14' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_12 : Operation 468 [1/1] (0.00ns)   --->   "%known_points_soa_addr_16 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 468 'getelementptr' 'known_points_soa_addr_16' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_12 : Operation 469 [2/2] (3.25ns)   --->   "%known_points_soa_load_16 = load i18 %known_points_soa_addr_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 469 'load' 'known_points_soa_load_16' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 13 <SV = 11> <Delay = 13.9>
ST_13 : Operation 470 [2/4] (13.9ns)   --->   "%mul_i = dmul i64 %diff, i64 %diff" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 470 'dmul' 'mul_i' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 471 [2/4] (13.9ns)   --->   "%mul_i_1 = dmul i64 %diff_1, i64 %diff_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 471 'dmul' 'mul_i_1' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 472 [3/4] (13.9ns)   --->   "%mul_i_2 = dmul i64 %diff_2, i64 %diff_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 472 'dmul' 'mul_i_2' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 473 [3/4] (13.9ns)   --->   "%mul_i_3 = dmul i64 %diff_3, i64 %diff_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 473 'dmul' 'mul_i_3' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 474 [4/4] (13.9ns)   --->   "%mul_i_4 = dmul i64 %diff_4, i64 %diff_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 474 'dmul' 'mul_i_4' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 475 [4/4] (13.9ns)   --->   "%mul_i_5 = dmul i64 %diff_5, i64 %diff_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 475 'dmul' 'mul_i_5' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 476 [1/5] (8.23ns)   --->   "%diff_6 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 476 'dsub' 'diff_6' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 477 [1/5] (8.23ns)   --->   "%diff_7 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 477 'dsub' 'diff_7' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 478 [2/5] (8.23ns)   --->   "%diff_8 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 478 'dsub' 'diff_8' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 479 [2/5] (8.23ns)   --->   "%diff_9 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 479 'dsub' 'diff_9' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 480 [3/5] (8.23ns)   --->   "%diff_s = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 480 'dsub' 'diff_s' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 481 [3/5] (8.23ns)   --->   "%diff_10 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 481 'dsub' 'diff_10' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 482 [4/5] (8.23ns)   --->   "%diff_11 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 482 'dsub' 'diff_11' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 483 [4/5] (8.23ns)   --->   "%diff_12 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 483 'dsub' 'diff_12' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 484 [1/2] (3.25ns)   --->   "%known_points_soa_load_15 = load i18 %known_points_soa_addr_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 484 'load' 'known_points_soa_load_15' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_13 : Operation 485 [1/1] (0.00ns)   --->   "%bitcast_ln88_14 = bitcast i64 %known_points_soa_load_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 485 'bitcast' 'bitcast_ln88_14' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_13 : Operation 486 [5/5] (8.23ns)   --->   "%diff_13 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 486 'dsub' 'diff_13' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 487 [1/2] (3.25ns)   --->   "%known_points_soa_load_16 = load i18 %known_points_soa_addr_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 487 'load' 'known_points_soa_load_16' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_13 : Operation 488 [1/1] (0.00ns)   --->   "%bitcast_ln88_15 = bitcast i64 %known_points_soa_load_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 488 'bitcast' 'bitcast_ln88_15' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_13 : Operation 489 [5/5] (8.23ns)   --->   "%diff_14 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 489 'dsub' 'diff_14' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 490 [1/1] (2.13ns)   --->   "%add_ln87_15 = add i18 %empty_22, i18 16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 490 'add' 'add_ln87_15' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln88_15 = zext i18 %add_ln87_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 491 'zext' 'zext_ln88_15' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_13 : Operation 492 [1/1] (0.00ns)   --->   "%known_points_soa_addr_17 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 492 'getelementptr' 'known_points_soa_addr_17' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_13 : Operation 493 [2/2] (3.25ns)   --->   "%known_points_soa_load_17 = load i18 %known_points_soa_addr_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 493 'load' 'known_points_soa_load_17' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_13 : Operation 494 [1/1] (2.13ns)   --->   "%add_ln87_16 = add i18 %empty_22, i18 17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 494 'add' 'add_ln87_16' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln88_16 = zext i18 %add_ln87_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 495 'zext' 'zext_ln88_16' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_13 : Operation 496 [1/1] (0.00ns)   --->   "%known_points_soa_addr_18 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 496 'getelementptr' 'known_points_soa_addr_18' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_13 : Operation 497 [2/2] (3.25ns)   --->   "%known_points_soa_load_18 = load i18 %known_points_soa_addr_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 497 'load' 'known_points_soa_load_18' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 14 <SV = 12> <Delay = 13.9>
ST_14 : Operation 498 [1/4] (13.9ns)   --->   "%mul_i = dmul i64 %diff, i64 %diff" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 498 'dmul' 'mul_i' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 499 [1/4] (13.9ns)   --->   "%mul_i_1 = dmul i64 %diff_1, i64 %diff_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 499 'dmul' 'mul_i_1' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 500 [2/4] (13.9ns)   --->   "%mul_i_2 = dmul i64 %diff_2, i64 %diff_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 500 'dmul' 'mul_i_2' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 501 [2/4] (13.9ns)   --->   "%mul_i_3 = dmul i64 %diff_3, i64 %diff_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 501 'dmul' 'mul_i_3' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 502 [3/4] (13.9ns)   --->   "%mul_i_4 = dmul i64 %diff_4, i64 %diff_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 502 'dmul' 'mul_i_4' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 503 [3/4] (13.9ns)   --->   "%mul_i_5 = dmul i64 %diff_5, i64 %diff_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 503 'dmul' 'mul_i_5' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 504 [4/4] (13.9ns)   --->   "%mul_i_6 = dmul i64 %diff_6, i64 %diff_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 504 'dmul' 'mul_i_6' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 505 [4/4] (13.9ns)   --->   "%mul_i_7 = dmul i64 %diff_7, i64 %diff_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 505 'dmul' 'mul_i_7' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 506 [1/5] (8.23ns)   --->   "%diff_8 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 506 'dsub' 'diff_8' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 507 [1/5] (8.23ns)   --->   "%diff_9 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 507 'dsub' 'diff_9' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 508 [2/5] (8.23ns)   --->   "%diff_s = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 508 'dsub' 'diff_s' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 509 [2/5] (8.23ns)   --->   "%diff_10 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 509 'dsub' 'diff_10' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 510 [3/5] (8.23ns)   --->   "%diff_11 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 510 'dsub' 'diff_11' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 511 [3/5] (8.23ns)   --->   "%diff_12 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 511 'dsub' 'diff_12' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 512 [4/5] (8.23ns)   --->   "%diff_13 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 512 'dsub' 'diff_13' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 513 [4/5] (8.23ns)   --->   "%diff_14 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 513 'dsub' 'diff_14' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 514 [1/2] (3.25ns)   --->   "%known_points_soa_load_17 = load i18 %known_points_soa_addr_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 514 'load' 'known_points_soa_load_17' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_14 : Operation 515 [1/1] (0.00ns)   --->   "%bitcast_ln88_16 = bitcast i64 %known_points_soa_load_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 515 'bitcast' 'bitcast_ln88_16' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 516 [5/5] (8.23ns)   --->   "%diff_15 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 516 'dsub' 'diff_15' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 517 [1/2] (3.25ns)   --->   "%known_points_soa_load_18 = load i18 %known_points_soa_addr_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 517 'load' 'known_points_soa_load_18' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_14 : Operation 518 [1/1] (0.00ns)   --->   "%bitcast_ln88_17 = bitcast i64 %known_points_soa_load_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 518 'bitcast' 'bitcast_ln88_17' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 519 [5/5] (8.23ns)   --->   "%diff_16 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 519 'dsub' 'diff_16' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 520 [1/1] (2.13ns)   --->   "%add_ln87_17 = add i18 %empty_22, i18 18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 520 'add' 'add_ln87_17' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln88_17 = zext i18 %add_ln87_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 521 'zext' 'zext_ln88_17' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 522 [1/1] (0.00ns)   --->   "%known_points_soa_addr_19 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 522 'getelementptr' 'known_points_soa_addr_19' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 523 [2/2] (3.25ns)   --->   "%known_points_soa_load_19 = load i18 %known_points_soa_addr_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 523 'load' 'known_points_soa_load_19' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_14 : Operation 524 [1/1] (2.13ns)   --->   "%add_ln87_18 = add i18 %empty_22, i18 19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 524 'add' 'add_ln87_18' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln88_18 = zext i18 %add_ln87_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 525 'zext' 'zext_ln88_18' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 526 [1/1] (0.00ns)   --->   "%known_points_soa_addr_20 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 526 'getelementptr' 'known_points_soa_addr_20' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 527 [2/2] (3.25ns)   --->   "%known_points_soa_load_20 = load i18 %known_points_soa_addr_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 527 'load' 'known_points_soa_load_20' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 15 <SV = 13> <Delay = 13.9>
ST_15 : Operation 528 [5/5] (8.23ns)   --->   "%distance_1 = dadd i64 %mul_i, i64 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 528 'dadd' 'distance_1' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 529 [1/4] (13.9ns)   --->   "%mul_i_2 = dmul i64 %diff_2, i64 %diff_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 529 'dmul' 'mul_i_2' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 530 [1/4] (13.9ns)   --->   "%mul_i_3 = dmul i64 %diff_3, i64 %diff_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 530 'dmul' 'mul_i_3' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 531 [2/4] (13.9ns)   --->   "%mul_i_4 = dmul i64 %diff_4, i64 %diff_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 531 'dmul' 'mul_i_4' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 532 [2/4] (13.9ns)   --->   "%mul_i_5 = dmul i64 %diff_5, i64 %diff_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 532 'dmul' 'mul_i_5' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 533 [3/4] (13.9ns)   --->   "%mul_i_6 = dmul i64 %diff_6, i64 %diff_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 533 'dmul' 'mul_i_6' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 534 [3/4] (13.9ns)   --->   "%mul_i_7 = dmul i64 %diff_7, i64 %diff_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 534 'dmul' 'mul_i_7' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 535 [4/4] (13.9ns)   --->   "%mul_i_8 = dmul i64 %diff_8, i64 %diff_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 535 'dmul' 'mul_i_8' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 536 [4/4] (13.9ns)   --->   "%mul_i_9 = dmul i64 %diff_9, i64 %diff_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 536 'dmul' 'mul_i_9' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 537 [1/5] (8.23ns)   --->   "%diff_s = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 537 'dsub' 'diff_s' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 538 [1/5] (8.23ns)   --->   "%diff_10 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 538 'dsub' 'diff_10' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 539 [2/5] (8.23ns)   --->   "%diff_11 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 539 'dsub' 'diff_11' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 540 [2/5] (8.23ns)   --->   "%diff_12 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 540 'dsub' 'diff_12' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 541 [3/5] (8.23ns)   --->   "%diff_13 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 541 'dsub' 'diff_13' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 542 [3/5] (8.23ns)   --->   "%diff_14 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 542 'dsub' 'diff_14' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 543 [4/5] (8.23ns)   --->   "%diff_15 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 543 'dsub' 'diff_15' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 544 [4/5] (8.23ns)   --->   "%diff_16 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 544 'dsub' 'diff_16' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 545 [1/2] (3.25ns)   --->   "%known_points_soa_load_19 = load i18 %known_points_soa_addr_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 545 'load' 'known_points_soa_load_19' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_15 : Operation 546 [1/1] (0.00ns)   --->   "%bitcast_ln88_18 = bitcast i64 %known_points_soa_load_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 546 'bitcast' 'bitcast_ln88_18' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_15 : Operation 547 [5/5] (8.23ns)   --->   "%diff_17 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 547 'dsub' 'diff_17' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 548 [1/2] (3.25ns)   --->   "%known_points_soa_load_20 = load i18 %known_points_soa_addr_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 548 'load' 'known_points_soa_load_20' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_15 : Operation 549 [1/1] (0.00ns)   --->   "%bitcast_ln88_19 = bitcast i64 %known_points_soa_load_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 549 'bitcast' 'bitcast_ln88_19' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_15 : Operation 550 [5/5] (8.23ns)   --->   "%diff_18 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 550 'dsub' 'diff_18' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 551 [1/1] (2.13ns)   --->   "%add_ln87_19 = add i18 %empty_22, i18 20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 551 'add' 'add_ln87_19' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln88_19 = zext i18 %add_ln87_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 552 'zext' 'zext_ln88_19' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_15 : Operation 553 [1/1] (0.00ns)   --->   "%known_points_soa_addr_21 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 553 'getelementptr' 'known_points_soa_addr_21' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_15 : Operation 554 [2/2] (3.25ns)   --->   "%known_points_soa_load_21 = load i18 %known_points_soa_addr_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 554 'load' 'known_points_soa_load_21' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_15 : Operation 555 [1/1] (2.13ns)   --->   "%add_ln87_20 = add i18 %empty_22, i18 21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 555 'add' 'add_ln87_20' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln88_20 = zext i18 %add_ln87_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 556 'zext' 'zext_ln88_20' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_15 : Operation 557 [1/1] (0.00ns)   --->   "%known_points_soa_addr_22 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 557 'getelementptr' 'known_points_soa_addr_22' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_15 : Operation 558 [2/2] (3.25ns)   --->   "%known_points_soa_load_22 = load i18 %known_points_soa_addr_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 558 'load' 'known_points_soa_load_22' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 16 <SV = 14> <Delay = 13.9>
ST_16 : Operation 559 [4/5] (8.23ns)   --->   "%distance_1 = dadd i64 %mul_i, i64 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 559 'dadd' 'distance_1' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 560 [1/4] (13.9ns)   --->   "%mul_i_4 = dmul i64 %diff_4, i64 %diff_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 560 'dmul' 'mul_i_4' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 561 [1/4] (13.9ns)   --->   "%mul_i_5 = dmul i64 %diff_5, i64 %diff_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 561 'dmul' 'mul_i_5' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 562 [2/4] (13.9ns)   --->   "%mul_i_6 = dmul i64 %diff_6, i64 %diff_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 562 'dmul' 'mul_i_6' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 563 [2/4] (13.9ns)   --->   "%mul_i_7 = dmul i64 %diff_7, i64 %diff_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 563 'dmul' 'mul_i_7' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 564 [3/4] (13.9ns)   --->   "%mul_i_8 = dmul i64 %diff_8, i64 %diff_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 564 'dmul' 'mul_i_8' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 565 [3/4] (13.9ns)   --->   "%mul_i_9 = dmul i64 %diff_9, i64 %diff_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 565 'dmul' 'mul_i_9' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 566 [4/4] (13.9ns)   --->   "%mul_i_s = dmul i64 %diff_s, i64 %diff_s" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 566 'dmul' 'mul_i_s' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 567 [4/4] (13.9ns)   --->   "%mul_i_10 = dmul i64 %diff_10, i64 %diff_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 567 'dmul' 'mul_i_10' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 568 [1/5] (8.23ns)   --->   "%diff_11 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 568 'dsub' 'diff_11' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 569 [1/5] (8.23ns)   --->   "%diff_12 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 569 'dsub' 'diff_12' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 570 [2/5] (8.23ns)   --->   "%diff_13 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 570 'dsub' 'diff_13' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 571 [2/5] (8.23ns)   --->   "%diff_14 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 571 'dsub' 'diff_14' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 572 [3/5] (8.23ns)   --->   "%diff_15 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 572 'dsub' 'diff_15' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 573 [3/5] (8.23ns)   --->   "%diff_16 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 573 'dsub' 'diff_16' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 574 [4/5] (8.23ns)   --->   "%diff_17 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 574 'dsub' 'diff_17' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 575 [4/5] (8.23ns)   --->   "%diff_18 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 575 'dsub' 'diff_18' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 576 [1/2] (3.25ns)   --->   "%known_points_soa_load_21 = load i18 %known_points_soa_addr_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 576 'load' 'known_points_soa_load_21' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_16 : Operation 577 [1/1] (0.00ns)   --->   "%bitcast_ln88_20 = bitcast i64 %known_points_soa_load_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 577 'bitcast' 'bitcast_ln88_20' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_16 : Operation 578 [5/5] (8.23ns)   --->   "%diff_19 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 578 'dsub' 'diff_19' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 579 [1/2] (3.25ns)   --->   "%known_points_soa_load_22 = load i18 %known_points_soa_addr_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 579 'load' 'known_points_soa_load_22' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_16 : Operation 580 [1/1] (0.00ns)   --->   "%bitcast_ln88_21 = bitcast i64 %known_points_soa_load_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 580 'bitcast' 'bitcast_ln88_21' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_16 : Operation 581 [5/5] (8.23ns)   --->   "%diff_20 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 581 'dsub' 'diff_20' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 582 [1/1] (2.13ns)   --->   "%add_ln87_21 = add i18 %empty_22, i18 22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 582 'add' 'add_ln87_21' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln88_21 = zext i18 %add_ln87_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 583 'zext' 'zext_ln88_21' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_16 : Operation 584 [1/1] (0.00ns)   --->   "%known_points_soa_addr_23 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 584 'getelementptr' 'known_points_soa_addr_23' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_16 : Operation 585 [2/2] (3.25ns)   --->   "%known_points_soa_load_23 = load i18 %known_points_soa_addr_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 585 'load' 'known_points_soa_load_23' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_16 : Operation 586 [1/1] (2.13ns)   --->   "%add_ln87_22 = add i18 %empty_22, i18 23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 586 'add' 'add_ln87_22' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln88_22 = zext i18 %add_ln87_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 587 'zext' 'zext_ln88_22' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_16 : Operation 588 [1/1] (0.00ns)   --->   "%known_points_soa_addr_24 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 588 'getelementptr' 'known_points_soa_addr_24' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_16 : Operation 589 [2/2] (3.25ns)   --->   "%known_points_soa_load_24 = load i18 %known_points_soa_addr_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 589 'load' 'known_points_soa_load_24' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 17 <SV = 15> <Delay = 13.9>
ST_17 : Operation 590 [3/5] (8.23ns)   --->   "%distance_1 = dadd i64 %mul_i, i64 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 590 'dadd' 'distance_1' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 591 [1/4] (13.9ns)   --->   "%mul_i_6 = dmul i64 %diff_6, i64 %diff_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 591 'dmul' 'mul_i_6' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 592 [1/4] (13.9ns)   --->   "%mul_i_7 = dmul i64 %diff_7, i64 %diff_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 592 'dmul' 'mul_i_7' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 593 [2/4] (13.9ns)   --->   "%mul_i_8 = dmul i64 %diff_8, i64 %diff_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 593 'dmul' 'mul_i_8' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 594 [2/4] (13.9ns)   --->   "%mul_i_9 = dmul i64 %diff_9, i64 %diff_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 594 'dmul' 'mul_i_9' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 595 [3/4] (13.9ns)   --->   "%mul_i_s = dmul i64 %diff_s, i64 %diff_s" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 595 'dmul' 'mul_i_s' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 596 [3/4] (13.9ns)   --->   "%mul_i_10 = dmul i64 %diff_10, i64 %diff_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 596 'dmul' 'mul_i_10' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 597 [4/4] (13.9ns)   --->   "%mul_i_11 = dmul i64 %diff_11, i64 %diff_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 597 'dmul' 'mul_i_11' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 598 [4/4] (13.9ns)   --->   "%mul_i_12 = dmul i64 %diff_12, i64 %diff_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 598 'dmul' 'mul_i_12' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 599 [1/5] (8.23ns)   --->   "%diff_13 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 599 'dsub' 'diff_13' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 600 [1/5] (8.23ns)   --->   "%diff_14 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 600 'dsub' 'diff_14' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 601 [2/5] (8.23ns)   --->   "%diff_15 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 601 'dsub' 'diff_15' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 602 [2/5] (8.23ns)   --->   "%diff_16 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 602 'dsub' 'diff_16' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 603 [3/5] (8.23ns)   --->   "%diff_17 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 603 'dsub' 'diff_17' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 604 [3/5] (8.23ns)   --->   "%diff_18 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 604 'dsub' 'diff_18' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 605 [4/5] (8.23ns)   --->   "%diff_19 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 605 'dsub' 'diff_19' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 606 [4/5] (8.23ns)   --->   "%diff_20 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 606 'dsub' 'diff_20' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 607 [1/2] (3.25ns)   --->   "%known_points_soa_load_23 = load i18 %known_points_soa_addr_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 607 'load' 'known_points_soa_load_23' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_17 : Operation 608 [1/1] (0.00ns)   --->   "%bitcast_ln88_22 = bitcast i64 %known_points_soa_load_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 608 'bitcast' 'bitcast_ln88_22' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_17 : Operation 609 [5/5] (8.23ns)   --->   "%diff_21 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 609 'dsub' 'diff_21' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 610 [1/2] (3.25ns)   --->   "%known_points_soa_load_24 = load i18 %known_points_soa_addr_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 610 'load' 'known_points_soa_load_24' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_17 : Operation 611 [1/1] (0.00ns)   --->   "%bitcast_ln88_23 = bitcast i64 %known_points_soa_load_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 611 'bitcast' 'bitcast_ln88_23' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_17 : Operation 612 [5/5] (8.23ns)   --->   "%diff_22 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 612 'dsub' 'diff_22' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 613 [1/1] (2.13ns)   --->   "%add_ln87_23 = add i18 %empty_22, i18 24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 613 'add' 'add_ln87_23' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln88_23 = zext i18 %add_ln87_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 614 'zext' 'zext_ln88_23' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_17 : Operation 615 [1/1] (0.00ns)   --->   "%known_points_soa_addr_25 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 615 'getelementptr' 'known_points_soa_addr_25' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_17 : Operation 616 [2/2] (3.25ns)   --->   "%known_points_soa_load_25 = load i18 %known_points_soa_addr_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 616 'load' 'known_points_soa_load_25' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_17 : Operation 617 [1/1] (2.13ns)   --->   "%add_ln87_24 = add i18 %empty_22, i18 25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 617 'add' 'add_ln87_24' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 618 [1/1] (0.00ns)   --->   "%zext_ln88_24 = zext i18 %add_ln87_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 618 'zext' 'zext_ln88_24' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_17 : Operation 619 [1/1] (0.00ns)   --->   "%known_points_soa_addr_26 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 619 'getelementptr' 'known_points_soa_addr_26' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_17 : Operation 620 [2/2] (3.25ns)   --->   "%known_points_soa_load_26 = load i18 %known_points_soa_addr_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 620 'load' 'known_points_soa_load_26' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 18 <SV = 16> <Delay = 13.9>
ST_18 : Operation 621 [2/5] (8.23ns)   --->   "%distance_1 = dadd i64 %mul_i, i64 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 621 'dadd' 'distance_1' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 622 [1/4] (13.9ns)   --->   "%mul_i_8 = dmul i64 %diff_8, i64 %diff_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 622 'dmul' 'mul_i_8' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 623 [1/4] (13.9ns)   --->   "%mul_i_9 = dmul i64 %diff_9, i64 %diff_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 623 'dmul' 'mul_i_9' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 624 [2/4] (13.9ns)   --->   "%mul_i_s = dmul i64 %diff_s, i64 %diff_s" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 624 'dmul' 'mul_i_s' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 625 [2/4] (13.9ns)   --->   "%mul_i_10 = dmul i64 %diff_10, i64 %diff_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 625 'dmul' 'mul_i_10' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 626 [3/4] (13.9ns)   --->   "%mul_i_11 = dmul i64 %diff_11, i64 %diff_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 626 'dmul' 'mul_i_11' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 627 [3/4] (13.9ns)   --->   "%mul_i_12 = dmul i64 %diff_12, i64 %diff_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 627 'dmul' 'mul_i_12' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 628 [4/4] (13.9ns)   --->   "%mul_i_13 = dmul i64 %diff_13, i64 %diff_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 628 'dmul' 'mul_i_13' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 629 [4/4] (13.9ns)   --->   "%mul_i_14 = dmul i64 %diff_14, i64 %diff_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 629 'dmul' 'mul_i_14' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 630 [1/5] (8.23ns)   --->   "%diff_15 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 630 'dsub' 'diff_15' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 631 [1/5] (8.23ns)   --->   "%diff_16 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 631 'dsub' 'diff_16' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 632 [2/5] (8.23ns)   --->   "%diff_17 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 632 'dsub' 'diff_17' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 633 [2/5] (8.23ns)   --->   "%diff_18 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 633 'dsub' 'diff_18' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 634 [3/5] (8.23ns)   --->   "%diff_19 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 634 'dsub' 'diff_19' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 635 [3/5] (8.23ns)   --->   "%diff_20 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 635 'dsub' 'diff_20' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 636 [4/5] (8.23ns)   --->   "%diff_21 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 636 'dsub' 'diff_21' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 637 [4/5] (8.23ns)   --->   "%diff_22 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 637 'dsub' 'diff_22' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 638 [1/2] (3.25ns)   --->   "%known_points_soa_load_25 = load i18 %known_points_soa_addr_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 638 'load' 'known_points_soa_load_25' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_18 : Operation 639 [1/1] (0.00ns)   --->   "%bitcast_ln88_24 = bitcast i64 %known_points_soa_load_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 639 'bitcast' 'bitcast_ln88_24' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_18 : Operation 640 [5/5] (8.23ns)   --->   "%diff_23 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 640 'dsub' 'diff_23' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 641 [1/2] (3.25ns)   --->   "%known_points_soa_load_26 = load i18 %known_points_soa_addr_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 641 'load' 'known_points_soa_load_26' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_18 : Operation 642 [1/1] (0.00ns)   --->   "%bitcast_ln88_25 = bitcast i64 %known_points_soa_load_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 642 'bitcast' 'bitcast_ln88_25' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_18 : Operation 643 [5/5] (8.23ns)   --->   "%diff_24 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 643 'dsub' 'diff_24' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 644 [1/1] (2.13ns)   --->   "%add_ln87_25 = add i18 %empty_22, i18 26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 644 'add' 'add_ln87_25' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln88_25 = zext i18 %add_ln87_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 645 'zext' 'zext_ln88_25' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_18 : Operation 646 [1/1] (0.00ns)   --->   "%known_points_soa_addr_27 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 646 'getelementptr' 'known_points_soa_addr_27' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_18 : Operation 647 [2/2] (3.25ns)   --->   "%known_points_soa_load_27 = load i18 %known_points_soa_addr_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 647 'load' 'known_points_soa_load_27' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_18 : Operation 648 [1/1] (2.13ns)   --->   "%add_ln87_26 = add i18 %empty_22, i18 27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 648 'add' 'add_ln87_26' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln88_26 = zext i18 %add_ln87_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 649 'zext' 'zext_ln88_26' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_18 : Operation 650 [1/1] (0.00ns)   --->   "%known_points_soa_addr_28 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 650 'getelementptr' 'known_points_soa_addr_28' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_18 : Operation 651 [2/2] (3.25ns)   --->   "%known_points_soa_load_28 = load i18 %known_points_soa_addr_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 651 'load' 'known_points_soa_load_28' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 19 <SV = 17> <Delay = 13.9>
ST_19 : Operation 652 [1/5] (8.23ns)   --->   "%distance_1 = dadd i64 %mul_i, i64 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 652 'dadd' 'distance_1' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 653 [1/4] (13.9ns)   --->   "%mul_i_s = dmul i64 %diff_s, i64 %diff_s" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 653 'dmul' 'mul_i_s' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 654 [1/4] (13.9ns)   --->   "%mul_i_10 = dmul i64 %diff_10, i64 %diff_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 654 'dmul' 'mul_i_10' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 655 [2/4] (13.9ns)   --->   "%mul_i_11 = dmul i64 %diff_11, i64 %diff_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 655 'dmul' 'mul_i_11' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 656 [2/4] (13.9ns)   --->   "%mul_i_12 = dmul i64 %diff_12, i64 %diff_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 656 'dmul' 'mul_i_12' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 657 [3/4] (13.9ns)   --->   "%mul_i_13 = dmul i64 %diff_13, i64 %diff_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 657 'dmul' 'mul_i_13' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 658 [3/4] (13.9ns)   --->   "%mul_i_14 = dmul i64 %diff_14, i64 %diff_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 658 'dmul' 'mul_i_14' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 659 [4/4] (13.9ns)   --->   "%mul_i_15 = dmul i64 %diff_15, i64 %diff_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 659 'dmul' 'mul_i_15' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 660 [4/4] (13.9ns)   --->   "%mul_i_16 = dmul i64 %diff_16, i64 %diff_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 660 'dmul' 'mul_i_16' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 661 [1/5] (8.23ns)   --->   "%diff_17 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 661 'dsub' 'diff_17' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 662 [1/5] (8.23ns)   --->   "%diff_18 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 662 'dsub' 'diff_18' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 663 [2/5] (8.23ns)   --->   "%diff_19 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 663 'dsub' 'diff_19' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 664 [2/5] (8.23ns)   --->   "%diff_20 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 664 'dsub' 'diff_20' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 665 [3/5] (8.23ns)   --->   "%diff_21 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 665 'dsub' 'diff_21' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 666 [3/5] (8.23ns)   --->   "%diff_22 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 666 'dsub' 'diff_22' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 667 [4/5] (8.23ns)   --->   "%diff_23 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 667 'dsub' 'diff_23' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 668 [4/5] (8.23ns)   --->   "%diff_24 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 668 'dsub' 'diff_24' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 669 [1/2] (3.25ns)   --->   "%known_points_soa_load_27 = load i18 %known_points_soa_addr_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 669 'load' 'known_points_soa_load_27' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_19 : Operation 670 [1/1] (0.00ns)   --->   "%bitcast_ln88_26 = bitcast i64 %known_points_soa_load_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 670 'bitcast' 'bitcast_ln88_26' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_19 : Operation 671 [5/5] (8.23ns)   --->   "%diff_25 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 671 'dsub' 'diff_25' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 672 [1/2] (3.25ns)   --->   "%known_points_soa_load_28 = load i18 %known_points_soa_addr_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 672 'load' 'known_points_soa_load_28' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_19 : Operation 673 [1/1] (0.00ns)   --->   "%bitcast_ln88_27 = bitcast i64 %known_points_soa_load_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 673 'bitcast' 'bitcast_ln88_27' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_19 : Operation 674 [5/5] (8.23ns)   --->   "%diff_26 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 674 'dsub' 'diff_26' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 675 [1/1] (2.13ns)   --->   "%add_ln87_27 = add i18 %empty_22, i18 28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 675 'add' 'add_ln87_27' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 676 [1/1] (0.00ns)   --->   "%zext_ln88_27 = zext i18 %add_ln87_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 676 'zext' 'zext_ln88_27' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_19 : Operation 677 [1/1] (0.00ns)   --->   "%known_points_soa_addr_29 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 677 'getelementptr' 'known_points_soa_addr_29' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_19 : Operation 678 [2/2] (3.25ns)   --->   "%known_points_soa_load_29 = load i18 %known_points_soa_addr_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 678 'load' 'known_points_soa_load_29' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_19 : Operation 679 [1/1] (2.13ns)   --->   "%add_ln87_28 = add i18 %empty_22, i18 29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 679 'add' 'add_ln87_28' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln88_28 = zext i18 %add_ln87_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 680 'zext' 'zext_ln88_28' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_19 : Operation 681 [1/1] (0.00ns)   --->   "%known_points_soa_addr_30 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 681 'getelementptr' 'known_points_soa_addr_30' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_19 : Operation 682 [2/2] (3.25ns)   --->   "%known_points_soa_load_30 = load i18 %known_points_soa_addr_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 682 'load' 'known_points_soa_load_30' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 20 <SV = 18> <Delay = 13.9>
ST_20 : Operation 683 [5/5] (8.23ns)   --->   "%distance_1_1 = dadd i64 %distance_1, i64 %mul_i_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 683 'dadd' 'distance_1_1' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 684 [1/4] (13.9ns)   --->   "%mul_i_11 = dmul i64 %diff_11, i64 %diff_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 684 'dmul' 'mul_i_11' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 685 [1/4] (13.9ns)   --->   "%mul_i_12 = dmul i64 %diff_12, i64 %diff_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 685 'dmul' 'mul_i_12' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 686 [2/4] (13.9ns)   --->   "%mul_i_13 = dmul i64 %diff_13, i64 %diff_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 686 'dmul' 'mul_i_13' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 687 [2/4] (13.9ns)   --->   "%mul_i_14 = dmul i64 %diff_14, i64 %diff_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 687 'dmul' 'mul_i_14' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 688 [3/4] (13.9ns)   --->   "%mul_i_15 = dmul i64 %diff_15, i64 %diff_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 688 'dmul' 'mul_i_15' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 689 [3/4] (13.9ns)   --->   "%mul_i_16 = dmul i64 %diff_16, i64 %diff_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 689 'dmul' 'mul_i_16' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 690 [4/4] (13.9ns)   --->   "%mul_i_17 = dmul i64 %diff_17, i64 %diff_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 690 'dmul' 'mul_i_17' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 691 [4/4] (13.9ns)   --->   "%mul_i_18 = dmul i64 %diff_18, i64 %diff_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 691 'dmul' 'mul_i_18' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 692 [1/5] (8.23ns)   --->   "%diff_19 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 692 'dsub' 'diff_19' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 693 [1/5] (8.23ns)   --->   "%diff_20 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 693 'dsub' 'diff_20' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 694 [2/5] (8.23ns)   --->   "%diff_21 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 694 'dsub' 'diff_21' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 695 [2/5] (8.23ns)   --->   "%diff_22 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 695 'dsub' 'diff_22' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 696 [3/5] (8.23ns)   --->   "%diff_23 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 696 'dsub' 'diff_23' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 697 [3/5] (8.23ns)   --->   "%diff_24 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 697 'dsub' 'diff_24' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 698 [4/5] (8.23ns)   --->   "%diff_25 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 698 'dsub' 'diff_25' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 699 [4/5] (8.23ns)   --->   "%diff_26 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 699 'dsub' 'diff_26' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 700 [1/2] (3.25ns)   --->   "%known_points_soa_load_29 = load i18 %known_points_soa_addr_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 700 'load' 'known_points_soa_load_29' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_20 : Operation 701 [1/1] (0.00ns)   --->   "%bitcast_ln88_28 = bitcast i64 %known_points_soa_load_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 701 'bitcast' 'bitcast_ln88_28' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_20 : Operation 702 [5/5] (8.23ns)   --->   "%diff_27 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 702 'dsub' 'diff_27' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 703 [1/2] (3.25ns)   --->   "%known_points_soa_load_30 = load i18 %known_points_soa_addr_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 703 'load' 'known_points_soa_load_30' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_20 : Operation 704 [1/1] (0.00ns)   --->   "%bitcast_ln88_29 = bitcast i64 %known_points_soa_load_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 704 'bitcast' 'bitcast_ln88_29' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_20 : Operation 705 [5/5] (8.23ns)   --->   "%diff_28 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 705 'dsub' 'diff_28' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 706 [1/1] (2.13ns)   --->   "%add_ln87_29 = add i18 %empty_22, i18 30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 706 'add' 'add_ln87_29' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln88_29 = zext i18 %add_ln87_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 707 'zext' 'zext_ln88_29' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_20 : Operation 708 [1/1] (0.00ns)   --->   "%known_points_soa_addr_31 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 708 'getelementptr' 'known_points_soa_addr_31' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_20 : Operation 709 [2/2] (3.25ns)   --->   "%known_points_soa_load_31 = load i18 %known_points_soa_addr_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 709 'load' 'known_points_soa_load_31' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_20 : Operation 710 [1/1] (2.13ns)   --->   "%add_ln87_30 = add i18 %empty_22, i18 31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 710 'add' 'add_ln87_30' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln88_30 = zext i18 %add_ln87_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 711 'zext' 'zext_ln88_30' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_20 : Operation 712 [1/1] (0.00ns)   --->   "%known_points_soa_addr_32 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 712 'getelementptr' 'known_points_soa_addr_32' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_20 : Operation 713 [2/2] (3.25ns)   --->   "%known_points_soa_load_32 = load i18 %known_points_soa_addr_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 713 'load' 'known_points_soa_load_32' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 21 <SV = 19> <Delay = 13.9>
ST_21 : Operation 714 [4/5] (8.23ns)   --->   "%distance_1_1 = dadd i64 %distance_1, i64 %mul_i_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 714 'dadd' 'distance_1_1' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 715 [1/4] (13.9ns)   --->   "%mul_i_13 = dmul i64 %diff_13, i64 %diff_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 715 'dmul' 'mul_i_13' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 716 [1/4] (13.9ns)   --->   "%mul_i_14 = dmul i64 %diff_14, i64 %diff_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 716 'dmul' 'mul_i_14' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 717 [2/4] (13.9ns)   --->   "%mul_i_15 = dmul i64 %diff_15, i64 %diff_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 717 'dmul' 'mul_i_15' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 718 [2/4] (13.9ns)   --->   "%mul_i_16 = dmul i64 %diff_16, i64 %diff_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 718 'dmul' 'mul_i_16' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 719 [3/4] (13.9ns)   --->   "%mul_i_17 = dmul i64 %diff_17, i64 %diff_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 719 'dmul' 'mul_i_17' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 720 [3/4] (13.9ns)   --->   "%mul_i_18 = dmul i64 %diff_18, i64 %diff_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 720 'dmul' 'mul_i_18' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 721 [4/4] (13.9ns)   --->   "%mul_i_19 = dmul i64 %diff_19, i64 %diff_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 721 'dmul' 'mul_i_19' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 722 [4/4] (13.9ns)   --->   "%mul_i_20 = dmul i64 %diff_20, i64 %diff_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 722 'dmul' 'mul_i_20' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 723 [1/5] (8.23ns)   --->   "%diff_21 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 723 'dsub' 'diff_21' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 724 [1/5] (8.23ns)   --->   "%diff_22 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 724 'dsub' 'diff_22' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 725 [2/5] (8.23ns)   --->   "%diff_23 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 725 'dsub' 'diff_23' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 726 [2/5] (8.23ns)   --->   "%diff_24 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 726 'dsub' 'diff_24' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 727 [3/5] (8.23ns)   --->   "%diff_25 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 727 'dsub' 'diff_25' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 728 [3/5] (8.23ns)   --->   "%diff_26 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 728 'dsub' 'diff_26' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 729 [4/5] (8.23ns)   --->   "%diff_27 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 729 'dsub' 'diff_27' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 730 [4/5] (8.23ns)   --->   "%diff_28 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 730 'dsub' 'diff_28' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 731 [1/2] (3.25ns)   --->   "%known_points_soa_load_31 = load i18 %known_points_soa_addr_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 731 'load' 'known_points_soa_load_31' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_21 : Operation 732 [1/1] (0.00ns)   --->   "%bitcast_ln88_30 = bitcast i64 %known_points_soa_load_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 732 'bitcast' 'bitcast_ln88_30' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_21 : Operation 733 [5/5] (8.23ns)   --->   "%diff_29 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 733 'dsub' 'diff_29' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 734 [1/2] (3.25ns)   --->   "%known_points_soa_load_32 = load i18 %known_points_soa_addr_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 734 'load' 'known_points_soa_load_32' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_21 : Operation 735 [1/1] (0.00ns)   --->   "%bitcast_ln88_31 = bitcast i64 %known_points_soa_load_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 735 'bitcast' 'bitcast_ln88_31' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_21 : Operation 736 [5/5] (8.23ns)   --->   "%diff_30 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 736 'dsub' 'diff_30' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 737 [1/1] (2.13ns)   --->   "%add_ln87_31 = add i18 %empty_22, i18 32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 737 'add' 'add_ln87_31' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln88_31 = zext i18 %add_ln87_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 738 'zext' 'zext_ln88_31' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_21 : Operation 739 [1/1] (0.00ns)   --->   "%known_points_soa_addr_33 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 739 'getelementptr' 'known_points_soa_addr_33' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_21 : Operation 740 [2/2] (3.25ns)   --->   "%known_points_soa_load_33 = load i18 %known_points_soa_addr_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 740 'load' 'known_points_soa_load_33' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_21 : Operation 741 [1/1] (2.13ns)   --->   "%add_ln87_32 = add i18 %empty_22, i18 33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 741 'add' 'add_ln87_32' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln88_32 = zext i18 %add_ln87_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 742 'zext' 'zext_ln88_32' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_21 : Operation 743 [1/1] (0.00ns)   --->   "%known_points_soa_addr_34 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 743 'getelementptr' 'known_points_soa_addr_34' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_21 : Operation 744 [2/2] (3.25ns)   --->   "%known_points_soa_load_34 = load i18 %known_points_soa_addr_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 744 'load' 'known_points_soa_load_34' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 22 <SV = 20> <Delay = 13.9>
ST_22 : Operation 745 [3/5] (8.23ns)   --->   "%distance_1_1 = dadd i64 %distance_1, i64 %mul_i_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 745 'dadd' 'distance_1_1' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 746 [1/4] (13.9ns)   --->   "%mul_i_15 = dmul i64 %diff_15, i64 %diff_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 746 'dmul' 'mul_i_15' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 747 [1/4] (13.9ns)   --->   "%mul_i_16 = dmul i64 %diff_16, i64 %diff_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 747 'dmul' 'mul_i_16' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 748 [2/4] (13.9ns)   --->   "%mul_i_17 = dmul i64 %diff_17, i64 %diff_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 748 'dmul' 'mul_i_17' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 749 [2/4] (13.9ns)   --->   "%mul_i_18 = dmul i64 %diff_18, i64 %diff_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 749 'dmul' 'mul_i_18' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 750 [3/4] (13.9ns)   --->   "%mul_i_19 = dmul i64 %diff_19, i64 %diff_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 750 'dmul' 'mul_i_19' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 751 [3/4] (13.9ns)   --->   "%mul_i_20 = dmul i64 %diff_20, i64 %diff_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 751 'dmul' 'mul_i_20' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 752 [4/4] (13.9ns)   --->   "%mul_i_21 = dmul i64 %diff_21, i64 %diff_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 752 'dmul' 'mul_i_21' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 753 [4/4] (13.9ns)   --->   "%mul_i_22 = dmul i64 %diff_22, i64 %diff_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 753 'dmul' 'mul_i_22' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 754 [1/5] (8.23ns)   --->   "%diff_23 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 754 'dsub' 'diff_23' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 755 [1/5] (8.23ns)   --->   "%diff_24 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 755 'dsub' 'diff_24' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 756 [2/5] (8.23ns)   --->   "%diff_25 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 756 'dsub' 'diff_25' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 757 [2/5] (8.23ns)   --->   "%diff_26 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 757 'dsub' 'diff_26' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 758 [3/5] (8.23ns)   --->   "%diff_27 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 758 'dsub' 'diff_27' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 759 [3/5] (8.23ns)   --->   "%diff_28 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 759 'dsub' 'diff_28' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 760 [4/5] (8.23ns)   --->   "%diff_29 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 760 'dsub' 'diff_29' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 761 [4/5] (8.23ns)   --->   "%diff_30 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 761 'dsub' 'diff_30' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 762 [1/2] (3.25ns)   --->   "%known_points_soa_load_33 = load i18 %known_points_soa_addr_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 762 'load' 'known_points_soa_load_33' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_22 : Operation 763 [1/1] (0.00ns)   --->   "%bitcast_ln88_32 = bitcast i64 %known_points_soa_load_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 763 'bitcast' 'bitcast_ln88_32' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_22 : Operation 764 [5/5] (8.23ns)   --->   "%diff_31 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 764 'dsub' 'diff_31' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 765 [1/2] (3.25ns)   --->   "%known_points_soa_load_34 = load i18 %known_points_soa_addr_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 765 'load' 'known_points_soa_load_34' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_22 : Operation 766 [1/1] (0.00ns)   --->   "%bitcast_ln88_33 = bitcast i64 %known_points_soa_load_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 766 'bitcast' 'bitcast_ln88_33' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_22 : Operation 767 [5/5] (8.23ns)   --->   "%diff_32 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 767 'dsub' 'diff_32' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 768 [1/1] (2.13ns)   --->   "%add_ln87_33 = add i18 %empty_22, i18 34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 768 'add' 'add_ln87_33' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln88_33 = zext i18 %add_ln87_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 769 'zext' 'zext_ln88_33' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_22 : Operation 770 [1/1] (0.00ns)   --->   "%known_points_soa_addr_35 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 770 'getelementptr' 'known_points_soa_addr_35' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_22 : Operation 771 [2/2] (3.25ns)   --->   "%known_points_soa_load_35 = load i18 %known_points_soa_addr_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 771 'load' 'known_points_soa_load_35' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_22 : Operation 772 [1/1] (2.13ns)   --->   "%add_ln87_34 = add i18 %empty_22, i18 35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 772 'add' 'add_ln87_34' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln88_34 = zext i18 %add_ln87_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 773 'zext' 'zext_ln88_34' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_22 : Operation 774 [1/1] (0.00ns)   --->   "%known_points_soa_addr_36 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 774 'getelementptr' 'known_points_soa_addr_36' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_22 : Operation 775 [2/2] (3.25ns)   --->   "%known_points_soa_load_36 = load i18 %known_points_soa_addr_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 775 'load' 'known_points_soa_load_36' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 23 <SV = 21> <Delay = 13.9>
ST_23 : Operation 776 [2/5] (8.23ns)   --->   "%distance_1_1 = dadd i64 %distance_1, i64 %mul_i_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 776 'dadd' 'distance_1_1' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 777 [1/4] (13.9ns)   --->   "%mul_i_17 = dmul i64 %diff_17, i64 %diff_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 777 'dmul' 'mul_i_17' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 778 [1/4] (13.9ns)   --->   "%mul_i_18 = dmul i64 %diff_18, i64 %diff_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 778 'dmul' 'mul_i_18' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 779 [2/4] (13.9ns)   --->   "%mul_i_19 = dmul i64 %diff_19, i64 %diff_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 779 'dmul' 'mul_i_19' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 780 [2/4] (13.9ns)   --->   "%mul_i_20 = dmul i64 %diff_20, i64 %diff_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 780 'dmul' 'mul_i_20' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 781 [3/4] (13.9ns)   --->   "%mul_i_21 = dmul i64 %diff_21, i64 %diff_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 781 'dmul' 'mul_i_21' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 782 [3/4] (13.9ns)   --->   "%mul_i_22 = dmul i64 %diff_22, i64 %diff_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 782 'dmul' 'mul_i_22' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 783 [4/4] (13.9ns)   --->   "%mul_i_23 = dmul i64 %diff_23, i64 %diff_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 783 'dmul' 'mul_i_23' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 784 [4/4] (13.9ns)   --->   "%mul_i_24 = dmul i64 %diff_24, i64 %diff_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 784 'dmul' 'mul_i_24' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 785 [1/5] (8.23ns)   --->   "%diff_25 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 785 'dsub' 'diff_25' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 786 [1/5] (8.23ns)   --->   "%diff_26 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 786 'dsub' 'diff_26' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 787 [2/5] (8.23ns)   --->   "%diff_27 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 787 'dsub' 'diff_27' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 788 [2/5] (8.23ns)   --->   "%diff_28 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 788 'dsub' 'diff_28' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 789 [3/5] (8.23ns)   --->   "%diff_29 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 789 'dsub' 'diff_29' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 790 [3/5] (8.23ns)   --->   "%diff_30 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 790 'dsub' 'diff_30' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 791 [4/5] (8.23ns)   --->   "%diff_31 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 791 'dsub' 'diff_31' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 792 [4/5] (8.23ns)   --->   "%diff_32 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 792 'dsub' 'diff_32' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 793 [1/2] (3.25ns)   --->   "%known_points_soa_load_35 = load i18 %known_points_soa_addr_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 793 'load' 'known_points_soa_load_35' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_23 : Operation 794 [1/1] (0.00ns)   --->   "%bitcast_ln88_34 = bitcast i64 %known_points_soa_load_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 794 'bitcast' 'bitcast_ln88_34' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_23 : Operation 795 [5/5] (8.23ns)   --->   "%diff_33 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 795 'dsub' 'diff_33' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 796 [1/2] (3.25ns)   --->   "%known_points_soa_load_36 = load i18 %known_points_soa_addr_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 796 'load' 'known_points_soa_load_36' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_23 : Operation 797 [1/1] (0.00ns)   --->   "%bitcast_ln88_35 = bitcast i64 %known_points_soa_load_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 797 'bitcast' 'bitcast_ln88_35' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_23 : Operation 798 [5/5] (8.23ns)   --->   "%diff_34 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 798 'dsub' 'diff_34' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 799 [1/1] (2.13ns)   --->   "%add_ln87_35 = add i18 %empty_22, i18 36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 799 'add' 'add_ln87_35' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln88_35 = zext i18 %add_ln87_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 800 'zext' 'zext_ln88_35' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_23 : Operation 801 [1/1] (0.00ns)   --->   "%known_points_soa_addr_37 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 801 'getelementptr' 'known_points_soa_addr_37' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_23 : Operation 802 [2/2] (3.25ns)   --->   "%known_points_soa_load_37 = load i18 %known_points_soa_addr_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 802 'load' 'known_points_soa_load_37' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_23 : Operation 803 [1/1] (2.13ns)   --->   "%add_ln87_36 = add i18 %empty_22, i18 37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 803 'add' 'add_ln87_36' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln88_36 = zext i18 %add_ln87_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 804 'zext' 'zext_ln88_36' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_23 : Operation 805 [1/1] (0.00ns)   --->   "%known_points_soa_addr_38 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 805 'getelementptr' 'known_points_soa_addr_38' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_23 : Operation 806 [2/2] (3.25ns)   --->   "%known_points_soa_load_38 = load i18 %known_points_soa_addr_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 806 'load' 'known_points_soa_load_38' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 24 <SV = 22> <Delay = 13.9>
ST_24 : Operation 807 [1/5] (8.23ns)   --->   "%distance_1_1 = dadd i64 %distance_1, i64 %mul_i_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 807 'dadd' 'distance_1_1' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 808 [1/4] (13.9ns)   --->   "%mul_i_19 = dmul i64 %diff_19, i64 %diff_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 808 'dmul' 'mul_i_19' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 809 [1/4] (13.9ns)   --->   "%mul_i_20 = dmul i64 %diff_20, i64 %diff_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 809 'dmul' 'mul_i_20' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 810 [2/4] (13.9ns)   --->   "%mul_i_21 = dmul i64 %diff_21, i64 %diff_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 810 'dmul' 'mul_i_21' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 811 [2/4] (13.9ns)   --->   "%mul_i_22 = dmul i64 %diff_22, i64 %diff_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 811 'dmul' 'mul_i_22' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 812 [3/4] (13.9ns)   --->   "%mul_i_23 = dmul i64 %diff_23, i64 %diff_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 812 'dmul' 'mul_i_23' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 813 [3/4] (13.9ns)   --->   "%mul_i_24 = dmul i64 %diff_24, i64 %diff_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 813 'dmul' 'mul_i_24' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 814 [4/4] (13.9ns)   --->   "%mul_i_25 = dmul i64 %diff_25, i64 %diff_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 814 'dmul' 'mul_i_25' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 815 [4/4] (13.9ns)   --->   "%mul_i_26 = dmul i64 %diff_26, i64 %diff_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 815 'dmul' 'mul_i_26' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 816 [1/5] (8.23ns)   --->   "%diff_27 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 816 'dsub' 'diff_27' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 817 [1/5] (8.23ns)   --->   "%diff_28 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 817 'dsub' 'diff_28' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 818 [2/5] (8.23ns)   --->   "%diff_29 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 818 'dsub' 'diff_29' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 819 [2/5] (8.23ns)   --->   "%diff_30 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 819 'dsub' 'diff_30' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 820 [3/5] (8.23ns)   --->   "%diff_31 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 820 'dsub' 'diff_31' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 821 [3/5] (8.23ns)   --->   "%diff_32 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 821 'dsub' 'diff_32' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 822 [4/5] (8.23ns)   --->   "%diff_33 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 822 'dsub' 'diff_33' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 823 [4/5] (8.23ns)   --->   "%diff_34 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 823 'dsub' 'diff_34' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 824 [1/2] (3.25ns)   --->   "%known_points_soa_load_37 = load i18 %known_points_soa_addr_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 824 'load' 'known_points_soa_load_37' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_24 : Operation 825 [1/1] (0.00ns)   --->   "%bitcast_ln88_36 = bitcast i64 %known_points_soa_load_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 825 'bitcast' 'bitcast_ln88_36' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_24 : Operation 826 [5/5] (8.23ns)   --->   "%diff_35 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 826 'dsub' 'diff_35' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 827 [1/2] (3.25ns)   --->   "%known_points_soa_load_38 = load i18 %known_points_soa_addr_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 827 'load' 'known_points_soa_load_38' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_24 : Operation 828 [1/1] (0.00ns)   --->   "%bitcast_ln88_37 = bitcast i64 %known_points_soa_load_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 828 'bitcast' 'bitcast_ln88_37' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_24 : Operation 829 [5/5] (8.23ns)   --->   "%diff_36 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 829 'dsub' 'diff_36' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 830 [1/1] (2.13ns)   --->   "%add_ln87_37 = add i18 %empty_22, i18 38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 830 'add' 'add_ln87_37' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln88_37 = zext i18 %add_ln87_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 831 'zext' 'zext_ln88_37' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_24 : Operation 832 [1/1] (0.00ns)   --->   "%known_points_soa_addr_39 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 832 'getelementptr' 'known_points_soa_addr_39' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_24 : Operation 833 [2/2] (3.25ns)   --->   "%known_points_soa_load_39 = load i18 %known_points_soa_addr_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 833 'load' 'known_points_soa_load_39' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_24 : Operation 834 [1/1] (2.13ns)   --->   "%add_ln87_38 = add i18 %empty_22, i18 39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 834 'add' 'add_ln87_38' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln88_38 = zext i18 %add_ln87_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 835 'zext' 'zext_ln88_38' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_24 : Operation 836 [1/1] (0.00ns)   --->   "%known_points_soa_addr_40 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 836 'getelementptr' 'known_points_soa_addr_40' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_24 : Operation 837 [2/2] (3.25ns)   --->   "%known_points_soa_load_40 = load i18 %known_points_soa_addr_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 837 'load' 'known_points_soa_load_40' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 25 <SV = 23> <Delay = 13.9>
ST_25 : Operation 838 [5/5] (8.23ns)   --->   "%distance_1_2 = dadd i64 %distance_1_1, i64 %mul_i_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 838 'dadd' 'distance_1_2' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 839 [1/4] (13.9ns)   --->   "%mul_i_21 = dmul i64 %diff_21, i64 %diff_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 839 'dmul' 'mul_i_21' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 840 [1/4] (13.9ns)   --->   "%mul_i_22 = dmul i64 %diff_22, i64 %diff_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 840 'dmul' 'mul_i_22' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 841 [2/4] (13.9ns)   --->   "%mul_i_23 = dmul i64 %diff_23, i64 %diff_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 841 'dmul' 'mul_i_23' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 842 [2/4] (13.9ns)   --->   "%mul_i_24 = dmul i64 %diff_24, i64 %diff_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 842 'dmul' 'mul_i_24' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 843 [3/4] (13.9ns)   --->   "%mul_i_25 = dmul i64 %diff_25, i64 %diff_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 843 'dmul' 'mul_i_25' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 844 [3/4] (13.9ns)   --->   "%mul_i_26 = dmul i64 %diff_26, i64 %diff_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 844 'dmul' 'mul_i_26' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 845 [4/4] (13.9ns)   --->   "%mul_i_27 = dmul i64 %diff_27, i64 %diff_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 845 'dmul' 'mul_i_27' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 846 [4/4] (13.9ns)   --->   "%mul_i_28 = dmul i64 %diff_28, i64 %diff_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 846 'dmul' 'mul_i_28' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 847 [1/5] (8.23ns)   --->   "%diff_29 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 847 'dsub' 'diff_29' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 848 [1/5] (8.23ns)   --->   "%diff_30 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 848 'dsub' 'diff_30' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 849 [2/5] (8.23ns)   --->   "%diff_31 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 849 'dsub' 'diff_31' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 850 [2/5] (8.23ns)   --->   "%diff_32 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 850 'dsub' 'diff_32' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 851 [3/5] (8.23ns)   --->   "%diff_33 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 851 'dsub' 'diff_33' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 852 [3/5] (8.23ns)   --->   "%diff_34 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 852 'dsub' 'diff_34' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 853 [4/5] (8.23ns)   --->   "%diff_35 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 853 'dsub' 'diff_35' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 854 [4/5] (8.23ns)   --->   "%diff_36 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 854 'dsub' 'diff_36' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 855 [1/2] (3.25ns)   --->   "%known_points_soa_load_39 = load i18 %known_points_soa_addr_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 855 'load' 'known_points_soa_load_39' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_25 : Operation 856 [1/1] (0.00ns)   --->   "%bitcast_ln88_38 = bitcast i64 %known_points_soa_load_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 856 'bitcast' 'bitcast_ln88_38' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_25 : Operation 857 [5/5] (8.23ns)   --->   "%diff_37 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 857 'dsub' 'diff_37' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 858 [1/2] (3.25ns)   --->   "%known_points_soa_load_40 = load i18 %known_points_soa_addr_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 858 'load' 'known_points_soa_load_40' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_25 : Operation 859 [1/1] (0.00ns)   --->   "%bitcast_ln88_39 = bitcast i64 %known_points_soa_load_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 859 'bitcast' 'bitcast_ln88_39' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_25 : Operation 860 [5/5] (8.23ns)   --->   "%diff_38 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 860 'dsub' 'diff_38' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 861 [1/1] (2.13ns)   --->   "%add_ln87_39 = add i18 %empty_22, i18 40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 861 'add' 'add_ln87_39' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln88_39 = zext i18 %add_ln87_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 862 'zext' 'zext_ln88_39' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_25 : Operation 863 [1/1] (0.00ns)   --->   "%known_points_soa_addr_41 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 863 'getelementptr' 'known_points_soa_addr_41' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_25 : Operation 864 [2/2] (3.25ns)   --->   "%known_points_soa_load_41 = load i18 %known_points_soa_addr_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 864 'load' 'known_points_soa_load_41' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_25 : Operation 865 [1/1] (2.13ns)   --->   "%add_ln87_40 = add i18 %empty_22, i18 41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 865 'add' 'add_ln87_40' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln88_40 = zext i18 %add_ln87_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 866 'zext' 'zext_ln88_40' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_25 : Operation 867 [1/1] (0.00ns)   --->   "%known_points_soa_addr_42 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 867 'getelementptr' 'known_points_soa_addr_42' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_25 : Operation 868 [2/2] (3.25ns)   --->   "%known_points_soa_load_42 = load i18 %known_points_soa_addr_42" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 868 'load' 'known_points_soa_load_42' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 26 <SV = 24> <Delay = 13.9>
ST_26 : Operation 869 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i18 %lshr_ln2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:83]   --->   Operation 869 'zext' 'zext_ln83' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_26 : Operation 870 [1/1] (0.00ns)   --->   "%known_points_soa_addr = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln83" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:83]   --->   Operation 870 'getelementptr' 'known_points_soa_addr' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_26 : Operation 871 [2/2] (3.25ns)   --->   "%known_points_soa_load = load i18 %known_points_soa_addr" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:83]   --->   Operation 871 'load' 'known_points_soa_load' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_26 : Operation 872 [4/5] (8.23ns)   --->   "%distance_1_2 = dadd i64 %distance_1_1, i64 %mul_i_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 872 'dadd' 'distance_1_2' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 873 [1/4] (13.9ns)   --->   "%mul_i_23 = dmul i64 %diff_23, i64 %diff_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 873 'dmul' 'mul_i_23' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 874 [1/4] (13.9ns)   --->   "%mul_i_24 = dmul i64 %diff_24, i64 %diff_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 874 'dmul' 'mul_i_24' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 875 [2/4] (13.9ns)   --->   "%mul_i_25 = dmul i64 %diff_25, i64 %diff_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 875 'dmul' 'mul_i_25' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 876 [2/4] (13.9ns)   --->   "%mul_i_26 = dmul i64 %diff_26, i64 %diff_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 876 'dmul' 'mul_i_26' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 877 [3/4] (13.9ns)   --->   "%mul_i_27 = dmul i64 %diff_27, i64 %diff_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 877 'dmul' 'mul_i_27' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 878 [3/4] (13.9ns)   --->   "%mul_i_28 = dmul i64 %diff_28, i64 %diff_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 878 'dmul' 'mul_i_28' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 879 [4/4] (13.9ns)   --->   "%mul_i_29 = dmul i64 %diff_29, i64 %diff_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 879 'dmul' 'mul_i_29' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 880 [4/4] (13.9ns)   --->   "%mul_i_30 = dmul i64 %diff_30, i64 %diff_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 880 'dmul' 'mul_i_30' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 881 [1/5] (8.23ns)   --->   "%diff_31 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 881 'dsub' 'diff_31' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 882 [1/5] (8.23ns)   --->   "%diff_32 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 882 'dsub' 'diff_32' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 883 [2/5] (8.23ns)   --->   "%diff_33 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 883 'dsub' 'diff_33' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 884 [2/5] (8.23ns)   --->   "%diff_34 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 884 'dsub' 'diff_34' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 885 [3/5] (8.23ns)   --->   "%diff_35 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 885 'dsub' 'diff_35' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 886 [3/5] (8.23ns)   --->   "%diff_36 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 886 'dsub' 'diff_36' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 887 [4/5] (8.23ns)   --->   "%diff_37 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 887 'dsub' 'diff_37' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 888 [4/5] (8.23ns)   --->   "%diff_38 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 888 'dsub' 'diff_38' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 889 [1/2] (3.25ns)   --->   "%known_points_soa_load_41 = load i18 %known_points_soa_addr_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 889 'load' 'known_points_soa_load_41' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_26 : Operation 890 [1/1] (0.00ns)   --->   "%bitcast_ln88_40 = bitcast i64 %known_points_soa_load_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 890 'bitcast' 'bitcast_ln88_40' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_26 : Operation 891 [5/5] (8.23ns)   --->   "%diff_39 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 891 'dsub' 'diff_39' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 892 [1/2] (3.25ns)   --->   "%known_points_soa_load_42 = load i18 %known_points_soa_addr_42" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 892 'load' 'known_points_soa_load_42' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_26 : Operation 893 [1/1] (0.00ns)   --->   "%bitcast_ln88_41 = bitcast i64 %known_points_soa_load_42" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 893 'bitcast' 'bitcast_ln88_41' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_26 : Operation 894 [5/5] (8.23ns)   --->   "%diff_40 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 894 'dsub' 'diff_40' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 895 [1/1] (2.13ns)   --->   "%add_ln87_41 = add i18 %empty_22, i18 42" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 895 'add' 'add_ln87_41' <Predicate = (!icmp_ln80)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln88_41 = zext i18 %add_ln87_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 896 'zext' 'zext_ln88_41' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_26 : Operation 897 [1/1] (0.00ns)   --->   "%known_points_soa_addr_43 = getelementptr i64 %known_points_soa, i64 0, i64 %zext_ln88_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 897 'getelementptr' 'known_points_soa_addr_43' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_26 : Operation 898 [2/2] (3.25ns)   --->   "%known_points_soa_load_43 = load i18 %known_points_soa_addr_43" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 898 'load' 'known_points_soa_load_43' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>

State 27 <SV = 25> <Delay = 13.9>
ST_27 : Operation 899 [1/2] (3.25ns)   --->   "%known_points_soa_load = load i18 %known_points_soa_addr" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:83]   --->   Operation 899 'load' 'known_points_soa_load' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_27 : Operation 900 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln83, i3 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:83]   --->   Operation 900 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_27 : Operation 901 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i6 %shl_ln1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:83]   --->   Operation 901 'zext' 'zext_ln83_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_27 : Operation 902 [3/5] (8.23ns)   --->   "%distance_1_2 = dadd i64 %distance_1_1, i64 %mul_i_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 902 'dadd' 'distance_1_2' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 903 [1/4] (13.9ns)   --->   "%mul_i_25 = dmul i64 %diff_25, i64 %diff_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 903 'dmul' 'mul_i_25' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 904 [1/4] (13.9ns)   --->   "%mul_i_26 = dmul i64 %diff_26, i64 %diff_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 904 'dmul' 'mul_i_26' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 905 [2/4] (13.9ns)   --->   "%mul_i_27 = dmul i64 %diff_27, i64 %diff_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 905 'dmul' 'mul_i_27' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 906 [2/4] (13.9ns)   --->   "%mul_i_28 = dmul i64 %diff_28, i64 %diff_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 906 'dmul' 'mul_i_28' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 907 [3/4] (13.9ns)   --->   "%mul_i_29 = dmul i64 %diff_29, i64 %diff_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 907 'dmul' 'mul_i_29' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 908 [3/4] (13.9ns)   --->   "%mul_i_30 = dmul i64 %diff_30, i64 %diff_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 908 'dmul' 'mul_i_30' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 909 [4/4] (13.9ns)   --->   "%mul_i_31 = dmul i64 %diff_31, i64 %diff_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 909 'dmul' 'mul_i_31' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 910 [4/4] (13.9ns)   --->   "%mul_i_32 = dmul i64 %diff_32, i64 %diff_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 910 'dmul' 'mul_i_32' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 911 [1/5] (8.23ns)   --->   "%diff_33 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 911 'dsub' 'diff_33' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 912 [1/5] (8.23ns)   --->   "%diff_34 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 912 'dsub' 'diff_34' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 913 [2/5] (8.23ns)   --->   "%diff_35 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 913 'dsub' 'diff_35' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 914 [2/5] (8.23ns)   --->   "%diff_36 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 914 'dsub' 'diff_36' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 915 [3/5] (8.23ns)   --->   "%diff_37 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 915 'dsub' 'diff_37' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 916 [3/5] (8.23ns)   --->   "%diff_38 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 916 'dsub' 'diff_38' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 917 [4/5] (8.23ns)   --->   "%diff_39 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 917 'dsub' 'diff_39' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 918 [4/5] (8.23ns)   --->   "%diff_40 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 918 'dsub' 'diff_40' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 919 [1/2] (3.25ns)   --->   "%known_points_soa_load_43 = load i18 %known_points_soa_addr_43" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 919 'load' 'known_points_soa_load_43' <Predicate = (!icmp_ln80)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 186990> <RAM>
ST_27 : Operation 920 [1/1] (0.00ns)   --->   "%bitcast_ln88_42 = bitcast i64 %known_points_soa_load_43" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88]   --->   Operation 920 'bitcast' 'bitcast_ln88_42' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_27 : Operation 921 [5/5] (8.23ns)   --->   "%diff_41 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_42" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 921 'dsub' 'diff_41' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 922 [1/1] (4.59ns)   --->   "%lshr_ln83 = lshr i64 %known_points_soa_load, i64 %zext_ln83_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:83]   --->   Operation 922 'lshr' 'lshr_ln83' <Predicate = (!icmp_ln80)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 923 [1/1] (0.00ns)   --->   "%known_point_classification_id = trunc i64 %lshr_ln83" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:83]   --->   Operation 923 'trunc' 'known_point_classification_id' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 28 <SV = 26> <Delay = 13.9>
ST_28 : Operation 924 [2/5] (8.23ns)   --->   "%distance_1_2 = dadd i64 %distance_1_1, i64 %mul_i_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 924 'dadd' 'distance_1_2' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 925 [1/4] (13.9ns)   --->   "%mul_i_27 = dmul i64 %diff_27, i64 %diff_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 925 'dmul' 'mul_i_27' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 926 [1/4] (13.9ns)   --->   "%mul_i_28 = dmul i64 %diff_28, i64 %diff_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 926 'dmul' 'mul_i_28' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 927 [2/4] (13.9ns)   --->   "%mul_i_29 = dmul i64 %diff_29, i64 %diff_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 927 'dmul' 'mul_i_29' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 928 [2/4] (13.9ns)   --->   "%mul_i_30 = dmul i64 %diff_30, i64 %diff_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 928 'dmul' 'mul_i_30' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 929 [3/4] (13.9ns)   --->   "%mul_i_31 = dmul i64 %diff_31, i64 %diff_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 929 'dmul' 'mul_i_31' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 930 [3/4] (13.9ns)   --->   "%mul_i_32 = dmul i64 %diff_32, i64 %diff_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 930 'dmul' 'mul_i_32' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 931 [4/4] (13.9ns)   --->   "%mul_i_33 = dmul i64 %diff_33, i64 %diff_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 931 'dmul' 'mul_i_33' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 932 [4/4] (13.9ns)   --->   "%mul_i_34 = dmul i64 %diff_34, i64 %diff_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 932 'dmul' 'mul_i_34' <Predicate = (!icmp_ln80)> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 933 [1/5] (8.23ns)   --->   "%diff_35 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 933 'dsub' 'diff_35' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 934 [1/5] (8.23ns)   --->   "%diff_36 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 934 'dsub' 'diff_36' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 935 [2/5] (8.23ns)   --->   "%diff_37 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 935 'dsub' 'diff_37' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 936 [2/5] (8.23ns)   --->   "%diff_38 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 936 'dsub' 'diff_38' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 937 [3/5] (8.23ns)   --->   "%diff_39 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 937 'dsub' 'diff_39' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 938 [3/5] (8.23ns)   --->   "%diff_40 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 938 'dsub' 'diff_40' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 939 [4/5] (8.23ns)   --->   "%diff_41 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_42" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 939 'dsub' 'diff_41' <Predicate = (!icmp_ln80)> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 27> <Delay = 13.9>
ST_29 : Operation 940 [1/5] (8.23ns)   --->   "%distance_1_2 = dadd i64 %distance_1_1, i64 %mul_i_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 940 'dadd' 'distance_1_2' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 941 [1/4] (13.9ns)   --->   "%mul_i_29 = dmul i64 %diff_29, i64 %diff_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 941 'dmul' 'mul_i_29' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 942 [1/4] (13.9ns)   --->   "%mul_i_30 = dmul i64 %diff_30, i64 %diff_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 942 'dmul' 'mul_i_30' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 943 [2/4] (13.9ns)   --->   "%mul_i_31 = dmul i64 %diff_31, i64 %diff_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 943 'dmul' 'mul_i_31' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 944 [2/4] (13.9ns)   --->   "%mul_i_32 = dmul i64 %diff_32, i64 %diff_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 944 'dmul' 'mul_i_32' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 945 [3/4] (13.9ns)   --->   "%mul_i_33 = dmul i64 %diff_33, i64 %diff_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 945 'dmul' 'mul_i_33' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 946 [3/4] (13.9ns)   --->   "%mul_i_34 = dmul i64 %diff_34, i64 %diff_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 946 'dmul' 'mul_i_34' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 947 [4/4] (13.9ns)   --->   "%mul_i_35 = dmul i64 %diff_35, i64 %diff_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 947 'dmul' 'mul_i_35' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 948 [4/4] (13.9ns)   --->   "%mul_i_36 = dmul i64 %diff_36, i64 %diff_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 948 'dmul' 'mul_i_36' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 949 [1/5] (8.23ns)   --->   "%diff_37 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 949 'dsub' 'diff_37' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 950 [1/5] (8.23ns)   --->   "%diff_38 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 950 'dsub' 'diff_38' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 951 [2/5] (8.23ns)   --->   "%diff_39 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 951 'dsub' 'diff_39' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 952 [2/5] (8.23ns)   --->   "%diff_40 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 952 'dsub' 'diff_40' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 953 [3/5] (8.23ns)   --->   "%diff_41 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_42" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 953 'dsub' 'diff_41' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 28> <Delay = 13.9>
ST_30 : Operation 954 [5/5] (8.23ns)   --->   "%distance_1_3 = dadd i64 %distance_1_2, i64 %mul_i_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 954 'dadd' 'distance_1_3' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 955 [1/4] (13.9ns)   --->   "%mul_i_31 = dmul i64 %diff_31, i64 %diff_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 955 'dmul' 'mul_i_31' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 956 [1/4] (13.9ns)   --->   "%mul_i_32 = dmul i64 %diff_32, i64 %diff_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 956 'dmul' 'mul_i_32' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 957 [2/4] (13.9ns)   --->   "%mul_i_33 = dmul i64 %diff_33, i64 %diff_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 957 'dmul' 'mul_i_33' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 958 [2/4] (13.9ns)   --->   "%mul_i_34 = dmul i64 %diff_34, i64 %diff_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 958 'dmul' 'mul_i_34' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 959 [3/4] (13.9ns)   --->   "%mul_i_35 = dmul i64 %diff_35, i64 %diff_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 959 'dmul' 'mul_i_35' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 960 [3/4] (13.9ns)   --->   "%mul_i_36 = dmul i64 %diff_36, i64 %diff_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 960 'dmul' 'mul_i_36' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 961 [4/4] (13.9ns)   --->   "%mul_i_37 = dmul i64 %diff_37, i64 %diff_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 961 'dmul' 'mul_i_37' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 962 [4/4] (13.9ns)   --->   "%mul_i_38 = dmul i64 %diff_38, i64 %diff_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 962 'dmul' 'mul_i_38' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 963 [1/5] (8.23ns)   --->   "%diff_39 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 963 'dsub' 'diff_39' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 964 [1/5] (8.23ns)   --->   "%diff_40 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 964 'dsub' 'diff_40' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 965 [2/5] (8.23ns)   --->   "%diff_41 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_42" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 965 'dsub' 'diff_41' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 29> <Delay = 13.9>
ST_31 : Operation 966 [4/5] (8.23ns)   --->   "%distance_1_3 = dadd i64 %distance_1_2, i64 %mul_i_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 966 'dadd' 'distance_1_3' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 967 [1/4] (13.9ns)   --->   "%mul_i_33 = dmul i64 %diff_33, i64 %diff_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 967 'dmul' 'mul_i_33' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 968 [1/4] (13.9ns)   --->   "%mul_i_34 = dmul i64 %diff_34, i64 %diff_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 968 'dmul' 'mul_i_34' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 969 [2/4] (13.9ns)   --->   "%mul_i_35 = dmul i64 %diff_35, i64 %diff_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 969 'dmul' 'mul_i_35' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 970 [2/4] (13.9ns)   --->   "%mul_i_36 = dmul i64 %diff_36, i64 %diff_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 970 'dmul' 'mul_i_36' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 971 [3/4] (13.9ns)   --->   "%mul_i_37 = dmul i64 %diff_37, i64 %diff_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 971 'dmul' 'mul_i_37' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 972 [3/4] (13.9ns)   --->   "%mul_i_38 = dmul i64 %diff_38, i64 %diff_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 972 'dmul' 'mul_i_38' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 973 [4/4] (13.9ns)   --->   "%mul_i_39 = dmul i64 %diff_39, i64 %diff_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 973 'dmul' 'mul_i_39' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 974 [4/4] (13.9ns)   --->   "%mul_i_40 = dmul i64 %diff_40, i64 %diff_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 974 'dmul' 'mul_i_40' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 975 [1/5] (8.23ns)   --->   "%diff_41 = dsub i64 %bitcast_ln87, i64 %bitcast_ln88_42" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87]   --->   Operation 975 'dsub' 'diff_41' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 30> <Delay = 13.9>
ST_32 : Operation 976 [3/5] (8.23ns)   --->   "%distance_1_3 = dadd i64 %distance_1_2, i64 %mul_i_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 976 'dadd' 'distance_1_3' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 977 [1/4] (13.9ns)   --->   "%mul_i_35 = dmul i64 %diff_35, i64 %diff_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 977 'dmul' 'mul_i_35' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 978 [1/4] (13.9ns)   --->   "%mul_i_36 = dmul i64 %diff_36, i64 %diff_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 978 'dmul' 'mul_i_36' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 979 [2/4] (13.9ns)   --->   "%mul_i_37 = dmul i64 %diff_37, i64 %diff_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 979 'dmul' 'mul_i_37' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 980 [2/4] (13.9ns)   --->   "%mul_i_38 = dmul i64 %diff_38, i64 %diff_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 980 'dmul' 'mul_i_38' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 981 [3/4] (13.9ns)   --->   "%mul_i_39 = dmul i64 %diff_39, i64 %diff_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 981 'dmul' 'mul_i_39' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 982 [3/4] (13.9ns)   --->   "%mul_i_40 = dmul i64 %diff_40, i64 %diff_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 982 'dmul' 'mul_i_40' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 983 [4/4] (13.9ns)   --->   "%mul_i_41 = dmul i64 %diff_41, i64 %diff_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 983 'dmul' 'mul_i_41' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 31> <Delay = 13.9>
ST_33 : Operation 984 [2/5] (8.23ns)   --->   "%distance_1_3 = dadd i64 %distance_1_2, i64 %mul_i_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 984 'dadd' 'distance_1_3' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 985 [1/4] (13.9ns)   --->   "%mul_i_37 = dmul i64 %diff_37, i64 %diff_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 985 'dmul' 'mul_i_37' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 986 [1/4] (13.9ns)   --->   "%mul_i_38 = dmul i64 %diff_38, i64 %diff_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 986 'dmul' 'mul_i_38' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 987 [2/4] (13.9ns)   --->   "%mul_i_39 = dmul i64 %diff_39, i64 %diff_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 987 'dmul' 'mul_i_39' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 988 [2/4] (13.9ns)   --->   "%mul_i_40 = dmul i64 %diff_40, i64 %diff_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 988 'dmul' 'mul_i_40' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 989 [3/4] (13.9ns)   --->   "%mul_i_41 = dmul i64 %diff_41, i64 %diff_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 989 'dmul' 'mul_i_41' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 32> <Delay = 13.9>
ST_34 : Operation 990 [1/5] (8.23ns)   --->   "%distance_1_3 = dadd i64 %distance_1_2, i64 %mul_i_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 990 'dadd' 'distance_1_3' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 991 [1/4] (13.9ns)   --->   "%mul_i_39 = dmul i64 %diff_39, i64 %diff_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 991 'dmul' 'mul_i_39' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 992 [1/4] (13.9ns)   --->   "%mul_i_40 = dmul i64 %diff_40, i64 %diff_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 992 'dmul' 'mul_i_40' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 993 [2/4] (13.9ns)   --->   "%mul_i_41 = dmul i64 %diff_41, i64 %diff_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 993 'dmul' 'mul_i_41' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 33> <Delay = 13.9>
ST_35 : Operation 994 [5/5] (8.23ns)   --->   "%distance_1_4 = dadd i64 %distance_1_3, i64 %mul_i_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 994 'dadd' 'distance_1_4' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 995 [1/4] (13.9ns)   --->   "%mul_i_41 = dmul i64 %diff_41, i64 %diff_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 995 'dmul' 'mul_i_41' <Predicate = true> <Delay = 13.9> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 13.9> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 34> <Delay = 8.23>
ST_36 : Operation 996 [4/5] (8.23ns)   --->   "%distance_1_4 = dadd i64 %distance_1_3, i64 %mul_i_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 996 'dadd' 'distance_1_4' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 35> <Delay = 8.23>
ST_37 : Operation 997 [3/5] (8.23ns)   --->   "%distance_1_4 = dadd i64 %distance_1_3, i64 %mul_i_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 997 'dadd' 'distance_1_4' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 36> <Delay = 8.23>
ST_38 : Operation 998 [2/5] (8.23ns)   --->   "%distance_1_4 = dadd i64 %distance_1_3, i64 %mul_i_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 998 'dadd' 'distance_1_4' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 37> <Delay = 8.23>
ST_39 : Operation 999 [1/5] (8.23ns)   --->   "%distance_1_4 = dadd i64 %distance_1_3, i64 %mul_i_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 999 'dadd' 'distance_1_4' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 38> <Delay = 8.23>
ST_40 : Operation 1000 [5/5] (8.23ns)   --->   "%distance_1_5 = dadd i64 %distance_1_4, i64 %mul_i_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1000 'dadd' 'distance_1_5' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 39> <Delay = 8.23>
ST_41 : Operation 1001 [4/5] (8.23ns)   --->   "%distance_1_5 = dadd i64 %distance_1_4, i64 %mul_i_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1001 'dadd' 'distance_1_5' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 40> <Delay = 8.23>
ST_42 : Operation 1002 [3/5] (8.23ns)   --->   "%distance_1_5 = dadd i64 %distance_1_4, i64 %mul_i_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1002 'dadd' 'distance_1_5' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 41> <Delay = 8.23>
ST_43 : Operation 1003 [2/5] (8.23ns)   --->   "%distance_1_5 = dadd i64 %distance_1_4, i64 %mul_i_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1003 'dadd' 'distance_1_5' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 42> <Delay = 8.23>
ST_44 : Operation 1004 [1/5] (8.23ns)   --->   "%distance_1_5 = dadd i64 %distance_1_4, i64 %mul_i_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1004 'dadd' 'distance_1_5' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 43> <Delay = 8.23>
ST_45 : Operation 1005 [5/5] (8.23ns)   --->   "%distance_1_6 = dadd i64 %distance_1_5, i64 %mul_i_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1005 'dadd' 'distance_1_6' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 44> <Delay = 8.23>
ST_46 : Operation 1006 [4/5] (8.23ns)   --->   "%distance_1_6 = dadd i64 %distance_1_5, i64 %mul_i_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1006 'dadd' 'distance_1_6' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 45> <Delay = 8.23>
ST_47 : Operation 1007 [3/5] (8.23ns)   --->   "%distance_1_6 = dadd i64 %distance_1_5, i64 %mul_i_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1007 'dadd' 'distance_1_6' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 46> <Delay = 8.23>
ST_48 : Operation 1008 [2/5] (8.23ns)   --->   "%distance_1_6 = dadd i64 %distance_1_5, i64 %mul_i_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1008 'dadd' 'distance_1_6' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 47> <Delay = 8.23>
ST_49 : Operation 1009 [1/5] (8.23ns)   --->   "%distance_1_6 = dadd i64 %distance_1_5, i64 %mul_i_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1009 'dadd' 'distance_1_6' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 48> <Delay = 8.23>
ST_50 : Operation 1010 [5/5] (8.23ns)   --->   "%distance_1_7 = dadd i64 %distance_1_6, i64 %mul_i_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1010 'dadd' 'distance_1_7' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 49> <Delay = 8.23>
ST_51 : Operation 1011 [4/5] (8.23ns)   --->   "%distance_1_7 = dadd i64 %distance_1_6, i64 %mul_i_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1011 'dadd' 'distance_1_7' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 50> <Delay = 8.23>
ST_52 : Operation 1012 [3/5] (8.23ns)   --->   "%distance_1_7 = dadd i64 %distance_1_6, i64 %mul_i_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1012 'dadd' 'distance_1_7' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 51> <Delay = 8.23>
ST_53 : Operation 1013 [2/5] (8.23ns)   --->   "%distance_1_7 = dadd i64 %distance_1_6, i64 %mul_i_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1013 'dadd' 'distance_1_7' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 52> <Delay = 8.23>
ST_54 : Operation 1014 [1/5] (8.23ns)   --->   "%distance_1_7 = dadd i64 %distance_1_6, i64 %mul_i_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1014 'dadd' 'distance_1_7' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 53> <Delay = 8.23>
ST_55 : Operation 1015 [5/5] (8.23ns)   --->   "%distance_1_8 = dadd i64 %distance_1_7, i64 %mul_i_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1015 'dadd' 'distance_1_8' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 54> <Delay = 8.23>
ST_56 : Operation 1016 [4/5] (8.23ns)   --->   "%distance_1_8 = dadd i64 %distance_1_7, i64 %mul_i_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1016 'dadd' 'distance_1_8' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 55> <Delay = 8.23>
ST_57 : Operation 1017 [3/5] (8.23ns)   --->   "%distance_1_8 = dadd i64 %distance_1_7, i64 %mul_i_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1017 'dadd' 'distance_1_8' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 56> <Delay = 8.23>
ST_58 : Operation 1018 [2/5] (8.23ns)   --->   "%distance_1_8 = dadd i64 %distance_1_7, i64 %mul_i_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1018 'dadd' 'distance_1_8' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 57> <Delay = 8.23>
ST_59 : Operation 1019 [1/5] (8.23ns)   --->   "%distance_1_8 = dadd i64 %distance_1_7, i64 %mul_i_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1019 'dadd' 'distance_1_8' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 58> <Delay = 8.23>
ST_60 : Operation 1020 [5/5] (8.23ns)   --->   "%distance_1_9 = dadd i64 %distance_1_8, i64 %mul_i_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1020 'dadd' 'distance_1_9' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 59> <Delay = 8.23>
ST_61 : Operation 1021 [4/5] (8.23ns)   --->   "%distance_1_9 = dadd i64 %distance_1_8, i64 %mul_i_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1021 'dadd' 'distance_1_9' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 60> <Delay = 8.23>
ST_62 : Operation 1022 [3/5] (8.23ns)   --->   "%distance_1_9 = dadd i64 %distance_1_8, i64 %mul_i_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1022 'dadd' 'distance_1_9' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 61> <Delay = 8.23>
ST_63 : Operation 1023 [2/5] (8.23ns)   --->   "%distance_1_9 = dadd i64 %distance_1_8, i64 %mul_i_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1023 'dadd' 'distance_1_9' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 62> <Delay = 8.23>
ST_64 : Operation 1024 [1/5] (8.23ns)   --->   "%distance_1_9 = dadd i64 %distance_1_8, i64 %mul_i_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1024 'dadd' 'distance_1_9' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 63> <Delay = 8.23>
ST_65 : Operation 1025 [5/5] (8.23ns)   --->   "%distance_1_s = dadd i64 %distance_1_9, i64 %mul_i_s" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1025 'dadd' 'distance_1_s' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 64> <Delay = 8.23>
ST_66 : Operation 1026 [4/5] (8.23ns)   --->   "%distance_1_s = dadd i64 %distance_1_9, i64 %mul_i_s" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1026 'dadd' 'distance_1_s' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 65> <Delay = 8.23>
ST_67 : Operation 1027 [3/5] (8.23ns)   --->   "%distance_1_s = dadd i64 %distance_1_9, i64 %mul_i_s" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1027 'dadd' 'distance_1_s' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 66> <Delay = 8.23>
ST_68 : Operation 1028 [2/5] (8.23ns)   --->   "%distance_1_s = dadd i64 %distance_1_9, i64 %mul_i_s" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1028 'dadd' 'distance_1_s' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 67> <Delay = 8.23>
ST_69 : Operation 1029 [1/5] (8.23ns)   --->   "%distance_1_s = dadd i64 %distance_1_9, i64 %mul_i_s" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1029 'dadd' 'distance_1_s' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 68> <Delay = 8.23>
ST_70 : Operation 1030 [5/5] (8.23ns)   --->   "%distance_1_10 = dadd i64 %distance_1_s, i64 %mul_i_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1030 'dadd' 'distance_1_10' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 69> <Delay = 8.23>
ST_71 : Operation 1031 [4/5] (8.23ns)   --->   "%distance_1_10 = dadd i64 %distance_1_s, i64 %mul_i_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1031 'dadd' 'distance_1_10' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 70> <Delay = 8.23>
ST_72 : Operation 1032 [3/5] (8.23ns)   --->   "%distance_1_10 = dadd i64 %distance_1_s, i64 %mul_i_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1032 'dadd' 'distance_1_10' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 71> <Delay = 8.23>
ST_73 : Operation 1033 [2/5] (8.23ns)   --->   "%distance_1_10 = dadd i64 %distance_1_s, i64 %mul_i_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1033 'dadd' 'distance_1_10' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 72> <Delay = 8.23>
ST_74 : Operation 1034 [1/5] (8.23ns)   --->   "%distance_1_10 = dadd i64 %distance_1_s, i64 %mul_i_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1034 'dadd' 'distance_1_10' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 73> <Delay = 8.23>
ST_75 : Operation 1035 [5/5] (8.23ns)   --->   "%distance_1_11 = dadd i64 %distance_1_10, i64 %mul_i_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1035 'dadd' 'distance_1_11' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 74> <Delay = 8.23>
ST_76 : Operation 1036 [4/5] (8.23ns)   --->   "%distance_1_11 = dadd i64 %distance_1_10, i64 %mul_i_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1036 'dadd' 'distance_1_11' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 75> <Delay = 8.23>
ST_77 : Operation 1037 [3/5] (8.23ns)   --->   "%distance_1_11 = dadd i64 %distance_1_10, i64 %mul_i_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1037 'dadd' 'distance_1_11' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 76> <Delay = 8.23>
ST_78 : Operation 1038 [2/5] (8.23ns)   --->   "%distance_1_11 = dadd i64 %distance_1_10, i64 %mul_i_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1038 'dadd' 'distance_1_11' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 77> <Delay = 8.23>
ST_79 : Operation 1039 [1/5] (8.23ns)   --->   "%distance_1_11 = dadd i64 %distance_1_10, i64 %mul_i_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1039 'dadd' 'distance_1_11' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 78> <Delay = 8.23>
ST_80 : Operation 1040 [5/5] (8.23ns)   --->   "%distance_1_12 = dadd i64 %distance_1_11, i64 %mul_i_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1040 'dadd' 'distance_1_12' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 79> <Delay = 8.23>
ST_81 : Operation 1041 [4/5] (8.23ns)   --->   "%distance_1_12 = dadd i64 %distance_1_11, i64 %mul_i_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1041 'dadd' 'distance_1_12' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 80> <Delay = 8.23>
ST_82 : Operation 1042 [3/5] (8.23ns)   --->   "%distance_1_12 = dadd i64 %distance_1_11, i64 %mul_i_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1042 'dadd' 'distance_1_12' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 81> <Delay = 8.23>
ST_83 : Operation 1043 [2/5] (8.23ns)   --->   "%distance_1_12 = dadd i64 %distance_1_11, i64 %mul_i_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1043 'dadd' 'distance_1_12' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 82> <Delay = 8.23>
ST_84 : Operation 1044 [1/5] (8.23ns)   --->   "%distance_1_12 = dadd i64 %distance_1_11, i64 %mul_i_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1044 'dadd' 'distance_1_12' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 83> <Delay = 8.23>
ST_85 : Operation 1045 [5/5] (8.23ns)   --->   "%distance_1_13 = dadd i64 %distance_1_12, i64 %mul_i_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1045 'dadd' 'distance_1_13' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 84> <Delay = 8.23>
ST_86 : Operation 1046 [4/5] (8.23ns)   --->   "%distance_1_13 = dadd i64 %distance_1_12, i64 %mul_i_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1046 'dadd' 'distance_1_13' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 85> <Delay = 8.23>
ST_87 : Operation 1047 [3/5] (8.23ns)   --->   "%distance_1_13 = dadd i64 %distance_1_12, i64 %mul_i_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1047 'dadd' 'distance_1_13' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 86> <Delay = 8.23>
ST_88 : Operation 1048 [2/5] (8.23ns)   --->   "%distance_1_13 = dadd i64 %distance_1_12, i64 %mul_i_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1048 'dadd' 'distance_1_13' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 87> <Delay = 8.23>
ST_89 : Operation 1049 [1/5] (8.23ns)   --->   "%distance_1_13 = dadd i64 %distance_1_12, i64 %mul_i_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1049 'dadd' 'distance_1_13' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 88> <Delay = 8.23>
ST_90 : Operation 1050 [5/5] (8.23ns)   --->   "%distance_1_14 = dadd i64 %distance_1_13, i64 %mul_i_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1050 'dadd' 'distance_1_14' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 89> <Delay = 8.23>
ST_91 : Operation 1051 [4/5] (8.23ns)   --->   "%distance_1_14 = dadd i64 %distance_1_13, i64 %mul_i_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1051 'dadd' 'distance_1_14' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 90> <Delay = 8.23>
ST_92 : Operation 1052 [3/5] (8.23ns)   --->   "%distance_1_14 = dadd i64 %distance_1_13, i64 %mul_i_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1052 'dadd' 'distance_1_14' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 91> <Delay = 8.23>
ST_93 : Operation 1053 [2/5] (8.23ns)   --->   "%distance_1_14 = dadd i64 %distance_1_13, i64 %mul_i_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1053 'dadd' 'distance_1_14' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 92> <Delay = 8.23>
ST_94 : Operation 1054 [1/5] (8.23ns)   --->   "%distance_1_14 = dadd i64 %distance_1_13, i64 %mul_i_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1054 'dadd' 'distance_1_14' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 93> <Delay = 8.23>
ST_95 : Operation 1055 [5/5] (8.23ns)   --->   "%distance_1_15 = dadd i64 %distance_1_14, i64 %mul_i_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1055 'dadd' 'distance_1_15' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 94> <Delay = 8.23>
ST_96 : Operation 1056 [4/5] (8.23ns)   --->   "%distance_1_15 = dadd i64 %distance_1_14, i64 %mul_i_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1056 'dadd' 'distance_1_15' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 95> <Delay = 8.23>
ST_97 : Operation 1057 [3/5] (8.23ns)   --->   "%distance_1_15 = dadd i64 %distance_1_14, i64 %mul_i_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1057 'dadd' 'distance_1_15' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 96> <Delay = 8.23>
ST_98 : Operation 1058 [2/5] (8.23ns)   --->   "%distance_1_15 = dadd i64 %distance_1_14, i64 %mul_i_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1058 'dadd' 'distance_1_15' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 97> <Delay = 8.23>
ST_99 : Operation 1059 [1/5] (8.23ns)   --->   "%distance_1_15 = dadd i64 %distance_1_14, i64 %mul_i_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1059 'dadd' 'distance_1_15' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 98> <Delay = 8.23>
ST_100 : Operation 1060 [5/5] (8.23ns)   --->   "%distance_1_16 = dadd i64 %distance_1_15, i64 %mul_i_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1060 'dadd' 'distance_1_16' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 99> <Delay = 8.23>
ST_101 : Operation 1061 [4/5] (8.23ns)   --->   "%distance_1_16 = dadd i64 %distance_1_15, i64 %mul_i_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1061 'dadd' 'distance_1_16' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 100> <Delay = 8.23>
ST_102 : Operation 1062 [3/5] (8.23ns)   --->   "%distance_1_16 = dadd i64 %distance_1_15, i64 %mul_i_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1062 'dadd' 'distance_1_16' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 101> <Delay = 8.23>
ST_103 : Operation 1063 [2/5] (8.23ns)   --->   "%distance_1_16 = dadd i64 %distance_1_15, i64 %mul_i_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1063 'dadd' 'distance_1_16' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 102> <Delay = 8.23>
ST_104 : Operation 1064 [1/5] (8.23ns)   --->   "%distance_1_16 = dadd i64 %distance_1_15, i64 %mul_i_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1064 'dadd' 'distance_1_16' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 103> <Delay = 8.23>
ST_105 : Operation 1065 [5/5] (8.23ns)   --->   "%distance_1_17 = dadd i64 %distance_1_16, i64 %mul_i_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1065 'dadd' 'distance_1_17' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 104> <Delay = 8.23>
ST_106 : Operation 1066 [4/5] (8.23ns)   --->   "%distance_1_17 = dadd i64 %distance_1_16, i64 %mul_i_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1066 'dadd' 'distance_1_17' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 105> <Delay = 8.23>
ST_107 : Operation 1067 [3/5] (8.23ns)   --->   "%distance_1_17 = dadd i64 %distance_1_16, i64 %mul_i_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1067 'dadd' 'distance_1_17' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 106> <Delay = 8.23>
ST_108 : Operation 1068 [2/5] (8.23ns)   --->   "%distance_1_17 = dadd i64 %distance_1_16, i64 %mul_i_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1068 'dadd' 'distance_1_17' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 107> <Delay = 8.23>
ST_109 : Operation 1069 [1/5] (8.23ns)   --->   "%distance_1_17 = dadd i64 %distance_1_16, i64 %mul_i_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1069 'dadd' 'distance_1_17' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 108> <Delay = 8.23>
ST_110 : Operation 1070 [5/5] (8.23ns)   --->   "%distance_1_18 = dadd i64 %distance_1_17, i64 %mul_i_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1070 'dadd' 'distance_1_18' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 109> <Delay = 8.23>
ST_111 : Operation 1071 [4/5] (8.23ns)   --->   "%distance_1_18 = dadd i64 %distance_1_17, i64 %mul_i_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1071 'dadd' 'distance_1_18' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 110> <Delay = 8.23>
ST_112 : Operation 1072 [3/5] (8.23ns)   --->   "%distance_1_18 = dadd i64 %distance_1_17, i64 %mul_i_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1072 'dadd' 'distance_1_18' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 111> <Delay = 8.23>
ST_113 : Operation 1073 [2/5] (8.23ns)   --->   "%distance_1_18 = dadd i64 %distance_1_17, i64 %mul_i_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1073 'dadd' 'distance_1_18' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 112> <Delay = 8.23>
ST_114 : Operation 1074 [1/5] (8.23ns)   --->   "%distance_1_18 = dadd i64 %distance_1_17, i64 %mul_i_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1074 'dadd' 'distance_1_18' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 113> <Delay = 8.23>
ST_115 : Operation 1075 [5/5] (8.23ns)   --->   "%distance_1_19 = dadd i64 %distance_1_18, i64 %mul_i_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1075 'dadd' 'distance_1_19' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 114> <Delay = 8.23>
ST_116 : Operation 1076 [4/5] (8.23ns)   --->   "%distance_1_19 = dadd i64 %distance_1_18, i64 %mul_i_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1076 'dadd' 'distance_1_19' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 115> <Delay = 8.23>
ST_117 : Operation 1077 [3/5] (8.23ns)   --->   "%distance_1_19 = dadd i64 %distance_1_18, i64 %mul_i_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1077 'dadd' 'distance_1_19' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 116> <Delay = 8.23>
ST_118 : Operation 1078 [2/5] (8.23ns)   --->   "%distance_1_19 = dadd i64 %distance_1_18, i64 %mul_i_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1078 'dadd' 'distance_1_19' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 117> <Delay = 8.23>
ST_119 : Operation 1079 [1/5] (8.23ns)   --->   "%distance_1_19 = dadd i64 %distance_1_18, i64 %mul_i_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1079 'dadd' 'distance_1_19' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 118> <Delay = 8.23>
ST_120 : Operation 1080 [5/5] (8.23ns)   --->   "%distance_1_20 = dadd i64 %distance_1_19, i64 %mul_i_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1080 'dadd' 'distance_1_20' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 119> <Delay = 8.23>
ST_121 : Operation 1081 [4/5] (8.23ns)   --->   "%distance_1_20 = dadd i64 %distance_1_19, i64 %mul_i_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1081 'dadd' 'distance_1_20' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 120> <Delay = 8.23>
ST_122 : Operation 1082 [3/5] (8.23ns)   --->   "%distance_1_20 = dadd i64 %distance_1_19, i64 %mul_i_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1082 'dadd' 'distance_1_20' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 121> <Delay = 8.23>
ST_123 : Operation 1083 [2/5] (8.23ns)   --->   "%distance_1_20 = dadd i64 %distance_1_19, i64 %mul_i_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1083 'dadd' 'distance_1_20' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 122> <Delay = 8.23>
ST_124 : Operation 1084 [1/5] (8.23ns)   --->   "%distance_1_20 = dadd i64 %distance_1_19, i64 %mul_i_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1084 'dadd' 'distance_1_20' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 123> <Delay = 8.23>
ST_125 : Operation 1085 [5/5] (8.23ns)   --->   "%distance_1_21 = dadd i64 %distance_1_20, i64 %mul_i_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1085 'dadd' 'distance_1_21' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 124> <Delay = 8.23>
ST_126 : Operation 1086 [4/5] (8.23ns)   --->   "%distance_1_21 = dadd i64 %distance_1_20, i64 %mul_i_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1086 'dadd' 'distance_1_21' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 125> <Delay = 8.23>
ST_127 : Operation 1087 [3/5] (8.23ns)   --->   "%distance_1_21 = dadd i64 %distance_1_20, i64 %mul_i_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1087 'dadd' 'distance_1_21' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 126> <Delay = 8.23>
ST_128 : Operation 1088 [2/5] (8.23ns)   --->   "%distance_1_21 = dadd i64 %distance_1_20, i64 %mul_i_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1088 'dadd' 'distance_1_21' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 127> <Delay = 8.23>
ST_129 : Operation 1089 [1/5] (8.23ns)   --->   "%distance_1_21 = dadd i64 %distance_1_20, i64 %mul_i_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1089 'dadd' 'distance_1_21' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 128> <Delay = 8.23>
ST_130 : Operation 1090 [5/5] (8.23ns)   --->   "%distance_1_22 = dadd i64 %distance_1_21, i64 %mul_i_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1090 'dadd' 'distance_1_22' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 129> <Delay = 8.23>
ST_131 : Operation 1091 [4/5] (8.23ns)   --->   "%distance_1_22 = dadd i64 %distance_1_21, i64 %mul_i_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1091 'dadd' 'distance_1_22' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 130> <Delay = 8.23>
ST_132 : Operation 1092 [3/5] (8.23ns)   --->   "%distance_1_22 = dadd i64 %distance_1_21, i64 %mul_i_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1092 'dadd' 'distance_1_22' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 131> <Delay = 8.23>
ST_133 : Operation 1093 [2/5] (8.23ns)   --->   "%distance_1_22 = dadd i64 %distance_1_21, i64 %mul_i_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1093 'dadd' 'distance_1_22' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 132> <Delay = 8.23>
ST_134 : Operation 1094 [1/5] (8.23ns)   --->   "%distance_1_22 = dadd i64 %distance_1_21, i64 %mul_i_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1094 'dadd' 'distance_1_22' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 133> <Delay = 8.23>
ST_135 : Operation 1095 [5/5] (8.23ns)   --->   "%distance_1_23 = dadd i64 %distance_1_22, i64 %mul_i_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1095 'dadd' 'distance_1_23' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 134> <Delay = 8.23>
ST_136 : Operation 1096 [4/5] (8.23ns)   --->   "%distance_1_23 = dadd i64 %distance_1_22, i64 %mul_i_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1096 'dadd' 'distance_1_23' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 135> <Delay = 8.23>
ST_137 : Operation 1097 [3/5] (8.23ns)   --->   "%distance_1_23 = dadd i64 %distance_1_22, i64 %mul_i_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1097 'dadd' 'distance_1_23' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 136> <Delay = 8.23>
ST_138 : Operation 1098 [2/5] (8.23ns)   --->   "%distance_1_23 = dadd i64 %distance_1_22, i64 %mul_i_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1098 'dadd' 'distance_1_23' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 137> <Delay = 8.23>
ST_139 : Operation 1099 [1/5] (8.23ns)   --->   "%distance_1_23 = dadd i64 %distance_1_22, i64 %mul_i_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1099 'dadd' 'distance_1_23' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 138> <Delay = 8.23>
ST_140 : Operation 1100 [5/5] (8.23ns)   --->   "%distance_1_24 = dadd i64 %distance_1_23, i64 %mul_i_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1100 'dadd' 'distance_1_24' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 139> <Delay = 8.23>
ST_141 : Operation 1101 [4/5] (8.23ns)   --->   "%distance_1_24 = dadd i64 %distance_1_23, i64 %mul_i_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1101 'dadd' 'distance_1_24' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 140> <Delay = 8.23>
ST_142 : Operation 1102 [3/5] (8.23ns)   --->   "%distance_1_24 = dadd i64 %distance_1_23, i64 %mul_i_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1102 'dadd' 'distance_1_24' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 141> <Delay = 8.23>
ST_143 : Operation 1103 [2/5] (8.23ns)   --->   "%distance_1_24 = dadd i64 %distance_1_23, i64 %mul_i_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1103 'dadd' 'distance_1_24' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 142> <Delay = 8.23>
ST_144 : Operation 1104 [1/5] (8.23ns)   --->   "%distance_1_24 = dadd i64 %distance_1_23, i64 %mul_i_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1104 'dadd' 'distance_1_24' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 143> <Delay = 8.23>
ST_145 : Operation 1105 [5/5] (8.23ns)   --->   "%distance_1_25 = dadd i64 %distance_1_24, i64 %mul_i_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1105 'dadd' 'distance_1_25' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 144> <Delay = 8.23>
ST_146 : Operation 1106 [4/5] (8.23ns)   --->   "%distance_1_25 = dadd i64 %distance_1_24, i64 %mul_i_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1106 'dadd' 'distance_1_25' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 145> <Delay = 8.23>
ST_147 : Operation 1107 [3/5] (8.23ns)   --->   "%distance_1_25 = dadd i64 %distance_1_24, i64 %mul_i_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1107 'dadd' 'distance_1_25' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 146> <Delay = 8.23>
ST_148 : Operation 1108 [2/5] (8.23ns)   --->   "%distance_1_25 = dadd i64 %distance_1_24, i64 %mul_i_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1108 'dadd' 'distance_1_25' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 147> <Delay = 8.23>
ST_149 : Operation 1109 [1/5] (8.23ns)   --->   "%distance_1_25 = dadd i64 %distance_1_24, i64 %mul_i_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1109 'dadd' 'distance_1_25' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 148> <Delay = 8.23>
ST_150 : Operation 1110 [5/5] (8.23ns)   --->   "%distance_1_26 = dadd i64 %distance_1_25, i64 %mul_i_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1110 'dadd' 'distance_1_26' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 149> <Delay = 8.23>
ST_151 : Operation 1111 [4/5] (8.23ns)   --->   "%distance_1_26 = dadd i64 %distance_1_25, i64 %mul_i_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1111 'dadd' 'distance_1_26' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 150> <Delay = 8.23>
ST_152 : Operation 1112 [3/5] (8.23ns)   --->   "%distance_1_26 = dadd i64 %distance_1_25, i64 %mul_i_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1112 'dadd' 'distance_1_26' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 151> <Delay = 8.23>
ST_153 : Operation 1113 [2/5] (8.23ns)   --->   "%distance_1_26 = dadd i64 %distance_1_25, i64 %mul_i_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1113 'dadd' 'distance_1_26' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 152> <Delay = 8.23>
ST_154 : Operation 1114 [1/5] (8.23ns)   --->   "%distance_1_26 = dadd i64 %distance_1_25, i64 %mul_i_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1114 'dadd' 'distance_1_26' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 153> <Delay = 8.23>
ST_155 : Operation 1115 [5/5] (8.23ns)   --->   "%distance_1_27 = dadd i64 %distance_1_26, i64 %mul_i_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1115 'dadd' 'distance_1_27' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 154> <Delay = 8.23>
ST_156 : Operation 1116 [4/5] (8.23ns)   --->   "%distance_1_27 = dadd i64 %distance_1_26, i64 %mul_i_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1116 'dadd' 'distance_1_27' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 155> <Delay = 8.23>
ST_157 : Operation 1117 [3/5] (8.23ns)   --->   "%distance_1_27 = dadd i64 %distance_1_26, i64 %mul_i_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1117 'dadd' 'distance_1_27' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 156> <Delay = 8.23>
ST_158 : Operation 1118 [2/5] (8.23ns)   --->   "%distance_1_27 = dadd i64 %distance_1_26, i64 %mul_i_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1118 'dadd' 'distance_1_27' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 157> <Delay = 8.23>
ST_159 : Operation 1119 [1/5] (8.23ns)   --->   "%distance_1_27 = dadd i64 %distance_1_26, i64 %mul_i_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1119 'dadd' 'distance_1_27' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 158> <Delay = 8.23>
ST_160 : Operation 1120 [5/5] (8.23ns)   --->   "%distance_1_28 = dadd i64 %distance_1_27, i64 %mul_i_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1120 'dadd' 'distance_1_28' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 159> <Delay = 8.23>
ST_161 : Operation 1121 [4/5] (8.23ns)   --->   "%distance_1_28 = dadd i64 %distance_1_27, i64 %mul_i_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1121 'dadd' 'distance_1_28' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 160> <Delay = 8.23>
ST_162 : Operation 1122 [3/5] (8.23ns)   --->   "%distance_1_28 = dadd i64 %distance_1_27, i64 %mul_i_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1122 'dadd' 'distance_1_28' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 161> <Delay = 8.23>
ST_163 : Operation 1123 [2/5] (8.23ns)   --->   "%distance_1_28 = dadd i64 %distance_1_27, i64 %mul_i_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1123 'dadd' 'distance_1_28' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 162> <Delay = 8.23>
ST_164 : Operation 1124 [1/5] (8.23ns)   --->   "%distance_1_28 = dadd i64 %distance_1_27, i64 %mul_i_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1124 'dadd' 'distance_1_28' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 163> <Delay = 8.23>
ST_165 : Operation 1125 [5/5] (8.23ns)   --->   "%distance_1_29 = dadd i64 %distance_1_28, i64 %mul_i_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1125 'dadd' 'distance_1_29' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 164> <Delay = 8.23>
ST_166 : Operation 1126 [4/5] (8.23ns)   --->   "%distance_1_29 = dadd i64 %distance_1_28, i64 %mul_i_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1126 'dadd' 'distance_1_29' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 165> <Delay = 8.23>
ST_167 : Operation 1127 [3/5] (8.23ns)   --->   "%distance_1_29 = dadd i64 %distance_1_28, i64 %mul_i_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1127 'dadd' 'distance_1_29' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 166> <Delay = 8.23>
ST_168 : Operation 1128 [2/5] (8.23ns)   --->   "%distance_1_29 = dadd i64 %distance_1_28, i64 %mul_i_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1128 'dadd' 'distance_1_29' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 167> <Delay = 8.23>
ST_169 : Operation 1129 [1/5] (8.23ns)   --->   "%distance_1_29 = dadd i64 %distance_1_28, i64 %mul_i_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1129 'dadd' 'distance_1_29' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 168> <Delay = 8.23>
ST_170 : Operation 1130 [5/5] (8.23ns)   --->   "%distance_1_30 = dadd i64 %distance_1_29, i64 %mul_i_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1130 'dadd' 'distance_1_30' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 169> <Delay = 8.23>
ST_171 : Operation 1131 [4/5] (8.23ns)   --->   "%distance_1_30 = dadd i64 %distance_1_29, i64 %mul_i_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1131 'dadd' 'distance_1_30' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 170> <Delay = 8.23>
ST_172 : Operation 1132 [3/5] (8.23ns)   --->   "%distance_1_30 = dadd i64 %distance_1_29, i64 %mul_i_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1132 'dadd' 'distance_1_30' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 171> <Delay = 8.23>
ST_173 : Operation 1133 [2/5] (8.23ns)   --->   "%distance_1_30 = dadd i64 %distance_1_29, i64 %mul_i_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1133 'dadd' 'distance_1_30' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 172> <Delay = 8.23>
ST_174 : Operation 1134 [1/5] (8.23ns)   --->   "%distance_1_30 = dadd i64 %distance_1_29, i64 %mul_i_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1134 'dadd' 'distance_1_30' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 173> <Delay = 8.23>
ST_175 : Operation 1135 [5/5] (8.23ns)   --->   "%distance_1_31 = dadd i64 %distance_1_30, i64 %mul_i_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1135 'dadd' 'distance_1_31' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 174> <Delay = 8.23>
ST_176 : Operation 1136 [4/5] (8.23ns)   --->   "%distance_1_31 = dadd i64 %distance_1_30, i64 %mul_i_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1136 'dadd' 'distance_1_31' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 175> <Delay = 8.23>
ST_177 : Operation 1137 [3/5] (8.23ns)   --->   "%distance_1_31 = dadd i64 %distance_1_30, i64 %mul_i_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1137 'dadd' 'distance_1_31' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 176> <Delay = 8.23>
ST_178 : Operation 1138 [2/5] (8.23ns)   --->   "%distance_1_31 = dadd i64 %distance_1_30, i64 %mul_i_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1138 'dadd' 'distance_1_31' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 177> <Delay = 8.23>
ST_179 : Operation 1139 [1/5] (8.23ns)   --->   "%distance_1_31 = dadd i64 %distance_1_30, i64 %mul_i_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1139 'dadd' 'distance_1_31' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 178> <Delay = 8.23>
ST_180 : Operation 1140 [5/5] (8.23ns)   --->   "%distance_1_32 = dadd i64 %distance_1_31, i64 %mul_i_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1140 'dadd' 'distance_1_32' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 179> <Delay = 8.23>
ST_181 : Operation 1141 [4/5] (8.23ns)   --->   "%distance_1_32 = dadd i64 %distance_1_31, i64 %mul_i_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1141 'dadd' 'distance_1_32' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 180> <Delay = 8.23>
ST_182 : Operation 1142 [3/5] (8.23ns)   --->   "%distance_1_32 = dadd i64 %distance_1_31, i64 %mul_i_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1142 'dadd' 'distance_1_32' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 181> <Delay = 8.23>
ST_183 : Operation 1143 [2/5] (8.23ns)   --->   "%distance_1_32 = dadd i64 %distance_1_31, i64 %mul_i_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1143 'dadd' 'distance_1_32' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 182> <Delay = 8.23>
ST_184 : Operation 1144 [1/5] (8.23ns)   --->   "%distance_1_32 = dadd i64 %distance_1_31, i64 %mul_i_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1144 'dadd' 'distance_1_32' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 183> <Delay = 8.23>
ST_185 : Operation 1145 [5/5] (8.23ns)   --->   "%distance_1_33 = dadd i64 %distance_1_32, i64 %mul_i_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1145 'dadd' 'distance_1_33' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 184> <Delay = 8.23>
ST_186 : Operation 1146 [4/5] (8.23ns)   --->   "%distance_1_33 = dadd i64 %distance_1_32, i64 %mul_i_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1146 'dadd' 'distance_1_33' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 185> <Delay = 8.23>
ST_187 : Operation 1147 [3/5] (8.23ns)   --->   "%distance_1_33 = dadd i64 %distance_1_32, i64 %mul_i_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1147 'dadd' 'distance_1_33' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 186> <Delay = 8.23>
ST_188 : Operation 1148 [2/5] (8.23ns)   --->   "%distance_1_33 = dadd i64 %distance_1_32, i64 %mul_i_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1148 'dadd' 'distance_1_33' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 187> <Delay = 8.23>
ST_189 : Operation 1149 [1/5] (8.23ns)   --->   "%distance_1_33 = dadd i64 %distance_1_32, i64 %mul_i_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1149 'dadd' 'distance_1_33' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 188> <Delay = 8.23>
ST_190 : Operation 1150 [5/5] (8.23ns)   --->   "%distance_1_34 = dadd i64 %distance_1_33, i64 %mul_i_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1150 'dadd' 'distance_1_34' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 189> <Delay = 8.23>
ST_191 : Operation 1151 [4/5] (8.23ns)   --->   "%distance_1_34 = dadd i64 %distance_1_33, i64 %mul_i_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1151 'dadd' 'distance_1_34' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 190> <Delay = 8.23>
ST_192 : Operation 1152 [3/5] (8.23ns)   --->   "%distance_1_34 = dadd i64 %distance_1_33, i64 %mul_i_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1152 'dadd' 'distance_1_34' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 191> <Delay = 8.23>
ST_193 : Operation 1153 [2/5] (8.23ns)   --->   "%distance_1_34 = dadd i64 %distance_1_33, i64 %mul_i_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1153 'dadd' 'distance_1_34' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 192> <Delay = 8.23>
ST_194 : Operation 1154 [1/5] (8.23ns)   --->   "%distance_1_34 = dadd i64 %distance_1_33, i64 %mul_i_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1154 'dadd' 'distance_1_34' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 195 <SV = 193> <Delay = 8.23>
ST_195 : Operation 1155 [5/5] (8.23ns)   --->   "%distance_1_35 = dadd i64 %distance_1_34, i64 %mul_i_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1155 'dadd' 'distance_1_35' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 194> <Delay = 8.23>
ST_196 : Operation 1156 [4/5] (8.23ns)   --->   "%distance_1_35 = dadd i64 %distance_1_34, i64 %mul_i_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1156 'dadd' 'distance_1_35' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 195> <Delay = 8.23>
ST_197 : Operation 1157 [3/5] (8.23ns)   --->   "%distance_1_35 = dadd i64 %distance_1_34, i64 %mul_i_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1157 'dadd' 'distance_1_35' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 196> <Delay = 8.23>
ST_198 : Operation 1158 [2/5] (8.23ns)   --->   "%distance_1_35 = dadd i64 %distance_1_34, i64 %mul_i_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1158 'dadd' 'distance_1_35' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 197> <Delay = 8.23>
ST_199 : Operation 1159 [1/5] (8.23ns)   --->   "%distance_1_35 = dadd i64 %distance_1_34, i64 %mul_i_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1159 'dadd' 'distance_1_35' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 198> <Delay = 8.23>
ST_200 : Operation 1160 [5/5] (8.23ns)   --->   "%distance_1_36 = dadd i64 %distance_1_35, i64 %mul_i_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1160 'dadd' 'distance_1_36' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 199> <Delay = 8.23>
ST_201 : Operation 1161 [4/5] (8.23ns)   --->   "%distance_1_36 = dadd i64 %distance_1_35, i64 %mul_i_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1161 'dadd' 'distance_1_36' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 200> <Delay = 8.23>
ST_202 : Operation 1162 [3/5] (8.23ns)   --->   "%distance_1_36 = dadd i64 %distance_1_35, i64 %mul_i_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1162 'dadd' 'distance_1_36' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 201> <Delay = 8.23>
ST_203 : Operation 1163 [2/5] (8.23ns)   --->   "%distance_1_36 = dadd i64 %distance_1_35, i64 %mul_i_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1163 'dadd' 'distance_1_36' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 202> <Delay = 8.23>
ST_204 : Operation 1164 [1/5] (8.23ns)   --->   "%distance_1_36 = dadd i64 %distance_1_35, i64 %mul_i_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1164 'dadd' 'distance_1_36' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 203> <Delay = 8.23>
ST_205 : Operation 1165 [5/5] (8.23ns)   --->   "%distance_1_37 = dadd i64 %distance_1_36, i64 %mul_i_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1165 'dadd' 'distance_1_37' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 204> <Delay = 8.23>
ST_206 : Operation 1166 [4/5] (8.23ns)   --->   "%distance_1_37 = dadd i64 %distance_1_36, i64 %mul_i_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1166 'dadd' 'distance_1_37' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 205> <Delay = 8.23>
ST_207 : Operation 1167 [3/5] (8.23ns)   --->   "%distance_1_37 = dadd i64 %distance_1_36, i64 %mul_i_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1167 'dadd' 'distance_1_37' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 206> <Delay = 8.23>
ST_208 : Operation 1168 [2/5] (8.23ns)   --->   "%distance_1_37 = dadd i64 %distance_1_36, i64 %mul_i_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1168 'dadd' 'distance_1_37' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_208 : Operation 1169 [2/2] (3.25ns)   --->   "%best_points_load_1 = load i5 %best_points_addr_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1169 'load' 'best_points_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_208 : Operation 1170 [2/2] (3.25ns)   --->   "%best_points_load_2 = load i5 %best_points_addr_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1170 'load' 'best_points_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>

State 209 <SV = 207> <Delay = 8.71>
ST_209 : Operation 1171 [1/5] (8.23ns)   --->   "%distance_1_37 = dadd i64 %distance_1_36, i64 %mul_i_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1171 'dadd' 'distance_1_37' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1172 [1/2] (3.25ns)   --->   "%best_points_load_1 = load i5 %best_points_addr_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1172 'load' 'best_points_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_209 : Operation 1173 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i64 %best_points_load_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1173 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_1, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1174 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 1175 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i64 %best_points_load_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1175 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 1176 [1/1] (1.88ns)   --->   "%icmp_ln49 = icmp_ne  i11 %tmp, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1176 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1177 [1/1] (2.89ns)   --->   "%icmp_ln49_1 = icmp_eq  i52 %trunc_ln49, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1177 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1178 [2/2] (5.46ns)   --->   "%tmp_1 = fcmp_ogt  i64 %bitcast_ln49, i64 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1178 'dcmp' 'tmp_1' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1179 [1/2] (3.25ns)   --->   "%best_points_load_2 = load i5 %best_points_addr_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1179 'load' 'best_points_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_209 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_2, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1180 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 1181 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = trunc i64 %best_points_load_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1181 'trunc' 'trunc_ln49_1' <Predicate = true> <Delay = 0.00>
ST_209 : Operation 1182 [1/1] (1.88ns)   --->   "%icmp_ln49_2 = icmp_ne  i11 %tmp_2, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1182 'icmp' 'icmp_ln49_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1183 [1/1] (2.89ns)   --->   "%icmp_ln49_3 = icmp_eq  i52 %trunc_ln49_1, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1183 'icmp' 'icmp_ln49_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_209 : Operation 1184 [2/2] (3.25ns)   --->   "%best_points_load_3 = load i5 %best_points_addr_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1184 'load' 'best_points_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_209 : Operation 1185 [2/2] (3.25ns)   --->   "%best_points_load_4 = load i5 %best_points_addr_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1185 'load' 'best_points_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>

State 210 <SV = 208> <Delay = 12.4>
ST_210 : Operation 1186 [5/5] (8.23ns)   --->   "%distance_1_38 = dadd i64 %distance_1_37, i64 %mul_i_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1186 'dadd' 'distance_1_38' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%or_ln49_9 = or i1 %icmp_ln49_1, i1 %icmp_ln49" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1187 'or' 'or_ln49_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1188 [1/2] (5.46ns)   --->   "%tmp_1 = fcmp_ogt  i64 %bitcast_ln49, i64 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1188 'dcmp' 'tmp_1' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%and_ln49 = and i1 %or_ln49_9, i1 %tmp_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1189 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1190 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %and_ln49, i64 %bitcast_ln49, i64 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1190 'select' 'select_ln49' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_210 : Operation 1191 [1/1] (0.00ns)   --->   "%bitcast_ln49_1 = bitcast i64 %best_points_load_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1191 'bitcast' 'bitcast_ln49_1' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1192 [2/2] (5.46ns)   --->   "%tmp_4 = fcmp_ogt  i64 %bitcast_ln49_1, i64 %select_ln49" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1192 'dcmp' 'tmp_4' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1193 [1/2] (3.25ns)   --->   "%best_points_load_3 = load i5 %best_points_addr_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1193 'load' 'best_points_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_210 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_3, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1194 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1195 [1/1] (0.00ns)   --->   "%trunc_ln49_3 = trunc i64 %best_points_load_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1195 'trunc' 'trunc_ln49_3' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1196 [1/1] (1.88ns)   --->   "%icmp_ln49_6 = icmp_ne  i11 %tmp_5, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1196 'icmp' 'icmp_ln49_6' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1197 [1/1] (2.89ns)   --->   "%icmp_ln49_7 = icmp_eq  i52 %trunc_ln49_3, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1197 'icmp' 'icmp_ln49_7' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1198 [1/2] (3.25ns)   --->   "%best_points_load_4 = load i5 %best_points_addr_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1198 'load' 'best_points_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_210 : Operation 1199 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_4, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1199 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1200 [1/1] (0.00ns)   --->   "%trunc_ln49_5 = trunc i64 %best_points_load_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1200 'trunc' 'trunc_ln49_5' <Predicate = true> <Delay = 0.00>
ST_210 : Operation 1201 [1/1] (1.88ns)   --->   "%icmp_ln49_10 = icmp_ne  i11 %tmp_8, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1201 'icmp' 'icmp_ln49_10' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1202 [1/1] (2.89ns)   --->   "%icmp_ln49_11 = icmp_eq  i52 %trunc_ln49_5, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1202 'icmp' 'icmp_ln49_11' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1203 [2/2] (3.25ns)   --->   "%best_points_load_5 = load i5 %best_points_addr_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1203 'load' 'best_points_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_210 : Operation 1204 [2/2] (3.25ns)   --->   "%best_points_load_6 = load i5 %best_points_addr_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1204 'load' 'best_points_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>

State 211 <SV = 209> <Delay = 13.3>
ST_211 : Operation 1205 [4/5] (8.23ns)   --->   "%distance_1_38 = dadd i64 %distance_1_37, i64 %mul_i_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1205 'dadd' 'distance_1_38' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1206 [1/1] (0.00ns)   --->   "%bitcast_ln49_20 = bitcast i64 %select_ln49" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1206 'bitcast' 'bitcast_ln49_20' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1207 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_20, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1207 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1208 [1/1] (0.00ns)   --->   "%trunc_ln49_2 = trunc i64 %bitcast_ln49_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1208 'trunc' 'trunc_ln49_2' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_2)   --->   "%or_ln49_10 = or i1 %icmp_ln49_3, i1 %icmp_ln49_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1209 'or' 'or_ln49_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1210 [1/1] (1.88ns)   --->   "%icmp_ln49_4 = icmp_ne  i11 %tmp_3, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1210 'icmp' 'icmp_ln49_4' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1211 [1/1] (2.89ns)   --->   "%icmp_ln49_5 = icmp_eq  i52 %trunc_ln49_2, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1211 'icmp' 'icmp_ln49_5' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_2)   --->   "%or_ln49_11 = or i1 %icmp_ln49_5, i1 %icmp_ln49_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1212 'or' 'or_ln49_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_2)   --->   "%and_ln49_1 = and i1 %or_ln49_10, i1 %or_ln49_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1213 'and' 'and_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1214 [1/2] (5.46ns)   --->   "%tmp_4 = fcmp_ogt  i64 %bitcast_ln49_1, i64 %select_ln49" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1214 'dcmp' 'tmp_4' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1215 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_2 = and i1 %and_ln49_1, i1 %tmp_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1215 'and' 'and_ln49_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1216 [1/1] (1.48ns)   --->   "%select_ln49_1 = select i1 %and_ln49_2, i64 %bitcast_ln49_1, i64 %select_ln49" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1216 'select' 'select_ln49_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_211 : Operation 1217 [1/1] (0.00ns)   --->   "%bitcast_ln49_2 = bitcast i64 %best_points_load_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1217 'bitcast' 'bitcast_ln49_2' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1218 [2/2] (5.46ns)   --->   "%tmp_7 = fcmp_ogt  i64 %bitcast_ln49_2, i64 %select_ln49_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1218 'dcmp' 'tmp_7' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1219 [1/2] (3.25ns)   --->   "%best_points_load_5 = load i5 %best_points_addr_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1219 'load' 'best_points_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_211 : Operation 1220 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_5, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1220 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1221 [1/1] (0.00ns)   --->   "%trunc_ln49_7 = trunc i64 %best_points_load_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1221 'trunc' 'trunc_ln49_7' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1222 [1/1] (1.88ns)   --->   "%icmp_ln49_14 = icmp_ne  i11 %tmp_10, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1222 'icmp' 'icmp_ln49_14' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1223 [1/1] (2.89ns)   --->   "%icmp_ln49_15 = icmp_eq  i52 %trunc_ln49_7, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1223 'icmp' 'icmp_ln49_15' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1224 [1/2] (3.25ns)   --->   "%best_points_load_6 = load i5 %best_points_addr_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1224 'load' 'best_points_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_211 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_6, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1225 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1226 [1/1] (0.00ns)   --->   "%trunc_ln49_9 = trunc i64 %best_points_load_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1226 'trunc' 'trunc_ln49_9' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1227 [1/1] (1.88ns)   --->   "%icmp_ln49_18 = icmp_ne  i11 %tmp_13, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1227 'icmp' 'icmp_ln49_18' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1228 [1/1] (2.89ns)   --->   "%icmp_ln49_19 = icmp_eq  i52 %trunc_ln49_9, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1228 'icmp' 'icmp_ln49_19' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1229 [2/2] (3.25ns)   --->   "%best_points_load_7 = load i5 %best_points_addr_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1229 'load' 'best_points_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_211 : Operation 1230 [2/2] (3.25ns)   --->   "%best_points_load_8 = load i5 %best_points_addr_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1230 'load' 'best_points_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>

State 212 <SV = 210> <Delay = 13.3>
ST_212 : Operation 1231 [3/5] (8.23ns)   --->   "%distance_1_38 = dadd i64 %distance_1_37, i64 %mul_i_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1231 'dadd' 'distance_1_38' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1232 [1/1] (0.00ns)   --->   "%bitcast_ln49_21 = bitcast i64 %select_ln49_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1232 'bitcast' 'bitcast_ln49_21' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1233 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_21, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1233 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1234 [1/1] (0.00ns)   --->   "%trunc_ln49_4 = trunc i64 %bitcast_ln49_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1234 'trunc' 'trunc_ln49_4' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_4)   --->   "%or_ln49_12 = or i1 %icmp_ln49_7, i1 %icmp_ln49_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1235 'or' 'or_ln49_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1236 [1/1] (1.88ns)   --->   "%icmp_ln49_8 = icmp_ne  i11 %tmp_6, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1236 'icmp' 'icmp_ln49_8' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1237 [1/1] (2.89ns)   --->   "%icmp_ln49_9 = icmp_eq  i52 %trunc_ln49_4, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1237 'icmp' 'icmp_ln49_9' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_4)   --->   "%or_ln49_13 = or i1 %icmp_ln49_9, i1 %icmp_ln49_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1238 'or' 'or_ln49_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_4)   --->   "%and_ln49_3 = and i1 %or_ln49_12, i1 %or_ln49_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1239 'and' 'and_ln49_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1240 [1/2] (5.46ns)   --->   "%tmp_7 = fcmp_ogt  i64 %bitcast_ln49_2, i64 %select_ln49_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1240 'dcmp' 'tmp_7' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1241 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_4 = and i1 %and_ln49_3, i1 %tmp_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1241 'and' 'and_ln49_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1242 [1/1] (1.48ns)   --->   "%select_ln49_2 = select i1 %and_ln49_4, i64 %bitcast_ln49_2, i64 %select_ln49_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1242 'select' 'select_ln49_2' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_212 : Operation 1243 [1/1] (0.00ns)   --->   "%bitcast_ln49_3 = bitcast i64 %best_points_load_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1243 'bitcast' 'bitcast_ln49_3' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1244 [2/2] (5.46ns)   --->   "%tmp_s = fcmp_ogt  i64 %bitcast_ln49_3, i64 %select_ln49_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1244 'dcmp' 'tmp_s' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1245 [1/2] (3.25ns)   --->   "%best_points_load_7 = load i5 %best_points_addr_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1245 'load' 'best_points_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_212 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_7, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1246 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1247 [1/1] (0.00ns)   --->   "%trunc_ln49_11 = trunc i64 %best_points_load_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1247 'trunc' 'trunc_ln49_11' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1248 [1/1] (1.88ns)   --->   "%icmp_ln49_22 = icmp_ne  i11 %tmp_16, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1248 'icmp' 'icmp_ln49_22' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1249 [1/1] (2.89ns)   --->   "%icmp_ln49_23 = icmp_eq  i52 %trunc_ln49_11, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1249 'icmp' 'icmp_ln49_23' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1250 [1/2] (3.25ns)   --->   "%best_points_load_8 = load i5 %best_points_addr_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1250 'load' 'best_points_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_212 : Operation 1251 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_8, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1251 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1252 [1/1] (0.00ns)   --->   "%trunc_ln49_13 = trunc i64 %best_points_load_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1252 'trunc' 'trunc_ln49_13' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1253 [1/1] (1.88ns)   --->   "%icmp_ln49_26 = icmp_ne  i11 %tmp_19, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1253 'icmp' 'icmp_ln49_26' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1254 [1/1] (2.89ns)   --->   "%icmp_ln49_27 = icmp_eq  i52 %trunc_ln49_13, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1254 'icmp' 'icmp_ln49_27' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1255 [2/2] (3.25ns)   --->   "%best_points_load_9 = load i5 %best_points_addr_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1255 'load' 'best_points_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_212 : Operation 1256 [2/2] (3.25ns)   --->   "%best_points_load_10 = load i5 %best_points_addr_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1256 'load' 'best_points_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>

State 213 <SV = 211> <Delay = 13.3>
ST_213 : Operation 1257 [2/5] (8.23ns)   --->   "%distance_1_38 = dadd i64 %distance_1_37, i64 %mul_i_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1257 'dadd' 'distance_1_38' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_5)   --->   "%zext_ln49 = zext i1 %and_ln49_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1258 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1259 [1/1] (0.00ns)   --->   "%bitcast_ln49_22 = bitcast i64 %select_ln49_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1259 'bitcast' 'bitcast_ln49_22' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1260 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_22, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1260 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1261 [1/1] (0.00ns)   --->   "%trunc_ln49_6 = trunc i64 %bitcast_ln49_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1261 'trunc' 'trunc_ln49_6' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_6)   --->   "%or_ln49_14 = or i1 %icmp_ln49_11, i1 %icmp_ln49_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1262 'or' 'or_ln49_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1263 [1/1] (1.88ns)   --->   "%icmp_ln49_12 = icmp_ne  i11 %tmp_9, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1263 'icmp' 'icmp_ln49_12' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1264 [1/1] (2.89ns)   --->   "%icmp_ln49_13 = icmp_eq  i52 %trunc_ln49_6, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1264 'icmp' 'icmp_ln49_13' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_6)   --->   "%or_ln49_15 = or i1 %icmp_ln49_13, i1 %icmp_ln49_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1265 'or' 'or_ln49_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_6)   --->   "%and_ln49_5 = and i1 %or_ln49_14, i1 %or_ln49_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1266 'and' 'and_ln49_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1267 [1/2] (5.46ns)   --->   "%tmp_s = fcmp_ogt  i64 %bitcast_ln49_3, i64 %select_ln49_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1267 'dcmp' 'tmp_s' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1268 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_6 = and i1 %and_ln49_5, i1 %tmp_s" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1268 'and' 'and_ln49_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1269 [1/1] (1.48ns)   --->   "%select_ln49_3 = select i1 %and_ln49_6, i64 %bitcast_ln49_3, i64 %select_ln49_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1269 'select' 'select_ln49_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_213 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_5)   --->   "%select_ln49_4 = select i1 %and_ln49_6, i2 3, i2 2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1270 'select' 'select_ln49_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_213 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_5)   --->   "%or_ln49 = or i1 %and_ln49_6, i1 %and_ln49_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1271 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1272 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49_5 = select i1 %or_ln49, i2 %select_ln49_4, i2 %zext_ln49" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1272 'select' 'select_ln49_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_213 : Operation 1273 [1/1] (0.00ns)   --->   "%bitcast_ln49_4 = bitcast i64 %best_points_load_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1273 'bitcast' 'bitcast_ln49_4' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1274 [2/2] (5.46ns)   --->   "%tmp_12 = fcmp_ogt  i64 %bitcast_ln49_4, i64 %select_ln49_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1274 'dcmp' 'tmp_12' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1275 [1/2] (3.25ns)   --->   "%best_points_load_9 = load i5 %best_points_addr_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1275 'load' 'best_points_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_213 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_9, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1276 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1277 [1/1] (0.00ns)   --->   "%trunc_ln49_15 = trunc i64 %best_points_load_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1277 'trunc' 'trunc_ln49_15' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1278 [1/1] (1.88ns)   --->   "%icmp_ln49_30 = icmp_ne  i11 %tmp_22, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1278 'icmp' 'icmp_ln49_30' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1279 [1/1] (2.89ns)   --->   "%icmp_ln49_31 = icmp_eq  i52 %trunc_ln49_15, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1279 'icmp' 'icmp_ln49_31' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1280 [1/2] (3.25ns)   --->   "%best_points_load_10 = load i5 %best_points_addr_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1280 'load' 'best_points_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_213 : Operation 1281 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_10, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1281 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1282 [1/1] (0.00ns)   --->   "%trunc_ln49_17 = trunc i64 %best_points_load_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1282 'trunc' 'trunc_ln49_17' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1283 [1/1] (1.88ns)   --->   "%icmp_ln49_34 = icmp_ne  i11 %tmp_25, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1283 'icmp' 'icmp_ln49_34' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1284 [1/1] (2.89ns)   --->   "%icmp_ln49_35 = icmp_eq  i52 %trunc_ln49_17, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1284 'icmp' 'icmp_ln49_35' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1285 [2/2] (3.25ns)   --->   "%best_points_load_11 = load i5 %best_points_addr_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1285 'load' 'best_points_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_213 : Operation 1286 [2/2] (3.25ns)   --->   "%best_points_load_12 = load i5 %best_points_addr_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1286 'load' 'best_points_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>

State 214 <SV = 212> <Delay = 13.3>
ST_214 : Operation 1287 [1/5] (8.23ns)   --->   "%distance_1_38 = dadd i64 %distance_1_37, i64 %mul_i_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1287 'dadd' 'distance_1_38' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1288 [1/1] (0.00ns)   --->   "%bitcast_ln49_23 = bitcast i64 %select_ln49_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1288 'bitcast' 'bitcast_ln49_23' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_23, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1289 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 1290 [1/1] (0.00ns)   --->   "%trunc_ln49_8 = trunc i64 %bitcast_ln49_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1290 'trunc' 'trunc_ln49_8' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_8)   --->   "%or_ln49_16 = or i1 %icmp_ln49_15, i1 %icmp_ln49_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1291 'or' 'or_ln49_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1292 [1/1] (1.88ns)   --->   "%icmp_ln49_16 = icmp_ne  i11 %tmp_11, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1292 'icmp' 'icmp_ln49_16' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1293 [1/1] (2.89ns)   --->   "%icmp_ln49_17 = icmp_eq  i52 %trunc_ln49_8, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1293 'icmp' 'icmp_ln49_17' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_8)   --->   "%or_ln49_17 = or i1 %icmp_ln49_17, i1 %icmp_ln49_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1294 'or' 'or_ln49_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1295 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_8)   --->   "%and_ln49_7 = and i1 %or_ln49_16, i1 %or_ln49_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1295 'and' 'and_ln49_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1296 [1/2] (5.46ns)   --->   "%tmp_12 = fcmp_ogt  i64 %bitcast_ln49_4, i64 %select_ln49_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1296 'dcmp' 'tmp_12' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1297 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_8 = and i1 %and_ln49_7, i1 %tmp_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1297 'and' 'and_ln49_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1298 [1/1] (1.48ns)   --->   "%select_ln49_6 = select i1 %and_ln49_8, i64 %bitcast_ln49_4, i64 %select_ln49_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1298 'select' 'select_ln49_6' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_214 : Operation 1299 [1/1] (0.00ns)   --->   "%bitcast_ln49_5 = bitcast i64 %best_points_load_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1299 'bitcast' 'bitcast_ln49_5' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 1300 [2/2] (5.46ns)   --->   "%tmp_15 = fcmp_ogt  i64 %bitcast_ln49_5, i64 %select_ln49_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1300 'dcmp' 'tmp_15' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1301 [1/2] (3.25ns)   --->   "%best_points_load_11 = load i5 %best_points_addr_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1301 'load' 'best_points_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_214 : Operation 1302 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_11, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1302 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 1303 [1/1] (0.00ns)   --->   "%trunc_ln49_19 = trunc i64 %best_points_load_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1303 'trunc' 'trunc_ln49_19' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 1304 [1/1] (1.88ns)   --->   "%icmp_ln49_38 = icmp_ne  i11 %tmp_28, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1304 'icmp' 'icmp_ln49_38' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1305 [1/1] (2.89ns)   --->   "%icmp_ln49_39 = icmp_eq  i52 %trunc_ln49_19, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1305 'icmp' 'icmp_ln49_39' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1306 [1/2] (3.25ns)   --->   "%best_points_load_12 = load i5 %best_points_addr_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1306 'load' 'best_points_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_214 : Operation 1307 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_12, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1307 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 1308 [1/1] (0.00ns)   --->   "%trunc_ln49_21 = trunc i64 %best_points_load_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1308 'trunc' 'trunc_ln49_21' <Predicate = true> <Delay = 0.00>
ST_214 : Operation 1309 [1/1] (1.88ns)   --->   "%icmp_ln49_42 = icmp_ne  i11 %tmp_31, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1309 'icmp' 'icmp_ln49_42' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1310 [1/1] (2.89ns)   --->   "%icmp_ln49_43 = icmp_eq  i52 %trunc_ln49_21, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1310 'icmp' 'icmp_ln49_43' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1311 [2/2] (3.25ns)   --->   "%best_points_load_13 = load i5 %best_points_addr_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1311 'load' 'best_points_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_214 : Operation 1312 [2/2] (3.25ns)   --->   "%best_points_load_14 = load i5 %best_points_addr_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1312 'load' 'best_points_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>

State 215 <SV = 213> <Delay = 13.3>
ST_215 : Operation 1313 [5/5] (8.23ns)   --->   "%distance_1_39 = dadd i64 %distance_1_38, i64 %mul_i_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1313 'dadd' 'distance_1_39' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1314 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_9)   --->   "%zext_ln49_1 = zext i2 %select_ln49_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1314 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1315 [1/1] (0.00ns)   --->   "%bitcast_ln49_24 = bitcast i64 %select_ln49_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1315 'bitcast' 'bitcast_ln49_24' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1316 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_24, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1316 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1317 [1/1] (0.00ns)   --->   "%trunc_ln49_10 = trunc i64 %bitcast_ln49_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1317 'trunc' 'trunc_ln49_10' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1318 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_10)   --->   "%or_ln49_18 = or i1 %icmp_ln49_19, i1 %icmp_ln49_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1318 'or' 'or_ln49_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1319 [1/1] (1.88ns)   --->   "%icmp_ln49_20 = icmp_ne  i11 %tmp_14, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1319 'icmp' 'icmp_ln49_20' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1320 [1/1] (2.89ns)   --->   "%icmp_ln49_21 = icmp_eq  i52 %trunc_ln49_10, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1320 'icmp' 'icmp_ln49_21' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_10)   --->   "%or_ln49_19 = or i1 %icmp_ln49_21, i1 %icmp_ln49_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1321 'or' 'or_ln49_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_10)   --->   "%and_ln49_9 = and i1 %or_ln49_18, i1 %or_ln49_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1322 'and' 'and_ln49_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1323 [1/2] (5.46ns)   --->   "%tmp_15 = fcmp_ogt  i64 %bitcast_ln49_5, i64 %select_ln49_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1323 'dcmp' 'tmp_15' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1324 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_10 = and i1 %and_ln49_9, i1 %tmp_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1324 'and' 'and_ln49_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1325 [1/1] (1.48ns)   --->   "%select_ln49_7 = select i1 %and_ln49_10, i64 %bitcast_ln49_5, i64 %select_ln49_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1325 'select' 'select_ln49_7' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_215 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_9)   --->   "%select_ln49_8 = select i1 %and_ln49_10, i3 5, i3 4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1326 'select' 'select_ln49_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_215 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_9)   --->   "%or_ln49_1 = or i1 %and_ln49_10, i1 %and_ln49_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1327 'or' 'or_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1328 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln49_9 = select i1 %or_ln49_1, i3 %select_ln49_8, i3 %zext_ln49_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1328 'select' 'select_ln49_9' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_215 : Operation 1329 [1/1] (0.00ns)   --->   "%bitcast_ln49_6 = bitcast i64 %best_points_load_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1329 'bitcast' 'bitcast_ln49_6' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1330 [2/2] (5.46ns)   --->   "%tmp_18 = fcmp_ogt  i64 %bitcast_ln49_6, i64 %select_ln49_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1330 'dcmp' 'tmp_18' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1331 [1/2] (3.25ns)   --->   "%best_points_load_13 = load i5 %best_points_addr_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1331 'load' 'best_points_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_215 : Operation 1332 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_13, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1332 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1333 [1/1] (0.00ns)   --->   "%trunc_ln49_23 = trunc i64 %best_points_load_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1333 'trunc' 'trunc_ln49_23' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1334 [1/1] (1.88ns)   --->   "%icmp_ln49_46 = icmp_ne  i11 %tmp_34, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1334 'icmp' 'icmp_ln49_46' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1335 [1/1] (2.89ns)   --->   "%icmp_ln49_47 = icmp_eq  i52 %trunc_ln49_23, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1335 'icmp' 'icmp_ln49_47' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1336 [1/2] (3.25ns)   --->   "%best_points_load_14 = load i5 %best_points_addr_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1336 'load' 'best_points_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_215 : Operation 1337 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_14, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1337 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1338 [1/1] (0.00ns)   --->   "%trunc_ln49_25 = trunc i64 %best_points_load_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1338 'trunc' 'trunc_ln49_25' <Predicate = true> <Delay = 0.00>
ST_215 : Operation 1339 [1/1] (1.88ns)   --->   "%icmp_ln49_50 = icmp_ne  i11 %tmp_37, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1339 'icmp' 'icmp_ln49_50' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1340 [1/1] (2.89ns)   --->   "%icmp_ln49_51 = icmp_eq  i52 %trunc_ln49_25, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1340 'icmp' 'icmp_ln49_51' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1341 [2/2] (3.25ns)   --->   "%best_points_load_15 = load i5 %best_points_addr_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1341 'load' 'best_points_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_215 : Operation 1342 [2/2] (3.25ns)   --->   "%best_points_load_16 = load i5 %best_points_addr_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1342 'load' 'best_points_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>

State 216 <SV = 214> <Delay = 13.3>
ST_216 : Operation 1343 [4/5] (8.23ns)   --->   "%distance_1_39 = dadd i64 %distance_1_38, i64 %mul_i_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1343 'dadd' 'distance_1_39' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1344 [1/1] (0.00ns)   --->   "%bitcast_ln49_25 = bitcast i64 %select_ln49_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1344 'bitcast' 'bitcast_ln49_25' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1345 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_25, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1345 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1346 [1/1] (0.00ns)   --->   "%trunc_ln49_12 = trunc i64 %bitcast_ln49_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1346 'trunc' 'trunc_ln49_12' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_12)   --->   "%or_ln49_20 = or i1 %icmp_ln49_23, i1 %icmp_ln49_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1347 'or' 'or_ln49_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1348 [1/1] (1.88ns)   --->   "%icmp_ln49_24 = icmp_ne  i11 %tmp_17, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1348 'icmp' 'icmp_ln49_24' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1349 [1/1] (2.89ns)   --->   "%icmp_ln49_25 = icmp_eq  i52 %trunc_ln49_12, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1349 'icmp' 'icmp_ln49_25' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_12)   --->   "%or_ln49_21 = or i1 %icmp_ln49_25, i1 %icmp_ln49_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1350 'or' 'or_ln49_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_12)   --->   "%and_ln49_11 = and i1 %or_ln49_20, i1 %or_ln49_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1351 'and' 'and_ln49_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1352 [1/2] (5.46ns)   --->   "%tmp_18 = fcmp_ogt  i64 %bitcast_ln49_6, i64 %select_ln49_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1352 'dcmp' 'tmp_18' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1353 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_12 = and i1 %and_ln49_11, i1 %tmp_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1353 'and' 'and_ln49_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1354 [1/1] (1.48ns)   --->   "%select_ln49_10 = select i1 %and_ln49_12, i64 %bitcast_ln49_6, i64 %select_ln49_7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1354 'select' 'select_ln49_10' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_216 : Operation 1355 [1/1] (0.00ns)   --->   "%bitcast_ln49_7 = bitcast i64 %best_points_load_8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1355 'bitcast' 'bitcast_ln49_7' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1356 [2/2] (5.46ns)   --->   "%tmp_21 = fcmp_ogt  i64 %bitcast_ln49_7, i64 %select_ln49_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1356 'dcmp' 'tmp_21' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1357 [1/2] (3.25ns)   --->   "%best_points_load_15 = load i5 %best_points_addr_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1357 'load' 'best_points_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_216 : Operation 1358 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_15, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1358 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1359 [1/1] (0.00ns)   --->   "%trunc_ln49_27 = trunc i64 %best_points_load_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1359 'trunc' 'trunc_ln49_27' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1360 [1/1] (1.88ns)   --->   "%icmp_ln49_54 = icmp_ne  i11 %tmp_40, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1360 'icmp' 'icmp_ln49_54' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1361 [1/1] (2.89ns)   --->   "%icmp_ln49_55 = icmp_eq  i52 %trunc_ln49_27, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1361 'icmp' 'icmp_ln49_55' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1362 [1/2] (3.25ns)   --->   "%best_points_load_16 = load i5 %best_points_addr_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1362 'load' 'best_points_load_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_216 : Operation 1363 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_16, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1363 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1364 [1/1] (0.00ns)   --->   "%trunc_ln49_29 = trunc i64 %best_points_load_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1364 'trunc' 'trunc_ln49_29' <Predicate = true> <Delay = 0.00>
ST_216 : Operation 1365 [1/1] (1.88ns)   --->   "%icmp_ln49_58 = icmp_ne  i11 %tmp_43, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1365 'icmp' 'icmp_ln49_58' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1366 [1/1] (2.89ns)   --->   "%icmp_ln49_59 = icmp_eq  i52 %trunc_ln49_29, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1366 'icmp' 'icmp_ln49_59' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1367 [2/2] (3.25ns)   --->   "%best_points_load_17 = load i5 %best_points_addr_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1367 'load' 'best_points_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_216 : Operation 1368 [2/2] (3.25ns)   --->   "%best_points_load_18 = load i5 %best_points_addr_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1368 'load' 'best_points_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>

State 217 <SV = 215> <Delay = 13.3>
ST_217 : Operation 1369 [3/5] (8.23ns)   --->   "%distance_1_39 = dadd i64 %distance_1_38, i64 %mul_i_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1369 'dadd' 'distance_1_39' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1370 [1/1] (0.00ns)   --->   "%bitcast_ln49_26 = bitcast i64 %select_ln49_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1370 'bitcast' 'bitcast_ln49_26' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1371 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_26, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1371 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1372 [1/1] (0.00ns)   --->   "%trunc_ln49_14 = trunc i64 %bitcast_ln49_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1372 'trunc' 'trunc_ln49_14' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_14)   --->   "%or_ln49_22 = or i1 %icmp_ln49_27, i1 %icmp_ln49_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1373 'or' 'or_ln49_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1374 [1/1] (1.88ns)   --->   "%icmp_ln49_28 = icmp_ne  i11 %tmp_20, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1374 'icmp' 'icmp_ln49_28' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1375 [1/1] (2.89ns)   --->   "%icmp_ln49_29 = icmp_eq  i52 %trunc_ln49_14, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1375 'icmp' 'icmp_ln49_29' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_14)   --->   "%or_ln49_23 = or i1 %icmp_ln49_29, i1 %icmp_ln49_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1376 'or' 'or_ln49_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_14)   --->   "%and_ln49_13 = and i1 %or_ln49_22, i1 %or_ln49_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1377 'and' 'and_ln49_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1378 [1/2] (5.46ns)   --->   "%tmp_21 = fcmp_ogt  i64 %bitcast_ln49_7, i64 %select_ln49_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1378 'dcmp' 'tmp_21' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1379 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_14 = and i1 %and_ln49_13, i1 %tmp_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1379 'and' 'and_ln49_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1380 [1/1] (1.48ns)   --->   "%select_ln49_11 = select i1 %and_ln49_14, i64 %bitcast_ln49_7, i64 %select_ln49_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1380 'select' 'select_ln49_11' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_217 : Operation 1381 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_13)   --->   "%select_ln49_12 = select i1 %and_ln49_14, i3 7, i3 6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1381 'select' 'select_ln49_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_217 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_13)   --->   "%or_ln49_2 = or i1 %and_ln49_14, i1 %and_ln49_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1382 'or' 'or_ln49_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1383 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49_13 = select i1 %or_ln49_2, i3 %select_ln49_12, i3 %select_ln49_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1383 'select' 'select_ln49_13' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_217 : Operation 1384 [1/1] (0.00ns)   --->   "%bitcast_ln49_8 = bitcast i64 %best_points_load_9" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1384 'bitcast' 'bitcast_ln49_8' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1385 [2/2] (5.46ns)   --->   "%tmp_24 = fcmp_ogt  i64 %bitcast_ln49_8, i64 %select_ln49_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1385 'dcmp' 'tmp_24' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1386 [1/2] (3.25ns)   --->   "%best_points_load_17 = load i5 %best_points_addr_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1386 'load' 'best_points_load_17' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_217 : Operation 1387 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_17, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1387 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1388 [1/1] (0.00ns)   --->   "%trunc_ln49_31 = trunc i64 %best_points_load_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1388 'trunc' 'trunc_ln49_31' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1389 [1/1] (1.88ns)   --->   "%icmp_ln49_62 = icmp_ne  i11 %tmp_46, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1389 'icmp' 'icmp_ln49_62' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1390 [1/1] (2.89ns)   --->   "%icmp_ln49_63 = icmp_eq  i52 %trunc_ln49_31, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1390 'icmp' 'icmp_ln49_63' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1391 [1/2] (3.25ns)   --->   "%best_points_load_18 = load i5 %best_points_addr_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1391 'load' 'best_points_load_18' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_217 : Operation 1392 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_18, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1392 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1393 [1/1] (0.00ns)   --->   "%trunc_ln49_33 = trunc i64 %best_points_load_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1393 'trunc' 'trunc_ln49_33' <Predicate = true> <Delay = 0.00>
ST_217 : Operation 1394 [1/1] (1.88ns)   --->   "%icmp_ln49_66 = icmp_ne  i11 %tmp_49, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1394 'icmp' 'icmp_ln49_66' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1395 [1/1] (2.89ns)   --->   "%icmp_ln49_67 = icmp_eq  i52 %trunc_ln49_33, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1395 'icmp' 'icmp_ln49_67' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1396 [2/2] (3.25ns)   --->   "%best_points_load_19 = load i5 %best_points_addr_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1396 'load' 'best_points_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_217 : Operation 1397 [2/2] (3.25ns)   --->   "%best_points_load_20 = load i5 %best_points_addr_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1397 'load' 'best_points_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>

State 218 <SV = 216> <Delay = 13.3>
ST_218 : Operation 1398 [2/5] (8.23ns)   --->   "%distance_1_39 = dadd i64 %distance_1_38, i64 %mul_i_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1398 'dadd' 'distance_1_39' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1399 [1/1] (0.00ns)   --->   "%bitcast_ln49_27 = bitcast i64 %select_ln49_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1399 'bitcast' 'bitcast_ln49_27' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1400 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_27, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1400 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1401 [1/1] (0.00ns)   --->   "%trunc_ln49_16 = trunc i64 %bitcast_ln49_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1401 'trunc' 'trunc_ln49_16' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_16)   --->   "%or_ln49_24 = or i1 %icmp_ln49_31, i1 %icmp_ln49_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1402 'or' 'or_ln49_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1403 [1/1] (1.88ns)   --->   "%icmp_ln49_32 = icmp_ne  i11 %tmp_23, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1403 'icmp' 'icmp_ln49_32' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1404 [1/1] (2.89ns)   --->   "%icmp_ln49_33 = icmp_eq  i52 %trunc_ln49_16, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1404 'icmp' 'icmp_ln49_33' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_16)   --->   "%or_ln49_25 = or i1 %icmp_ln49_33, i1 %icmp_ln49_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1405 'or' 'or_ln49_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_16)   --->   "%and_ln49_15 = and i1 %or_ln49_24, i1 %or_ln49_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1406 'and' 'and_ln49_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1407 [1/2] (5.46ns)   --->   "%tmp_24 = fcmp_ogt  i64 %bitcast_ln49_8, i64 %select_ln49_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1407 'dcmp' 'tmp_24' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1408 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_16 = and i1 %and_ln49_15, i1 %tmp_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1408 'and' 'and_ln49_16' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1409 [1/1] (1.48ns)   --->   "%select_ln49_14 = select i1 %and_ln49_16, i64 %bitcast_ln49_8, i64 %select_ln49_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1409 'select' 'select_ln49_14' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_218 : Operation 1410 [1/1] (0.00ns)   --->   "%bitcast_ln49_9 = bitcast i64 %best_points_load_10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1410 'bitcast' 'bitcast_ln49_9' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1411 [2/2] (5.46ns)   --->   "%tmp_27 = fcmp_ogt  i64 %bitcast_ln49_9, i64 %select_ln49_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1411 'dcmp' 'tmp_27' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1412 [1/2] (3.25ns)   --->   "%best_points_load_19 = load i5 %best_points_addr_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1412 'load' 'best_points_load_19' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_218 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_19, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1413 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1414 [1/1] (0.00ns)   --->   "%trunc_ln49_35 = trunc i64 %best_points_load_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1414 'trunc' 'trunc_ln49_35' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1415 [1/1] (1.88ns)   --->   "%icmp_ln49_70 = icmp_ne  i11 %tmp_52, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1415 'icmp' 'icmp_ln49_70' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1416 [1/1] (2.89ns)   --->   "%icmp_ln49_71 = icmp_eq  i52 %trunc_ln49_35, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1416 'icmp' 'icmp_ln49_71' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1417 [1/2] (3.25ns)   --->   "%best_points_load_20 = load i5 %best_points_addr_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1417 'load' 'best_points_load_20' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_218 : Operation 1418 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %best_points_load_20, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1418 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1419 [1/1] (0.00ns)   --->   "%trunc_ln49_37 = trunc i64 %best_points_load_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1419 'trunc' 'trunc_ln49_37' <Predicate = true> <Delay = 0.00>
ST_218 : Operation 1420 [1/1] (1.88ns)   --->   "%icmp_ln49_74 = icmp_ne  i11 %tmp_55, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1420 'icmp' 'icmp_ln49_74' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_218 : Operation 1421 [1/1] (2.89ns)   --->   "%icmp_ln49_75 = icmp_eq  i52 %trunc_ln49_37, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1421 'icmp' 'icmp_ln49_75' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 217> <Delay = 13.3>
ST_219 : Operation 1422 [1/5] (8.23ns)   --->   "%distance_1_39 = dadd i64 %distance_1_38, i64 %mul_i_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1422 'dadd' 'distance_1_39' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_17)   --->   "%zext_ln49_2 = zext i3 %select_ln49_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1423 'zext' 'zext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1424 [1/1] (0.00ns)   --->   "%bitcast_ln49_28 = bitcast i64 %select_ln49_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1424 'bitcast' 'bitcast_ln49_28' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1425 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_28, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1425 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1426 [1/1] (0.00ns)   --->   "%trunc_ln49_18 = trunc i64 %bitcast_ln49_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1426 'trunc' 'trunc_ln49_18' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_18)   --->   "%or_ln49_26 = or i1 %icmp_ln49_35, i1 %icmp_ln49_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1427 'or' 'or_ln49_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1428 [1/1] (1.88ns)   --->   "%icmp_ln49_36 = icmp_ne  i11 %tmp_26, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1428 'icmp' 'icmp_ln49_36' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1429 [1/1] (2.89ns)   --->   "%icmp_ln49_37 = icmp_eq  i52 %trunc_ln49_18, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1429 'icmp' 'icmp_ln49_37' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_18)   --->   "%or_ln49_27 = or i1 %icmp_ln49_37, i1 %icmp_ln49_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1430 'or' 'or_ln49_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_18)   --->   "%and_ln49_17 = and i1 %or_ln49_26, i1 %or_ln49_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1431 'and' 'and_ln49_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1432 [1/2] (5.46ns)   --->   "%tmp_27 = fcmp_ogt  i64 %bitcast_ln49_9, i64 %select_ln49_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1432 'dcmp' 'tmp_27' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1433 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_18 = and i1 %and_ln49_17, i1 %tmp_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1433 'and' 'and_ln49_18' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1434 [1/1] (1.48ns)   --->   "%select_ln49_15 = select i1 %and_ln49_18, i64 %bitcast_ln49_9, i64 %select_ln49_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1434 'select' 'select_ln49_15' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_219 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_17)   --->   "%select_ln49_16 = select i1 %and_ln49_18, i4 9, i4 8" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1435 'select' 'select_ln49_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_219 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_17)   --->   "%or_ln49_3 = or i1 %and_ln49_18, i1 %and_ln49_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1436 'or' 'or_ln49_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_219 : Operation 1437 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln49_17 = select i1 %or_ln49_3, i4 %select_ln49_16, i4 %zext_ln49_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1437 'select' 'select_ln49_17' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_219 : Operation 1438 [1/1] (0.00ns)   --->   "%bitcast_ln49_10 = bitcast i64 %best_points_load_11" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1438 'bitcast' 'bitcast_ln49_10' <Predicate = true> <Delay = 0.00>
ST_219 : Operation 1439 [2/2] (5.46ns)   --->   "%tmp_30 = fcmp_ogt  i64 %bitcast_ln49_10, i64 %select_ln49_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1439 'dcmp' 'tmp_30' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 218> <Delay = 13.3>
ST_220 : Operation 1440 [5/5] (8.23ns)   --->   "%distance_1_40 = dadd i64 %distance_1_39, i64 %mul_i_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1440 'dadd' 'distance_1_40' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1441 [1/1] (0.00ns)   --->   "%bitcast_ln49_29 = bitcast i64 %select_ln49_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1441 'bitcast' 'bitcast_ln49_29' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 1442 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_29, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1442 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 1443 [1/1] (0.00ns)   --->   "%trunc_ln49_20 = trunc i64 %bitcast_ln49_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1443 'trunc' 'trunc_ln49_20' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_20)   --->   "%or_ln49_28 = or i1 %icmp_ln49_39, i1 %icmp_ln49_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1444 'or' 'or_ln49_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1445 [1/1] (1.88ns)   --->   "%icmp_ln49_40 = icmp_ne  i11 %tmp_29, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1445 'icmp' 'icmp_ln49_40' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1446 [1/1] (2.89ns)   --->   "%icmp_ln49_41 = icmp_eq  i52 %trunc_ln49_20, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1446 'icmp' 'icmp_ln49_41' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_20)   --->   "%or_ln49_29 = or i1 %icmp_ln49_41, i1 %icmp_ln49_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1447 'or' 'or_ln49_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_20)   --->   "%and_ln49_19 = and i1 %or_ln49_28, i1 %or_ln49_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1448 'and' 'and_ln49_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1449 [1/2] (5.46ns)   --->   "%tmp_30 = fcmp_ogt  i64 %bitcast_ln49_10, i64 %select_ln49_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1449 'dcmp' 'tmp_30' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1450 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_20 = and i1 %and_ln49_19, i1 %tmp_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1450 'and' 'and_ln49_20' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1451 [1/1] (1.48ns)   --->   "%select_ln49_18 = select i1 %and_ln49_20, i64 %bitcast_ln49_10, i64 %select_ln49_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1451 'select' 'select_ln49_18' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_220 : Operation 1452 [1/1] (0.00ns)   --->   "%bitcast_ln49_11 = bitcast i64 %best_points_load_12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1452 'bitcast' 'bitcast_ln49_11' <Predicate = true> <Delay = 0.00>
ST_220 : Operation 1453 [2/2] (5.46ns)   --->   "%tmp_33 = fcmp_ogt  i64 %bitcast_ln49_11, i64 %select_ln49_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1453 'dcmp' 'tmp_33' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 219> <Delay = 13.3>
ST_221 : Operation 1454 [4/5] (8.23ns)   --->   "%distance_1_40 = dadd i64 %distance_1_39, i64 %mul_i_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1454 'dadd' 'distance_1_40' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1455 [1/1] (0.00ns)   --->   "%bitcast_ln49_30 = bitcast i64 %select_ln49_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1455 'bitcast' 'bitcast_ln49_30' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1456 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_30, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1456 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1457 [1/1] (0.00ns)   --->   "%trunc_ln49_22 = trunc i64 %bitcast_ln49_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1457 'trunc' 'trunc_ln49_22' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_22)   --->   "%or_ln49_30 = or i1 %icmp_ln49_43, i1 %icmp_ln49_42" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1458 'or' 'or_ln49_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1459 [1/1] (1.88ns)   --->   "%icmp_ln49_44 = icmp_ne  i11 %tmp_32, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1459 'icmp' 'icmp_ln49_44' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1460 [1/1] (2.89ns)   --->   "%icmp_ln49_45 = icmp_eq  i52 %trunc_ln49_22, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1460 'icmp' 'icmp_ln49_45' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_22)   --->   "%or_ln49_31 = or i1 %icmp_ln49_45, i1 %icmp_ln49_44" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1461 'or' 'or_ln49_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1462 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_22)   --->   "%and_ln49_21 = and i1 %or_ln49_30, i1 %or_ln49_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1462 'and' 'and_ln49_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1463 [1/2] (5.46ns)   --->   "%tmp_33 = fcmp_ogt  i64 %bitcast_ln49_11, i64 %select_ln49_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1463 'dcmp' 'tmp_33' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1464 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_22 = and i1 %and_ln49_21, i1 %tmp_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1464 'and' 'and_ln49_22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1465 [1/1] (1.48ns)   --->   "%select_ln49_19 = select i1 %and_ln49_22, i64 %bitcast_ln49_11, i64 %select_ln49_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1465 'select' 'select_ln49_19' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_221 : Operation 1466 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_21)   --->   "%select_ln49_20 = select i1 %and_ln49_22, i4 11, i4 10" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1466 'select' 'select_ln49_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_221 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_21)   --->   "%or_ln49_4 = or i1 %and_ln49_22, i1 %and_ln49_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1467 'or' 'or_ln49_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1468 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln49_21 = select i1 %or_ln49_4, i4 %select_ln49_20, i4 %select_ln49_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1468 'select' 'select_ln49_21' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_221 : Operation 1469 [1/1] (0.00ns)   --->   "%bitcast_ln49_12 = bitcast i64 %best_points_load_13" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1469 'bitcast' 'bitcast_ln49_12' <Predicate = true> <Delay = 0.00>
ST_221 : Operation 1470 [2/2] (5.46ns)   --->   "%tmp_36 = fcmp_ogt  i64 %bitcast_ln49_12, i64 %select_ln49_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1470 'dcmp' 'tmp_36' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 220> <Delay = 13.3>
ST_222 : Operation 1471 [3/5] (8.23ns)   --->   "%distance_1_40 = dadd i64 %distance_1_39, i64 %mul_i_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1471 'dadd' 'distance_1_40' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1472 [1/1] (0.00ns)   --->   "%bitcast_ln49_31 = bitcast i64 %select_ln49_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1472 'bitcast' 'bitcast_ln49_31' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1473 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_31, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1473 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1474 [1/1] (0.00ns)   --->   "%trunc_ln49_24 = trunc i64 %bitcast_ln49_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1474 'trunc' 'trunc_ln49_24' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_24)   --->   "%or_ln49_32 = or i1 %icmp_ln49_47, i1 %icmp_ln49_46" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1475 'or' 'or_ln49_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1476 [1/1] (1.88ns)   --->   "%icmp_ln49_48 = icmp_ne  i11 %tmp_35, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1476 'icmp' 'icmp_ln49_48' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1477 [1/1] (2.89ns)   --->   "%icmp_ln49_49 = icmp_eq  i52 %trunc_ln49_24, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1477 'icmp' 'icmp_ln49_49' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_24)   --->   "%or_ln49_33 = or i1 %icmp_ln49_49, i1 %icmp_ln49_48" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1478 'or' 'or_ln49_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_24)   --->   "%and_ln49_23 = and i1 %or_ln49_32, i1 %or_ln49_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1479 'and' 'and_ln49_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1480 [1/2] (5.46ns)   --->   "%tmp_36 = fcmp_ogt  i64 %bitcast_ln49_12, i64 %select_ln49_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1480 'dcmp' 'tmp_36' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1481 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_24 = and i1 %and_ln49_23, i1 %tmp_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1481 'and' 'and_ln49_24' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1482 [1/1] (1.48ns)   --->   "%select_ln49_22 = select i1 %and_ln49_24, i64 %bitcast_ln49_12, i64 %select_ln49_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1482 'select' 'select_ln49_22' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_222 : Operation 1483 [1/1] (0.00ns)   --->   "%bitcast_ln49_13 = bitcast i64 %best_points_load_14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1483 'bitcast' 'bitcast_ln49_13' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1484 [2/2] (5.46ns)   --->   "%tmp_39 = fcmp_ogt  i64 %bitcast_ln49_13, i64 %select_ln49_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1484 'dcmp' 'tmp_39' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 221> <Delay = 13.3>
ST_223 : Operation 1485 [2/5] (8.23ns)   --->   "%distance_1_40 = dadd i64 %distance_1_39, i64 %mul_i_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1485 'dadd' 'distance_1_40' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1486 [1/1] (0.00ns)   --->   "%bitcast_ln49_32 = bitcast i64 %select_ln49_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1486 'bitcast' 'bitcast_ln49_32' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1487 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_32, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1487 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1488 [1/1] (0.00ns)   --->   "%trunc_ln49_26 = trunc i64 %bitcast_ln49_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1488 'trunc' 'trunc_ln49_26' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1489 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_26)   --->   "%or_ln49_34 = or i1 %icmp_ln49_51, i1 %icmp_ln49_50" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1489 'or' 'or_ln49_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1490 [1/1] (1.88ns)   --->   "%icmp_ln49_52 = icmp_ne  i11 %tmp_38, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1490 'icmp' 'icmp_ln49_52' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1491 [1/1] (2.89ns)   --->   "%icmp_ln49_53 = icmp_eq  i52 %trunc_ln49_26, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1491 'icmp' 'icmp_ln49_53' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_26)   --->   "%or_ln49_35 = or i1 %icmp_ln49_53, i1 %icmp_ln49_52" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1492 'or' 'or_ln49_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_26)   --->   "%and_ln49_25 = and i1 %or_ln49_34, i1 %or_ln49_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1493 'and' 'and_ln49_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1494 [1/2] (5.46ns)   --->   "%tmp_39 = fcmp_ogt  i64 %bitcast_ln49_13, i64 %select_ln49_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1494 'dcmp' 'tmp_39' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1495 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_26 = and i1 %and_ln49_25, i1 %tmp_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1495 'and' 'and_ln49_26' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1496 [1/1] (1.48ns)   --->   "%select_ln49_23 = select i1 %and_ln49_26, i64 %bitcast_ln49_13, i64 %select_ln49_22" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1496 'select' 'select_ln49_23' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_25)   --->   "%select_ln49_24 = select i1 %and_ln49_26, i4 13, i4 12" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1497 'select' 'select_ln49_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_25)   --->   "%or_ln49_5 = or i1 %and_ln49_26, i1 %and_ln49_24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1498 'or' 'or_ln49_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1499 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln49_25 = select i1 %or_ln49_5, i4 %select_ln49_24, i4 %select_ln49_21" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1499 'select' 'select_ln49_25' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_223 : Operation 1500 [1/1] (0.00ns)   --->   "%bitcast_ln49_14 = bitcast i64 %best_points_load_15" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1500 'bitcast' 'bitcast_ln49_14' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1501 [2/2] (5.46ns)   --->   "%tmp_42 = fcmp_ogt  i64 %bitcast_ln49_14, i64 %select_ln49_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1501 'dcmp' 'tmp_42' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 222> <Delay = 13.3>
ST_224 : Operation 1502 [1/5] (8.23ns)   --->   "%distance_1_40 = dadd i64 %distance_1_39, i64 %mul_i_40" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1502 'dadd' 'distance_1_40' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1503 [1/1] (0.00ns)   --->   "%bitcast_ln49_33 = bitcast i64 %select_ln49_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1503 'bitcast' 'bitcast_ln49_33' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1504 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_33, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1504 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1505 [1/1] (0.00ns)   --->   "%trunc_ln49_28 = trunc i64 %bitcast_ln49_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1505 'trunc' 'trunc_ln49_28' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_28)   --->   "%or_ln49_36 = or i1 %icmp_ln49_55, i1 %icmp_ln49_54" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1506 'or' 'or_ln49_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1507 [1/1] (1.88ns)   --->   "%icmp_ln49_56 = icmp_ne  i11 %tmp_41, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1507 'icmp' 'icmp_ln49_56' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1508 [1/1] (2.89ns)   --->   "%icmp_ln49_57 = icmp_eq  i52 %trunc_ln49_28, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1508 'icmp' 'icmp_ln49_57' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_28)   --->   "%or_ln49_37 = or i1 %icmp_ln49_57, i1 %icmp_ln49_56" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1509 'or' 'or_ln49_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_28)   --->   "%and_ln49_27 = and i1 %or_ln49_36, i1 %or_ln49_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1510 'and' 'and_ln49_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1511 [1/2] (5.46ns)   --->   "%tmp_42 = fcmp_ogt  i64 %bitcast_ln49_14, i64 %select_ln49_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1511 'dcmp' 'tmp_42' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1512 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_28 = and i1 %and_ln49_27, i1 %tmp_42" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1512 'and' 'and_ln49_28' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1513 [1/1] (1.48ns)   --->   "%select_ln49_26 = select i1 %and_ln49_28, i64 %bitcast_ln49_14, i64 %select_ln49_23" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1513 'select' 'select_ln49_26' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_224 : Operation 1514 [1/1] (0.00ns)   --->   "%bitcast_ln49_15 = bitcast i64 %best_points_load_16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1514 'bitcast' 'bitcast_ln49_15' <Predicate = true> <Delay = 0.00>
ST_224 : Operation 1515 [2/2] (5.46ns)   --->   "%tmp_45 = fcmp_ogt  i64 %bitcast_ln49_15, i64 %select_ln49_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1515 'dcmp' 'tmp_45' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 223> <Delay = 13.3>
ST_225 : Operation 1516 [5/5] (8.23ns)   --->   "%distance_1_41 = dadd i64 %distance_1_40, i64 %mul_i_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1516 'dadd' 'distance_1_41' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1517 [1/1] (0.00ns)   --->   "%bitcast_ln49_34 = bitcast i64 %select_ln49_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1517 'bitcast' 'bitcast_ln49_34' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1518 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_34, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1518 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1519 [1/1] (0.00ns)   --->   "%trunc_ln49_30 = trunc i64 %bitcast_ln49_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1519 'trunc' 'trunc_ln49_30' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_30)   --->   "%or_ln49_38 = or i1 %icmp_ln49_59, i1 %icmp_ln49_58" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1520 'or' 'or_ln49_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1521 [1/1] (1.88ns)   --->   "%icmp_ln49_60 = icmp_ne  i11 %tmp_44, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1521 'icmp' 'icmp_ln49_60' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1522 [1/1] (2.89ns)   --->   "%icmp_ln49_61 = icmp_eq  i52 %trunc_ln49_30, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1522 'icmp' 'icmp_ln49_61' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1523 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_30)   --->   "%or_ln49_39 = or i1 %icmp_ln49_61, i1 %icmp_ln49_60" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1523 'or' 'or_ln49_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_30)   --->   "%and_ln49_29 = and i1 %or_ln49_38, i1 %or_ln49_39" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1524 'and' 'and_ln49_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1525 [1/2] (5.46ns)   --->   "%tmp_45 = fcmp_ogt  i64 %bitcast_ln49_15, i64 %select_ln49_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1525 'dcmp' 'tmp_45' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1526 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_30 = and i1 %and_ln49_29, i1 %tmp_45" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1526 'and' 'and_ln49_30' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1527 [1/1] (1.48ns)   --->   "%select_ln49_27 = select i1 %and_ln49_30, i64 %bitcast_ln49_15, i64 %select_ln49_26" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1527 'select' 'select_ln49_27' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_225 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_29)   --->   "%select_ln49_28 = select i1 %and_ln49_30, i4 15, i4 14" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1528 'select' 'select_ln49_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_225 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_29)   --->   "%or_ln49_6 = or i1 %and_ln49_30, i1 %and_ln49_28" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1529 'or' 'or_ln49_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1530 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln49_29 = select i1 %or_ln49_6, i4 %select_ln49_28, i4 %select_ln49_25" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1530 'select' 'select_ln49_29' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_225 : Operation 1531 [1/1] (0.00ns)   --->   "%bitcast_ln49_16 = bitcast i64 %best_points_load_17" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1531 'bitcast' 'bitcast_ln49_16' <Predicate = true> <Delay = 0.00>
ST_225 : Operation 1532 [2/2] (5.46ns)   --->   "%tmp_48 = fcmp_ogt  i64 %bitcast_ln49_16, i64 %select_ln49_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1532 'dcmp' 'tmp_48' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 224> <Delay = 13.3>
ST_226 : Operation 1533 [4/5] (8.23ns)   --->   "%distance_1_41 = dadd i64 %distance_1_40, i64 %mul_i_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1533 'dadd' 'distance_1_41' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1534 [1/1] (0.00ns)   --->   "%bitcast_ln49_35 = bitcast i64 %select_ln49_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1534 'bitcast' 'bitcast_ln49_35' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1535 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_35, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1535 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1536 [1/1] (0.00ns)   --->   "%trunc_ln49_32 = trunc i64 %bitcast_ln49_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1536 'trunc' 'trunc_ln49_32' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_32)   --->   "%or_ln49_40 = or i1 %icmp_ln49_63, i1 %icmp_ln49_62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1537 'or' 'or_ln49_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1538 [1/1] (1.88ns)   --->   "%icmp_ln49_64 = icmp_ne  i11 %tmp_47, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1538 'icmp' 'icmp_ln49_64' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1539 [1/1] (2.89ns)   --->   "%icmp_ln49_65 = icmp_eq  i52 %trunc_ln49_32, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1539 'icmp' 'icmp_ln49_65' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_32)   --->   "%or_ln49_41 = or i1 %icmp_ln49_65, i1 %icmp_ln49_64" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1540 'or' 'or_ln49_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_32)   --->   "%and_ln49_31 = and i1 %or_ln49_40, i1 %or_ln49_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1541 'and' 'and_ln49_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1542 [1/2] (5.46ns)   --->   "%tmp_48 = fcmp_ogt  i64 %bitcast_ln49_16, i64 %select_ln49_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1542 'dcmp' 'tmp_48' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1543 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_32 = and i1 %and_ln49_31, i1 %tmp_48" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1543 'and' 'and_ln49_32' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1544 [1/1] (1.48ns)   --->   "%select_ln49_30 = select i1 %and_ln49_32, i64 %bitcast_ln49_16, i64 %select_ln49_27" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1544 'select' 'select_ln49_30' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_226 : Operation 1545 [1/1] (0.00ns)   --->   "%bitcast_ln49_17 = bitcast i64 %best_points_load_18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1545 'bitcast' 'bitcast_ln49_17' <Predicate = true> <Delay = 0.00>
ST_226 : Operation 1546 [2/2] (5.46ns)   --->   "%tmp_51 = fcmp_ogt  i64 %bitcast_ln49_17, i64 %select_ln49_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1546 'dcmp' 'tmp_51' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 225> <Delay = 13.3>
ST_227 : Operation 1547 [3/5] (8.23ns)   --->   "%distance_1_41 = dadd i64 %distance_1_40, i64 %mul_i_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1547 'dadd' 'distance_1_41' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_33)   --->   "%zext_ln49_3 = zext i4 %select_ln49_29" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1548 'zext' 'zext_ln49_3' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1549 [1/1] (0.00ns)   --->   "%bitcast_ln49_36 = bitcast i64 %select_ln49_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1549 'bitcast' 'bitcast_ln49_36' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1550 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_36, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1550 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1551 [1/1] (0.00ns)   --->   "%trunc_ln49_34 = trunc i64 %bitcast_ln49_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1551 'trunc' 'trunc_ln49_34' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_34)   --->   "%or_ln49_42 = or i1 %icmp_ln49_67, i1 %icmp_ln49_66" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1552 'or' 'or_ln49_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1553 [1/1] (1.88ns)   --->   "%icmp_ln49_68 = icmp_ne  i11 %tmp_50, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1553 'icmp' 'icmp_ln49_68' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1554 [1/1] (2.89ns)   --->   "%icmp_ln49_69 = icmp_eq  i52 %trunc_ln49_34, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1554 'icmp' 'icmp_ln49_69' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_34)   --->   "%or_ln49_43 = or i1 %icmp_ln49_69, i1 %icmp_ln49_68" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1555 'or' 'or_ln49_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_34)   --->   "%and_ln49_33 = and i1 %or_ln49_42, i1 %or_ln49_43" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1556 'and' 'and_ln49_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1557 [1/2] (5.46ns)   --->   "%tmp_51 = fcmp_ogt  i64 %bitcast_ln49_17, i64 %select_ln49_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1557 'dcmp' 'tmp_51' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1558 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_34 = and i1 %and_ln49_33, i1 %tmp_51" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1558 'and' 'and_ln49_34' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1559 [1/1] (1.48ns)   --->   "%select_ln49_31 = select i1 %and_ln49_34, i64 %bitcast_ln49_17, i64 %select_ln49_30" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1559 'select' 'select_ln49_31' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_227 : Operation 1560 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_33)   --->   "%select_ln49_32 = select i1 %and_ln49_34, i5 17, i5 16" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1560 'select' 'select_ln49_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_227 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_33)   --->   "%or_ln49_7 = or i1 %and_ln49_34, i1 %and_ln49_32" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1561 'or' 'or_ln49_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1562 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln49_33 = select i1 %or_ln49_7, i5 %select_ln49_32, i5 %zext_ln49_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1562 'select' 'select_ln49_33' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_227 : Operation 1563 [1/1] (0.00ns)   --->   "%bitcast_ln49_18 = bitcast i64 %best_points_load_19" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1563 'bitcast' 'bitcast_ln49_18' <Predicate = true> <Delay = 0.00>
ST_227 : Operation 1564 [2/2] (5.46ns)   --->   "%tmp_54 = fcmp_ogt  i64 %bitcast_ln49_18, i64 %select_ln49_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1564 'dcmp' 'tmp_54' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 226> <Delay = 13.3>
ST_228 : Operation 1565 [2/5] (8.23ns)   --->   "%distance_1_41 = dadd i64 %distance_1_40, i64 %mul_i_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1565 'dadd' 'distance_1_41' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1566 [1/1] (0.00ns)   --->   "%bitcast_ln49_37 = bitcast i64 %select_ln49_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1566 'bitcast' 'bitcast_ln49_37' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1567 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_37, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1567 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1568 [1/1] (0.00ns)   --->   "%trunc_ln49_36 = trunc i64 %bitcast_ln49_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1568 'trunc' 'trunc_ln49_36' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_36)   --->   "%or_ln49_44 = or i1 %icmp_ln49_71, i1 %icmp_ln49_70" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1569 'or' 'or_ln49_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1570 [1/1] (1.88ns)   --->   "%icmp_ln49_72 = icmp_ne  i11 %tmp_53, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1570 'icmp' 'icmp_ln49_72' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1571 [1/1] (2.89ns)   --->   "%icmp_ln49_73 = icmp_eq  i52 %trunc_ln49_36, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1571 'icmp' 'icmp_ln49_73' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_36)   --->   "%or_ln49_45 = or i1 %icmp_ln49_73, i1 %icmp_ln49_72" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1572 'or' 'or_ln49_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_36)   --->   "%and_ln49_35 = and i1 %or_ln49_44, i1 %or_ln49_45" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1573 'and' 'and_ln49_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1574 [1/2] (5.46ns)   --->   "%tmp_54 = fcmp_ogt  i64 %bitcast_ln49_18, i64 %select_ln49_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1574 'dcmp' 'tmp_54' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1575 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_36 = and i1 %and_ln49_35, i1 %tmp_54" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1575 'and' 'and_ln49_36' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_228 : Operation 1576 [1/1] (1.48ns)   --->   "%select_ln49_34 = select i1 %and_ln49_36, i64 %bitcast_ln49_18, i64 %select_ln49_31" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1576 'select' 'select_ln49_34' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_228 : Operation 1577 [1/1] (0.00ns)   --->   "%bitcast_ln49_19 = bitcast i64 %best_points_load_20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1577 'bitcast' 'bitcast_ln49_19' <Predicate = true> <Delay = 0.00>
ST_228 : Operation 1578 [2/2] (5.46ns)   --->   "%tmp_57 = fcmp_ogt  i64 %bitcast_ln49_19, i64 %select_ln49_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1578 'dcmp' 'tmp_57' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 227> <Delay = 13.6>
ST_229 : Operation 1579 [1/5] (8.23ns)   --->   "%distance_1_41 = dadd i64 %distance_1_40, i64 %mul_i_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89]   --->   Operation 1579 'dadd' 'distance_1_41' <Predicate = true> <Delay = 8.23> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1580 [1/1] (0.00ns)   --->   "%bitcast_ln49_38 = bitcast i64 %select_ln49_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1580 'bitcast' 'bitcast_ln49_38' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1581 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln49_38, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1581 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1582 [1/1] (0.00ns)   --->   "%trunc_ln49_38 = trunc i64 %bitcast_ln49_38" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1582 'trunc' 'trunc_ln49_38' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_38)   --->   "%or_ln49_46 = or i1 %icmp_ln49_75, i1 %icmp_ln49_74" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1583 'or' 'or_ln49_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1584 [1/1] (1.88ns)   --->   "%icmp_ln49_76 = icmp_ne  i11 %tmp_56, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1584 'icmp' 'icmp_ln49_76' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1585 [1/1] (2.89ns)   --->   "%icmp_ln49_77 = icmp_eq  i52 %trunc_ln49_38, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1585 'icmp' 'icmp_ln49_77' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_38)   --->   "%or_ln49_47 = or i1 %icmp_ln49_77, i1 %icmp_ln49_76" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1586 'or' 'or_ln49_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1587 [1/1] (0.00ns) (grouped into LUT with out node and_ln49_38)   --->   "%and_ln49_37 = and i1 %or_ln49_46, i1 %or_ln49_47" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1587 'and' 'and_ln49_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1588 [1/2] (5.46ns)   --->   "%tmp_57 = fcmp_ogt  i64 %bitcast_ln49_19, i64 %select_ln49_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1588 'dcmp' 'tmp_57' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1589 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln49_38 = and i1 %and_ln49_37, i1 %tmp_57" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1589 'and' 'and_ln49_38' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1590 [1/1] (1.48ns)   --->   "%select_ln49_35 = select i1 %and_ln49_38, i64 %bitcast_ln49_19, i64 %select_ln49_34" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1590 'select' 'select_ln49_35' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_229 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_37)   --->   "%select_ln49_36 = select i1 %and_ln49_38, i5 19, i5 18" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1591 'select' 'select_ln49_36' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_229 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_37)   --->   "%or_ln49_8 = or i1 %and_ln49_38, i1 %and_ln49_36" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1592 'or' 'or_ln49_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1593 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln49_37 = select i1 %or_ln49_8, i5 %select_ln49_36, i5 %select_ln49_33" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49]   --->   Operation 1593 'select' 'select_ln49_37' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_229 : Operation 1594 [1/1] (0.00ns)   --->   "%bitcast_ln56_1 = bitcast i64 %select_ln49_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56]   --->   Operation 1594 'bitcast' 'bitcast_ln56_1' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1595 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln56_1, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56]   --->   Operation 1595 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1596 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = trunc i64 %bitcast_ln56_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56]   --->   Operation 1596 'trunc' 'trunc_ln56_1' <Predicate = true> <Delay = 0.00>
ST_229 : Operation 1597 [1/1] (1.88ns)   --->   "%icmp_ln56_2 = icmp_ne  i11 %tmp_59, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56]   --->   Operation 1597 'icmp' 'icmp_ln56_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1598 [1/1] (2.89ns)   --->   "%icmp_ln56_3 = icmp_eq  i52 %trunc_ln56_1, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56]   --->   Operation 1598 'icmp' 'icmp_ln56_3' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 1599 [2/2] (5.46ns)   --->   "%tmp_60 = fcmp_olt  i64 %distance_1_41, i64 %select_ln49_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56]   --->   Operation 1599 'dcmp' 'tmp_60' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 228> <Delay = 9.69>
ST_230 : Operation 1600 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:80]   --->   Operation 1600 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1601 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i64 %distance_1_41" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56]   --->   Operation 1601 'bitcast' 'bitcast_ln56' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1602 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln56, i32 52, i32 62" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56]   --->   Operation 1602 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1603 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i64 %bitcast_ln56" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56]   --->   Operation 1603 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1604 [1/1] (1.88ns)   --->   "%icmp_ln56 = icmp_ne  i11 %tmp_58, i11 2047" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56]   --->   Operation 1604 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1605 [1/1] (2.89ns)   --->   "%icmp_ln56_1 = icmp_eq  i52 %trunc_ln56, i52 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56]   --->   Operation 1605 'icmp' 'icmp_ln56_1' <Predicate = true> <Delay = 2.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%or_ln56 = or i1 %icmp_ln56_1, i1 %icmp_ln56" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56]   --->   Operation 1606 'or' 'or_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%or_ln56_1 = or i1 %icmp_ln56_3, i1 %icmp_ln56_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56]   --->   Operation 1607 'or' 'or_ln56_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%and_ln56 = and i1 %or_ln56, i1 %or_ln56_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56]   --->   Operation 1608 'and' 'and_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1609 [1/2] (5.46ns)   --->   "%tmp_60 = fcmp_olt  i64 %distance_1_41, i64 %select_ln49_35" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56]   --->   Operation 1609 'dcmp' 'tmp_60' <Predicate = true> <Delay = 5.46> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1610 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln56_1 = and i1 %and_ln56, i1 %tmp_60" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56]   --->   Operation 1610 'and' 'and_ln56_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1611 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %and_ln56_1, void %update_best.exit.i, void" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56]   --->   Operation 1611 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 1612 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %known_point_classification_id" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:57]   --->   Operation 1612 'zext' 'zext_ln57' <Predicate = (and_ln56_1)> <Delay = 0.00>
ST_230 : Operation 1613 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i5 %select_ln49_37" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:57]   --->   Operation 1613 'trunc' 'trunc_ln57' <Predicate = (and_ln56_1)> <Delay = 0.00>
ST_230 : Operation 1614 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i3 %trunc_ln57" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:57]   --->   Operation 1614 'zext' 'zext_ln57_1' <Predicate = (and_ln56_1)> <Delay = 0.00>
ST_230 : Operation 1615 [1/1] (2.12ns)   --->   "%shl_ln57 = shl i8 1, i8 %zext_ln57_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:57]   --->   Operation 1615 'shl' 'shl_ln57' <Predicate = (and_ln56_1)> <Delay = 2.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1616 [1/1] (0.00ns)   --->   "%shl_ln57_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln57, i3 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:57]   --->   Operation 1616 'bitconcatenate' 'shl_ln57_1' <Predicate = (and_ln56_1)> <Delay = 0.00>
ST_230 : Operation 1617 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i6 %shl_ln57_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:57]   --->   Operation 1617 'zext' 'zext_ln57_2' <Predicate = (and_ln56_1)> <Delay = 0.00>
ST_230 : Operation 1618 [1/1] (3.14ns)   --->   "%shl_ln57_2 = shl i64 %zext_ln57, i64 %zext_ln57_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:57]   --->   Operation 1618 'shl' 'shl_ln57_2' <Predicate = (and_ln56_1)> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1619 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %select_ln49_37, i32 3, i32 4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:57]   --->   Operation 1619 'partselect' 'lshr_ln3' <Predicate = (and_ln56_1)> <Delay = 0.00>
ST_230 : Operation 1620 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i2 %lshr_ln3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:57]   --->   Operation 1620 'zext' 'zext_ln57_3' <Predicate = (and_ln56_1)> <Delay = 0.00>
ST_230 : Operation 1621 [1/1] (0.00ns)   --->   "%best_points_addr_4 = getelementptr i64 %best_points, i64 0, i64 %zext_ln57_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:57]   --->   Operation 1621 'getelementptr' 'best_points_addr_4' <Predicate = (and_ln56_1)> <Delay = 0.00>
ST_230 : Operation 1622 [1/1] (3.25ns)   --->   "%store_ln57 = store void @_ssdm_op_Write.bram.p0i64, i5 %best_points_addr_4, i64 %shl_ln57_2, i8 %shl_ln57" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:57]   --->   Operation 1622 'store' 'store_ln57' <Predicate = (and_ln56_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>

State 231 <SV = 229> <Delay = 5.16>
ST_231 : Operation 1623 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %select_ln49_37, i3 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:58]   --->   Operation 1623 'bitconcatenate' 'shl_ln2' <Predicate = (and_ln56_1)> <Delay = 0.00>
ST_231 : Operation 1624 [1/1] (1.91ns)   --->   "%add_ln58 = add i8 %shl_ln2, i8 24" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:58]   --->   Operation 1624 'add' 'add_ln58' <Predicate = (and_ln56_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1625 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %add_ln58, i32 3, i32 7" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:58]   --->   Operation 1625 'partselect' 'lshr_ln4' <Predicate = (and_ln56_1)> <Delay = 0.00>
ST_231 : Operation 1626 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i5 %lshr_ln4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:58]   --->   Operation 1626 'zext' 'zext_ln58' <Predicate = (and_ln56_1)> <Delay = 0.00>
ST_231 : Operation 1627 [1/1] (0.00ns)   --->   "%best_points_addr_5 = getelementptr i64 %best_points, i64 0, i64 %zext_ln58" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:58]   --->   Operation 1627 'getelementptr' 'best_points_addr_5' <Predicate = (and_ln56_1)> <Delay = 0.00>
ST_231 : Operation 1628 [1/1] (3.25ns)   --->   "%store_ln58 = store void @_ssdm_op_Write.bram.i64, i5 %best_points_addr_5, i64 %bitcast_ln56, i8 255" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:58]   --->   Operation 1628 'store' 'store_ln58' <Predicate = (and_ln56_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_231 : Operation 1629 [1/1] (0.00ns)   --->   "%br_ln60 = br void %update_best.exit.i" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:60]   --->   Operation 1629 'br' 'br_ln60' <Predicate = (and_ln56_1)> <Delay = 0.00>

State 232 <SV = 4> <Delay = 1.58>
ST_232 : Operation 1630 [1/1] (1.58ns)   --->   "%br_ln0 = br void %knn.exit.loopexit"   --->   Operation 1630 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 233 <SV = 5> <Delay = 3.45>
ST_233 : Operation 1631 [1/1] (0.00ns)   --->   "%i_2 = phi i3 %add_ln106, void %.split4, i3 0, void %knn.exit.loopexit.preheader" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:106]   --->   Operation 1631 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1632 [1/1] (1.65ns)   --->   "%add_ln106 = add i3 %i_2, i3 1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:106]   --->   Operation 1632 'add' 'add_ln106' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1633 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1633 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1634 [1/1] (1.13ns)   --->   "%icmp_ln106 = icmp_eq  i3 %i_2, i3 6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:106]   --->   Operation 1634 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1635 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 1635 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1636 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %.split4, void %.preheader1.preheader" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:106]   --->   Operation 1636 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1637 [1/1] (0.00ns)   --->   "%i_2_cast = zext i3 %i_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:106]   --->   Operation 1637 'zext' 'i_2_cast' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_233 : Operation 1638 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:106]   --->   Operation 1638 'specloopname' 'specloopname_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_233 : Operation 1639 [1/1] (0.00ns)   --->   "%histogram_addr = getelementptr i8 %histogram, i64 0, i64 %i_2_cast" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:107]   --->   Operation 1639 'getelementptr' 'histogram_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_233 : Operation 1640 [1/1] (2.32ns)   --->   "%store_ln107 = store i8 0, i3 %histogram_addr" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:107]   --->   Operation 1640 'store' 'store_ln107' <Predicate = (!icmp_ln106)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_233 : Operation 1641 [1/1] (0.00ns)   --->   "%br_ln0 = br void %knn.exit.loopexit"   --->   Operation 1641 'br' 'br_ln0' <Predicate = (!icmp_ln106)> <Delay = 0.00>

State 234 <SV = 6> <Delay = 1.58>
ST_234 : Operation 1642 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %reuse_reg"   --->   Operation 1642 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_234 : Operation 1643 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 1643 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_234 : Operation 1644 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 1644 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 235 <SV = 7> <Delay = 3.25>
ST_235 : Operation 1645 [1/1] (0.00ns)   --->   "%i_3 = phi i5 %add_ln113, void %.split2, i5 0, void %.preheader1.preheader" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:113]   --->   Operation 1645 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 1646 [1/1] (1.78ns)   --->   "%add_ln113 = add i5 %i_3, i5 1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:113]   --->   Operation 1646 'add' 'add_ln113' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1647 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1647 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 1648 [1/1] (1.36ns)   --->   "%icmp_ln113 = icmp_eq  i5 %i_3, i5 20" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:113]   --->   Operation 1648 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1649 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20"   --->   Operation 1649 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 1650 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %.split2, void %.preheader.preheader" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:113]   --->   Operation 1650 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_235 : Operation 1651 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i_3, i32 3, i32 4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:115]   --->   Operation 1651 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_235 : Operation 1652 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i2 %lshr_ln5" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:115]   --->   Operation 1652 'zext' 'zext_ln115' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_235 : Operation 1653 [1/1] (0.00ns)   --->   "%best_points_addr_2 = getelementptr i64 %best_points, i64 0, i64 %zext_ln115" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:115]   --->   Operation 1653 'getelementptr' 'best_points_addr_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_235 : Operation 1654 [2/2] (3.25ns)   --->   "%best_points_load = load i5 %best_points_addr_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:115]   --->   Operation 1654 'load' 'best_points_load' <Predicate = (!icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_235 : Operation 1655 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i5 %i_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:115]   --->   Operation 1655 'trunc' 'trunc_ln115' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 236 <SV = 8> <Delay = 10.6>
ST_236 : Operation 1656 [1/2] (3.25ns)   --->   "%best_points_load = load i5 %best_points_addr_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:115]   --->   Operation 1656 'load' 'best_points_load' <Predicate = (!icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 23> <RAM>
ST_236 : Operation 1657 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln115, i3 0" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:115]   --->   Operation 1657 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_236 : Operation 1658 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i6 %shl_ln3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:115]   --->   Operation 1658 'zext' 'zext_ln115_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_236 : Operation 1659 [1/1] (4.59ns)   --->   "%lshr_ln115 = lshr i64 %best_points_load, i64 %zext_ln115_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:115]   --->   Operation 1659 'lshr' 'lshr_ln115' <Predicate = (!icmp_ln113)> <Delay = 4.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 1660 [1/1] (0.00ns)   --->   "%trunc_ln115_1 = trunc i64 %lshr_ln115" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:115]   --->   Operation 1660 'trunc' 'trunc_ln115_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_236 : Operation 1661 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i3 %trunc_ln115_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:122]   --->   Operation 1661 'zext' 'zext_ln122' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_236 : Operation 1662 [1/1] (0.00ns)   --->   "%histogram_addr_1 = getelementptr i8 %histogram, i64 0, i64 %zext_ln122" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:122]   --->   Operation 1662 'getelementptr' 'histogram_addr_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_236 : Operation 1663 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 1663 'load' 'reuse_addr_reg_load' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_236 : Operation 1664 [2/2] (2.32ns)   --->   "%histogram_load = load i3 %histogram_addr_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:122]   --->   Operation 1664 'load' 'histogram_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_236 : Operation 1665 [1/1] (2.77ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln122" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:122]   --->   Operation 1665 'icmp' 'addr_cmp' <Predicate = (!icmp_ln113)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 1666 [1/1] (1.58ns)   --->   "%store_ln122 = store i64 %zext_ln122, i64 %reuse_addr_reg" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:122]   --->   Operation 1666 'store' 'store_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.58>

State 237 <SV = 9> <Delay = 6.55>
ST_237 : Operation 1667 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:113]   --->   Operation 1667 'specloopname' 'specloopname_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_237 : Operation 1668 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i8 %reuse_reg"   --->   Operation 1668 'load' 'reuse_reg_load' <Predicate = (!icmp_ln113 & addr_cmp)> <Delay = 0.00>
ST_237 : Operation 1669 [1/2] (2.32ns)   --->   "%histogram_load = load i3 %histogram_addr_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:122]   --->   Operation 1669 'load' 'histogram_load' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_237 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node add_ln122)   --->   "%reuse_select = select i1 %addr_cmp, i8 %reuse_reg_load, i8 %histogram_load" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:122]   --->   Operation 1670 'select' 'reuse_select' <Predicate = (!icmp_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_237 : Operation 1671 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln122 = add i8 %reuse_select, i8 1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:122]   --->   Operation 1671 'add' 'add_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1672 [1/1] (2.32ns)   --->   "%store_ln122 = store i8 %add_ln122, i3 %histogram_addr_1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:122]   --->   Operation 1672 'store' 'store_ln122' <Predicate = (!icmp_ln113)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_237 : Operation 1673 [1/1] (1.58ns)   --->   "%store_ln122 = store i8 %add_ln122, i8 %reuse_reg" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:122]   --->   Operation 1673 'store' 'store_ln122' <Predicate = (!icmp_ln113)> <Delay = 1.58>
ST_237 : Operation 1674 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 1674 'br' 'br_ln0' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 238 <SV = 8> <Delay = 1.58>
ST_238 : Operation 1675 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 1675 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 239 <SV = 9> <Delay = 2.32>
ST_239 : Operation 1676 [1/1] (0.00ns)   --->   "%i_4 = phi i3 %i_5, void %.split, i3 0, void %.preheader.preheader"   --->   Operation 1676 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 1677 [1/1] (1.65ns)   --->   "%i_5 = add i3 %i_4, i3 1" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:127]   --->   Operation 1677 'add' 'i_5' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 1678 [1/1] (1.13ns)   --->   "%icmp_ln127 = icmp_eq  i3 %i_4, i3 6" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:127]   --->   Operation 1678 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_239 : Operation 1679 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %.split, void %classify.exit" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:127]   --->   Operation 1679 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_239 : Operation 1680 [1/1] (0.00ns)   --->   "%i_4_cast = zext i3 %i_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:127]   --->   Operation 1680 'zext' 'i_4_cast' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_239 : Operation 1681 [1/1] (0.00ns)   --->   "%histogram_addr_2 = getelementptr i8 %histogram, i64 0, i64 %i_4_cast" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:129]   --->   Operation 1681 'getelementptr' 'histogram_addr_2' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_239 : Operation 1682 [2/2] (2.32ns)   --->   "%histogram_load_1 = load i3 %histogram_addr_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:129]   --->   Operation 1682 'load' 'histogram_load_1' <Predicate = (!icmp_ln127)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>

State 240 <SV = 10> <Delay = 5.12>
ST_240 : Operation 1683 [1/1] (0.00ns)   --->   "%classification_id = phi i8 %classification_id_1, void %.split, i8 0, void %.preheader.preheader"   --->   Operation 1683 'phi' 'classification_id' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 1684 [1/1] (0.00ns)   --->   "%max = phi i8 %max_1, void %.split, i8 0, void %.preheader.preheader"   --->   Operation 1684 'phi' 'max' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 1685 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1685 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 1686 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 1686 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_240 : Operation 1687 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:125]   --->   Operation 1687 'specloopname' 'specloopname_ln125' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_240 : Operation 1688 [1/2] (2.32ns)   --->   "%histogram_load_1 = load i3 %histogram_addr_2" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:129]   --->   Operation 1688 'load' 'histogram_load_1' <Predicate = (!icmp_ln127)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 6> <RAM>
ST_240 : Operation 1689 [1/1] (1.55ns)   --->   "%icmp_ln129 = icmp_ugt  i8 %histogram_load_1, i8 %max" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:129]   --->   Operation 1689 'icmp' 'icmp_ln129' <Predicate = (!icmp_ln127)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 1690 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i3 %i_4" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:131]   --->   Operation 1690 'zext' 'zext_ln131' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_240 : Operation 1691 [1/1] (1.24ns)   --->   "%max_1 = select i1 %icmp_ln129, i8 %histogram_load_1, i8 %max" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:129]   --->   Operation 1691 'select' 'max_1' <Predicate = (!icmp_ln127)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 1692 [1/1] (1.24ns)   --->   "%classification_id_1 = select i1 %icmp_ln129, i8 %zext_ln131, i8 %classification_id" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:129]   --->   Operation 1692 'select' 'classification_id_1' <Predicate = (!icmp_ln127)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_240 : Operation 1693 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 1693 'br' 'br_ln0' <Predicate = (!icmp_ln127)> <Delay = 0.00>

State 241 <SV = 11> <Delay = 0.00>
ST_241 : Operation 1694 [1/1] (0.00ns)   --->   "%ret_ln157 = ret i8 %classification_id" [../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:157]   --->   Operation 1694 'ret' 'ret_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:29) with incoming values : ('add_ln29', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:29) [34]  (1.59 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'phi' operation ('i', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:29) with incoming values : ('add_ln29', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:29) [34]  (0 ns)
	'add' operation ('add_ln31', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:31) [43]  (1.92 ns)
	'getelementptr' operation ('best_points_addr', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:31) [46]  (0 ns)
	'store' operation ('store_ln31', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:31) of constant <constant:_ssdm_op_Write.bram.i64> on array 'best_points' [47]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'shl' operation ('shl_ln33_2', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:33) [53]  (3.25 ns)
	'store' operation ('store_ln33', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:33) of constant <constant:_ssdm_op_Write.bram.p0i64> on array 'best_points' [57]  (3.25 ns)

 <State 4>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87) with incoming values : ('add_ln87', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87) [84]  (1.59 ns)

 <State 5>: 5.81ns
The critical path consists of the following:
	'phi' operation ('i', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87) with incoming values : ('add_ln87', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87) [84]  (0 ns)
	'add' operation ('add_ln87', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87) [85]  (2.55 ns)
	'getelementptr' operation ('known_points_soa_addr_2', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88) [109]  (0 ns)
	'load' operation ('known_points_soa_load_2', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88) on array 'known_points_soa' [110]  (3.25 ns)

 <State 6>: 11.5ns
The critical path consists of the following:
	'load' operation ('known_points_soa_load_1', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88) on array 'known_points_soa' [103]  (3.25 ns)
	'dsub' operation ('diff', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87) [105]  (8.23 ns)

 <State 7>: 11.5ns
The critical path consists of the following:
	'load' operation ('known_points_soa_load_3', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88) on array 'known_points_soa' [118]  (3.25 ns)
	'dsub' operation ('diff_2', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87) [120]  (8.23 ns)

 <State 8>: 11.5ns
The critical path consists of the following:
	'load' operation ('known_points_soa_load_5', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88) on array 'known_points_soa' [134]  (3.25 ns)
	'dsub' operation ('diff_4', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87) [136]  (8.23 ns)

 <State 9>: 11.5ns
The critical path consists of the following:
	'load' operation ('known_points_soa_load_7', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88) on array 'known_points_soa' [150]  (3.25 ns)
	'dsub' operation ('diff_6', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87) [152]  (8.23 ns)

 <State 10>: 11.5ns
The critical path consists of the following:
	'load' operation ('known_points_soa_load_9', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:88) on array 'known_points_soa' [166]  (3.25 ns)
	'dsub' operation ('diff_8', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:87) [168]  (8.23 ns)

 <State 11>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [106]  (14 ns)

 <State 12>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [106]  (14 ns)

 <State 13>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [106]  (14 ns)

 <State 14>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [106]  (14 ns)

 <State 15>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_2', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [121]  (14 ns)

 <State 16>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_4', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [137]  (14 ns)

 <State 17>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_6', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [153]  (14 ns)

 <State 18>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_8', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [169]  (14 ns)

 <State 19>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_s', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [185]  (14 ns)

 <State 20>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_11', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [201]  (14 ns)

 <State 21>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_13', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [217]  (14 ns)

 <State 22>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_15', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [233]  (14 ns)

 <State 23>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_17', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [249]  (14 ns)

 <State 24>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_19', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [265]  (14 ns)

 <State 25>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_21', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [281]  (14 ns)

 <State 26>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_23', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [297]  (14 ns)

 <State 27>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_25', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [313]  (14 ns)

 <State 28>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_27', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [329]  (14 ns)

 <State 29>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_29', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [345]  (14 ns)

 <State 30>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_31', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [361]  (14 ns)

 <State 31>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_33', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [377]  (14 ns)

 <State 32>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_35', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [393]  (14 ns)

 <State 33>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_37', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [409]  (14 ns)

 <State 34>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_39', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [425]  (14 ns)

 <State 35>: 14ns
The critical path consists of the following:
	'dmul' operation ('mul_i_41', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [441]  (14 ns)

 <State 36>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_4', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [138]  (8.23 ns)

 <State 37>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_4', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [138]  (8.23 ns)

 <State 38>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_4', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [138]  (8.23 ns)

 <State 39>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_4', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [138]  (8.23 ns)

 <State 40>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_5', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [146]  (8.23 ns)

 <State 41>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_5', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [146]  (8.23 ns)

 <State 42>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_5', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [146]  (8.23 ns)

 <State 43>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_5', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [146]  (8.23 ns)

 <State 44>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_5', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [146]  (8.23 ns)

 <State 45>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_6', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [154]  (8.23 ns)

 <State 46>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_6', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [154]  (8.23 ns)

 <State 47>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_6', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [154]  (8.23 ns)

 <State 48>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_6', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [154]  (8.23 ns)

 <State 49>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_6', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [154]  (8.23 ns)

 <State 50>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_7', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [162]  (8.23 ns)

 <State 51>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_7', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [162]  (8.23 ns)

 <State 52>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_7', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [162]  (8.23 ns)

 <State 53>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_7', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [162]  (8.23 ns)

 <State 54>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_7', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [162]  (8.23 ns)

 <State 55>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_8', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [170]  (8.23 ns)

 <State 56>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_8', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [170]  (8.23 ns)

 <State 57>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_8', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [170]  (8.23 ns)

 <State 58>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_8', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [170]  (8.23 ns)

 <State 59>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_8', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [170]  (8.23 ns)

 <State 60>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_9', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [178]  (8.23 ns)

 <State 61>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_9', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [178]  (8.23 ns)

 <State 62>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_9', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [178]  (8.23 ns)

 <State 63>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_9', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [178]  (8.23 ns)

 <State 64>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_9', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [178]  (8.23 ns)

 <State 65>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_s', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [186]  (8.23 ns)

 <State 66>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_s', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [186]  (8.23 ns)

 <State 67>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_s', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [186]  (8.23 ns)

 <State 68>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_s', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [186]  (8.23 ns)

 <State 69>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_s', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [186]  (8.23 ns)

 <State 70>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_10', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [194]  (8.23 ns)

 <State 71>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_10', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [194]  (8.23 ns)

 <State 72>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_10', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [194]  (8.23 ns)

 <State 73>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_10', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [194]  (8.23 ns)

 <State 74>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_10', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [194]  (8.23 ns)

 <State 75>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_11', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [202]  (8.23 ns)

 <State 76>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_11', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [202]  (8.23 ns)

 <State 77>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_11', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [202]  (8.23 ns)

 <State 78>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_11', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [202]  (8.23 ns)

 <State 79>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_11', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [202]  (8.23 ns)

 <State 80>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_12', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [210]  (8.23 ns)

 <State 81>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_12', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [210]  (8.23 ns)

 <State 82>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_12', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [210]  (8.23 ns)

 <State 83>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_12', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [210]  (8.23 ns)

 <State 84>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_12', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [210]  (8.23 ns)

 <State 85>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_13', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [218]  (8.23 ns)

 <State 86>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_13', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [218]  (8.23 ns)

 <State 87>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_13', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [218]  (8.23 ns)

 <State 88>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_13', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [218]  (8.23 ns)

 <State 89>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_13', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [218]  (8.23 ns)

 <State 90>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_14', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [226]  (8.23 ns)

 <State 91>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_14', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [226]  (8.23 ns)

 <State 92>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_14', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [226]  (8.23 ns)

 <State 93>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_14', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [226]  (8.23 ns)

 <State 94>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_14', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [226]  (8.23 ns)

 <State 95>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_15', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [234]  (8.23 ns)

 <State 96>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_15', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [234]  (8.23 ns)

 <State 97>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_15', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [234]  (8.23 ns)

 <State 98>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_15', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [234]  (8.23 ns)

 <State 99>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_15', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [234]  (8.23 ns)

 <State 100>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_16', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [242]  (8.23 ns)

 <State 101>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_16', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [242]  (8.23 ns)

 <State 102>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_16', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [242]  (8.23 ns)

 <State 103>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_16', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [242]  (8.23 ns)

 <State 104>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_16', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [242]  (8.23 ns)

 <State 105>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_17', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [250]  (8.23 ns)

 <State 106>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_17', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [250]  (8.23 ns)

 <State 107>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_17', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [250]  (8.23 ns)

 <State 108>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_17', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [250]  (8.23 ns)

 <State 109>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_17', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [250]  (8.23 ns)

 <State 110>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_18', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [258]  (8.23 ns)

 <State 111>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_18', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [258]  (8.23 ns)

 <State 112>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_18', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [258]  (8.23 ns)

 <State 113>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_18', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [258]  (8.23 ns)

 <State 114>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_18', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [258]  (8.23 ns)

 <State 115>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_19', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [266]  (8.23 ns)

 <State 116>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_19', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [266]  (8.23 ns)

 <State 117>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_19', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [266]  (8.23 ns)

 <State 118>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_19', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [266]  (8.23 ns)

 <State 119>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_19', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [266]  (8.23 ns)

 <State 120>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_20', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [274]  (8.23 ns)

 <State 121>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_20', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [274]  (8.23 ns)

 <State 122>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_20', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [274]  (8.23 ns)

 <State 123>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_20', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [274]  (8.23 ns)

 <State 124>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_20', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [274]  (8.23 ns)

 <State 125>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_21', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [282]  (8.23 ns)

 <State 126>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_21', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [282]  (8.23 ns)

 <State 127>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_21', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [282]  (8.23 ns)

 <State 128>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_21', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [282]  (8.23 ns)

 <State 129>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_21', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [282]  (8.23 ns)

 <State 130>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_22', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [290]  (8.23 ns)

 <State 131>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_22', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [290]  (8.23 ns)

 <State 132>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_22', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [290]  (8.23 ns)

 <State 133>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_22', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [290]  (8.23 ns)

 <State 134>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_22', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [290]  (8.23 ns)

 <State 135>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_23', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [298]  (8.23 ns)

 <State 136>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_23', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [298]  (8.23 ns)

 <State 137>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_23', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [298]  (8.23 ns)

 <State 138>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_23', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [298]  (8.23 ns)

 <State 139>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_23', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [298]  (8.23 ns)

 <State 140>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_24', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [306]  (8.23 ns)

 <State 141>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_24', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [306]  (8.23 ns)

 <State 142>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_24', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [306]  (8.23 ns)

 <State 143>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_24', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [306]  (8.23 ns)

 <State 144>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_24', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [306]  (8.23 ns)

 <State 145>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_25', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [314]  (8.23 ns)

 <State 146>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_25', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [314]  (8.23 ns)

 <State 147>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_25', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [314]  (8.23 ns)

 <State 148>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_25', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [314]  (8.23 ns)

 <State 149>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_25', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [314]  (8.23 ns)

 <State 150>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_26', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [322]  (8.23 ns)

 <State 151>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_26', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [322]  (8.23 ns)

 <State 152>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_26', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [322]  (8.23 ns)

 <State 153>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_26', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [322]  (8.23 ns)

 <State 154>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_26', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [322]  (8.23 ns)

 <State 155>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_27', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [330]  (8.23 ns)

 <State 156>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_27', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [330]  (8.23 ns)

 <State 157>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_27', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [330]  (8.23 ns)

 <State 158>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_27', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [330]  (8.23 ns)

 <State 159>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_27', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [330]  (8.23 ns)

 <State 160>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_28', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [338]  (8.23 ns)

 <State 161>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_28', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [338]  (8.23 ns)

 <State 162>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_28', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [338]  (8.23 ns)

 <State 163>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_28', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [338]  (8.23 ns)

 <State 164>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_28', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [338]  (8.23 ns)

 <State 165>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_29', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [346]  (8.23 ns)

 <State 166>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_29', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [346]  (8.23 ns)

 <State 167>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_29', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [346]  (8.23 ns)

 <State 168>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_29', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [346]  (8.23 ns)

 <State 169>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_29', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [346]  (8.23 ns)

 <State 170>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_30', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [354]  (8.23 ns)

 <State 171>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_30', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [354]  (8.23 ns)

 <State 172>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_30', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [354]  (8.23 ns)

 <State 173>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_30', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [354]  (8.23 ns)

 <State 174>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_30', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [354]  (8.23 ns)

 <State 175>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_31', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [362]  (8.23 ns)

 <State 176>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_31', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [362]  (8.23 ns)

 <State 177>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_31', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [362]  (8.23 ns)

 <State 178>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_31', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [362]  (8.23 ns)

 <State 179>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_31', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [362]  (8.23 ns)

 <State 180>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_32', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [370]  (8.23 ns)

 <State 181>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_32', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [370]  (8.23 ns)

 <State 182>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_32', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [370]  (8.23 ns)

 <State 183>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_32', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [370]  (8.23 ns)

 <State 184>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_32', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [370]  (8.23 ns)

 <State 185>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_33', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [378]  (8.23 ns)

 <State 186>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_33', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [378]  (8.23 ns)

 <State 187>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_33', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [378]  (8.23 ns)

 <State 188>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_33', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [378]  (8.23 ns)

 <State 189>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_33', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [378]  (8.23 ns)

 <State 190>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_34', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [386]  (8.23 ns)

 <State 191>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_34', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [386]  (8.23 ns)

 <State 192>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_34', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [386]  (8.23 ns)

 <State 193>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_34', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [386]  (8.23 ns)

 <State 194>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_34', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [386]  (8.23 ns)

 <State 195>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_35', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [394]  (8.23 ns)

 <State 196>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_35', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [394]  (8.23 ns)

 <State 197>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_35', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [394]  (8.23 ns)

 <State 198>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_35', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [394]  (8.23 ns)

 <State 199>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_35', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [394]  (8.23 ns)

 <State 200>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_36', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [402]  (8.23 ns)

 <State 201>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_36', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [402]  (8.23 ns)

 <State 202>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_36', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [402]  (8.23 ns)

 <State 203>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_36', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [402]  (8.23 ns)

 <State 204>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_36', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [402]  (8.23 ns)

 <State 205>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_37', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [410]  (8.23 ns)

 <State 206>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_37', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [410]  (8.23 ns)

 <State 207>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_37', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [410]  (8.23 ns)

 <State 208>: 8.23ns
The critical path consists of the following:
	'dadd' operation ('distance_1_37', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [410]  (8.23 ns)

 <State 209>: 8.71ns
The critical path consists of the following:
	'load' operation ('best_points_load_1', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) on array 'best_points' [443]  (3.25 ns)
	'dcmp' operation ('tmp_1', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [450]  (5.46 ns)

 <State 210>: 12.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_1', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [450]  (5.46 ns)
	'and' operation ('and_ln49', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [451]  (0 ns)
	'select' operation ('select_ln49', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [452]  (1.48 ns)
	'dcmp' operation ('tmp_4', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [467]  (5.46 ns)

 <State 211>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_4', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [467]  (5.46 ns)
	'and' operation ('and_ln49_2', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [468]  (0.978 ns)
	'select' operation ('select_ln49_1', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [469]  (1.48 ns)
	'dcmp' operation ('tmp_7', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [485]  (5.46 ns)

 <State 212>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_7', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [485]  (5.46 ns)
	'and' operation ('and_ln49_4', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [486]  (0.978 ns)
	'select' operation ('select_ln49_2', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [487]  (1.48 ns)
	'dcmp' operation ('tmp_s', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [502]  (5.46 ns)

 <State 213>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_s', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [502]  (5.46 ns)
	'and' operation ('and_ln49_6', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [503]  (0.978 ns)
	'select' operation ('select_ln49_3', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [504]  (1.48 ns)
	'dcmp' operation ('tmp_12', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [523]  (5.46 ns)

 <State 214>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_12', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [523]  (5.46 ns)
	'and' operation ('and_ln49_8', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [524]  (0.978 ns)
	'select' operation ('select_ln49_6', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [525]  (1.48 ns)
	'dcmp' operation ('tmp_15', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [540]  (5.46 ns)

 <State 215>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_15', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [540]  (5.46 ns)
	'and' operation ('and_ln49_10', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [541]  (0.978 ns)
	'select' operation ('select_ln49_7', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [542]  (1.48 ns)
	'dcmp' operation ('tmp_18', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [560]  (5.46 ns)

 <State 216>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_18', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [560]  (5.46 ns)
	'and' operation ('and_ln49_12', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [561]  (0.978 ns)
	'select' operation ('select_ln49_10', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [562]  (1.48 ns)
	'dcmp' operation ('tmp_21', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [577]  (5.46 ns)

 <State 217>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_21', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [577]  (5.46 ns)
	'and' operation ('and_ln49_14', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [578]  (0.978 ns)
	'select' operation ('select_ln49_11', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [579]  (1.48 ns)
	'dcmp' operation ('tmp_24', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [598]  (5.46 ns)

 <State 218>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_24', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [598]  (5.46 ns)
	'and' operation ('and_ln49_16', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [599]  (0.978 ns)
	'select' operation ('select_ln49_14', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [600]  (1.48 ns)
	'dcmp' operation ('tmp_27', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [615]  (5.46 ns)

 <State 219>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_27', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [615]  (5.46 ns)
	'and' operation ('and_ln49_18', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [616]  (0.978 ns)
	'select' operation ('select_ln49_15', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [617]  (1.48 ns)
	'dcmp' operation ('tmp_30', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [635]  (5.46 ns)

 <State 220>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_30', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [635]  (5.46 ns)
	'and' operation ('and_ln49_20', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [636]  (0.978 ns)
	'select' operation ('select_ln49_18', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [637]  (1.48 ns)
	'dcmp' operation ('tmp_33', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [652]  (5.46 ns)

 <State 221>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_33', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [652]  (5.46 ns)
	'and' operation ('and_ln49_22', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [653]  (0.978 ns)
	'select' operation ('select_ln49_19', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [654]  (1.48 ns)
	'dcmp' operation ('tmp_36', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [672]  (5.46 ns)

 <State 222>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_36', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [672]  (5.46 ns)
	'and' operation ('and_ln49_24', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [673]  (0.978 ns)
	'select' operation ('select_ln49_22', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [674]  (1.48 ns)
	'dcmp' operation ('tmp_39', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [689]  (5.46 ns)

 <State 223>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_39', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [689]  (5.46 ns)
	'and' operation ('and_ln49_26', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [690]  (0.978 ns)
	'select' operation ('select_ln49_23', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [691]  (1.48 ns)
	'dcmp' operation ('tmp_42', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [709]  (5.46 ns)

 <State 224>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_42', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [709]  (5.46 ns)
	'and' operation ('and_ln49_28', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [710]  (0.978 ns)
	'select' operation ('select_ln49_26', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [711]  (1.48 ns)
	'dcmp' operation ('tmp_45', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [726]  (5.46 ns)

 <State 225>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_45', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [726]  (5.46 ns)
	'and' operation ('and_ln49_30', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [727]  (0.978 ns)
	'select' operation ('select_ln49_27', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [728]  (1.48 ns)
	'dcmp' operation ('tmp_48', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [747]  (5.46 ns)

 <State 226>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_48', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [747]  (5.46 ns)
	'and' operation ('and_ln49_32', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [748]  (0.978 ns)
	'select' operation ('select_ln49_30', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [749]  (1.48 ns)
	'dcmp' operation ('tmp_51', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [764]  (5.46 ns)

 <State 227>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_51', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [764]  (5.46 ns)
	'and' operation ('and_ln49_34', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [765]  (0.978 ns)
	'select' operation ('select_ln49_31', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [766]  (1.48 ns)
	'dcmp' operation ('tmp_54', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [784]  (5.46 ns)

 <State 228>: 13.4ns
The critical path consists of the following:
	'dcmp' operation ('tmp_54', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [784]  (5.46 ns)
	'and' operation ('and_ln49_36', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [785]  (0.978 ns)
	'select' operation ('select_ln49_34', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [786]  (1.48 ns)
	'dcmp' operation ('tmp_57', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:49) [801]  (5.46 ns)

 <State 229>: 13.7ns
The critical path consists of the following:
	'dadd' operation ('distance_1_41', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:89) [442]  (8.23 ns)
	'dcmp' operation ('tmp_60', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56) [822]  (5.46 ns)

 <State 230>: 9.69ns
The critical path consists of the following:
	'dcmp' operation ('tmp_60', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56) [822]  (5.46 ns)
	'and' operation ('and_ln56_1', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:56) [823]  (0.978 ns)
	blocking operation 3.25 ns on control path)

 <State 231>: 5.17ns
The critical path consists of the following:
	'add' operation ('add_ln58', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:58) [838]  (1.92 ns)
	'getelementptr' operation ('best_points_addr_5', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:58) [841]  (0 ns)
	'store' operation ('store_ln58', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:58) of constant <constant:_ssdm_op_Write.bram.i64> on array 'best_points' [842]  (3.25 ns)

 <State 232>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:106) with incoming values : ('add_ln106', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:106) [849]  (1.59 ns)

 <State 233>: 3.45ns
The critical path consists of the following:
	'phi' operation ('i', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:106) with incoming values : ('add_ln106', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:106) [849]  (0 ns)
	'getelementptr' operation ('histogram_addr', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:107) [858]  (0 ns)
	'store' operation ('store_ln107', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:107) of constant 0 on array 'histogram', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:105 [859]  (2.32 ns)
	blocking operation 1.13 ns on control path)

 <State 234>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln0') of constant 0 on local variable 'reuse_reg' [862]  (1.59 ns)

 <State 235>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:113) with incoming values : ('add_ln113', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:113) [866]  (0 ns)
	'getelementptr' operation ('best_points_addr_2', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:115) [876]  (0 ns)
	'load' operation ('best_points_load', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:115) on array 'best_points' [877]  (3.25 ns)

 <State 236>: 10.6ns
The critical path consists of the following:
	'load' operation ('best_points_load', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:115) on array 'best_points' [877]  (3.25 ns)
	'lshr' operation ('lshr_ln115', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:115) [881]  (4.59 ns)
	'icmp' operation ('addr_cmp', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:122) [888]  (2.78 ns)

 <State 237>: 6.56ns
The critical path consists of the following:
	'load' operation ('histogram_load', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:122) on array 'histogram', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:105 [887]  (2.32 ns)
	'select' operation ('reuse_select', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:122) [889]  (0 ns)
	'add' operation ('add_ln122', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:122) [890]  (1.92 ns)
	'store' operation ('store_ln122', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:122) of variable 'add_ln122', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:122 on array 'histogram', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:105 [891]  (2.32 ns)

 <State 238>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:127) [898]  (1.59 ns)

 <State 239>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:127) [898]  (0 ns)
	'getelementptr' operation ('histogram_addr_2', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:129) [909]  (0 ns)
	'load' operation ('histogram_load_1', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:129) on array 'histogram', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:105 [910]  (2.32 ns)

 <State 240>: 5.12ns
The critical path consists of the following:
	'load' operation ('histogram_load_1', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:129) on array 'histogram', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:105 [910]  (2.32 ns)
	'icmp' operation ('icmp_ln129', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:129) [911]  (1.55 ns)
	'select' operation ('max', ../feup-che/Project/Project/OriginalProjectFiles-v0.6/knn.c:129) [913]  (1.25 ns)

 <State 241>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
