# Building a RISC-V Core: Microprocessor For You in Thirty Hours Workshop 

This is a project that was done as part of the MYTH Workshop jointly hoted by [VSD](https://vlsisystemdesign.com) and [Redwood EDA](https://www.redwoodeda.com)


- **Author :** Ujval Madhu
- **Acknowledgement :** 
   - Kunal Ghosh, [VLSI System Design(VSD)](https://vlsisystemdesign.com)
   - Steve Hoover, [Redwood EDA](https://www.redwoodeda.com)
- **Change Log :**  V 1.0, 29 March 2025

## Project Contents:


|  Sl No. | Project| Description|
|:-------|:-------|:-----------|
| 1 | Day 1 | This part introduces the concepts regarding the software to hardware flow |
| 2 | Day 2 | This part discusses the concepts regarding ISA, ABI and Memory Architecture in RISC-V systems |
| 3 | Day 3 | This part introduces TL-verilog and goes on with various interesting Digital Design lab exercises  |
| 4 | Day 4 | This explored the sequential RISC-V Micro Architecture Design using TL-Verilog|
| 5 | Day 5 | This implemented the pipelined version of RISC-V Micro Architecture using TL-Verilog effectively mitigating various Hazards of pipelining |

## License

This project is licensed under the GNU General Public License, Version 3 - see the [LICENSE.md](/LICENSE.md) file for details.

## Contact

- Author: Ujval Madhu
- Email: ujvalmadhu003@gmail.com