<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: src/cmsis_include/component/emac.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_c30fbef3e6b4ec2d2ec786d2dc2f590e.html">cmsis_include</a></li><li class="navelem"><a class="el" href="dir_cf3f98327ed32b37c04c90509765bc66.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">emac.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">/*                       SAM Software Package License                           */</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/* All rights reserved.                                                         */</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/* modification, are permitted provided that the following condition is met:    */</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">/* this list of conditions and the disclaimer below.                            */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">/* this software without specific prior written permission.                     */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#ifndef _SAM3XA_EMAC_COMPONENT_</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#define _SAM3XA_EMAC_COMPONENT_</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structEmacSa.html">   41</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structEmacSa.html#a376e4ca3cbb4a28f4b38b128cef11e9c">   42</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmacSa.html#a376e4ca3cbb4a28f4b38b128cef11e9c">EMAC_SAxB</a>; </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structEmacSa.html#a19a21e9e8c286eca42c626b14248ab14">   43</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmacSa.html#a19a21e9e8c286eca42c626b14248ab14">EMAC_SAxT</a>; </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>} <a class="code hl_struct" href="structEmacSa.html">EmacSa</a>;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#define EMACSA_NUMBER 4</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structEmac.html">   47</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structEmac.html#af33f09a4d3e93016cf1642f3bf535060">   48</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#af33f09a4d3e93016cf1642f3bf535060">EMAC_NCR</a>;               </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structEmac.html#a38cb7f63a5f9679b478672fa07b910ae">   49</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a38cb7f63a5f9679b478672fa07b910ae">EMAC_NCFGR</a>;             </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structEmac.html#a25f772d9a2316fda3bff8e3814db3ec2">   50</a></span>  __I  uint32_t <a class="code hl_variable" href="structEmac.html#a25f772d9a2316fda3bff8e3814db3ec2">EMAC_NSR</a>;               </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  __I  uint32_t Reserved1[2];</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structEmac.html#a15f63e29ba02709406a1d42243351423">   52</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a15f63e29ba02709406a1d42243351423">EMAC_TSR</a>;               </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structEmac.html#aa966e6ce5edec3f03ef576bb54cbf7d2">   53</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#aa966e6ce5edec3f03ef576bb54cbf7d2">EMAC_RBQP</a>;              </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structEmac.html#a304e4ee0554c92a3d8a2a3173fde734a">   54</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a304e4ee0554c92a3d8a2a3173fde734a">EMAC_TBQP</a>;              </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structEmac.html#aa7b7f871513695f50902c258debe74ea">   55</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#aa7b7f871513695f50902c258debe74ea">EMAC_RSR</a>;               </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structEmac.html#ace3be90748bc33226d46b846d71c07cd">   56</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#ace3be90748bc33226d46b846d71c07cd">EMAC_ISR</a>;               </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structEmac.html#ab1ab437773bfed7ac614c43ed8fb16c2">   57</a></span>  __O  uint32_t <a class="code hl_variable" href="structEmac.html#ab1ab437773bfed7ac614c43ed8fb16c2">EMAC_IER</a>;               </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structEmac.html#a1afb3c6dce4b819a63178fcbd00d33e5">   58</a></span>  __O  uint32_t <a class="code hl_variable" href="structEmac.html#a1afb3c6dce4b819a63178fcbd00d33e5">EMAC_IDR</a>;               </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structEmac.html#a595bdb42c2413dd79d48e39e70055236">   59</a></span>  __I  uint32_t <a class="code hl_variable" href="structEmac.html#a595bdb42c2413dd79d48e39e70055236">EMAC_IMR</a>;               </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structEmac.html#a0270070e78086011697139b837a80d8c">   60</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a0270070e78086011697139b837a80d8c">EMAC_MAN</a>;               </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structEmac.html#a33d8a25183bf037f1afd19264617982e">   61</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a33d8a25183bf037f1afd19264617982e">EMAC_PTR</a>;               </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structEmac.html#a345e5a925914c9f3ce3ce9ef827e98e0">   62</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a345e5a925914c9f3ce3ce9ef827e98e0">EMAC_PFR</a>;               </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structEmac.html#a47f399fd0d4190270af718be8ffacf19">   63</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a47f399fd0d4190270af718be8ffacf19">EMAC_FTO</a>;               </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structEmac.html#a6f7741431c31beae5b292ad5f958225a">   64</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a6f7741431c31beae5b292ad5f958225a">EMAC_SCF</a>;               </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structEmac.html#aa92678c2f7dd7fa383ca6c7c81e94880">   65</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#aa92678c2f7dd7fa383ca6c7c81e94880">EMAC_MCF</a>;               </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structEmac.html#a93388da439ec53217736d2d30a7b2acf">   66</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a93388da439ec53217736d2d30a7b2acf">EMAC_FRO</a>;               </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="structEmac.html#a6d7b6769786f45ad592254a2da39a116">   67</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a6d7b6769786f45ad592254a2da39a116">EMAC_FCSE</a>;              </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="structEmac.html#a3625251b63fe293d06982b5f19f17010">   68</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a3625251b63fe293d06982b5f19f17010">EMAC_ALE</a>;               </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structEmac.html#aa5706745eb6cded8367745918387fc5e">   69</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#aa5706745eb6cded8367745918387fc5e">EMAC_DTF</a>;               </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structEmac.html#adc1d8e0d1457813432e0afdda5919d77">   70</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#adc1d8e0d1457813432e0afdda5919d77">EMAC_LCOL</a>;              </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structEmac.html#a40286a90b63681632b8e0771da824815">   71</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a40286a90b63681632b8e0771da824815">EMAC_ECOL</a>;              </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="structEmac.html#a87b8161e7caef9baff2bc393510cb171">   72</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a87b8161e7caef9baff2bc393510cb171">EMAC_TUND</a>;              </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="structEmac.html#ab40727ffa54a3028c9092917db29c336">   73</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#ab40727ffa54a3028c9092917db29c336">EMAC_CSE</a>;               </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structEmac.html#acd41147622428a07a8876a79ca4b5ef8">   74</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#acd41147622428a07a8876a79ca4b5ef8">EMAC_RRE</a>;               </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structEmac.html#a8ea8618f934448c050f06dfa9f1830b7">   75</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a8ea8618f934448c050f06dfa9f1830b7">EMAC_ROV</a>;               </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structEmac.html#ad8b4c60c1bdcb78e37258bedfbb35478">   76</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#ad8b4c60c1bdcb78e37258bedfbb35478">EMAC_RSE</a>;               </div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="structEmac.html#a9775f2f3d32b567ba5ec49cb65840404">   77</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a9775f2f3d32b567ba5ec49cb65840404">EMAC_ELE</a>;               </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="structEmac.html#abb9ef0763cf0414c725097dc5075b717">   78</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#abb9ef0763cf0414c725097dc5075b717">EMAC_RJA</a>;               </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="structEmac.html#af49312dd701dd83cea3920a1e51e2b44">   79</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#af49312dd701dd83cea3920a1e51e2b44">EMAC_USF</a>;               </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structEmac.html#a6eb7eddda84bf84cedf7ee476fd2e892">   80</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a6eb7eddda84bf84cedf7ee476fd2e892">EMAC_STE</a>;               </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="structEmac.html#a3e8b81506da72d6a2e399c947dff1b29">   81</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a3e8b81506da72d6a2e399c947dff1b29">EMAC_RLE</a>;               </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  __I  uint32_t Reserved2[1];</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="structEmac.html#a23add79cc9f3d08ab3ce41e448f8771a">   83</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a23add79cc9f3d08ab3ce41e448f8771a">EMAC_HRB</a>;               </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="structEmac.html#a5672dcb45cc0768a9b4ea91e71455fc1">   84</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a5672dcb45cc0768a9b4ea91e71455fc1">EMAC_HRT</a>;               </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="structEmac.html#a8c128ee1721b65f6516b28108672a82d">   85</a></span>       <a class="code hl_struct" href="structEmacSa.html">EmacSa</a>   EMAC_SA[EMACSA_NUMBER]; </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="structEmac.html#a46bfb464e2a4662224f4781f3fd5620e">   86</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#a46bfb464e2a4662224f4781f3fd5620e">EMAC_TID</a>;               </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  __I  uint32_t Reserved3[1];</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="structEmac.html#af37f421256aad8c52cc4cfab58dc6868">   88</a></span>  __IO uint32_t <a class="code hl_variable" href="structEmac.html#af37f421256aad8c52cc4cfab58dc6868">EMAC_USRIO</a>;             </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>} <a class="code hl_struct" href="structEmac.html">Emac</a>;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/* -------- EMAC_NCR : (EMAC Offset: 0x00) Network Control Register -------- */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">#define EMAC_NCR_LB (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define EMAC_NCR_LLB (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define EMAC_NCR_RE (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define EMAC_NCR_TE (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">#define EMAC_NCR_MPE (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#define EMAC_NCR_CLRSTAT (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define EMAC_NCR_INCSTAT (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#define EMAC_NCR_WESTAT (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#define EMAC_NCR_BP (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define EMAC_NCR_TSTART (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#define EMAC_NCR_THALT (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/* -------- EMAC_NCFGR : (EMAC Offset: 0x04) Network Configuration Register -------- */</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define EMAC_NCFGR_SPD (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define EMAC_NCFGR_FD (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">#define EMAC_NCFGR_JFRAME (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define EMAC_NCFGR_CAF (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define EMAC_NCFGR_NBC (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define EMAC_NCFGR_MTI (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define EMAC_NCFGR_UNI (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define EMAC_NCFGR_BIG (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define EMAC_NCFGR_CLK_Pos 10</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define EMAC_NCFGR_CLK_Msk (0x3u &lt;&lt; EMAC_NCFGR_CLK_Pos) </span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define EMAC_NCFGR_CLK(value) ((EMAC_NCFGR_CLK_Msk &amp; ((value) &lt;&lt; EMAC_NCFGR_CLK_Pos)))</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define   EMAC_NCFGR_CLK_MCK_8 (0x0u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#define   EMAC_NCFGR_CLK_MCK_16 (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#define   EMAC_NCFGR_CLK_MCK_32 (0x2u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define   EMAC_NCFGR_CLK_MCK_64 (0x3u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define EMAC_NCFGR_RTY (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define EMAC_NCFGR_PAE (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define EMAC_NCFGR_RBOF_Pos 14</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#define EMAC_NCFGR_RBOF_Msk (0x3u &lt;&lt; EMAC_NCFGR_RBOF_Pos) </span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define EMAC_NCFGR_RBOF(value) ((EMAC_NCFGR_RBOF_Msk &amp; ((value) &lt;&lt; EMAC_NCFGR_RBOF_Pos)))</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define   EMAC_NCFGR_RBOF_OFFSET_0 (0x0u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define   EMAC_NCFGR_RBOF_OFFSET_1 (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define   EMAC_NCFGR_RBOF_OFFSET_2 (0x2u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define   EMAC_NCFGR_RBOF_OFFSET_3 (0x3u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define EMAC_NCFGR_RLCE (0x1u &lt;&lt; 16) </span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define EMAC_NCFGR_DRFCS (0x1u &lt;&lt; 17) </span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define EMAC_NCFGR_EFRHD (0x1u &lt;&lt; 18) </span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define EMAC_NCFGR_IRXFCS (0x1u &lt;&lt; 19) </span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">/* -------- EMAC_NSR : (EMAC Offset: 0x08) Network Status Register -------- */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#define EMAC_NSR_MDIO (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define EMAC_NSR_IDLE (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">/* -------- EMAC_TSR : (EMAC Offset: 0x14) Transmit Status Register -------- */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#define EMAC_TSR_UBR (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">#define EMAC_TSR_COL (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define EMAC_TSR_RLES (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define EMAC_TSR_TGO (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define EMAC_TSR_BEX (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define EMAC_TSR_COMP (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define EMAC_TSR_UND (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">/* -------- EMAC_RBQP : (EMAC Offset: 0x18) Receive Buffer Queue Pointer Register -------- */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#define EMAC_RBQP_ADDR_Pos 2</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define EMAC_RBQP_ADDR_Msk (0x3fffffffu &lt;&lt; EMAC_RBQP_ADDR_Pos) </span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#define EMAC_RBQP_ADDR(value) ((EMAC_RBQP_ADDR_Msk &amp; ((value) &lt;&lt; EMAC_RBQP_ADDR_Pos)))</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">/* -------- EMAC_TBQP : (EMAC Offset: 0x1C) Transmit Buffer Queue Pointer Register -------- */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define EMAC_TBQP_ADDR_Pos 2</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define EMAC_TBQP_ADDR_Msk (0x3fffffffu &lt;&lt; EMAC_TBQP_ADDR_Pos) </span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define EMAC_TBQP_ADDR(value) ((EMAC_TBQP_ADDR_Msk &amp; ((value) &lt;&lt; EMAC_TBQP_ADDR_Pos)))</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/* -------- EMAC_RSR : (EMAC Offset: 0x20) Receive Status Register -------- */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">#define EMAC_RSR_BNA (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define EMAC_RSR_REC (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define EMAC_RSR_OVR (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">/* -------- EMAC_ISR : (EMAC Offset: 0x24) Interrupt Status Register -------- */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define EMAC_ISR_MFD (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define EMAC_ISR_RCOMP (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define EMAC_ISR_RXUBR (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define EMAC_ISR_TXUBR (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define EMAC_ISR_TUND (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define EMAC_ISR_RLEX (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define EMAC_ISR_TXERR (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define EMAC_ISR_TCOMP (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define EMAC_ISR_ROVR (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define EMAC_ISR_HRESP (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#define EMAC_ISR_PFRE (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">#define EMAC_ISR_PTZ (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/* -------- EMAC_IER : (EMAC Offset: 0x28) Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define EMAC_IER_MFD (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">#define EMAC_IER_RCOMP (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define EMAC_IER_RXUBR (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define EMAC_IER_TXUBR (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define EMAC_IER_TUND (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">#define EMAC_IER_RLE (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define EMAC_IER_TXERR (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define EMAC_IER_TCOMP (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define EMAC_IER_ROVR (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">#define EMAC_IER_HRESP (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#define EMAC_IER_PFR (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#define EMAC_IER_PTZ (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">/* -------- EMAC_IDR : (EMAC Offset: 0x2C) Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#define EMAC_IDR_MFD (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define EMAC_IDR_RCOMP (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define EMAC_IDR_RXUBR (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define EMAC_IDR_TXUBR (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="preprocessor">#define EMAC_IDR_TUND (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define EMAC_IDR_RLE (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define EMAC_IDR_TXERR (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define EMAC_IDR_TCOMP (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">#define EMAC_IDR_ROVR (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define EMAC_IDR_HRESP (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define EMAC_IDR_PFR (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define EMAC_IDR_PTZ (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">/* -------- EMAC_IMR : (EMAC Offset: 0x30) Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define EMAC_IMR_MFD (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#define EMAC_IMR_RCOMP (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#define EMAC_IMR_RXUBR (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#define EMAC_IMR_TXUBR (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#define EMAC_IMR_TUND (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#define EMAC_IMR_RLE (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define EMAC_IMR_TXERR (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define EMAC_IMR_TCOMP (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define EMAC_IMR_ROVR (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define EMAC_IMR_HRESP (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define EMAC_IMR_PFR (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">#define EMAC_IMR_PTZ (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">/* -------- EMAC_MAN : (EMAC Offset: 0x34) Phy Maintenance Register -------- */</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#define EMAC_MAN_DATA_Pos 0</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define EMAC_MAN_DATA_Msk (0xffffu &lt;&lt; EMAC_MAN_DATA_Pos) </span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define EMAC_MAN_DATA(value) ((EMAC_MAN_DATA_Msk &amp; ((value) &lt;&lt; EMAC_MAN_DATA_Pos)))</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#define EMAC_MAN_CODE_Pos 16</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#define EMAC_MAN_CODE_Msk (0x3u &lt;&lt; EMAC_MAN_CODE_Pos) </span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define EMAC_MAN_CODE(value) ((EMAC_MAN_CODE_Msk &amp; ((value) &lt;&lt; EMAC_MAN_CODE_Pos)))</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">#define EMAC_MAN_REGA_Pos 18</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#define EMAC_MAN_REGA_Msk (0x1fu &lt;&lt; EMAC_MAN_REGA_Pos) </span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">#define EMAC_MAN_REGA(value) ((EMAC_MAN_REGA_Msk &amp; ((value) &lt;&lt; EMAC_MAN_REGA_Pos)))</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">#define EMAC_MAN_PHYA_Pos 23</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#define EMAC_MAN_PHYA_Msk (0x1fu &lt;&lt; EMAC_MAN_PHYA_Pos) </span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">#define EMAC_MAN_PHYA(value) ((EMAC_MAN_PHYA_Msk &amp; ((value) &lt;&lt; EMAC_MAN_PHYA_Pos)))</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">#define EMAC_MAN_RW_Pos 28</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">#define EMAC_MAN_RW_Msk (0x3u &lt;&lt; EMAC_MAN_RW_Pos) </span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="preprocessor">#define EMAC_MAN_RW(value) ((EMAC_MAN_RW_Msk &amp; ((value) &lt;&lt; EMAC_MAN_RW_Pos)))</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#define EMAC_MAN_SOF_Pos 30</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="preprocessor">#define EMAC_MAN_SOF_Msk (0x3u &lt;&lt; EMAC_MAN_SOF_Pos) </span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#define EMAC_MAN_SOF(value) ((EMAC_MAN_SOF_Msk &amp; ((value) &lt;&lt; EMAC_MAN_SOF_Pos)))</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">/* -------- EMAC_PTR : (EMAC Offset: 0x38) Pause Time Register -------- */</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#define EMAC_PTR_PTIME_Pos 0</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#define EMAC_PTR_PTIME_Msk (0xffffu &lt;&lt; EMAC_PTR_PTIME_Pos) </span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="preprocessor">#define EMAC_PTR_PTIME(value) ((EMAC_PTR_PTIME_Msk &amp; ((value) &lt;&lt; EMAC_PTR_PTIME_Pos)))</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">/* -------- EMAC_PFR : (EMAC Offset: 0x3C) Pause Frames Received Register -------- */</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="preprocessor">#define EMAC_PFR_FROK_Pos 0</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#define EMAC_PFR_FROK_Msk (0xffffu &lt;&lt; EMAC_PFR_FROK_Pos) </span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="preprocessor">#define EMAC_PFR_FROK(value) ((EMAC_PFR_FROK_Msk &amp; ((value) &lt;&lt; EMAC_PFR_FROK_Pos)))</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">/* -------- EMAC_FTO : (EMAC Offset: 0x40) Frames Transmitted Ok Register -------- */</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="preprocessor">#define EMAC_FTO_FTOK_Pos 0</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#define EMAC_FTO_FTOK_Msk (0xffffffu &lt;&lt; EMAC_FTO_FTOK_Pos) </span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="preprocessor">#define EMAC_FTO_FTOK(value) ((EMAC_FTO_FTOK_Msk &amp; ((value) &lt;&lt; EMAC_FTO_FTOK_Pos)))</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">/* -------- EMAC_SCF : (EMAC Offset: 0x44) Single Collision Frames Register -------- */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#define EMAC_SCF_SCF_Pos 0</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="preprocessor">#define EMAC_SCF_SCF_Msk (0xffffu &lt;&lt; EMAC_SCF_SCF_Pos) </span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#define EMAC_SCF_SCF(value) ((EMAC_SCF_SCF_Msk &amp; ((value) &lt;&lt; EMAC_SCF_SCF_Pos)))</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">/* -------- EMAC_MCF : (EMAC Offset: 0x48) Multiple Collision Frames Register -------- */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="preprocessor">#define EMAC_MCF_MCF_Pos 0</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#define EMAC_MCF_MCF_Msk (0xffffu &lt;&lt; EMAC_MCF_MCF_Pos) </span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">#define EMAC_MCF_MCF(value) ((EMAC_MCF_MCF_Msk &amp; ((value) &lt;&lt; EMAC_MCF_MCF_Pos)))</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">/* -------- EMAC_FRO : (EMAC Offset: 0x4C) Frames Received Ok Register -------- */</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#define EMAC_FRO_FROK_Pos 0</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">#define EMAC_FRO_FROK_Msk (0xffffffu &lt;&lt; EMAC_FRO_FROK_Pos) </span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="preprocessor">#define EMAC_FRO_FROK(value) ((EMAC_FRO_FROK_Msk &amp; ((value) &lt;&lt; EMAC_FRO_FROK_Pos)))</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">/* -------- EMAC_FCSE : (EMAC Offset: 0x50) Frame Check Sequence Errors Register -------- */</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">#define EMAC_FCSE_FCSE_Pos 0</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">#define EMAC_FCSE_FCSE_Msk (0xffu &lt;&lt; EMAC_FCSE_FCSE_Pos) </span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">#define EMAC_FCSE_FCSE(value) ((EMAC_FCSE_FCSE_Msk &amp; ((value) &lt;&lt; EMAC_FCSE_FCSE_Pos)))</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">/* -------- EMAC_ALE : (EMAC Offset: 0x54) Alignment Errors Register -------- */</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">#define EMAC_ALE_ALE_Pos 0</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">#define EMAC_ALE_ALE_Msk (0xffu &lt;&lt; EMAC_ALE_ALE_Pos) </span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">#define EMAC_ALE_ALE(value) ((EMAC_ALE_ALE_Msk &amp; ((value) &lt;&lt; EMAC_ALE_ALE_Pos)))</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">/* -------- EMAC_DTF : (EMAC Offset: 0x58) Deferred Transmission Frames Register -------- */</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="preprocessor">#define EMAC_DTF_DTF_Pos 0</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">#define EMAC_DTF_DTF_Msk (0xffffu &lt;&lt; EMAC_DTF_DTF_Pos) </span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">#define EMAC_DTF_DTF(value) ((EMAC_DTF_DTF_Msk &amp; ((value) &lt;&lt; EMAC_DTF_DTF_Pos)))</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">/* -------- EMAC_LCOL : (EMAC Offset: 0x5C) Late Collisions Register -------- */</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">#define EMAC_LCOL_LCOL_Pos 0</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="preprocessor">#define EMAC_LCOL_LCOL_Msk (0xffu &lt;&lt; EMAC_LCOL_LCOL_Pos) </span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">#define EMAC_LCOL_LCOL(value) ((EMAC_LCOL_LCOL_Msk &amp; ((value) &lt;&lt; EMAC_LCOL_LCOL_Pos)))</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">/* -------- EMAC_ECOL : (EMAC Offset: 0x60) Excessive Collisions Register -------- */</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">#define EMAC_ECOL_EXCOL_Pos 0</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#define EMAC_ECOL_EXCOL_Msk (0xffu &lt;&lt; EMAC_ECOL_EXCOL_Pos) </span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="preprocessor">#define EMAC_ECOL_EXCOL(value) ((EMAC_ECOL_EXCOL_Msk &amp; ((value) &lt;&lt; EMAC_ECOL_EXCOL_Pos)))</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">/* -------- EMAC_TUND : (EMAC Offset: 0x64) Transmit Underrun Errors Register -------- */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">#define EMAC_TUND_TUND_Pos 0</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">#define EMAC_TUND_TUND_Msk (0xffu &lt;&lt; EMAC_TUND_TUND_Pos) </span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">#define EMAC_TUND_TUND(value) ((EMAC_TUND_TUND_Msk &amp; ((value) &lt;&lt; EMAC_TUND_TUND_Pos)))</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">/* -------- EMAC_CSE : (EMAC Offset: 0x68) Carrier Sense Errors Register -------- */</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">#define EMAC_CSE_CSE_Pos 0</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">#define EMAC_CSE_CSE_Msk (0xffu &lt;&lt; EMAC_CSE_CSE_Pos) </span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">#define EMAC_CSE_CSE(value) ((EMAC_CSE_CSE_Msk &amp; ((value) &lt;&lt; EMAC_CSE_CSE_Pos)))</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">/* -------- EMAC_RRE : (EMAC Offset: 0x6C) Receive Resource Errors Register -------- */</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="preprocessor">#define EMAC_RRE_RRE_Pos 0</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">#define EMAC_RRE_RRE_Msk (0xffffu &lt;&lt; EMAC_RRE_RRE_Pos) </span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">#define EMAC_RRE_RRE(value) ((EMAC_RRE_RRE_Msk &amp; ((value) &lt;&lt; EMAC_RRE_RRE_Pos)))</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">/* -------- EMAC_ROV : (EMAC Offset: 0x70) Receive Overrun Errors Register -------- */</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">#define EMAC_ROV_ROVR_Pos 0</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#define EMAC_ROV_ROVR_Msk (0xffu &lt;&lt; EMAC_ROV_ROVR_Pos) </span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="preprocessor">#define EMAC_ROV_ROVR(value) ((EMAC_ROV_ROVR_Msk &amp; ((value) &lt;&lt; EMAC_ROV_ROVR_Pos)))</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">/* -------- EMAC_RSE : (EMAC Offset: 0x74) Receive Symbol Errors Register -------- */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="preprocessor">#define EMAC_RSE_RSE_Pos 0</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="preprocessor">#define EMAC_RSE_RSE_Msk (0xffu &lt;&lt; EMAC_RSE_RSE_Pos) </span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="preprocessor">#define EMAC_RSE_RSE(value) ((EMAC_RSE_RSE_Msk &amp; ((value) &lt;&lt; EMAC_RSE_RSE_Pos)))</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">/* -------- EMAC_ELE : (EMAC Offset: 0x78) Excessive Length Errors Register -------- */</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="preprocessor">#define EMAC_ELE_EXL_Pos 0</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="preprocessor">#define EMAC_ELE_EXL_Msk (0xffu &lt;&lt; EMAC_ELE_EXL_Pos) </span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="preprocessor">#define EMAC_ELE_EXL(value) ((EMAC_ELE_EXL_Msk &amp; ((value) &lt;&lt; EMAC_ELE_EXL_Pos)))</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">/* -------- EMAC_RJA : (EMAC Offset: 0x7C) Receive Jabbers Register -------- */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="preprocessor">#define EMAC_RJA_RJB_Pos 0</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#define EMAC_RJA_RJB_Msk (0xffu &lt;&lt; EMAC_RJA_RJB_Pos) </span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="preprocessor">#define EMAC_RJA_RJB(value) ((EMAC_RJA_RJB_Msk &amp; ((value) &lt;&lt; EMAC_RJA_RJB_Pos)))</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">/* -------- EMAC_USF : (EMAC Offset: 0x80) Undersize Frames Register -------- */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="preprocessor">#define EMAC_USF_USF_Pos 0</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="preprocessor">#define EMAC_USF_USF_Msk (0xffu &lt;&lt; EMAC_USF_USF_Pos) </span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="preprocessor">#define EMAC_USF_USF(value) ((EMAC_USF_USF_Msk &amp; ((value) &lt;&lt; EMAC_USF_USF_Pos)))</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">/* -------- EMAC_STE : (EMAC Offset: 0x84) SQE Test Errors Register -------- */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="preprocessor">#define EMAC_STE_SQER_Pos 0</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#define EMAC_STE_SQER_Msk (0xffu &lt;&lt; EMAC_STE_SQER_Pos) </span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="preprocessor">#define EMAC_STE_SQER(value) ((EMAC_STE_SQER_Msk &amp; ((value) &lt;&lt; EMAC_STE_SQER_Pos)))</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">/* -------- EMAC_RLE : (EMAC Offset: 0x88) Received Length Field Mismatch Register -------- */</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="preprocessor">#define EMAC_RLE_RLFM_Pos 0</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="preprocessor">#define EMAC_RLE_RLFM_Msk (0xffu &lt;&lt; EMAC_RLE_RLFM_Pos) </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="preprocessor">#define EMAC_RLE_RLFM(value) ((EMAC_RLE_RLFM_Msk &amp; ((value) &lt;&lt; EMAC_RLE_RLFM_Pos)))</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">/* -------- EMAC_HRB : (EMAC Offset: 0x90) Hash Register Bottom [31:0] Register -------- */</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="preprocessor">#define EMAC_HRB_ADDR_Pos 0</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#define EMAC_HRB_ADDR_Msk (0xffffffffu &lt;&lt; EMAC_HRB_ADDR_Pos) </span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="preprocessor">#define EMAC_HRB_ADDR(value) ((EMAC_HRB_ADDR_Msk &amp; ((value) &lt;&lt; EMAC_HRB_ADDR_Pos)))</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">/* -------- EMAC_HRT : (EMAC Offset: 0x94) Hash Register Top [63:32] Register -------- */</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="preprocessor">#define EMAC_HRT_ADDR_Pos 0</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="preprocessor">#define EMAC_HRT_ADDR_Msk (0xffffffffu &lt;&lt; EMAC_HRT_ADDR_Pos) </span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="preprocessor">#define EMAC_HRT_ADDR(value) ((EMAC_HRT_ADDR_Msk &amp; ((value) &lt;&lt; EMAC_HRT_ADDR_Pos)))</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">/* -------- EMAC_SAxB : (EMAC Offset: N/A) Specific Address 1 Bottom Register -------- */</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="preprocessor">#define EMAC_SAxB_ADDR_Pos 0</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="preprocessor">#define EMAC_SAxB_ADDR_Msk (0xffffffffu &lt;&lt; EMAC_SAxB_ADDR_Pos) </span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="preprocessor">#define EMAC_SAxB_ADDR(value) ((EMAC_SAxB_ADDR_Msk &amp; ((value) &lt;&lt; EMAC_SAxB_ADDR_Pos)))</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">/* -------- EMAC_SAxT : (EMAC Offset: N/A) Specific Address 1 Top Register -------- */</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="preprocessor">#define EMAC_SAxT_ADDR_Pos 0</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="preprocessor">#define EMAC_SAxT_ADDR_Msk (0xffffu &lt;&lt; EMAC_SAxT_ADDR_Pos) </span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="preprocessor">#define EMAC_SAxT_ADDR(value) ((EMAC_SAxT_ADDR_Msk &amp; ((value) &lt;&lt; EMAC_SAxT_ADDR_Pos)))</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">/* -------- EMAC_TID : (EMAC Offset: 0xB8) Type ID Checking Register -------- */</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#define EMAC_TID_TID_Pos 0</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="preprocessor">#define EMAC_TID_TID_Msk (0xffffu &lt;&lt; EMAC_TID_TID_Pos) </span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#define EMAC_TID_TID(value) ((EMAC_TID_TID_Msk &amp; ((value) &lt;&lt; EMAC_TID_TID_Pos)))</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">/* -------- EMAC_USRIO : (EMAC Offset: 0xC0) User Input/Output Register -------- */</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">#define EMAC_USRIO_RMII (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="preprocessor">#define EMAC_USRIO_CLKEN (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_EMAC_COMPONENT_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructEmacSa_html"><div class="ttname"><a href="structEmacSa.html">EmacSa</a></div><div class="ttdoc">EmacSa hardware registers.</div><div class="ttdef"><b>Definition:</b> emac.h:41</div></div>
<div class="ttc" id="astructEmacSa_html_a19a21e9e8c286eca42c626b14248ab14"><div class="ttname"><a href="structEmacSa.html#a19a21e9e8c286eca42c626b14248ab14">EmacSa::EMAC_SAxT</a></div><div class="ttdeci">__IO uint32_t EMAC_SAxT</div><div class="ttdoc">(EmacSa Offset: 0x4) Specific Address 1 Top Register</div><div class="ttdef"><b>Definition:</b> emac.h:43</div></div>
<div class="ttc" id="astructEmacSa_html_a376e4ca3cbb4a28f4b38b128cef11e9c"><div class="ttname"><a href="structEmacSa.html#a376e4ca3cbb4a28f4b38b128cef11e9c">EmacSa::EMAC_SAxB</a></div><div class="ttdeci">__IO uint32_t EMAC_SAxB</div><div class="ttdoc">(EmacSa Offset: 0x0) Specific Address 1 Bottom Register</div><div class="ttdef"><b>Definition:</b> emac.h:42</div></div>
<div class="ttc" id="astructEmac_html"><div class="ttname"><a href="structEmac.html">Emac</a></div><div class="ttdef"><b>Definition:</b> emac.h:47</div></div>
<div class="ttc" id="astructEmac_html_a0270070e78086011697139b837a80d8c"><div class="ttname"><a href="structEmac.html#a0270070e78086011697139b837a80d8c">Emac::EMAC_MAN</a></div><div class="ttdeci">__IO uint32_t EMAC_MAN</div><div class="ttdoc">(Emac Offset: 0x34) Phy Maintenance Register</div><div class="ttdef"><b>Definition:</b> emac.h:60</div></div>
<div class="ttc" id="astructEmac_html_a15f63e29ba02709406a1d42243351423"><div class="ttname"><a href="structEmac.html#a15f63e29ba02709406a1d42243351423">Emac::EMAC_TSR</a></div><div class="ttdeci">__IO uint32_t EMAC_TSR</div><div class="ttdoc">(Emac Offset: 0x14) Transmit Status Register</div><div class="ttdef"><b>Definition:</b> emac.h:52</div></div>
<div class="ttc" id="astructEmac_html_a1afb3c6dce4b819a63178fcbd00d33e5"><div class="ttname"><a href="structEmac.html#a1afb3c6dce4b819a63178fcbd00d33e5">Emac::EMAC_IDR</a></div><div class="ttdeci">__O uint32_t EMAC_IDR</div><div class="ttdoc">(Emac Offset: 0x2C) Interrupt Disable Register</div><div class="ttdef"><b>Definition:</b> emac.h:58</div></div>
<div class="ttc" id="astructEmac_html_a23add79cc9f3d08ab3ce41e448f8771a"><div class="ttname"><a href="structEmac.html#a23add79cc9f3d08ab3ce41e448f8771a">Emac::EMAC_HRB</a></div><div class="ttdeci">__IO uint32_t EMAC_HRB</div><div class="ttdoc">(Emac Offset: 0x90) Hash Register Bottom [31:0] Register</div><div class="ttdef"><b>Definition:</b> emac.h:83</div></div>
<div class="ttc" id="astructEmac_html_a25f772d9a2316fda3bff8e3814db3ec2"><div class="ttname"><a href="structEmac.html#a25f772d9a2316fda3bff8e3814db3ec2">Emac::EMAC_NSR</a></div><div class="ttdeci">__I uint32_t EMAC_NSR</div><div class="ttdoc">(Emac Offset: 0x08) Network Status Register</div><div class="ttdef"><b>Definition:</b> emac.h:50</div></div>
<div class="ttc" id="astructEmac_html_a304e4ee0554c92a3d8a2a3173fde734a"><div class="ttname"><a href="structEmac.html#a304e4ee0554c92a3d8a2a3173fde734a">Emac::EMAC_TBQP</a></div><div class="ttdeci">__IO uint32_t EMAC_TBQP</div><div class="ttdoc">(Emac Offset: 0x1C) Transmit Buffer Queue Pointer Register</div><div class="ttdef"><b>Definition:</b> emac.h:54</div></div>
<div class="ttc" id="astructEmac_html_a33d8a25183bf037f1afd19264617982e"><div class="ttname"><a href="structEmac.html#a33d8a25183bf037f1afd19264617982e">Emac::EMAC_PTR</a></div><div class="ttdeci">__IO uint32_t EMAC_PTR</div><div class="ttdoc">(Emac Offset: 0x38) Pause Time Register</div><div class="ttdef"><b>Definition:</b> emac.h:61</div></div>
<div class="ttc" id="astructEmac_html_a345e5a925914c9f3ce3ce9ef827e98e0"><div class="ttname"><a href="structEmac.html#a345e5a925914c9f3ce3ce9ef827e98e0">Emac::EMAC_PFR</a></div><div class="ttdeci">__IO uint32_t EMAC_PFR</div><div class="ttdoc">(Emac Offset: 0x3C) Pause Frames Received Register</div><div class="ttdef"><b>Definition:</b> emac.h:62</div></div>
<div class="ttc" id="astructEmac_html_a3625251b63fe293d06982b5f19f17010"><div class="ttname"><a href="structEmac.html#a3625251b63fe293d06982b5f19f17010">Emac::EMAC_ALE</a></div><div class="ttdeci">__IO uint32_t EMAC_ALE</div><div class="ttdoc">(Emac Offset: 0x54) Alignment Errors Register</div><div class="ttdef"><b>Definition:</b> emac.h:68</div></div>
<div class="ttc" id="astructEmac_html_a38cb7f63a5f9679b478672fa07b910ae"><div class="ttname"><a href="structEmac.html#a38cb7f63a5f9679b478672fa07b910ae">Emac::EMAC_NCFGR</a></div><div class="ttdeci">__IO uint32_t EMAC_NCFGR</div><div class="ttdoc">(Emac Offset: 0x04) Network Configuration Register</div><div class="ttdef"><b>Definition:</b> emac.h:49</div></div>
<div class="ttc" id="astructEmac_html_a3e8b81506da72d6a2e399c947dff1b29"><div class="ttname"><a href="structEmac.html#a3e8b81506da72d6a2e399c947dff1b29">Emac::EMAC_RLE</a></div><div class="ttdeci">__IO uint32_t EMAC_RLE</div><div class="ttdoc">(Emac Offset: 0x88) Received Length Field Mismatch Register</div><div class="ttdef"><b>Definition:</b> emac.h:81</div></div>
<div class="ttc" id="astructEmac_html_a40286a90b63681632b8e0771da824815"><div class="ttname"><a href="structEmac.html#a40286a90b63681632b8e0771da824815">Emac::EMAC_ECOL</a></div><div class="ttdeci">__IO uint32_t EMAC_ECOL</div><div class="ttdoc">(Emac Offset: 0x60) Excessive Collisions Register</div><div class="ttdef"><b>Definition:</b> emac.h:71</div></div>
<div class="ttc" id="astructEmac_html_a46bfb464e2a4662224f4781f3fd5620e"><div class="ttname"><a href="structEmac.html#a46bfb464e2a4662224f4781f3fd5620e">Emac::EMAC_TID</a></div><div class="ttdeci">__IO uint32_t EMAC_TID</div><div class="ttdoc">(Emac Offset: 0xB8) Type ID Checking Register</div><div class="ttdef"><b>Definition:</b> emac.h:86</div></div>
<div class="ttc" id="astructEmac_html_a47f399fd0d4190270af718be8ffacf19"><div class="ttname"><a href="structEmac.html#a47f399fd0d4190270af718be8ffacf19">Emac::EMAC_FTO</a></div><div class="ttdeci">__IO uint32_t EMAC_FTO</div><div class="ttdoc">(Emac Offset: 0x40) Frames Transmitted Ok Register</div><div class="ttdef"><b>Definition:</b> emac.h:63</div></div>
<div class="ttc" id="astructEmac_html_a5672dcb45cc0768a9b4ea91e71455fc1"><div class="ttname"><a href="structEmac.html#a5672dcb45cc0768a9b4ea91e71455fc1">Emac::EMAC_HRT</a></div><div class="ttdeci">__IO uint32_t EMAC_HRT</div><div class="ttdoc">(Emac Offset: 0x94) Hash Register Top [63:32] Register</div><div class="ttdef"><b>Definition:</b> emac.h:84</div></div>
<div class="ttc" id="astructEmac_html_a595bdb42c2413dd79d48e39e70055236"><div class="ttname"><a href="structEmac.html#a595bdb42c2413dd79d48e39e70055236">Emac::EMAC_IMR</a></div><div class="ttdeci">__I uint32_t EMAC_IMR</div><div class="ttdoc">(Emac Offset: 0x30) Interrupt Mask Register</div><div class="ttdef"><b>Definition:</b> emac.h:59</div></div>
<div class="ttc" id="astructEmac_html_a6d7b6769786f45ad592254a2da39a116"><div class="ttname"><a href="structEmac.html#a6d7b6769786f45ad592254a2da39a116">Emac::EMAC_FCSE</a></div><div class="ttdeci">__IO uint32_t EMAC_FCSE</div><div class="ttdoc">(Emac Offset: 0x50) Frame Check Sequence Errors Register</div><div class="ttdef"><b>Definition:</b> emac.h:67</div></div>
<div class="ttc" id="astructEmac_html_a6eb7eddda84bf84cedf7ee476fd2e892"><div class="ttname"><a href="structEmac.html#a6eb7eddda84bf84cedf7ee476fd2e892">Emac::EMAC_STE</a></div><div class="ttdeci">__IO uint32_t EMAC_STE</div><div class="ttdoc">(Emac Offset: 0x84) SQE Test Errors Register</div><div class="ttdef"><b>Definition:</b> emac.h:80</div></div>
<div class="ttc" id="astructEmac_html_a6f7741431c31beae5b292ad5f958225a"><div class="ttname"><a href="structEmac.html#a6f7741431c31beae5b292ad5f958225a">Emac::EMAC_SCF</a></div><div class="ttdeci">__IO uint32_t EMAC_SCF</div><div class="ttdoc">(Emac Offset: 0x44) Single Collision Frames Register</div><div class="ttdef"><b>Definition:</b> emac.h:64</div></div>
<div class="ttc" id="astructEmac_html_a87b8161e7caef9baff2bc393510cb171"><div class="ttname"><a href="structEmac.html#a87b8161e7caef9baff2bc393510cb171">Emac::EMAC_TUND</a></div><div class="ttdeci">__IO uint32_t EMAC_TUND</div><div class="ttdoc">(Emac Offset: 0x64) Transmit Underrun Errors Register</div><div class="ttdef"><b>Definition:</b> emac.h:72</div></div>
<div class="ttc" id="astructEmac_html_a8ea8618f934448c050f06dfa9f1830b7"><div class="ttname"><a href="structEmac.html#a8ea8618f934448c050f06dfa9f1830b7">Emac::EMAC_ROV</a></div><div class="ttdeci">__IO uint32_t EMAC_ROV</div><div class="ttdoc">(Emac Offset: 0x70) Receive Overrun Errors Register</div><div class="ttdef"><b>Definition:</b> emac.h:75</div></div>
<div class="ttc" id="astructEmac_html_a93388da439ec53217736d2d30a7b2acf"><div class="ttname"><a href="structEmac.html#a93388da439ec53217736d2d30a7b2acf">Emac::EMAC_FRO</a></div><div class="ttdeci">__IO uint32_t EMAC_FRO</div><div class="ttdoc">(Emac Offset: 0x4C) Frames Received Ok Register</div><div class="ttdef"><b>Definition:</b> emac.h:66</div></div>
<div class="ttc" id="astructEmac_html_a9775f2f3d32b567ba5ec49cb65840404"><div class="ttname"><a href="structEmac.html#a9775f2f3d32b567ba5ec49cb65840404">Emac::EMAC_ELE</a></div><div class="ttdeci">__IO uint32_t EMAC_ELE</div><div class="ttdoc">(Emac Offset: 0x78) Excessive Length Errors Register</div><div class="ttdef"><b>Definition:</b> emac.h:77</div></div>
<div class="ttc" id="astructEmac_html_aa5706745eb6cded8367745918387fc5e"><div class="ttname"><a href="structEmac.html#aa5706745eb6cded8367745918387fc5e">Emac::EMAC_DTF</a></div><div class="ttdeci">__IO uint32_t EMAC_DTF</div><div class="ttdoc">(Emac Offset: 0x58) Deferred Transmission Frames Register</div><div class="ttdef"><b>Definition:</b> emac.h:69</div></div>
<div class="ttc" id="astructEmac_html_aa7b7f871513695f50902c258debe74ea"><div class="ttname"><a href="structEmac.html#aa7b7f871513695f50902c258debe74ea">Emac::EMAC_RSR</a></div><div class="ttdeci">__IO uint32_t EMAC_RSR</div><div class="ttdoc">(Emac Offset: 0x20) Receive Status Register</div><div class="ttdef"><b>Definition:</b> emac.h:55</div></div>
<div class="ttc" id="astructEmac_html_aa92678c2f7dd7fa383ca6c7c81e94880"><div class="ttname"><a href="structEmac.html#aa92678c2f7dd7fa383ca6c7c81e94880">Emac::EMAC_MCF</a></div><div class="ttdeci">__IO uint32_t EMAC_MCF</div><div class="ttdoc">(Emac Offset: 0x48) Multiple Collision Frames Register</div><div class="ttdef"><b>Definition:</b> emac.h:65</div></div>
<div class="ttc" id="astructEmac_html_aa966e6ce5edec3f03ef576bb54cbf7d2"><div class="ttname"><a href="structEmac.html#aa966e6ce5edec3f03ef576bb54cbf7d2">Emac::EMAC_RBQP</a></div><div class="ttdeci">__IO uint32_t EMAC_RBQP</div><div class="ttdoc">(Emac Offset: 0x18) Receive Buffer Queue Pointer Register</div><div class="ttdef"><b>Definition:</b> emac.h:53</div></div>
<div class="ttc" id="astructEmac_html_ab1ab437773bfed7ac614c43ed8fb16c2"><div class="ttname"><a href="structEmac.html#ab1ab437773bfed7ac614c43ed8fb16c2">Emac::EMAC_IER</a></div><div class="ttdeci">__O uint32_t EMAC_IER</div><div class="ttdoc">(Emac Offset: 0x28) Interrupt Enable Register</div><div class="ttdef"><b>Definition:</b> emac.h:57</div></div>
<div class="ttc" id="astructEmac_html_ab40727ffa54a3028c9092917db29c336"><div class="ttname"><a href="structEmac.html#ab40727ffa54a3028c9092917db29c336">Emac::EMAC_CSE</a></div><div class="ttdeci">__IO uint32_t EMAC_CSE</div><div class="ttdoc">(Emac Offset: 0x68) Carrier Sense Errors Register</div><div class="ttdef"><b>Definition:</b> emac.h:73</div></div>
<div class="ttc" id="astructEmac_html_abb9ef0763cf0414c725097dc5075b717"><div class="ttname"><a href="structEmac.html#abb9ef0763cf0414c725097dc5075b717">Emac::EMAC_RJA</a></div><div class="ttdeci">__IO uint32_t EMAC_RJA</div><div class="ttdoc">(Emac Offset: 0x7C) Receive Jabbers Register</div><div class="ttdef"><b>Definition:</b> emac.h:78</div></div>
<div class="ttc" id="astructEmac_html_acd41147622428a07a8876a79ca4b5ef8"><div class="ttname"><a href="structEmac.html#acd41147622428a07a8876a79ca4b5ef8">Emac::EMAC_RRE</a></div><div class="ttdeci">__IO uint32_t EMAC_RRE</div><div class="ttdoc">(Emac Offset: 0x6C) Receive Resource Errors Register</div><div class="ttdef"><b>Definition:</b> emac.h:74</div></div>
<div class="ttc" id="astructEmac_html_ace3be90748bc33226d46b846d71c07cd"><div class="ttname"><a href="structEmac.html#ace3be90748bc33226d46b846d71c07cd">Emac::EMAC_ISR</a></div><div class="ttdeci">__IO uint32_t EMAC_ISR</div><div class="ttdoc">(Emac Offset: 0x24) Interrupt Status Register</div><div class="ttdef"><b>Definition:</b> emac.h:56</div></div>
<div class="ttc" id="astructEmac_html_ad8b4c60c1bdcb78e37258bedfbb35478"><div class="ttname"><a href="structEmac.html#ad8b4c60c1bdcb78e37258bedfbb35478">Emac::EMAC_RSE</a></div><div class="ttdeci">__IO uint32_t EMAC_RSE</div><div class="ttdoc">(Emac Offset: 0x74) Receive Symbol Errors Register</div><div class="ttdef"><b>Definition:</b> emac.h:76</div></div>
<div class="ttc" id="astructEmac_html_adc1d8e0d1457813432e0afdda5919d77"><div class="ttname"><a href="structEmac.html#adc1d8e0d1457813432e0afdda5919d77">Emac::EMAC_LCOL</a></div><div class="ttdeci">__IO uint32_t EMAC_LCOL</div><div class="ttdoc">(Emac Offset: 0x5C) Late Collisions Register</div><div class="ttdef"><b>Definition:</b> emac.h:70</div></div>
<div class="ttc" id="astructEmac_html_af33f09a4d3e93016cf1642f3bf535060"><div class="ttname"><a href="structEmac.html#af33f09a4d3e93016cf1642f3bf535060">Emac::EMAC_NCR</a></div><div class="ttdeci">__IO uint32_t EMAC_NCR</div><div class="ttdoc">(Emac Offset: 0x00) Network Control Register</div><div class="ttdef"><b>Definition:</b> emac.h:48</div></div>
<div class="ttc" id="astructEmac_html_af37f421256aad8c52cc4cfab58dc6868"><div class="ttname"><a href="structEmac.html#af37f421256aad8c52cc4cfab58dc6868">Emac::EMAC_USRIO</a></div><div class="ttdeci">__IO uint32_t EMAC_USRIO</div><div class="ttdoc">(Emac Offset: 0xC0) User Input/Output Register</div><div class="ttdef"><b>Definition:</b> emac.h:88</div></div>
<div class="ttc" id="astructEmac_html_af49312dd701dd83cea3920a1e51e2b44"><div class="ttname"><a href="structEmac.html#af49312dd701dd83cea3920a1e51e2b44">Emac::EMAC_USF</a></div><div class="ttdeci">__IO uint32_t EMAC_USF</div><div class="ttdoc">(Emac Offset: 0x80) Undersize Frames Register</div><div class="ttdef"><b>Definition:</b> emac.h:79</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
