Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Oct 24 22:12:03 2023
| Host         : DESKTOP-EUK436V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description            Violations  
---------  ----------------  ---------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.678      -16.055                     34                 7134        0.097        0.000                      0                 7134        1.100        0.000                       0                  3005  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0           5.813        0.000                      0                   14        0.109        0.000                      0                   14        4.232        0.000                       0                   103  
  clkout2          34.551        0.000                      0                  298        0.097        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          38.443        0.000                      0                 5248        0.120        0.000                      0                 5248       49.600        0.000                       0                  2736  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0             0.041        0.000                      0                  254        0.244        0.000                      0                  254  
clkout3       clkout0            -0.678      -16.055                     34                   34        1.070        0.000                      0                   34  
clkout0       clkout2             6.199        0.000                      0                   12        0.268        0.000                      0                   12  
clkout3       clkout2            12.695        0.000                      0                  135        2.365        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 46.130        0.000                      0                 1287        0.165        0.000                      0                 1287  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.813ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.876ns  (logic 1.317ns (33.976%)  route 2.559ns (66.024%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.443    -1.954    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X22Y81         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.241 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.723    -0.518    vga/U12/number0[2]
    SLICE_X19Y90         LUT6 (Prop_lut6_I5_O)        0.138    -0.380 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000    -0.380    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X19Y90         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.272 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.668     0.396    vga/U12/number__0[2]
    SLICE_X18Y101        LUT3 (Prop_lut3_I1_O)        0.134     0.530 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.368     0.898    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X18Y102        LUT2 (Prop_lut2_I0_O)        0.138     1.036 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.373     1.410    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I2_O)        0.043     1.453 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.427     1.880    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I0_O)        0.043     1.923 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     1.923    vga/U12_n_112
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.152     8.442    vga/CLK_OUT1
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.674     7.768    
                         clock uncertainty           -0.066     7.702    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.033     7.735    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -1.923    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.815ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.412ns (36.441%)  route 2.463ns (63.559%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.443    -1.954    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X22Y81         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.241 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.723    -0.518    vga/U12/number0[2]
    SLICE_X19Y90         LUT6 (Prop_lut6_I5_O)        0.138    -0.380 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000    -0.380    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X19Y90         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.272 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.668     0.396    vga/U12/number__0[2]
    SLICE_X18Y101        LUT3 (Prop_lut3_I1_O)        0.134     0.530 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.392     0.922    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X18Y101        LUT5 (Prop_lut5_I4_O)        0.142     1.064 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.276     1.340    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X16Y103        LUT5 (Prop_lut5_I2_O)        0.134     1.474 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.404     1.878    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I0_O)        0.043     1.921 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     1.921    vga/U12_n_115
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.152     8.442    vga/CLK_OUT1
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.674     7.768    
                         clock uncertainty           -0.066     7.702    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.034     7.736    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -1.921    
  -------------------------------------------------------------------
                         slack                                  5.815    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 1.317ns (35.874%)  route 2.354ns (64.126%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.443    -1.954    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X22Y81         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.241 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.723    -0.518    vga/U12/number0[2]
    SLICE_X19Y90         LUT6 (Prop_lut6_I5_O)        0.138    -0.380 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000    -0.380    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X19Y90         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.272 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.668     0.396    vga/U12/number__0[2]
    SLICE_X18Y101        LUT3 (Prop_lut3_I1_O)        0.134     0.530 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.392     0.922    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X18Y101        LUT4 (Prop_lut4_I3_O)        0.138     1.060 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.258     1.318    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X18Y102        LUT5 (Prop_lut5_I2_O)        0.043     1.361 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.313     1.674    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I0_O)        0.043     1.717 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     1.717    vga/U12_n_116
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.152     8.442    vga/CLK_OUT1
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.674     7.768    
                         clock uncertainty           -0.066     7.702    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.034     7.736    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -1.717    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.317ns (36.027%)  route 2.339ns (63.973%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.443    -1.954    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X22Y81         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.241 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.723    -0.518    vga/U12/number0[2]
    SLICE_X19Y90         LUT6 (Prop_lut6_I5_O)        0.138    -0.380 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000    -0.380    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X19Y90         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.272 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.668     0.396    vga/U12/number__0[2]
    SLICE_X18Y101        LUT3 (Prop_lut3_I1_O)        0.134     0.530 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.368     0.898    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X18Y102        LUT2 (Prop_lut2_I0_O)        0.138     1.036 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.250     1.287    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X17Y103        LUT6 (Prop_lut6_I3_O)        0.043     1.330 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.329     1.659    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X15Y105        LUT4 (Prop_lut4_I0_O)        0.043     1.702 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     1.702    vga/U12_n_113
    SLICE_X15Y105        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.152     8.442    vga/CLK_OUT1
    SLICE_X15Y105        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.674     7.768    
                         clock uncertainty           -0.066     7.702    
    SLICE_X15Y105        FDRE (Setup_fdre_C_D)        0.034     7.736    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -1.702    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.203ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.317ns (37.772%)  route 2.170ns (62.228%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.443    -1.954    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X22Y81         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.241 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.723    -0.518    vga/U12/number0[2]
    SLICE_X19Y90         LUT6 (Prop_lut6_I5_O)        0.138    -0.380 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000    -0.380    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X19Y90         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.272 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.668     0.396    vga/U12/number__0[2]
    SLICE_X18Y101        LUT3 (Prop_lut3_I1_O)        0.134     0.530 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.190     0.720    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X18Y101        LUT6 (Prop_lut6_I5_O)        0.138     0.858 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.248     1.106    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X16Y101        LUT5 (Prop_lut5_I2_O)        0.043     1.149 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.341     1.490    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I0_O)        0.043     1.533 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     1.533    vga/U12_n_114
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.152     8.442    vga/CLK_OUT1
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.674     7.768    
                         clock uncertainty           -0.066     7.702    
    SLICE_X15Y104        FDRE (Setup_fdre_C_D)        0.034     7.736    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -1.533    
  -------------------------------------------------------------------
                         slack                                  6.203    

Slack (MET) :             6.392ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.298ns  (logic 1.274ns (38.626%)  route 2.024ns (61.374%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.443    -1.954    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X22Y81         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.241 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.723    -0.518    vga/U12/number0[2]
    SLICE_X19Y90         LUT6 (Prop_lut6_I5_O)        0.138    -0.380 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000    -0.380    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X19Y90         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.272 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.668     0.396    vga/U12/number__0[2]
    SLICE_X18Y101        LUT3 (Prop_lut3_I1_O)        0.134     0.530 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.189     0.719    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X18Y101        LUT6 (Prop_lut6_I0_O)        0.138     0.857 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.444     1.302    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X15Y104        LUT5 (Prop_lut5_I0_O)        0.043     1.345 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.345    vga/U12_n_117
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.152     8.442    vga/CLK_OUT1
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.674     7.768    
                         clock uncertainty           -0.066     7.702    
    SLICE_X15Y104        FDRE (Setup_fdre_C_D)        0.034     7.736    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                  6.392    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 vga/data_buf_reg_0_3_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 1.274ns (40.184%)  route 1.896ns (59.816%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.674ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.443    -1.954    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X22Y81         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.713    -1.241 r  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.723    -0.518    vga/U12/number0[2]
    SLICE_X19Y90         LUT6 (Prop_lut6_I5_O)        0.138    -0.380 r  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000    -0.380    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X19Y90         MUXF7 (Prop_muxf7_I1_O)      0.108    -0.272 r  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.668     0.396    vga/U12/number__0[2]
    SLICE_X18Y101        LUT3 (Prop_lut3_I1_O)        0.134     0.530 f  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.219     0.749    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.138     0.887 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.286     1.174    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X15Y104        LUT5 (Prop_lut5_I0_O)        0.043     1.217 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     1.217    vga/U12_n_111
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.152     8.442    vga/CLK_OUT1
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.674     7.768    
                         clock uncertainty           -0.066     7.702    
    SLICE_X15Y104        FDRE (Setup_fdre_C_D)        0.033     7.735    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -1.217    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             8.687ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.223ns (27.447%)  route 0.589ns (72.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.284    -2.113    vga/CLK_OUT1
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.223    -1.890 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.589    -1.300    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.180     8.469    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.601     7.869    
                         clock uncertainty           -0.066     7.803    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     7.387    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.387    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  8.687    

Slack (MET) :             8.707ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.223ns (28.146%)  route 0.569ns (71.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.284    -2.113    vga/CLK_OUT1
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.223    -1.890 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.569    -1.320    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.180     8.469    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.601     7.869    
                         clock uncertainty           -0.066     7.803    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     7.387    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.387    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  8.707    

Slack (MET) :             8.752ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.223ns (29.833%)  route 0.524ns (70.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 8.469 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.284    -2.113    vga/CLK_OUT1
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.223    -1.890 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.524    -1.365    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.180     8.469    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.601     7.869    
                         clock uncertainty           -0.066     7.803    
    RAMB18_X0Y42         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     7.387    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.387    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  8.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.100ns (28.370%)  route 0.252ns (71.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.581    -0.539    vga/CLK_OUT1
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.439 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.252    -0.187    vga/FONT_8X16/ADDR[12]
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.810    -0.556    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.479    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.296    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.100ns (27.469%)  route 0.264ns (72.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.581    -0.539    vga/CLK_OUT1
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.439 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.264    -0.175    vga/FONT_8X16/ADDR[8]
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.810    -0.556    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.479    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.296    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.100ns (27.282%)  route 0.267ns (72.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.581    -0.539    vga/CLK_OUT1
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.100    -0.439 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.267    -0.173    vga/FONT_8X16/ADDR[13]
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.810    -0.556    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.479    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.296    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.100ns (27.189%)  route 0.268ns (72.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.581    -0.539    vga/CLK_OUT1
    SLICE_X15Y105        FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.439 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.268    -0.171    vga/FONT_8X16/ADDR[11]
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.810    -0.556    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.479    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.296    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.100ns (26.991%)  route 0.270ns (73.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.581    -0.539    vga/CLK_OUT1
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.100    -0.439 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.270    -0.169    vga/FONT_8X16/ADDR[9]
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.810    -0.556    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.479    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.296    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.361%)  route 0.294ns (74.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.581    -0.539    vga/CLK_OUT1
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.100    -0.439 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.294    -0.145    vga/FONT_8X16/ADDR[7]
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.810    -0.556    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.479    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.296    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.100ns (24.602%)  route 0.306ns (75.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.556ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.581    -0.539    vga/CLK_OUT1
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.100    -0.439 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.306    -0.133    vga/FONT_8X16/ADDR[10]
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.810    -0.556    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.078    -0.479    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.296    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 vga/strdata_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.267ns (35.295%)  route 0.489ns (64.705%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.634    -0.486    vga/CLK_OUT1
    SLICE_X19Y99         FDRE                                         r  vga/strdata_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.386 r  vga/strdata_reg[17]/Q
                         net (fo=1, routed)           0.162    -0.224    vga/U12/strdata[15]
    SLICE_X18Y100        LUT6 (Prop_lut6_I1_O)        0.028    -0.196 r  vga/U12/ascii_code[1]_i_10/O
                         net (fo=1, routed)           0.000    -0.196    vga/U12/ascii_code[1]_i_10_n_0
    SLICE_X18Y100        MUXF7 (Prop_muxf7_I0_O)      0.043    -0.153 r  vga/U12/ascii_code_reg[1]_i_4/O
                         net (fo=1, routed)           0.168     0.015    vga/U12/ascii_code0[1]
    SLICE_X18Y102        LUT5 (Prop_lut5_I1_O)        0.068     0.083 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.159     0.242    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I0_O)        0.028     0.270 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.270    vga/U12_n_116
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.781    -0.585    vga/CLK_OUT1
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.238    -0.347    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.061    -0.286    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                           0.270    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 vga/strdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.292ns (38.033%)  route 0.476ns (61.967%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.634    -0.486    vga/CLK_OUT1
    SLICE_X14Y99         FDRE                                         r  vga/strdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.368 r  vga/strdata_reg[4]/Q
                         net (fo=1, routed)           0.099    -0.269    vga/U12/strdata[4]
    SLICE_X15Y101        LUT6 (Prop_lut6_I5_O)        0.028    -0.241 r  vga/U12/ascii_code[4]_i_9/O
                         net (fo=1, routed)           0.000    -0.241    vga/U12/ascii_code[4]_i_9_n_0
    SLICE_X15Y101        MUXF7 (Prop_muxf7_I0_O)      0.050    -0.191 r  vga/U12/ascii_code_reg[4]_i_4/O
                         net (fo=1, routed)           0.209     0.017    vga/U12/ascii_code0[4]
    SLICE_X17Y103        LUT6 (Prop_lut6_I1_O)        0.068     0.085 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.168     0.254    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X15Y105        LUT4 (Prop_lut4_I0_O)        0.028     0.282 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.282    vga/U12_n_113
    SLICE_X15Y105        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.781    -0.585    vga/CLK_OUT1
    SLICE_X15Y105        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism              0.238    -0.347    
    SLICE_X15Y105        FDRE (Hold_fdre_C_D)         0.060    -0.287    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 vga/strdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.292ns (33.453%)  route 0.581ns (66.547%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.634    -0.486    vga/CLK_OUT1
    SLICE_X12Y99         FDRE                                         r  vga/strdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.368 r  vga/strdata_reg[19]/Q
                         net (fo=1, routed)           0.133    -0.235    vga/U12/strdata[17]
    SLICE_X13Y100        LUT6 (Prop_lut6_I1_O)        0.028    -0.207 r  vga/U12/ascii_code[3]_i_10/O
                         net (fo=1, routed)           0.000    -0.207    vga/U12/ascii_code[3]_i_10_n_0
    SLICE_X13Y100        MUXF7 (Prop_muxf7_I0_O)      0.050    -0.157 r  vga/U12/ascii_code_reg[3]_i_4/O
                         net (fo=1, routed)           0.274     0.117    vga/U12/ascii_code0[3]
    SLICE_X16Y101        LUT5 (Prop_lut5_I1_O)        0.068     0.185 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.174     0.359    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I0_O)        0.028     0.387 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.387    vga/U12_n_114
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.781    -0.585    vga/CLK_OUT1
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.238    -0.347    
    SLICE_X15Y104        FDRE (Hold_fdre_C_D)         0.060    -0.287    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.674    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X0Y42     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X20Y101    vga/strdata_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X12Y100    vga/strdata_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X12Y99     vga/strdata_reg[30]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X11Y100    vga/strdata_reg[32]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X14Y100    vga/strdata_reg[43]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X11Y101    vga/strdata_reg[48]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X19Y99     vga/strdata_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X22Y81     vga/data_buf_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.551ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 0.822ns (15.580%)  route 4.454ns (84.420%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.284    -2.113    vga/U12/CLK_OUT3
    SLICE_X9Y103         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.223    -1.890 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.868    -1.021    vga/U12/ADDR[0]
    SLICE_X10Y105        LUT4 (Prop_lut4_I2_O)        0.047    -0.974 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.673    -0.301    vga/U12/h_count[8]_i_2_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I2_O)        0.145    -0.156 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.746     0.590    vga/U12/col_addr__0[7]
    SLICE_X12Y105        LUT5 (Prop_lut5_I2_O)        0.141     0.731 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.356     1.087    vga/U12/R[3]_i_22_n_0
    SLICE_X12Y106        LUT6 (Prop_lut6_I5_O)        0.134     1.221 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.414     1.635    vga/U12/p_33_in
    SLICE_X11Y105        LUT6 (Prop_lut6_I5_O)        0.043     1.678 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.397     2.075    vga/U12/R[3]_i_3_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I1_O)        0.043     2.118 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.455     2.573    vga/U12/dout1
    SLICE_X8Y104         LUT5 (Prop_lut5_I4_O)        0.046     2.619 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.544     3.163    vga/U12/G[3]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.205    38.495    vga/U12/CLK_OUT3
    SLICE_X6Y104         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.601    37.894    
                         clock uncertainty           -0.081    37.813    
    SLICE_X6Y104         FDRE (Setup_fdre_C_D)       -0.099    37.714    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.714    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 34.551    

Slack (MET) :             34.559ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 0.822ns (15.580%)  route 4.454ns (84.420%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.284    -2.113    vga/U12/CLK_OUT3
    SLICE_X9Y103         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.223    -1.890 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.868    -1.021    vga/U12/ADDR[0]
    SLICE_X10Y105        LUT4 (Prop_lut4_I2_O)        0.047    -0.974 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.673    -0.301    vga/U12/h_count[8]_i_2_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I2_O)        0.145    -0.156 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.746     0.590    vga/U12/col_addr__0[7]
    SLICE_X12Y105        LUT5 (Prop_lut5_I2_O)        0.141     0.731 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.356     1.087    vga/U12/R[3]_i_22_n_0
    SLICE_X12Y106        LUT6 (Prop_lut6_I5_O)        0.134     1.221 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.414     1.635    vga/U12/p_33_in
    SLICE_X11Y105        LUT6 (Prop_lut6_I5_O)        0.043     1.678 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.397     2.075    vga/U12/R[3]_i_3_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I1_O)        0.043     2.118 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.455     2.573    vga/U12/dout1
    SLICE_X8Y104         LUT5 (Prop_lut5_I4_O)        0.046     2.619 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.544     3.163    vga/U12/G[3]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.205    38.495    vga/U12/CLK_OUT3
    SLICE_X6Y104         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.601    37.894    
                         clock uncertainty           -0.081    37.813    
    SLICE_X6Y104         FDRE (Setup_fdre_C_D)       -0.091    37.722    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.722    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 34.559    

Slack (MET) :             34.599ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 0.819ns (15.498%)  route 4.466ns (84.502%))
  Logic Levels:           7  (LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.284    -2.113    vga/U12/CLK_OUT3
    SLICE_X9Y103         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.223    -1.890 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.868    -1.021    vga/U12/ADDR[0]
    SLICE_X10Y105        LUT4 (Prop_lut4_I2_O)        0.047    -0.974 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.673    -0.301    vga/U12/h_count[8]_i_2_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I2_O)        0.145    -0.156 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.746     0.590    vga/U12/col_addr__0[7]
    SLICE_X12Y105        LUT5 (Prop_lut5_I2_O)        0.141     0.731 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.356     1.087    vga/U12/R[3]_i_22_n_0
    SLICE_X12Y106        LUT6 (Prop_lut6_I5_O)        0.134     1.221 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.414     1.635    vga/U12/p_33_in
    SLICE_X11Y105        LUT6 (Prop_lut6_I5_O)        0.043     1.678 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.397     2.075    vga/U12/R[3]_i_3_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I1_O)        0.043     2.118 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.455     2.573    vga/U12/dout1
    SLICE_X8Y104         LUT5 (Prop_lut5_I4_O)        0.043     2.616 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.556     3.172    vga/U12/B[2]_i_1_n_0
    SLICE_X8Y104         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.152    38.442    vga/U12/CLK_OUT3
    SLICE_X8Y104         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.580    37.862    
                         clock uncertainty           -0.081    37.781    
    SLICE_X8Y104         FDRE (Setup_fdre_C_D)       -0.010    37.771    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.771    
                         arrival time                          -3.172    
  -------------------------------------------------------------------
                         slack                                 34.599    

Slack (MET) :             34.740ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 0.829ns (16.284%)  route 4.262ns (83.716%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.284    -2.113    vga/U12/CLK_OUT3
    SLICE_X9Y103         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.223    -1.890 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.868    -1.021    vga/U12/ADDR[0]
    SLICE_X10Y105        LUT4 (Prop_lut4_I2_O)        0.047    -0.974 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.673    -0.301    vga/U12/h_count[8]_i_2_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I2_O)        0.145    -0.156 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.746     0.590    vga/U12/col_addr__0[7]
    SLICE_X12Y105        LUT5 (Prop_lut5_I2_O)        0.141     0.731 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.356     1.087    vga/U12/R[3]_i_22_n_0
    SLICE_X12Y106        LUT6 (Prop_lut6_I5_O)        0.134     1.221 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.414     1.635    vga/U12/p_33_in
    SLICE_X11Y105        LUT6 (Prop_lut6_I5_O)        0.043     1.678 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.397     2.075    vga/U12/R[3]_i_3_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I1_O)        0.043     2.118 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.369     2.487    vga/U12/dout1
    SLICE_X8Y104         LUT2 (Prop_lut2_I0_O)        0.053     2.540 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.438     2.978    vga/U12/R[3]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.205    38.495    vga/U12/CLK_OUT3
    SLICE_X6Y104         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.601    37.894    
                         clock uncertainty           -0.081    37.813    
    SLICE_X6Y104         FDRE (Setup_fdre_C_D)       -0.095    37.718    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.718    
                         arrival time                          -2.978    
  -------------------------------------------------------------------
                         slack                                 34.740    

Slack (MET) :             34.850ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 0.829ns (16.645%)  route 4.151ns (83.355%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.601ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.284    -2.113    vga/U12/CLK_OUT3
    SLICE_X9Y103         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.223    -1.890 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.868    -1.021    vga/U12/ADDR[0]
    SLICE_X10Y105        LUT4 (Prop_lut4_I2_O)        0.047    -0.974 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.673    -0.301    vga/U12/h_count[8]_i_2_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I2_O)        0.145    -0.156 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.746     0.590    vga/U12/col_addr__0[7]
    SLICE_X12Y105        LUT5 (Prop_lut5_I2_O)        0.141     0.731 r  vga/U12/R[3]_i_22/O
                         net (fo=1, routed)           0.356     1.087    vga/U12/R[3]_i_22_n_0
    SLICE_X12Y106        LUT6 (Prop_lut6_I5_O)        0.134     1.221 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.414     1.635    vga/U12/p_33_in
    SLICE_X11Y105        LUT6 (Prop_lut6_I5_O)        0.043     1.678 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.397     2.075    vga/U12/R[3]_i_3_n_0
    SLICE_X11Y104        LUT6 (Prop_lut6_I1_O)        0.043     2.118 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.369     2.487    vga/U12/dout1
    SLICE_X8Y104         LUT2 (Prop_lut2_I0_O)        0.053     2.540 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.328     2.868    vga/U12/R[3]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.205    38.495    vga/U12/CLK_OUT3
    SLICE_X6Y104         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.601    37.894    
                         clock uncertainty           -0.081    37.813    
    SLICE_X6Y104         FDRE (Setup_fdre_C_D)       -0.095    37.718    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.718    
                         arrival time                          -2.868    
  -------------------------------------------------------------------
                         slack                                 34.850    

Slack (MET) :             35.661ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.361ns (8.760%)  route 3.760ns (91.240%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.283    -2.114    vga/U12/CLK_OUT3
    SLICE_X9Y106         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.223    -1.891 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.163    -0.728    vga/U12/PRow[3]
    SLICE_X10Y103        LUT5 (Prop_lut5_I0_O)        0.043    -0.685 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.295     0.610    vga/U12/v_count_reg[3]_2
    SLICE_X11Y106        LUT4 (Prop_lut4_I2_O)        0.043     0.653 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          0.543     1.196    vga/U12/G[3]_i_2_n_0
    SLICE_X9Y104         LUT4 (Prop_lut4_I3_O)        0.052     1.248 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.760     2.007    vga/U12/G[1]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.152    38.442    vga/U12/CLK_OUT3
    SLICE_X9Y104         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.580    37.862    
                         clock uncertainty           -0.081    37.781    
    SLICE_X9Y104         FDRE (Setup_fdre_C_D)       -0.112    37.669    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.669    
                         arrival time                          -2.007    
  -------------------------------------------------------------------
                         slack                                 35.661    

Slack (MET) :             35.772ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.361ns (9.001%)  route 3.650ns (90.999%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.283    -2.114    vga/U12/CLK_OUT3
    SLICE_X9Y106         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.223    -1.891 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.163    -0.728    vga/U12/PRow[3]
    SLICE_X10Y103        LUT5 (Prop_lut5_I0_O)        0.043    -0.685 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.295     0.610    vga/U12/v_count_reg[3]_2
    SLICE_X11Y106        LUT4 (Prop_lut4_I2_O)        0.043     0.653 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          0.543     1.196    vga/U12/G[3]_i_2_n_0
    SLICE_X9Y104         LUT4 (Prop_lut4_I3_O)        0.052     1.248 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.649     1.897    vga/U12/G[1]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.152    38.442    vga/U12/CLK_OUT3
    SLICE_X9Y104         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.580    37.862    
                         clock uncertainty           -0.081    37.781    
    SLICE_X9Y104         FDRE (Setup_fdre_C_D)       -0.112    37.669    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.669    
                         arrival time                          -1.897    
  -------------------------------------------------------------------
                         slack                                 35.772    

Slack (MET) :             35.784ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.080ns  (logic 0.352ns (8.627%)  route 3.728ns (91.373%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.283    -2.114    vga/U12/CLK_OUT3
    SLICE_X9Y106         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.223    -1.891 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.163    -0.728    vga/U12/PRow[3]
    SLICE_X10Y103        LUT5 (Prop_lut5_I0_O)        0.043    -0.685 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.295     0.610    vga/U12/v_count_reg[3]_2
    SLICE_X11Y106        LUT4 (Prop_lut4_I2_O)        0.043     0.653 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          0.543     1.196    vga/U12/G[3]_i_2_n_0
    SLICE_X9Y104         LUT4 (Prop_lut4_I3_O)        0.043     1.239 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.728     1.966    vga/U12/B[3]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.152    38.442    vga/U12/CLK_OUT3
    SLICE_X9Y104         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.580    37.862    
                         clock uncertainty           -0.081    37.781    
    SLICE_X9Y104         FDRE (Setup_fdre_C_D)       -0.031    37.750    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.750    
                         arrival time                          -1.966    
  -------------------------------------------------------------------
                         slack                                 35.784    

Slack (MET) :             35.819ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.352ns (8.684%)  route 3.702ns (91.316%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.283    -2.114    vga/U12/CLK_OUT3
    SLICE_X9Y106         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.223    -1.891 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.163    -0.728    vga/U12/PRow[3]
    SLICE_X10Y103        LUT5 (Prop_lut5_I0_O)        0.043    -0.685 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.295     0.610    vga/U12/v_count_reg[3]_2
    SLICE_X11Y106        LUT4 (Prop_lut4_I2_O)        0.043     0.653 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          0.665     1.318    vga/U12/G[3]_i_2_n_0
    SLICE_X8Y104         LUT4 (Prop_lut4_I2_O)        0.043     1.361 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.579     1.940    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.152    38.442    vga/U12/CLK_OUT3
    SLICE_X9Y104         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.580    37.862    
                         clock uncertainty           -0.081    37.781    
    SLICE_X9Y104         FDRE (Setup_fdre_C_D)       -0.022    37.759    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.759    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 35.819    

Slack (MET) :             35.839ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.352ns (8.684%)  route 3.702ns (91.316%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.283    -2.114    vga/U12/CLK_OUT3
    SLICE_X9Y106         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.223    -1.891 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.163    -0.728    vga/U12/PRow[3]
    SLICE_X10Y103        LUT5 (Prop_lut5_I0_O)        0.043    -0.685 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         1.295     0.610    vga/U12/v_count_reg[3]_2
    SLICE_X11Y106        LUT4 (Prop_lut4_I2_O)        0.043     0.653 r  vga/U12/G[3]_i_2/O
                         net (fo=97, routed)          0.665     1.318    vga/U12/G[3]_i_2_n_0
    SLICE_X8Y104         LUT4 (Prop_lut4_I2_O)        0.043     1.361 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.579     1.940    vga/U12/B[1]_i_1_n_0
    SLICE_X8Y104         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.152    38.442    vga/U12/CLK_OUT3
    SLICE_X8Y104         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.580    37.862    
                         clock uncertainty           -0.081    37.781    
    SLICE_X8Y104         FDRE (Setup_fdre_C_D)       -0.002    37.779    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.779    
                         arrival time                          -1.940    
  -------------------------------------------------------------------
                         slack                                 35.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.091ns (40.215%)  route 0.135ns (59.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.480ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.666    -0.454    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y99          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDSE (Prop_fdse_C_Q)         0.091    -0.363 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.135    -0.228    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y99          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.886    -0.480    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y99          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.037    -0.443    
    SLICE_X2Y99          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.325    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.876%)  route 0.095ns (51.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.614    -0.506    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y101         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDSE (Prop_fdse_C_Q)         0.091    -0.415 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.095    -0.320    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y101         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.814    -0.552    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y101         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.057    -0.495    
    SLICE_X2Y101         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.431    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.895%)  route 0.095ns (51.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.614    -0.506    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y101         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDSE (Prop_fdse_C_Q)         0.091    -0.415 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.095    -0.320    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X2Y101         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.814    -0.552    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y101         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.057    -0.495    
    SLICE_X2Y101         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.432    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.001%)  route 0.093ns (41.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.060ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.613    -0.507    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y103         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  DISPLAY/P2S_LED/buff_reg[13]/Q
                         net (fo=1, routed)           0.093    -0.315    DISPLAY/P2S_LED/buff[13]
    SLICE_X2Y103         LUT6 (Prop_lut6_I0_O)        0.028    -0.287 r  DISPLAY/P2S_LED/buff[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.287    DISPLAY/P2S_LED/buff[14]_i_1_n_0
    SLICE_X2Y103         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.813    -0.553    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X2Y103         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
                         clock pessimism              0.060    -0.493    
    SLICE_X2Y103         FDRE (Hold_fdre_C_D)         0.087    -0.406    DISPLAY/P2S_LED/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.196%)  route 0.106ns (53.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.614    -0.506    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y101         FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDSE (Prop_fdse_C_Q)         0.091    -0.415 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.106    -0.309    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y101         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.814    -0.552    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y101         SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.057    -0.495    
    SLICE_X2Y101         SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.437    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.135%)  route 0.106ns (53.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.480ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.666    -0.454    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y99          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDSE (Prop_fdse_C_Q)         0.091    -0.363 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.106    -0.257    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X2Y99          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.886    -0.480    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y99          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.037    -0.443    
    SLICE_X2Y99          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.385    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.391%)  route 0.074ns (36.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.057ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.614    -0.506    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y102         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.100    -0.406 r  DISPLAY/P2S_SEG/data_count_reg[4]/Q
                         net (fo=3, routed)           0.074    -0.332    DISPLAY/P2S_SEG/sel0[4]
    SLICE_X1Y102         LUT6 (Prop_lut6_I2_O)        0.028    -0.304 r  DISPLAY/P2S_SEG/data_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.304    DISPLAY/P2S_SEG/data_count[5]_i_2_n_0
    SLICE_X1Y102         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.814    -0.552    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y102         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.057    -0.495    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.060    -0.435    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_0/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.107ns (66.963%)  route 0.053ns (33.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.614    -0.506    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y100         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.107    -0.399 r  DISPLAY/P2S_SEG/buff_reg_r/Q
                         net (fo=1, routed)           0.053    -0.346    DISPLAY/P2S_SEG/buff_reg_r_n_0
    SLICE_X2Y100         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.814    -0.552    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y100         FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/C
                         clock pessimism              0.046    -0.506    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.023    -0.483    DISPLAY/P2S_SEG/buff_reg_r_0
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.118ns (62.101%)  route 0.072ns (37.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.611    -0.509    BTN_SCAN/CLK_OUT3
    SLICE_X6Y105         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.118    -0.391 r  BTN_SCAN/FSM_onehot_btn_x_reg[4]/Q
                         net (fo=6, routed)           0.072    -0.319    BTN_SCAN/FSM_onehot_btn_x_reg_n_0_[4]
    SLICE_X6Y105         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.811    -0.555    BTN_SCAN/CLK_OUT3
    SLICE_X6Y105         FDRE                                         r  BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
                         clock pessimism              0.046    -0.509    
    SLICE_X6Y105         FDRE (Hold_fdre_C_D)         0.045    -0.464    BTN_SCAN/FSM_onehot_btn_x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.209%)  route 0.113ns (46.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.480ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.665    -0.455    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y99          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100    -0.355 r  DISPLAY/P2S_SEG/buff_reg[6]/Q
                         net (fo=2, routed)           0.113    -0.243    DISPLAY/P2S_SEG/buff__0[6]
    SLICE_X3Y99          LUT4 (Prop_lut4_I3_O)        0.028    -0.215 r  DISPLAY/P2S_SEG/buff[7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.215    DISPLAY/P2S_SEG/buff[7]_i_1__0_n_0
    SLICE_X3Y99          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.886    -0.480    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y99          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
                         clock pessimism              0.058    -0.422    
    SLICE_X3Y99          FDSE (Hold_fdse_C_D)         0.061    -0.361    DISPLAY/P2S_SEG/buff_reg[7]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y1    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X6Y105     BTN_SCAN/FSM_onehot_btn_x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y102     DISPLAY/P2S_LED/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X1Y103     DISPLAY/P2S_LED/buff_reg[16]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X1Y103     DISPLAY/P2S_LED/buff_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X1Y103     DISPLAY/P2S_LED/buff_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y104     DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y102     DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y99      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y99      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y99      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y99      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y99      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y101     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y101     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y101     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y101     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y101     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y101     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y99      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y99      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y99      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y99      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y101     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y101     DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y101     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y101     DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y101     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y101     DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       38.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.443ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[108][2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        11.279ns  (logic 1.383ns (12.261%)  route 9.896ns (87.739%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 100.634 - 100.000 ) 
    Source Clock Delay      (SCD):    0.293ns = ( 50.293 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    50.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    44.396 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    46.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.603 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    48.183    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    48.226 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.758    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.851 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.442    50.293    core/data_ram/debug_clk
    SLICE_X10Y71         FDRE                                         r  core/data_ram/data_reg[108][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.263    50.556 r  core/data_ram/data_reg[108][2]/Q
                         net (fo=5, routed)           0.816    51.372    core/data_ram/data_reg[108]_18[2]
    SLICE_X20Y68         LUT6 (Prop_lut6_I1_O)        0.043    51.415 r  core/data_ram/i___238_i_49/O
                         net (fo=1, routed)           0.000    51.415    core/data_ram/i___238_i_49_n_0
    SLICE_X20Y68         MUXF7 (Prop_muxf7_I0_O)      0.101    51.516 r  core/data_ram/i___238_i_22/O
                         net (fo=1, routed)           0.000    51.516    core/data_ram/i___238_i_22_n_0
    SLICE_X20Y68         MUXF8 (Prop_muxf8_I1_O)      0.043    51.559 r  core/data_ram/i___238_i_8/O
                         net (fo=1, routed)           0.582    52.141    core/data_ram/i___238_i_8_n_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.125    52.266 r  core/data_ram/i___238_i_2/O
                         net (fo=1, routed)           0.490    52.756    core/data_ram/i___238_i_2_n_0
    SLICE_X28Y80         LUT4 (Prop_lut4_I2_O)        0.043    52.799 r  core/data_ram/i___238/O
                         net (fo=1, routed)           0.522    53.321    core/data_ram/i___238_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I1_O)        0.043    53.364 r  core/data_ram/MDR_WB[18]_i_3/O
                         net (fo=1, routed)           0.299    53.663    core/mux_csrout/RAMout_MEM[13]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.043    53.706 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.334    54.040    core/hazard_unit/Datain_MEM[18]
    SLICE_X27Y83         LUT4 (Prop_lut4_I2_O)        0.043    54.083 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.443    54.526    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X22Y82         LUT5 (Prop_lut5_I0_O)        0.043    54.569 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           0.483    55.052    core/hazard_unit/rs1_data_ID[18]
    SLICE_X20Y81         LUT6 (Prop_lut6_I0_O)        0.043    55.095 r  core/hazard_unit/Q[31]_i_49/O
                         net (fo=1, routed)           0.000    55.095    core/cmp_ID/Q_reg[31]_i_22_0[2]
    SLICE_X20Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    55.278 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.278    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X20Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    55.388 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.337    55.726    core/reg_IF_ID/CO[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I0_O)        0.128    55.854 f  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363    56.216    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043    56.259 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          3.054    59.313    core/exp_unit/csr/Branch_ctrl
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.043    59.356 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.194    59.550    core/reg_IF_ID/flush02_out
    SLICE_X14Y95         LUT2 (Prop_lut2_I1_O)        0.043    59.593 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.979    61.572    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   100.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    95.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    97.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.290 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    98.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    98.719 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    99.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.262 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.372   100.634    core/reg_IF_ID/debug_clk
    SLICE_X3Y85          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[10]/C
                         clock pessimism             -0.324   100.311    
                         clock uncertainty           -0.095   100.216    
    SLICE_X3Y85          FDCE (Setup_fdce_C_CE)      -0.201   100.015    core/reg_IF_ID/PCurrent_ID_reg[10]
  -------------------------------------------------------------------
                         required time                        100.015    
                         arrival time                         -61.572    
  -------------------------------------------------------------------
                         slack                                 38.443    

Slack (MET) :             38.443ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[108][2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        11.279ns  (logic 1.383ns (12.261%)  route 9.896ns (87.739%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 100.634 - 100.000 ) 
    Source Clock Delay      (SCD):    0.293ns = ( 50.293 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    50.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    44.396 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    46.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.603 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    48.183    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    48.226 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.758    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.851 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.442    50.293    core/data_ram/debug_clk
    SLICE_X10Y71         FDRE                                         r  core/data_ram/data_reg[108][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.263    50.556 r  core/data_ram/data_reg[108][2]/Q
                         net (fo=5, routed)           0.816    51.372    core/data_ram/data_reg[108]_18[2]
    SLICE_X20Y68         LUT6 (Prop_lut6_I1_O)        0.043    51.415 r  core/data_ram/i___238_i_49/O
                         net (fo=1, routed)           0.000    51.415    core/data_ram/i___238_i_49_n_0
    SLICE_X20Y68         MUXF7 (Prop_muxf7_I0_O)      0.101    51.516 r  core/data_ram/i___238_i_22/O
                         net (fo=1, routed)           0.000    51.516    core/data_ram/i___238_i_22_n_0
    SLICE_X20Y68         MUXF8 (Prop_muxf8_I1_O)      0.043    51.559 r  core/data_ram/i___238_i_8/O
                         net (fo=1, routed)           0.582    52.141    core/data_ram/i___238_i_8_n_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.125    52.266 r  core/data_ram/i___238_i_2/O
                         net (fo=1, routed)           0.490    52.756    core/data_ram/i___238_i_2_n_0
    SLICE_X28Y80         LUT4 (Prop_lut4_I2_O)        0.043    52.799 r  core/data_ram/i___238/O
                         net (fo=1, routed)           0.522    53.321    core/data_ram/i___238_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I1_O)        0.043    53.364 r  core/data_ram/MDR_WB[18]_i_3/O
                         net (fo=1, routed)           0.299    53.663    core/mux_csrout/RAMout_MEM[13]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.043    53.706 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.334    54.040    core/hazard_unit/Datain_MEM[18]
    SLICE_X27Y83         LUT4 (Prop_lut4_I2_O)        0.043    54.083 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.443    54.526    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X22Y82         LUT5 (Prop_lut5_I0_O)        0.043    54.569 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           0.483    55.052    core/hazard_unit/rs1_data_ID[18]
    SLICE_X20Y81         LUT6 (Prop_lut6_I0_O)        0.043    55.095 r  core/hazard_unit/Q[31]_i_49/O
                         net (fo=1, routed)           0.000    55.095    core/cmp_ID/Q_reg[31]_i_22_0[2]
    SLICE_X20Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    55.278 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.278    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X20Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    55.388 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.337    55.726    core/reg_IF_ID/CO[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I0_O)        0.128    55.854 f  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363    56.216    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043    56.259 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          3.054    59.313    core/exp_unit/csr/Branch_ctrl
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.043    59.356 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.194    59.550    core/reg_IF_ID/flush02_out
    SLICE_X14Y95         LUT2 (Prop_lut2_I1_O)        0.043    59.593 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.979    61.572    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   100.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    95.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    97.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.290 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    98.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    98.719 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    99.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.262 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.372   100.634    core/reg_IF_ID/debug_clk
    SLICE_X3Y85          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[11]/C
                         clock pessimism             -0.324   100.311    
                         clock uncertainty           -0.095   100.216    
    SLICE_X3Y85          FDCE (Setup_fdce_C_CE)      -0.201   100.015    core/reg_IF_ID/PCurrent_ID_reg[11]
  -------------------------------------------------------------------
                         required time                        100.015    
                         arrival time                         -61.572    
  -------------------------------------------------------------------
                         slack                                 38.443    

Slack (MET) :             38.443ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[108][2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        11.279ns  (logic 1.383ns (12.261%)  route 9.896ns (87.739%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 100.634 - 100.000 ) 
    Source Clock Delay      (SCD):    0.293ns = ( 50.293 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    50.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    44.396 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    46.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.603 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    48.183    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    48.226 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.758    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.851 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.442    50.293    core/data_ram/debug_clk
    SLICE_X10Y71         FDRE                                         r  core/data_ram/data_reg[108][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.263    50.556 r  core/data_ram/data_reg[108][2]/Q
                         net (fo=5, routed)           0.816    51.372    core/data_ram/data_reg[108]_18[2]
    SLICE_X20Y68         LUT6 (Prop_lut6_I1_O)        0.043    51.415 r  core/data_ram/i___238_i_49/O
                         net (fo=1, routed)           0.000    51.415    core/data_ram/i___238_i_49_n_0
    SLICE_X20Y68         MUXF7 (Prop_muxf7_I0_O)      0.101    51.516 r  core/data_ram/i___238_i_22/O
                         net (fo=1, routed)           0.000    51.516    core/data_ram/i___238_i_22_n_0
    SLICE_X20Y68         MUXF8 (Prop_muxf8_I1_O)      0.043    51.559 r  core/data_ram/i___238_i_8/O
                         net (fo=1, routed)           0.582    52.141    core/data_ram/i___238_i_8_n_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.125    52.266 r  core/data_ram/i___238_i_2/O
                         net (fo=1, routed)           0.490    52.756    core/data_ram/i___238_i_2_n_0
    SLICE_X28Y80         LUT4 (Prop_lut4_I2_O)        0.043    52.799 r  core/data_ram/i___238/O
                         net (fo=1, routed)           0.522    53.321    core/data_ram/i___238_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I1_O)        0.043    53.364 r  core/data_ram/MDR_WB[18]_i_3/O
                         net (fo=1, routed)           0.299    53.663    core/mux_csrout/RAMout_MEM[13]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.043    53.706 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.334    54.040    core/hazard_unit/Datain_MEM[18]
    SLICE_X27Y83         LUT4 (Prop_lut4_I2_O)        0.043    54.083 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.443    54.526    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X22Y82         LUT5 (Prop_lut5_I0_O)        0.043    54.569 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           0.483    55.052    core/hazard_unit/rs1_data_ID[18]
    SLICE_X20Y81         LUT6 (Prop_lut6_I0_O)        0.043    55.095 r  core/hazard_unit/Q[31]_i_49/O
                         net (fo=1, routed)           0.000    55.095    core/cmp_ID/Q_reg[31]_i_22_0[2]
    SLICE_X20Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    55.278 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.278    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X20Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    55.388 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.337    55.726    core/reg_IF_ID/CO[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I0_O)        0.128    55.854 f  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363    56.216    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043    56.259 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          3.054    59.313    core/exp_unit/csr/Branch_ctrl
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.043    59.356 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.194    59.550    core/reg_IF_ID/flush02_out
    SLICE_X14Y95         LUT2 (Prop_lut2_I1_O)        0.043    59.593 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.979    61.572    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   100.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    95.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    97.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.290 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    98.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    98.719 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    99.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.262 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.372   100.634    core/reg_IF_ID/debug_clk
    SLICE_X3Y85          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[12]/C
                         clock pessimism             -0.324   100.311    
                         clock uncertainty           -0.095   100.216    
    SLICE_X3Y85          FDCE (Setup_fdce_C_CE)      -0.201   100.015    core/reg_IF_ID/PCurrent_ID_reg[12]
  -------------------------------------------------------------------
                         required time                        100.015    
                         arrival time                         -61.572    
  -------------------------------------------------------------------
                         slack                                 38.443    

Slack (MET) :             38.443ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[108][2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        11.279ns  (logic 1.383ns (12.261%)  route 9.896ns (87.739%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 100.634 - 100.000 ) 
    Source Clock Delay      (SCD):    0.293ns = ( 50.293 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    50.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    44.396 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    46.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.603 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    48.183    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    48.226 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.758    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.851 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.442    50.293    core/data_ram/debug_clk
    SLICE_X10Y71         FDRE                                         r  core/data_ram/data_reg[108][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.263    50.556 r  core/data_ram/data_reg[108][2]/Q
                         net (fo=5, routed)           0.816    51.372    core/data_ram/data_reg[108]_18[2]
    SLICE_X20Y68         LUT6 (Prop_lut6_I1_O)        0.043    51.415 r  core/data_ram/i___238_i_49/O
                         net (fo=1, routed)           0.000    51.415    core/data_ram/i___238_i_49_n_0
    SLICE_X20Y68         MUXF7 (Prop_muxf7_I0_O)      0.101    51.516 r  core/data_ram/i___238_i_22/O
                         net (fo=1, routed)           0.000    51.516    core/data_ram/i___238_i_22_n_0
    SLICE_X20Y68         MUXF8 (Prop_muxf8_I1_O)      0.043    51.559 r  core/data_ram/i___238_i_8/O
                         net (fo=1, routed)           0.582    52.141    core/data_ram/i___238_i_8_n_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.125    52.266 r  core/data_ram/i___238_i_2/O
                         net (fo=1, routed)           0.490    52.756    core/data_ram/i___238_i_2_n_0
    SLICE_X28Y80         LUT4 (Prop_lut4_I2_O)        0.043    52.799 r  core/data_ram/i___238/O
                         net (fo=1, routed)           0.522    53.321    core/data_ram/i___238_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I1_O)        0.043    53.364 r  core/data_ram/MDR_WB[18]_i_3/O
                         net (fo=1, routed)           0.299    53.663    core/mux_csrout/RAMout_MEM[13]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.043    53.706 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.334    54.040    core/hazard_unit/Datain_MEM[18]
    SLICE_X27Y83         LUT4 (Prop_lut4_I2_O)        0.043    54.083 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.443    54.526    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X22Y82         LUT5 (Prop_lut5_I0_O)        0.043    54.569 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           0.483    55.052    core/hazard_unit/rs1_data_ID[18]
    SLICE_X20Y81         LUT6 (Prop_lut6_I0_O)        0.043    55.095 r  core/hazard_unit/Q[31]_i_49/O
                         net (fo=1, routed)           0.000    55.095    core/cmp_ID/Q_reg[31]_i_22_0[2]
    SLICE_X20Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    55.278 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.278    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X20Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    55.388 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.337    55.726    core/reg_IF_ID/CO[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I0_O)        0.128    55.854 f  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363    56.216    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043    56.259 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          3.054    59.313    core/exp_unit/csr/Branch_ctrl
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.043    59.356 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.194    59.550    core/reg_IF_ID/flush02_out
    SLICE_X14Y95         LUT2 (Prop_lut2_I1_O)        0.043    59.593 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.979    61.572    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   100.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    95.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    97.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.290 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    98.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    98.719 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    99.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.262 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.372   100.634    core/reg_IF_ID/debug_clk
    SLICE_X3Y85          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[4]/C
                         clock pessimism             -0.324   100.311    
                         clock uncertainty           -0.095   100.216    
    SLICE_X3Y85          FDCE (Setup_fdce_C_CE)      -0.201   100.015    core/reg_IF_ID/PCurrent_ID_reg[4]
  -------------------------------------------------------------------
                         required time                        100.015    
                         arrival time                         -61.572    
  -------------------------------------------------------------------
                         slack                                 38.443    

Slack (MET) :             38.443ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[108][2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        11.279ns  (logic 1.383ns (12.261%)  route 9.896ns (87.739%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 100.634 - 100.000 ) 
    Source Clock Delay      (SCD):    0.293ns = ( 50.293 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    50.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    44.396 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    46.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.603 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    48.183    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    48.226 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.758    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.851 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.442    50.293    core/data_ram/debug_clk
    SLICE_X10Y71         FDRE                                         r  core/data_ram/data_reg[108][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.263    50.556 r  core/data_ram/data_reg[108][2]/Q
                         net (fo=5, routed)           0.816    51.372    core/data_ram/data_reg[108]_18[2]
    SLICE_X20Y68         LUT6 (Prop_lut6_I1_O)        0.043    51.415 r  core/data_ram/i___238_i_49/O
                         net (fo=1, routed)           0.000    51.415    core/data_ram/i___238_i_49_n_0
    SLICE_X20Y68         MUXF7 (Prop_muxf7_I0_O)      0.101    51.516 r  core/data_ram/i___238_i_22/O
                         net (fo=1, routed)           0.000    51.516    core/data_ram/i___238_i_22_n_0
    SLICE_X20Y68         MUXF8 (Prop_muxf8_I1_O)      0.043    51.559 r  core/data_ram/i___238_i_8/O
                         net (fo=1, routed)           0.582    52.141    core/data_ram/i___238_i_8_n_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.125    52.266 r  core/data_ram/i___238_i_2/O
                         net (fo=1, routed)           0.490    52.756    core/data_ram/i___238_i_2_n_0
    SLICE_X28Y80         LUT4 (Prop_lut4_I2_O)        0.043    52.799 r  core/data_ram/i___238/O
                         net (fo=1, routed)           0.522    53.321    core/data_ram/i___238_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I1_O)        0.043    53.364 r  core/data_ram/MDR_WB[18]_i_3/O
                         net (fo=1, routed)           0.299    53.663    core/mux_csrout/RAMout_MEM[13]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.043    53.706 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.334    54.040    core/hazard_unit/Datain_MEM[18]
    SLICE_X27Y83         LUT4 (Prop_lut4_I2_O)        0.043    54.083 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.443    54.526    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X22Y82         LUT5 (Prop_lut5_I0_O)        0.043    54.569 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           0.483    55.052    core/hazard_unit/rs1_data_ID[18]
    SLICE_X20Y81         LUT6 (Prop_lut6_I0_O)        0.043    55.095 r  core/hazard_unit/Q[31]_i_49/O
                         net (fo=1, routed)           0.000    55.095    core/cmp_ID/Q_reg[31]_i_22_0[2]
    SLICE_X20Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    55.278 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.278    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X20Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    55.388 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.337    55.726    core/reg_IF_ID/CO[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I0_O)        0.128    55.854 f  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363    56.216    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043    56.259 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          3.054    59.313    core/exp_unit/csr/Branch_ctrl
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.043    59.356 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.194    59.550    core/reg_IF_ID/flush02_out
    SLICE_X14Y95         LUT2 (Prop_lut2_I1_O)        0.043    59.593 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.979    61.572    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   100.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    95.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    97.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.290 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    98.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    98.719 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    99.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.262 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.372   100.634    core/reg_IF_ID/debug_clk
    SLICE_X3Y85          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[9]/C
                         clock pessimism             -0.324   100.311    
                         clock uncertainty           -0.095   100.216    
    SLICE_X3Y85          FDCE (Setup_fdce_C_CE)      -0.201   100.015    core/reg_IF_ID/PCurrent_ID_reg[9]
  -------------------------------------------------------------------
                         required time                        100.015    
                         arrival time                         -61.572    
  -------------------------------------------------------------------
                         slack                                 38.443    

Slack (MET) :             38.518ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[104][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.377ns  (logic 0.352ns (3.094%)  route 11.025ns (96.906%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.524ns = ( 50.524 - 50.000 ) 
    Source Clock Delay      (SCD):    0.249ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.398     0.249    core/reg_EXE_MEM/debug_clk
    SLICE_X31Y81         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.223     0.472 f  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=345, routed)         6.799     7.271    core/data_ram/ALUO_MEM[6]
    SLICE_X7Y60          LUT4 (Prop_lut4_I2_O)        0.043     7.314 r  core/data_ram/i___137_i_2/O
                         net (fo=73, routed)          3.267    10.581    core/data_ram/i___137_i_2_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I1_O)        0.043    10.624 r  core/data_ram/data[104][7]_i_4/O
                         net (fo=1, routed)           0.958    11.583    core/data_ram/data[104][7]_i_4_n_0
    SLICE_X33Y73         LUT6 (Prop_lut6_I5_O)        0.043    11.626 r  core/data_ram/data[104][7]_i_1/O
                         net (fo=1, routed)           0.000    11.626    core/data_ram/data[104][7]_i_1_n_0
    SLICE_X33Y73         FDRE                                         r  core/data_ram/data_reg[104][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.262    50.524    core/data_ram/debug_clk
    SLICE_X33Y73         FDRE                                         r  core/data_ram/data_reg[104][7]/C  (IS_INVERTED)
                         clock pessimism             -0.324    50.201    
                         clock uncertainty           -0.095    50.106    
    SLICE_X33Y73         FDRE (Setup_fdre_C_D)        0.038    50.144    core/data_ram/data_reg[104][7]
  -------------------------------------------------------------------
                         required time                         50.144    
                         arrival time                         -11.626    
  -------------------------------------------------------------------
                         slack                                 38.518    

Slack (MET) :             38.576ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[108][2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        11.169ns  (logic 1.383ns (12.382%)  route 9.786ns (87.618%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 100.634 - 100.000 ) 
    Source Clock Delay      (SCD):    0.293ns = ( 50.293 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    50.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    44.396 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    46.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.603 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    48.183    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    48.226 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.758    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.851 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.442    50.293    core/data_ram/debug_clk
    SLICE_X10Y71         FDRE                                         r  core/data_ram/data_reg[108][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.263    50.556 r  core/data_ram/data_reg[108][2]/Q
                         net (fo=5, routed)           0.816    51.372    core/data_ram/data_reg[108]_18[2]
    SLICE_X20Y68         LUT6 (Prop_lut6_I1_O)        0.043    51.415 r  core/data_ram/i___238_i_49/O
                         net (fo=1, routed)           0.000    51.415    core/data_ram/i___238_i_49_n_0
    SLICE_X20Y68         MUXF7 (Prop_muxf7_I0_O)      0.101    51.516 r  core/data_ram/i___238_i_22/O
                         net (fo=1, routed)           0.000    51.516    core/data_ram/i___238_i_22_n_0
    SLICE_X20Y68         MUXF8 (Prop_muxf8_I1_O)      0.043    51.559 r  core/data_ram/i___238_i_8/O
                         net (fo=1, routed)           0.582    52.141    core/data_ram/i___238_i_8_n_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.125    52.266 r  core/data_ram/i___238_i_2/O
                         net (fo=1, routed)           0.490    52.756    core/data_ram/i___238_i_2_n_0
    SLICE_X28Y80         LUT4 (Prop_lut4_I2_O)        0.043    52.799 r  core/data_ram/i___238/O
                         net (fo=1, routed)           0.522    53.321    core/data_ram/i___238_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I1_O)        0.043    53.364 r  core/data_ram/MDR_WB[18]_i_3/O
                         net (fo=1, routed)           0.299    53.663    core/mux_csrout/RAMout_MEM[13]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.043    53.706 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.334    54.040    core/hazard_unit/Datain_MEM[18]
    SLICE_X27Y83         LUT4 (Prop_lut4_I2_O)        0.043    54.083 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.443    54.526    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X22Y82         LUT5 (Prop_lut5_I0_O)        0.043    54.569 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           0.483    55.052    core/hazard_unit/rs1_data_ID[18]
    SLICE_X20Y81         LUT6 (Prop_lut6_I0_O)        0.043    55.095 r  core/hazard_unit/Q[31]_i_49/O
                         net (fo=1, routed)           0.000    55.095    core/cmp_ID/Q_reg[31]_i_22_0[2]
    SLICE_X20Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    55.278 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.278    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X20Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    55.388 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.337    55.726    core/reg_IF_ID/CO[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I0_O)        0.128    55.854 f  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363    56.216    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043    56.259 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          3.054    59.313    core/exp_unit/csr/Branch_ctrl
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.043    59.356 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.194    59.550    core/reg_IF_ID/flush02_out
    SLICE_X14Y95         LUT2 (Prop_lut2_I1_O)        0.043    59.593 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.869    61.462    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   100.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    95.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    97.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.290 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    98.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    98.719 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    99.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.262 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.372   100.634    core/reg_IF_ID/debug_clk
    SLICE_X2Y85          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[13]/C
                         clock pessimism             -0.324   100.311    
                         clock uncertainty           -0.095   100.216    
    SLICE_X2Y85          FDCE (Setup_fdce_C_CE)      -0.178   100.038    core/reg_IF_ID/PCurrent_ID_reg[13]
  -------------------------------------------------------------------
                         required time                        100.038    
                         arrival time                         -61.462    
  -------------------------------------------------------------------
                         slack                                 38.576    

Slack (MET) :             38.576ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[108][2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        11.169ns  (logic 1.383ns (12.382%)  route 9.786ns (87.618%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 100.634 - 100.000 ) 
    Source Clock Delay      (SCD):    0.293ns = ( 50.293 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    50.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    44.396 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    46.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.603 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    48.183    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    48.226 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.758    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.851 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.442    50.293    core/data_ram/debug_clk
    SLICE_X10Y71         FDRE                                         r  core/data_ram/data_reg[108][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.263    50.556 r  core/data_ram/data_reg[108][2]/Q
                         net (fo=5, routed)           0.816    51.372    core/data_ram/data_reg[108]_18[2]
    SLICE_X20Y68         LUT6 (Prop_lut6_I1_O)        0.043    51.415 r  core/data_ram/i___238_i_49/O
                         net (fo=1, routed)           0.000    51.415    core/data_ram/i___238_i_49_n_0
    SLICE_X20Y68         MUXF7 (Prop_muxf7_I0_O)      0.101    51.516 r  core/data_ram/i___238_i_22/O
                         net (fo=1, routed)           0.000    51.516    core/data_ram/i___238_i_22_n_0
    SLICE_X20Y68         MUXF8 (Prop_muxf8_I1_O)      0.043    51.559 r  core/data_ram/i___238_i_8/O
                         net (fo=1, routed)           0.582    52.141    core/data_ram/i___238_i_8_n_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.125    52.266 r  core/data_ram/i___238_i_2/O
                         net (fo=1, routed)           0.490    52.756    core/data_ram/i___238_i_2_n_0
    SLICE_X28Y80         LUT4 (Prop_lut4_I2_O)        0.043    52.799 r  core/data_ram/i___238/O
                         net (fo=1, routed)           0.522    53.321    core/data_ram/i___238_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I1_O)        0.043    53.364 r  core/data_ram/MDR_WB[18]_i_3/O
                         net (fo=1, routed)           0.299    53.663    core/mux_csrout/RAMout_MEM[13]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.043    53.706 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.334    54.040    core/hazard_unit/Datain_MEM[18]
    SLICE_X27Y83         LUT4 (Prop_lut4_I2_O)        0.043    54.083 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.443    54.526    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X22Y82         LUT5 (Prop_lut5_I0_O)        0.043    54.569 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           0.483    55.052    core/hazard_unit/rs1_data_ID[18]
    SLICE_X20Y81         LUT6 (Prop_lut6_I0_O)        0.043    55.095 r  core/hazard_unit/Q[31]_i_49/O
                         net (fo=1, routed)           0.000    55.095    core/cmp_ID/Q_reg[31]_i_22_0[2]
    SLICE_X20Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    55.278 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.278    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X20Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    55.388 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.337    55.726    core/reg_IF_ID/CO[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I0_O)        0.128    55.854 f  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363    56.216    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043    56.259 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          3.054    59.313    core/exp_unit/csr/Branch_ctrl
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.043    59.356 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.194    59.550    core/reg_IF_ID/flush02_out
    SLICE_X14Y95         LUT2 (Prop_lut2_I1_O)        0.043    59.593 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.869    61.462    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   100.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    95.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    97.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.290 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    98.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    98.719 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    99.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.262 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.372   100.634    core/reg_IF_ID/debug_clk
    SLICE_X2Y85          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[14]/C
                         clock pessimism             -0.324   100.311    
                         clock uncertainty           -0.095   100.216    
    SLICE_X2Y85          FDCE (Setup_fdce_C_CE)      -0.178   100.038    core/reg_IF_ID/PCurrent_ID_reg[14]
  -------------------------------------------------------------------
                         required time                        100.038    
                         arrival time                         -61.462    
  -------------------------------------------------------------------
                         slack                                 38.576    

Slack (MET) :             38.576ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[108][2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        11.169ns  (logic 1.383ns (12.382%)  route 9.786ns (87.618%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 100.634 - 100.000 ) 
    Source Clock Delay      (SCD):    0.293ns = ( 50.293 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    50.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    44.396 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    46.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.603 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    48.183    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    48.226 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.758    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.851 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.442    50.293    core/data_ram/debug_clk
    SLICE_X10Y71         FDRE                                         r  core/data_ram/data_reg[108][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.263    50.556 r  core/data_ram/data_reg[108][2]/Q
                         net (fo=5, routed)           0.816    51.372    core/data_ram/data_reg[108]_18[2]
    SLICE_X20Y68         LUT6 (Prop_lut6_I1_O)        0.043    51.415 r  core/data_ram/i___238_i_49/O
                         net (fo=1, routed)           0.000    51.415    core/data_ram/i___238_i_49_n_0
    SLICE_X20Y68         MUXF7 (Prop_muxf7_I0_O)      0.101    51.516 r  core/data_ram/i___238_i_22/O
                         net (fo=1, routed)           0.000    51.516    core/data_ram/i___238_i_22_n_0
    SLICE_X20Y68         MUXF8 (Prop_muxf8_I1_O)      0.043    51.559 r  core/data_ram/i___238_i_8/O
                         net (fo=1, routed)           0.582    52.141    core/data_ram/i___238_i_8_n_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.125    52.266 r  core/data_ram/i___238_i_2/O
                         net (fo=1, routed)           0.490    52.756    core/data_ram/i___238_i_2_n_0
    SLICE_X28Y80         LUT4 (Prop_lut4_I2_O)        0.043    52.799 r  core/data_ram/i___238/O
                         net (fo=1, routed)           0.522    53.321    core/data_ram/i___238_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I1_O)        0.043    53.364 r  core/data_ram/MDR_WB[18]_i_3/O
                         net (fo=1, routed)           0.299    53.663    core/mux_csrout/RAMout_MEM[13]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.043    53.706 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.334    54.040    core/hazard_unit/Datain_MEM[18]
    SLICE_X27Y83         LUT4 (Prop_lut4_I2_O)        0.043    54.083 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.443    54.526    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X22Y82         LUT5 (Prop_lut5_I0_O)        0.043    54.569 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           0.483    55.052    core/hazard_unit/rs1_data_ID[18]
    SLICE_X20Y81         LUT6 (Prop_lut6_I0_O)        0.043    55.095 r  core/hazard_unit/Q[31]_i_49/O
                         net (fo=1, routed)           0.000    55.095    core/cmp_ID/Q_reg[31]_i_22_0[2]
    SLICE_X20Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    55.278 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.278    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X20Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    55.388 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.337    55.726    core/reg_IF_ID/CO[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I0_O)        0.128    55.854 f  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363    56.216    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043    56.259 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          3.054    59.313    core/exp_unit/csr/Branch_ctrl
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.043    59.356 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.194    59.550    core/reg_IF_ID/flush02_out
    SLICE_X14Y95         LUT2 (Prop_lut2_I1_O)        0.043    59.593 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.869    61.462    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   100.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    95.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    97.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.290 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    98.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    98.719 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    99.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.262 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.372   100.634    core/reg_IF_ID/debug_clk
    SLICE_X2Y85          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[5]/C
                         clock pessimism             -0.324   100.311    
                         clock uncertainty           -0.095   100.216    
    SLICE_X2Y85          FDCE (Setup_fdce_C_CE)      -0.178   100.038    core/reg_IF_ID/PCurrent_ID_reg[5]
  -------------------------------------------------------------------
                         required time                        100.038    
                         arrival time                         -61.462    
  -------------------------------------------------------------------
                         slack                                 38.576    

Slack (MET) :             38.576ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[108][2]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        11.169ns  (logic 1.383ns (12.382%)  route 9.786ns (87.618%))
  Logic Levels:           16  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 100.634 - 100.000 ) 
    Source Clock Delay      (SCD):    0.293ns = ( 50.293 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    50.931 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    44.396 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    46.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.603 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    48.183    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    48.226 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.758    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.851 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.442    50.293    core/data_ram/debug_clk
    SLICE_X10Y71         FDRE                                         r  core/data_ram/data_reg[108][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.263    50.556 r  core/data_ram/data_reg[108][2]/Q
                         net (fo=5, routed)           0.816    51.372    core/data_ram/data_reg[108]_18[2]
    SLICE_X20Y68         LUT6 (Prop_lut6_I1_O)        0.043    51.415 r  core/data_ram/i___238_i_49/O
                         net (fo=1, routed)           0.000    51.415    core/data_ram/i___238_i_49_n_0
    SLICE_X20Y68         MUXF7 (Prop_muxf7_I0_O)      0.101    51.516 r  core/data_ram/i___238_i_22/O
                         net (fo=1, routed)           0.000    51.516    core/data_ram/i___238_i_22_n_0
    SLICE_X20Y68         MUXF8 (Prop_muxf8_I1_O)      0.043    51.559 r  core/data_ram/i___238_i_8/O
                         net (fo=1, routed)           0.582    52.141    core/data_ram/i___238_i_8_n_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I1_O)        0.125    52.266 r  core/data_ram/i___238_i_2/O
                         net (fo=1, routed)           0.490    52.756    core/data_ram/i___238_i_2_n_0
    SLICE_X28Y80         LUT4 (Prop_lut4_I2_O)        0.043    52.799 r  core/data_ram/i___238/O
                         net (fo=1, routed)           0.522    53.321    core/data_ram/i___238_n_0
    SLICE_X28Y83         LUT6 (Prop_lut6_I1_O)        0.043    53.364 r  core/data_ram/MDR_WB[18]_i_3/O
                         net (fo=1, routed)           0.299    53.663    core/mux_csrout/RAMout_MEM[13]
    SLICE_X28Y83         LUT3 (Prop_lut3_I1_O)        0.043    53.706 r  core/mux_csrout/MDR_WB[18]_i_1/O
                         net (fo=5, routed)           0.334    54.040    core/hazard_unit/Datain_MEM[18]
    SLICE_X27Y83         LUT4 (Prop_lut4_I2_O)        0.043    54.083 r  core/hazard_unit/A_EX[18]_i_2/O
                         net (fo=1, routed)           0.443    54.526    core/hazard_unit/A_EX[18]_i_2_n_0
    SLICE_X22Y82         LUT5 (Prop_lut5_I0_O)        0.043    54.569 r  core/hazard_unit/A_EX[18]_i_1/O
                         net (fo=6, routed)           0.483    55.052    core/hazard_unit/rs1_data_ID[18]
    SLICE_X20Y81         LUT6 (Prop_lut6_I0_O)        0.043    55.095 r  core/hazard_unit/Q[31]_i_49/O
                         net (fo=1, routed)           0.000    55.095    core/cmp_ID/Q_reg[31]_i_22_0[2]
    SLICE_X20Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    55.278 r  core/cmp_ID/Q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    55.278    core/cmp_ID/Q_reg[31]_i_34_n_0
    SLICE_X20Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    55.388 f  core/cmp_ID/Q_reg[31]_i_22/CO[2]
                         net (fo=2, routed)           0.337    55.726    core/reg_IF_ID/CO[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I0_O)        0.128    55.854 f  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363    56.216    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043    56.259 f  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          3.054    59.313    core/exp_unit/csr/Branch_ctrl
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.043    59.356 f  core/exp_unit/csr/IR_ID[28]_i_5/O
                         net (fo=28, routed)          0.194    59.550    core/reg_IF_ID/flush02_out
    SLICE_X14Y95         LUT2 (Prop_lut2_I1_O)        0.043    59.593 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          1.869    61.462    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   100.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    95.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    97.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.290 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    98.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    98.719 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    99.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.262 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.372   100.634    core/reg_IF_ID/debug_clk
    SLICE_X2Y85          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[6]/C
                         clock pessimism             -0.324   100.311    
                         clock uncertainty           -0.095   100.216    
    SLICE_X2Y85          FDCE (Setup_fdce_C_CE)      -0.178   100.038    core/reg_IF_ID/PCurrent_ID_reg[6]
  -------------------------------------------------------------------
                         required time                        100.038    
                         arrival time                         -61.462    
  -------------------------------------------------------------------
                         slack                                 38.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/epc_record_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.680%)  route 0.090ns (41.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.633     0.536    core/reg_EXE_MEM/debug_clk
    SLICE_X19Y93         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y93         FDCE (Prop_fdce_C_Q)         0.100     0.636 r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/Q
                         net (fo=3, routed)           0.090     0.726    core/reg_MEM_WB/PC_MEM[22]
    SLICE_X18Y93         LUT5 (Prop_lut5_I3_O)        0.028     0.754 r  core/reg_MEM_WB/epc_record[22]_i_1/O
                         net (fo=1, routed)           0.000     0.754    core/exp_unit/epc_record_reg[31]_0[22]
    SLICE_X18Y93         FDRE                                         r  core/exp_unit/epc_record_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.853     0.804    core/exp_unit/debug_clk
    SLICE_X18Y93         FDRE                                         r  core/exp_unit/epc_record_reg[22]/C
                         clock pessimism             -0.256     0.547    
    SLICE_X18Y93         FDRE (Hold_fdre_C_D)         0.087     0.634    core/exp_unit/epc_record_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.754    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/isFlushed_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/epc_record_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.567%)  route 0.073ns (36.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.510ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.607     0.510    core/reg_EXE_MEM/debug_clk
    SLICE_X25Y97         FDCE                                         r  core/reg_EXE_MEM/isFlushed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.100     0.610 r  core/reg_EXE_MEM/isFlushed_reg/Q
                         net (fo=67, routed)          0.073     0.683    core/reg_MEM_WB/isFlushed_MEM
    SLICE_X24Y97         LUT5 (Prop_lut5_I2_O)        0.028     0.711 r  core/reg_MEM_WB/epc_record[29]_i_1/O
                         net (fo=1, routed)           0.000     0.711    core/exp_unit/epc_record_reg[31]_0[29]
    SLICE_X24Y97         FDRE                                         r  core/exp_unit/epc_record_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.826     0.777    core/exp_unit/debug_clk
    SLICE_X24Y97         FDRE                                         r  core/exp_unit/epc_record_reg[29]/C
                         clock pessimism             -0.255     0.521    
    SLICE_X24Y97         FDRE (Hold_fdre_C_D)         0.060     0.581    core/exp_unit/epc_record_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           0.711    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/isFlushed_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/epc_record_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.539%)  route 0.073ns (36.461%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.510ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.607     0.510    core/reg_EXE_MEM/debug_clk
    SLICE_X25Y97         FDCE                                         r  core/reg_EXE_MEM/isFlushed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y97         FDCE (Prop_fdce_C_Q)         0.100     0.610 r  core/reg_EXE_MEM/isFlushed_reg/Q
                         net (fo=67, routed)          0.073     0.684    core/reg_MEM_WB/isFlushed_MEM
    SLICE_X24Y97         LUT5 (Prop_lut5_I2_O)        0.028     0.712 r  core/reg_MEM_WB/epc_record[0]_i_1/O
                         net (fo=1, routed)           0.000     0.712    core/exp_unit/epc_record_reg[31]_0[0]
    SLICE_X24Y97         FDRE                                         r  core/exp_unit/epc_record_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.826     0.777    core/exp_unit/debug_clk
    SLICE_X24Y97         FDRE                                         r  core/exp_unit/epc_record_reg[0]/C
                         clock pessimism             -0.255     0.521    
    SLICE_X24Y97         FDRE (Hold_fdre_C_D)         0.060     0.581    core/exp_unit/epc_record_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 core/exp_unit/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.634     0.537    core/exp_unit/debug_clk
    SLICE_X12Y98         FDRE                                         r  core/exp_unit/FSM_onehot_next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.118     0.655 r  core/exp_unit/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.055     0.710    core/exp_unit/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X12Y98         FDRE                                         r  core/exp_unit/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.854     0.805    core/exp_unit/debug_clk
    SLICE_X12Y98         FDRE                                         r  core/exp_unit/FSM_onehot_cur_state_reg[0]/C
                         clock pessimism             -0.267     0.537    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.042     0.579    core/exp_unit/FSM_onehot_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.579    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/epc_record_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.146ns (71.174%)  route 0.059ns (28.826%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.536ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.633     0.536    core/reg_MEM_WB/debug_clk
    SLICE_X20Y97         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y97         FDCE (Prop_fdce_C_Q)         0.118     0.654 r  core/reg_MEM_WB/PCurrent_WB_reg[20]/Q
                         net (fo=2, routed)           0.059     0.713    core/reg_MEM_WB/PC_WB[20]
    SLICE_X21Y97         LUT5 (Prop_lut5_I0_O)        0.028     0.741 r  core/reg_MEM_WB/epc_record[20]_i_1/O
                         net (fo=1, routed)           0.000     0.741    core/exp_unit/epc_record_reg[31]_0[20]
    SLICE_X21Y97         FDRE                                         r  core/exp_unit/epc_record_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.853     0.804    core/exp_unit/debug_clk
    SLICE_X21Y97         FDRE                                         r  core/exp_unit/epc_record_reg[20]/C
                         clock pessimism             -0.256     0.547    
    SLICE_X21Y97         FDRE (Hold_fdre_C_D)         0.060     0.607    core/exp_unit/epc_record_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.741    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 core/exp_unit/csr_wdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[5][5]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.913%)  route 0.079ns (38.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.664     0.567    core/exp_unit/debug_clk
    SLICE_X0Y92          FDRE                                         r  core/exp_unit/csr_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.100     0.667 r  core/exp_unit/csr_wdata_reg[5]/Q
                         net (fo=1, routed)           0.079     0.746    core/exp_unit/csr/CSR_reg[15][31]_0[5]
    SLICE_X1Y92          LUT4 (Prop_lut4_I0_O)        0.028     0.774 r  core/exp_unit/csr/CSR[0][5]_i_1/O
                         net (fo=16, routed)          0.000     0.774    core/exp_unit/csr/CSR0_in[5]
    SLICE_X1Y92          FDCE                                         r  core/exp_unit/csr/CSR_reg[5][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.884     0.835    core/exp_unit/csr/debug_clk
    SLICE_X1Y92          FDCE                                         r  core/exp_unit/csr/CSR_reg[5][5]/C
                         clock pessimism             -0.256     0.578    
    SLICE_X1Y92          FDCE (Hold_fdce_C_D)         0.060     0.638    core/exp_unit/csr/CSR_reg[5][5]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/DatatoReg_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/DatatoReg_MEM_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.632     0.535    core/reg_ID_EX/debug_clk
    SLICE_X21Y95         FDRE                                         r  core/reg_ID_EX/DatatoReg_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y95         FDRE (Prop_fdre_C_Q)         0.100     0.635 r  core/reg_ID_EX/DatatoReg_EX_reg/Q
                         net (fo=1, routed)           0.096     0.731    core/reg_EXE_MEM/DatatoReg_EX
    SLICE_X21Y96         FDRE                                         r  core/reg_EXE_MEM/DatatoReg_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.852     0.803    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y96         FDRE                                         r  core/reg_EXE_MEM/DatatoReg_MEM_reg/C
                         clock pessimism             -0.253     0.549    
    SLICE_X21Y96         FDRE (Hold_fdre_C_D)         0.040     0.589    core/reg_EXE_MEM/DatatoReg_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/WR_EX_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/WR_MEM_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.155ns (75.980%)  route 0.049ns (24.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.632     0.535    core/reg_ID_EX/debug_clk
    SLICE_X23Y93         FDCE                                         r  core/reg_ID_EX/WR_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDCE (Prop_fdce_C_Q)         0.091     0.626 r  core/reg_ID_EX/WR_EX_reg/Q
                         net (fo=1, routed)           0.049     0.675    core/reg_ID_EX/mem_w_EXE
    SLICE_X23Y93         LUT5 (Prop_lut5_I0_O)        0.064     0.739 r  core/reg_ID_EX/WR_MEM_i_1/O
                         net (fo=1, routed)           0.000     0.739    core/reg_EXE_MEM/WR_MEM_reg_0
    SLICE_X23Y93         FDCE                                         r  core/reg_EXE_MEM/WR_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.851     0.802    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y93         FDCE                                         r  core/reg_EXE_MEM/WR_MEM_reg/C
                         clock pessimism             -0.266     0.535    
    SLICE_X23Y93         FDCE (Hold_fdce_C_D)         0.061     0.596    core/reg_EXE_MEM/WR_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.596    
                         arrival time                           0.739    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/mret_EX_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/mret_MEM_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.265%)  route 0.092ns (41.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns
    Source Clock Delay      (SCD):    0.509ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.606     0.509    core/reg_ID_EX/debug_clk
    SLICE_X25Y95         FDCE                                         r  core/reg_ID_EX/mret_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y95         FDCE (Prop_fdce_C_Q)         0.100     0.609 r  core/reg_ID_EX/mret_EX_reg/Q
                         net (fo=1, routed)           0.092     0.701    core/reg_ID_EX/mret_EXE
    SLICE_X25Y96         LUT5 (Prop_lut5_I0_O)        0.028     0.729 r  core/reg_ID_EX/mret_MEM_i_1/O
                         net (fo=1, routed)           0.000     0.729    core/reg_EXE_MEM/mret_MEM_reg_0
    SLICE_X25Y96         FDCE                                         r  core/reg_EXE_MEM/mret_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.825     0.776    core/reg_EXE_MEM/debug_clk
    SLICE_X25Y96         FDCE                                         r  core/reg_EXE_MEM/mret_MEM_reg/C
                         clock pessimism             -0.252     0.523    
    SLICE_X25Y96         FDCE (Hold_fdce_C_D)         0.061     0.584    core/reg_EXE_MEM/mret_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.584    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 core/exp_unit/csr_wdata_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[10][25]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.146ns (59.039%)  route 0.101ns (40.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.804ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.634     0.537    core/exp_unit/debug_clk
    SLICE_X14Y97         FDRE                                         r  core/exp_unit/csr_wdata_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y97         FDRE (Prop_fdre_C_Q)         0.118     0.655 r  core/exp_unit/csr_wdata_reg[25]/Q
                         net (fo=1, routed)           0.101     0.756    core/exp_unit/csr/CSR_reg[15][31]_0[25]
    SLICE_X14Y95         LUT4 (Prop_lut4_I0_O)        0.028     0.784 r  core/exp_unit/csr/CSR[0][25]_i_1/O
                         net (fo=16, routed)          0.000     0.784    core/exp_unit/csr/CSR0_in[25]
    SLICE_X14Y95         FDCE                                         r  core/exp_unit/csr/CSR_reg[10][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.853     0.804    core/exp_unit/csr/debug_clk
    SLICE_X14Y95         FDCE                                         r  core/exp_unit/csr/CSR_reg[10][25]/C
                         clock pessimism             -0.253     0.550    
    SLICE_X14Y95         FDCE (Hold_fdce_C_D)         0.087     0.637    core/exp_unit/csr/CSR_reg[10][25]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X52Y97     rst_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X12Y98     core/exp_unit/FSM_onehot_cur_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X12Y98     core/exp_unit/FSM_onehot_cur_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X12Y98     core/exp_unit/FSM_onehot_next_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X14Y96     core/exp_unit/cause_record_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X14Y96     core/exp_unit/cause_record_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X14Y94     core/exp_unit/csr_waddr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X52Y97     rst_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X52Y97     rst_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X12Y98     core/exp_unit/FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X12Y98     core/exp_unit/FSM_onehot_cur_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X12Y98     core/exp_unit/FSM_onehot_cur_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X12Y98     core/exp_unit/FSM_onehot_cur_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X12Y98     core/exp_unit/FSM_onehot_next_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X12Y98     core/exp_unit/FSM_onehot_next_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X14Y96     core/exp_unit/cause_record_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X14Y96     core/exp_unit/cause_record_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X53Y97     rst_all_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X53Y97     rst_all_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X52Y97     rst_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X52Y97     rst_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X53Y99     rst_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X53Y99     rst_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X53Y99     rst_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X53Y99     rst_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X52Y99     rst_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X52Y99     rst_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.526ns  (logic 1.898ns (19.924%)  route 7.628ns (80.076%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.284    -2.113    vga/U12/CLK_OUT3
    SLICE_X9Y103         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.223    -1.890 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.868    -1.021    vga/U12/ADDR[0]
    SLICE_X10Y105        LUT4 (Prop_lut4_I2_O)        0.047    -0.974 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.673    -0.301    vga/U12/h_count[8]_i_2_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I2_O)        0.145    -0.156 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.543     0.387    vga/U12/col_addr__0[7]
    SLICE_X12Y105        LUT5 (Prop_lut5_I0_O)        0.139     0.526 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.372     0.898    vga/U12/data_buf_reg_0_3_0_5_i_71_n_0
    SLICE_X12Y105        LUT3 (Prop_lut3_I1_O)        0.132     1.030 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.534     1.564    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X14Y103        LUT2 (Prop_lut2_I1_O)        0.043     1.607 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.607    vga/U12/data_buf_reg_0_3_0_5_i_78_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.915 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.361     2.276    vga/U12/data_buf_reg_0_3_0_5_i_28_n_4
    SLICE_X15Y103        LUT6 (Prop_lut6_I4_O)        0.120     2.396 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.355     2.751    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.794 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.317     3.111    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X15Y102        LUT6 (Prop_lut6_I0_O)        0.043     3.154 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         1.045     4.199    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X22Y81         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     4.250 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.723     4.973    vga/U12/number0[2]
    SLICE_X19Y90         LUT6 (Prop_lut6_I5_O)        0.138     5.111 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     5.111    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X19Y90         MUXF7 (Prop_muxf7_I1_O)      0.108     5.219 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.668     5.887    vga/U12/number__0[2]
    SLICE_X18Y101        LUT3 (Prop_lut3_I1_O)        0.134     6.021 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.368     6.389    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X18Y102        LUT2 (Prop_lut2_I0_O)        0.138     6.527 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.373     6.900    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I2_O)        0.043     6.943 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.427     7.370    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I0_O)        0.043     7.413 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     7.413    vga/U12_n_112
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.152     8.442    vga/CLK_OUT1
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.820     7.622    
                         clock uncertainty           -0.201     7.421    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.033     7.454    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 1.993ns (20.925%)  route 7.531ns (79.075%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.284    -2.113    vga/U12/CLK_OUT3
    SLICE_X9Y103         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.223    -1.890 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.868    -1.021    vga/U12/ADDR[0]
    SLICE_X10Y105        LUT4 (Prop_lut4_I2_O)        0.047    -0.974 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.673    -0.301    vga/U12/h_count[8]_i_2_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I2_O)        0.145    -0.156 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.543     0.387    vga/U12/col_addr__0[7]
    SLICE_X12Y105        LUT5 (Prop_lut5_I0_O)        0.139     0.526 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.372     0.898    vga/U12/data_buf_reg_0_3_0_5_i_71_n_0
    SLICE_X12Y105        LUT3 (Prop_lut3_I1_O)        0.132     1.030 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.534     1.564    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X14Y103        LUT2 (Prop_lut2_I1_O)        0.043     1.607 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.607    vga/U12/data_buf_reg_0_3_0_5_i_78_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.915 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.361     2.276    vga/U12/data_buf_reg_0_3_0_5_i_28_n_4
    SLICE_X15Y103        LUT6 (Prop_lut6_I4_O)        0.120     2.396 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.355     2.751    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.794 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.317     3.111    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X15Y102        LUT6 (Prop_lut6_I0_O)        0.043     3.154 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         1.045     4.199    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X22Y81         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     4.250 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.723     4.973    vga/U12/number0[2]
    SLICE_X19Y90         LUT6 (Prop_lut6_I5_O)        0.138     5.111 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     5.111    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X19Y90         MUXF7 (Prop_muxf7_I1_O)      0.108     5.219 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.668     5.887    vga/U12/number__0[2]
    SLICE_X18Y101        LUT3 (Prop_lut3_I1_O)        0.134     6.021 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.392     6.413    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X18Y101        LUT5 (Prop_lut5_I4_O)        0.142     6.555 r  vga/U12/ascii_code[2]_i_5/O
                         net (fo=1, routed)           0.276     6.831    vga/U12/ascii_code[2]_i_5_n_0
    SLICE_X16Y103        LUT5 (Prop_lut5_I2_O)        0.134     6.965 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.404     7.369    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I0_O)        0.043     7.412 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     7.412    vga/U12_n_115
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.152     8.442    vga/CLK_OUT1
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.820     7.622    
                         clock uncertainty           -0.201     7.421    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.034     7.455    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 1.898ns (20.363%)  route 7.423ns (79.637%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=3 LUT5=3 LUT6=4 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.284    -2.113    vga/U12/CLK_OUT3
    SLICE_X9Y103         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.223    -1.890 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.868    -1.021    vga/U12/ADDR[0]
    SLICE_X10Y105        LUT4 (Prop_lut4_I2_O)        0.047    -0.974 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.673    -0.301    vga/U12/h_count[8]_i_2_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I2_O)        0.145    -0.156 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.543     0.387    vga/U12/col_addr__0[7]
    SLICE_X12Y105        LUT5 (Prop_lut5_I0_O)        0.139     0.526 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.372     0.898    vga/U12/data_buf_reg_0_3_0_5_i_71_n_0
    SLICE_X12Y105        LUT3 (Prop_lut3_I1_O)        0.132     1.030 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.534     1.564    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X14Y103        LUT2 (Prop_lut2_I1_O)        0.043     1.607 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.607    vga/U12/data_buf_reg_0_3_0_5_i_78_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.915 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.361     2.276    vga/U12/data_buf_reg_0_3_0_5_i_28_n_4
    SLICE_X15Y103        LUT6 (Prop_lut6_I4_O)        0.120     2.396 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.355     2.751    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.794 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.317     3.111    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X15Y102        LUT6 (Prop_lut6_I0_O)        0.043     3.154 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         1.045     4.199    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X22Y81         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     4.250 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.723     4.973    vga/U12/number0[2]
    SLICE_X19Y90         LUT6 (Prop_lut6_I5_O)        0.138     5.111 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     5.111    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X19Y90         MUXF7 (Prop_muxf7_I1_O)      0.108     5.219 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.668     5.887    vga/U12/number__0[2]
    SLICE_X18Y101        LUT3 (Prop_lut3_I1_O)        0.134     6.021 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.392     6.413    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X18Y101        LUT4 (Prop_lut4_I3_O)        0.138     6.551 r  vga/U12/ascii_code[1]_i_5/O
                         net (fo=1, routed)           0.258     6.809    vga/U12/ascii_code[1]_i_5_n_0
    SLICE_X18Y102        LUT5 (Prop_lut5_I2_O)        0.043     6.852 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.313     7.165    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I0_O)        0.043     7.208 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     7.208    vga/U12_n_116
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.152     8.442    vga/CLK_OUT1
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.820     7.622    
                         clock uncertainty           -0.201     7.421    
    SLICE_X13Y105        FDRE (Setup_fdre_C_D)        0.034     7.455    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.305ns  (logic 1.898ns (20.397%)  route 7.407ns (79.603%))
  Logic Levels:           16  (CARRY4=1 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.284    -2.113    vga/U12/CLK_OUT3
    SLICE_X9Y103         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.223    -1.890 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.868    -1.021    vga/U12/ADDR[0]
    SLICE_X10Y105        LUT4 (Prop_lut4_I2_O)        0.047    -0.974 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.673    -0.301    vga/U12/h_count[8]_i_2_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I2_O)        0.145    -0.156 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.543     0.387    vga/U12/col_addr__0[7]
    SLICE_X12Y105        LUT5 (Prop_lut5_I0_O)        0.139     0.526 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.372     0.898    vga/U12/data_buf_reg_0_3_0_5_i_71_n_0
    SLICE_X12Y105        LUT3 (Prop_lut3_I1_O)        0.132     1.030 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.534     1.564    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X14Y103        LUT2 (Prop_lut2_I1_O)        0.043     1.607 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.607    vga/U12/data_buf_reg_0_3_0_5_i_78_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.915 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.361     2.276    vga/U12/data_buf_reg_0_3_0_5_i_28_n_4
    SLICE_X15Y103        LUT6 (Prop_lut6_I4_O)        0.120     2.396 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.355     2.751    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.794 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.317     3.111    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X15Y102        LUT6 (Prop_lut6_I0_O)        0.043     3.154 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         1.045     4.199    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X22Y81         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     4.250 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.723     4.973    vga/U12/number0[2]
    SLICE_X19Y90         LUT6 (Prop_lut6_I5_O)        0.138     5.111 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     5.111    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X19Y90         MUXF7 (Prop_muxf7_I1_O)      0.108     5.219 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.668     5.887    vga/U12/number__0[2]
    SLICE_X18Y101        LUT3 (Prop_lut3_I1_O)        0.134     6.021 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.368     6.389    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X18Y102        LUT2 (Prop_lut2_I0_O)        0.138     6.527 r  vga/U12/ascii_code[5]_i_5/O
                         net (fo=2, routed)           0.250     6.777    vga/U12/ascii_code[5]_i_5_n_0
    SLICE_X17Y103        LUT6 (Prop_lut6_I3_O)        0.043     6.820 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.329     7.149    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X15Y105        LUT4 (Prop_lut4_I0_O)        0.043     7.192 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     7.192    vga/U12_n_113
    SLICE_X15Y105        FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.152     8.442    vga/CLK_OUT1
    SLICE_X15Y105        FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.820     7.622    
                         clock uncertainty           -0.201     7.421    
    SLICE_X15Y105        FDRE (Setup_fdre_C_D)        0.034     7.455    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 1.898ns (20.774%)  route 7.238ns (79.226%))
  Logic Levels:           16  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.284    -2.113    vga/U12/CLK_OUT3
    SLICE_X9Y103         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.223    -1.890 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.868    -1.021    vga/U12/ADDR[0]
    SLICE_X10Y105        LUT4 (Prop_lut4_I2_O)        0.047    -0.974 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.673    -0.301    vga/U12/h_count[8]_i_2_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I2_O)        0.145    -0.156 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.543     0.387    vga/U12/col_addr__0[7]
    SLICE_X12Y105        LUT5 (Prop_lut5_I0_O)        0.139     0.526 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.372     0.898    vga/U12/data_buf_reg_0_3_0_5_i_71_n_0
    SLICE_X12Y105        LUT3 (Prop_lut3_I1_O)        0.132     1.030 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.534     1.564    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X14Y103        LUT2 (Prop_lut2_I1_O)        0.043     1.607 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.607    vga/U12/data_buf_reg_0_3_0_5_i_78_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.915 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.361     2.276    vga/U12/data_buf_reg_0_3_0_5_i_28_n_4
    SLICE_X15Y103        LUT6 (Prop_lut6_I4_O)        0.120     2.396 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.355     2.751    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.794 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.317     3.111    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X15Y102        LUT6 (Prop_lut6_I0_O)        0.043     3.154 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         1.045     4.199    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X22Y81         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     4.250 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.723     4.973    vga/U12/number0[2]
    SLICE_X19Y90         LUT6 (Prop_lut6_I5_O)        0.138     5.111 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     5.111    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X19Y90         MUXF7 (Prop_muxf7_I1_O)      0.108     5.219 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.668     5.887    vga/U12/number__0[2]
    SLICE_X18Y101        LUT3 (Prop_lut3_I1_O)        0.134     6.021 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.190     6.211    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X18Y101        LUT6 (Prop_lut6_I5_O)        0.138     6.349 r  vga/U12/ascii_code[3]_i_5/O
                         net (fo=1, routed)           0.248     6.596    vga/U12/ascii_code[3]_i_5_n_0
    SLICE_X16Y101        LUT5 (Prop_lut5_I2_O)        0.043     6.639 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.341     6.981    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I0_O)        0.043     7.024 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     7.024    vga/U12_n_114
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.152     8.442    vga/CLK_OUT1
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.820     7.622    
                         clock uncertainty           -0.201     7.421    
    SLICE_X15Y104        FDRE (Setup_fdre_C_D)        0.034     7.455    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.948ns  (logic 1.855ns (20.731%)  route 7.093ns (79.269%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.284    -2.113    vga/U12/CLK_OUT3
    SLICE_X9Y103         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.223    -1.890 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.868    -1.021    vga/U12/ADDR[0]
    SLICE_X10Y105        LUT4 (Prop_lut4_I2_O)        0.047    -0.974 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.673    -0.301    vga/U12/h_count[8]_i_2_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I2_O)        0.145    -0.156 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.543     0.387    vga/U12/col_addr__0[7]
    SLICE_X12Y105        LUT5 (Prop_lut5_I0_O)        0.139     0.526 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.372     0.898    vga/U12/data_buf_reg_0_3_0_5_i_71_n_0
    SLICE_X12Y105        LUT3 (Prop_lut3_I1_O)        0.132     1.030 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.534     1.564    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X14Y103        LUT2 (Prop_lut2_I1_O)        0.043     1.607 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.607    vga/U12/data_buf_reg_0_3_0_5_i_78_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.915 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.361     2.276    vga/U12/data_buf_reg_0_3_0_5_i_28_n_4
    SLICE_X15Y103        LUT6 (Prop_lut6_I4_O)        0.120     2.396 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.355     2.751    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.794 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.317     3.111    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X15Y102        LUT6 (Prop_lut6_I0_O)        0.043     3.154 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         1.045     4.199    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X22Y81         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     4.250 f  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.723     4.973    vga/U12/number0[2]
    SLICE_X19Y90         LUT6 (Prop_lut6_I5_O)        0.138     5.111 f  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     5.111    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X19Y90         MUXF7 (Prop_muxf7_I1_O)      0.108     5.219 f  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.668     5.887    vga/U12/number__0[2]
    SLICE_X18Y101        LUT3 (Prop_lut3_I1_O)        0.134     6.021 r  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.189     6.210    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X18Y101        LUT6 (Prop_lut6_I0_O)        0.138     6.348 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.444     6.792    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X15Y104        LUT5 (Prop_lut5_I0_O)        0.043     6.835 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     6.835    vga/U12_n_117
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.152     8.442    vga/CLK_OUT1
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.820     7.622    
                         clock uncertainty           -0.201     7.421    
    SLICE_X15Y104        FDRE (Setup_fdre_C_D)        0.034     7.455    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.746ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.820ns  (logic 1.855ns (21.032%)  route 6.965ns (78.968%))
  Logic Levels:           15  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 RAMD32=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.284    -2.113    vga/U12/CLK_OUT3
    SLICE_X9Y103         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.223    -1.890 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.868    -1.021    vga/U12/ADDR[0]
    SLICE_X10Y105        LUT4 (Prop_lut4_I2_O)        0.047    -0.974 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.673    -0.301    vga/U12/h_count[8]_i_2_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I2_O)        0.145    -0.156 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.543     0.387    vga/U12/col_addr__0[7]
    SLICE_X12Y105        LUT5 (Prop_lut5_I0_O)        0.139     0.526 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.372     0.898    vga/U12/data_buf_reg_0_3_0_5_i_71_n_0
    SLICE_X12Y105        LUT3 (Prop_lut3_I1_O)        0.132     1.030 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.534     1.564    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X14Y103        LUT2 (Prop_lut2_I1_O)        0.043     1.607 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.607    vga/U12/data_buf_reg_0_3_0_5_i_78_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.915 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.361     2.276    vga/U12/data_buf_reg_0_3_0_5_i_28_n_4
    SLICE_X15Y103        LUT6 (Prop_lut6_I4_O)        0.120     2.396 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.355     2.751    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.794 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.317     3.111    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X15Y102        LUT6 (Prop_lut6_I0_O)        0.043     3.154 r  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         1.045     4.199    vga/data_buf_reg_0_3_0_5/ADDRB1
    SLICE_X22Y81         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.051     4.250 r  vga/data_buf_reg_0_3_0_5/RAMB/O
                         net (fo=1, routed)           0.723     4.973    vga/U12/number0[2]
    SLICE_X19Y90         LUT6 (Prop_lut6_I5_O)        0.138     5.111 r  vga/U12/ascii_code[6]_i_54/O
                         net (fo=1, routed)           0.000     5.111    vga/U12/ascii_code[6]_i_54_n_0
    SLICE_X19Y90         MUXF7 (Prop_muxf7_I1_O)      0.108     5.219 r  vga/U12/ascii_code_reg[6]_i_33/O
                         net (fo=4, routed)           0.668     5.887    vga/U12/number__0[2]
    SLICE_X18Y101        LUT3 (Prop_lut3_I1_O)        0.134     6.021 f  vga/U12/ascii_code[6]_i_17/O
                         net (fo=6, routed)           0.219     6.240    vga/U12/ascii_code[6]_i_17_n_0
    SLICE_X18Y102        LUT6 (Prop_lut6_I1_O)        0.138     6.378 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.286     6.664    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X15Y104        LUT5 (Prop_lut5_I0_O)        0.043     6.707 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     6.707    vga/U12_n_111
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.152     8.442    vga/CLK_OUT1
    SLICE_X15Y104        FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.820     7.622    
                         clock uncertainty           -0.201     7.421    
    SLICE_X15Y104        FDRE (Setup_fdre_C_D)        0.033     7.454    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 0.395ns (5.711%)  route 6.522ns (94.289%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.283    -2.114    vga/U12/CLK_OUT3
    SLICE_X9Y106         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.223    -1.891 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.163    -0.728    vga/U12/PRow[3]
    SLICE_X10Y103        LUT5 (Prop_lut5_I0_O)        0.043    -0.685 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         0.988     0.302    vga/U12/v_count_reg[3]_2
    SLICE_X13Y102        LUT2 (Prop_lut2_I0_O)        0.043     0.345 r  vga/U12/strdata[41]_i_2/O
                         net (fo=152, routed)         2.980     3.326    core/register/data_buf_reg_0_3_30_31__0_i_1_0
    SLICE_X42Y90         LUT4 (Prop_lut4_I3_O)        0.043     3.369 r  core/register/data_buf_reg_0_3_18_23_i_15/O
                         net (fo=1, routed)           1.183     4.552    vga/U12/Debug_regs[20]
    SLICE_X14Y87         LUT4 (Prop_lut4_I2_O)        0.043     4.595 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.208     4.803    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X16Y86         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.318     8.608    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X16Y86         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism             -0.820     7.788    
                         clock uncertainty           -0.201     7.587    
    SLICE_X16Y86         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.476    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.734ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.869ns  (logic 1.442ns (20.993%)  route 5.427ns (79.007%))
  Logic Levels:           11  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 8.612 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.113ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.284    -2.113    vga/U12/CLK_OUT3
    SLICE_X9Y103         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.223    -1.890 r  vga/U12/h_count_reg[0]/Q
                         net (fo=30, routed)          0.868    -1.021    vga/U12/ADDR[0]
    SLICE_X10Y105        LUT4 (Prop_lut4_I2_O)        0.047    -0.974 r  vga/U12/h_count[8]_i_2/O
                         net (fo=6, routed)           0.673    -0.301    vga/U12/h_count[8]_i_2_n_0
    SLICE_X7Y104         LUT5 (Prop_lut5_I2_O)        0.145    -0.156 r  vga/U12/R[3]_i_14/O
                         net (fo=59, routed)          0.543     0.387    vga/U12/col_addr__0[7]
    SLICE_X12Y105        LUT5 (Prop_lut5_I0_O)        0.139     0.526 r  vga/U12/data_buf_reg_0_3_0_5_i_71/O
                         net (fo=2, routed)           0.372     0.898    vga/U12/data_buf_reg_0_3_0_5_i_71_n_0
    SLICE_X12Y105        LUT3 (Prop_lut3_I1_O)        0.132     1.030 r  vga/U12/data_buf_reg_0_3_0_5_i_26/O
                         net (fo=8, routed)           0.534     1.564    vga/U12/ascii_code[6]_i_67_n_0
    SLICE_X14Y103        LUT2 (Prop_lut2_I1_O)        0.043     1.607 r  vga/U12/data_buf_reg_0_3_0_5_i_78/O
                         net (fo=1, routed)           0.000     1.607    vga/U12/data_buf_reg_0_3_0_5_i_78_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.308     1.915 r  vga/U12/data_buf_reg_0_3_0_5_i_28/O[3]
                         net (fo=4, routed)           0.361     2.276    vga/U12/data_buf_reg_0_3_0_5_i_28_n_4
    SLICE_X15Y103        LUT6 (Prop_lut6_I4_O)        0.120     2.396 r  vga/U12/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.355     2.751    vga/U12/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I5_O)        0.043     2.794 r  vga/U12/data_buf_reg_0_3_0_5_i_25/O
                         net (fo=2, routed)           0.317     3.111    vga/U12/data_buf_reg_0_3_0_5_i_25_n_0
    SLICE_X15Y102        LUT6 (Prop_lut6_I0_O)        0.043     3.154 f  vga/U12/data_buf_reg_0_3_0_5_i_8/O
                         net (fo=105, routed)         0.630     3.784    vga/U12/number[0]
    SLICE_X14Y99         LUT4 (Prop_lut4_I3_O)        0.053     3.837 r  vga/U12/strdata[5]_i_2/O
                         net (fo=2, routed)           0.554     4.391    vga/U12/strdata[5]_i_2_n_0
    SLICE_X18Y99         LUT3 (Prop_lut3_I0_O)        0.146     4.537 r  vga/U12/strdata[5]_i_1/O
                         net (fo=1, routed)           0.219     4.756    vga/U12_n_91
    SLICE_X19Y99         FDRE                                         r  vga/strdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.322     8.612    vga/CLK_OUT1
    SLICE_X19Y99         FDRE                                         r  vga/strdata_reg[5]/C
                         clock pessimism             -0.820     7.792    
                         clock uncertainty           -0.201     7.591    
    SLICE_X19Y99         FDRE (Setup_fdre_C_D)       -0.101     7.490    vga/strdata_reg[5]
  -------------------------------------------------------------------
                         required time                          7.490    
                         arrival time                          -4.756    
  -------------------------------------------------------------------
                         slack                                  2.734    

Slack (MET) :             2.745ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.815ns  (logic 0.395ns (5.796%)  route 6.420ns (94.204%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.114ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.283    -2.114    vga/U12/CLK_OUT3
    SLICE_X9Y106         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y106         FDRE (Prop_fdre_C_Q)         0.223    -1.891 r  vga/U12/v_count_reg[3]/Q
                         net (fo=15, routed)          1.163    -0.728    vga/U12/PRow[3]
    SLICE_X10Y103        LUT5 (Prop_lut5_I0_O)        0.043    -0.685 r  vga/U12/strdata[41]_i_3/O
                         net (fo=274, routed)         0.988     0.302    vga/U12/v_count_reg[3]_2
    SLICE_X13Y102        LUT2 (Prop_lut2_I0_O)        0.043     0.345 r  vga/U12/strdata[41]_i_2/O
                         net (fo=152, routed)         2.950     3.296    core/register/data_buf_reg_0_3_30_31__0_i_1_0
    SLICE_X41Y88         LUT4 (Prop_lut4_I3_O)        0.043     3.339 r  core/register/data_buf_reg_0_3_24_29_i_7/O
                         net (fo=1, routed)           0.943     4.281    vga/U12/Debug_regs[25]
    SLICE_X22Y88         LUT6 (Prop_lut6_I2_O)        0.043     4.324 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.377     4.702    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.318     8.608    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.820     7.788    
                         clock uncertainty           -0.201     7.587    
    SLICE_X18Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.447    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.447    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                  2.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.091ns (9.020%)  route 0.918ns (90.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.611    -0.509    vga/U12/CLK_OUT3
    SLICE_X7Y104         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.091    -0.418 r  vga/U12/h_count_reg[4]/Q
                         net (fo=449, routed)         0.918     0.500    vga/data_buf_reg_0_3_24_29/ADDRD1
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.849    -0.517    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism              0.315    -0.202    
                         clock uncertainty            0.201    -0.001    
    SLICE_X18Y87         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     0.255    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.091ns (9.020%)  route 0.918ns (90.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.611    -0.509    vga/U12/CLK_OUT3
    SLICE_X7Y104         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.091    -0.418 r  vga/U12/h_count_reg[4]/Q
                         net (fo=449, routed)         0.918     0.500    vga/data_buf_reg_0_3_24_29/ADDRD1
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.849    -0.517    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism              0.315    -0.202    
                         clock uncertainty            0.201    -0.001    
    SLICE_X18Y87         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     0.255    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.091ns (9.020%)  route 0.918ns (90.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.611    -0.509    vga/U12/CLK_OUT3
    SLICE_X7Y104         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.091    -0.418 r  vga/U12/h_count_reg[4]/Q
                         net (fo=449, routed)         0.918     0.500    vga/data_buf_reg_0_3_24_29/ADDRD1
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.849    -0.517    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.315    -0.202    
                         clock uncertainty            0.201    -0.001    
    SLICE_X18Y87         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     0.255    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.091ns (9.020%)  route 0.918ns (90.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.611    -0.509    vga/U12/CLK_OUT3
    SLICE_X7Y104         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.091    -0.418 r  vga/U12/h_count_reg[4]/Q
                         net (fo=449, routed)         0.918     0.500    vga/data_buf_reg_0_3_24_29/ADDRD1
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.849    -0.517    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.315    -0.202    
                         clock uncertainty            0.201    -0.001    
    SLICE_X18Y87         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     0.255    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.091ns (9.020%)  route 0.918ns (90.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.611    -0.509    vga/U12/CLK_OUT3
    SLICE_X7Y104         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.091    -0.418 r  vga/U12/h_count_reg[4]/Q
                         net (fo=449, routed)         0.918     0.500    vga/data_buf_reg_0_3_24_29/ADDRD1
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.849    -0.517    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.315    -0.202    
                         clock uncertainty            0.201    -0.001    
    SLICE_X18Y87         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     0.255    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.091ns (9.020%)  route 0.918ns (90.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.611    -0.509    vga/U12/CLK_OUT3
    SLICE_X7Y104         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.091    -0.418 r  vga/U12/h_count_reg[4]/Q
                         net (fo=449, routed)         0.918     0.500    vga/data_buf_reg_0_3_24_29/ADDRD1
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.849    -0.517    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism              0.315    -0.202    
                         clock uncertainty            0.201    -0.001    
    SLICE_X18Y87         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     0.255    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.091ns (9.020%)  route 0.918ns (90.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.611    -0.509    vga/U12/CLK_OUT3
    SLICE_X7Y104         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.091    -0.418 r  vga/U12/h_count_reg[4]/Q
                         net (fo=449, routed)         0.918     0.500    vga/data_buf_reg_0_3_24_29/ADDRD1
    SLICE_X18Y87         RAMS32                                       r  vga/data_buf_reg_0_3_24_29/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.849    -0.517    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y87         RAMS32                                       r  vga/data_buf_reg_0_3_24_29/RAMD/CLK
                         clock pessimism              0.315    -0.202    
                         clock uncertainty            0.201    -0.001    
    SLICE_X18Y87         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.256     0.255    vga/data_buf_reg_0_3_24_29/RAMD
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.091ns (9.020%)  route 0.918ns (90.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.611    -0.509    vga/U12/CLK_OUT3
    SLICE_X7Y104         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y104         FDRE (Prop_fdre_C_Q)         0.091    -0.418 r  vga/U12/h_count_reg[4]/Q
                         net (fo=449, routed)         0.918     0.500    vga/data_buf_reg_0_3_24_29/ADDRD1
    SLICE_X18Y87         RAMS32                                       r  vga/data_buf_reg_0_3_24_29/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.849    -0.517    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y87         RAMS32                                       r  vga/data_buf_reg_0_3_24_29/RAMD_D1/CLK
                         clock pessimism              0.315    -0.202    
                         clock uncertainty            0.201    -0.001    
    SLICE_X18Y87         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.256     0.255    vga/data_buf_reg_0_3_24_29/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.255    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.200ns (24.418%)  route 0.619ns (75.582%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.580    -0.540    vga/U12/CLK_OUT3
    SLICE_X10Y107        FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y107        FDRE (Prop_fdre_C_Q)         0.107    -0.433 r  vga/U12/v_count_reg[6]/Q
                         net (fo=16, routed)          0.248    -0.186    vga/U12/PRow[6]
    SLICE_X8Y105         LUT6 (Prop_lut6_I2_O)        0.064    -0.122 r  vga/U12/G[3]_i_3/O
                         net (fo=95, routed)          0.372     0.250    vga/U12/v_count_reg[8]_15
    SLICE_X11Y101        LUT3 (Prop_lut3_I1_O)        0.029     0.279 r  vga/U12/strdata[48]_i_1/O
                         net (fo=1, routed)           0.000     0.279    vga/U12_n_92
    SLICE_X11Y101        FDRE                                         r  vga/strdata_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.782    -0.584    vga/CLK_OUT1
    SLICE_X11Y101        FDRE                                         r  vga/strdata_reg[48]/C
                         clock pessimism              0.315    -0.269    
                         clock uncertainty            0.201    -0.068    
    SLICE_X11Y101        FDRE (Hold_fdre_C_D)         0.075     0.007    vga/strdata_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.291ns (35.801%)  route 0.522ns (64.199%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.581    -0.539    vga/U12/CLK_OUT3
    SLICE_X10Y106        FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.118    -0.421 f  vga/U12/v_count_reg[7]/Q
                         net (fo=14, routed)          0.212    -0.209    vga/U12/PRow[7]
    SLICE_X11Y105        LUT5 (Prop_lut5_I3_O)        0.029    -0.180 f  vga/U12/ascii_code[6]_i_9/O
                         net (fo=2, routed)           0.173    -0.007    vga/U12/ascii_code[6]_i_9_n_0
    SLICE_X12Y105        LUT3 (Prop_lut3_I0_O)        0.073     0.066 r  vga/U12/ascii_code[6]_i_3/O
                         net (fo=9, routed)           0.137     0.203    vga/U12/ascii_code[6]_i_3_n_0
    SLICE_X13Y105        LUT4 (Prop_lut4_I1_O)        0.071     0.274 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.274    vga/U12_n_116
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.781    -0.585    vga/CLK_OUT1
    SLICE_X13Y105        FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.315    -0.270    
                         clock uncertainty            0.201    -0.069    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.061    -0.008    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.281    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :           34  Failing Endpoints,  Worst Slack       -0.678ns,  Total Violation      -16.055ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.678ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/Imm32_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.767ns  (logic 1.434ns (18.463%)  route 6.333ns (81.537%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    0.350ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.499     0.350    core/reg_ID_EX/debug_clk
    SLICE_X6Y81          FDRE                                         r  core/reg_ID_EX/Imm32_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.259     0.609 r  core/reg_ID_EX/Imm32_EX_reg[4]/Q
                         net (fo=4, routed)           0.460     1.069    core/mux_B_EXE/Imm_EXE[4]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.043     1.112 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.662     1.774    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X11Y80         LUT5 (Prop_lut5_I3_O)        0.043     1.817 r  core/reg_ID_EX/ALUO_MEM[16]_i_20/O
                         net (fo=2, routed)           0.455     2.271    core/reg_ID_EX/ALUO_MEM[16]_i_20_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.043     2.314 r  core/reg_ID_EX/ALUO_MEM[12]_i_17/O
                         net (fo=2, routed)           0.337     2.652    core/reg_ID_EX/ALUO_MEM[12]_i_17_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I4_O)        0.043     2.695 r  core/reg_ID_EX/ALUO_MEM[12]_i_10/O
                         net (fo=2, routed)           0.373     3.068    core/reg_ID_EX/ALUO_MEM[12]_i_10_n_0
    SLICE_X17Y77         LUT6 (Prop_lut6_I2_O)        0.043     3.111 r  core/reg_ID_EX/ALUO_MEM[11]_i_15/O
                         net (fo=1, routed)           0.445     3.556    core/reg_ID_EX/ALUO_MEM[11]_i_15_n_0
    SLICE_X18Y77         LUT6 (Prop_lut6_I0_O)        0.043     3.599 r  core/reg_ID_EX/ALUO_MEM[11]_i_5/O
                         net (fo=1, routed)           0.242     3.841    core/reg_ID_EX/ALUO_MEM[11]_i_5_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.043     3.884 r  core/reg_ID_EX/ALUO_MEM[11]_i_1/O
                         net (fo=3, routed)           0.539     4.423    core/hazard_unit/ALUO_EX[11]
    SLICE_X24Y80         LUT5 (Prop_lut5_I2_O)        0.043     4.466 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=5, routed)           0.600     5.065    core/hazard_unit/rs1_data_ID[11]
    SLICE_X21Y80         LUT4 (Prop_lut4_I0_O)        0.043     5.108 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000     5.108    core/cmp_ID/Q_reg[31]_i_25_1[1]
    SLICE_X21Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.375 r  core/cmp_ID/Q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.375    core/cmp_ID/Q_reg[31]_i_38_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.428 r  core/cmp_ID/Q_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.428    core/cmp_ID/Q_reg[31]_i_25_n_0
    SLICE_X21Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.481 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.427     5.909    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I1_O)        0.043     5.952 r  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363     6.314    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043     6.357 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.681     7.039    core/U1_3/Branch_ctrl
    SLICE_X20Y93         LUT6 (Prop_lut6_I1_O)        0.043     7.082 r  core/U1_3/data_buf_reg_0_3_24_29_i_84/O
                         net (fo=1, routed)           0.000     7.082    core/U1_3/data_buf_reg_0_3_24_29_i_84_n_0
    SLICE_X20Y93         MUXF7 (Prop_muxf7_I0_O)      0.115     7.197 r  core/U1_3/data_buf_reg_0_3_24_29_i_38/O
                         net (fo=1, routed)           0.000     7.197    core/U1_3/data_buf_reg_0_3_24_29_i_38_n_0
    SLICE_X20Y93         MUXF8 (Prop_muxf8_I0_O)      0.046     7.243 r  core/U1_3/data_buf_reg_0_3_24_29_i_14/O
                         net (fo=1, routed)           0.336     7.578    vga/U12/data_buf_reg_0_3_24_29_5
    SLICE_X19Y92         LUT6 (Prop_lut6_I3_O)        0.125     7.703 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.413     8.117    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.318     8.608    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism             -0.820     7.788    
                         clock uncertainty           -0.215     7.574    
    SLICE_X18Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.439    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                 -0.678    

Slack (VIOLATED) :        -0.672ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/Imm32_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.742ns  (logic 1.422ns (18.368%)  route 6.320ns (81.632%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    0.350ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.499     0.350    core/reg_ID_EX/debug_clk
    SLICE_X6Y81          FDRE                                         r  core/reg_ID_EX/Imm32_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.259     0.609 r  core/reg_ID_EX/Imm32_EX_reg[4]/Q
                         net (fo=4, routed)           0.460     1.069    core/mux_B_EXE/Imm_EXE[4]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.043     1.112 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.662     1.774    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X11Y80         LUT5 (Prop_lut5_I3_O)        0.043     1.817 r  core/reg_ID_EX/ALUO_MEM[16]_i_20/O
                         net (fo=2, routed)           0.455     2.271    core/reg_ID_EX/ALUO_MEM[16]_i_20_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.043     2.314 r  core/reg_ID_EX/ALUO_MEM[12]_i_17/O
                         net (fo=2, routed)           0.337     2.652    core/reg_ID_EX/ALUO_MEM[12]_i_17_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I4_O)        0.043     2.695 r  core/reg_ID_EX/ALUO_MEM[12]_i_10/O
                         net (fo=2, routed)           0.373     3.068    core/reg_ID_EX/ALUO_MEM[12]_i_10_n_0
    SLICE_X17Y77         LUT6 (Prop_lut6_I2_O)        0.043     3.111 r  core/reg_ID_EX/ALUO_MEM[11]_i_15/O
                         net (fo=1, routed)           0.445     3.556    core/reg_ID_EX/ALUO_MEM[11]_i_15_n_0
    SLICE_X18Y77         LUT6 (Prop_lut6_I0_O)        0.043     3.599 r  core/reg_ID_EX/ALUO_MEM[11]_i_5/O
                         net (fo=1, routed)           0.242     3.841    core/reg_ID_EX/ALUO_MEM[11]_i_5_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.043     3.884 r  core/reg_ID_EX/ALUO_MEM[11]_i_1/O
                         net (fo=3, routed)           0.539     4.423    core/hazard_unit/ALUO_EX[11]
    SLICE_X24Y80         LUT5 (Prop_lut5_I2_O)        0.043     4.466 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=5, routed)           0.600     5.065    core/hazard_unit/rs1_data_ID[11]
    SLICE_X21Y80         LUT4 (Prop_lut4_I0_O)        0.043     5.108 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000     5.108    core/cmp_ID/Q_reg[31]_i_25_1[1]
    SLICE_X21Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.375 r  core/cmp_ID/Q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.375    core/cmp_ID/Q_reg[31]_i_38_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.428 r  core/cmp_ID/Q_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.428    core/cmp_ID/Q_reg[31]_i_25_n_0
    SLICE_X21Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.481 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.427     5.909    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I1_O)        0.043     5.952 r  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363     6.314    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043     6.357 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.655     7.012    core/U1_3/Branch_ctrl
    SLICE_X25Y84         LUT6 (Prop_lut6_I1_O)        0.043     7.055 r  core/U1_3/data_buf_reg_0_3_0_5_i_133/O
                         net (fo=1, routed)           0.000     7.055    core/U1_3/data_buf_reg_0_3_0_5_i_133_n_0
    SLICE_X25Y84         MUXF7 (Prop_muxf7_I0_O)      0.107     7.162 r  core/U1_3/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=1, routed)           0.184     7.346    core/U1_3/data_buf_reg_0_3_0_5_i_61_n_0
    SLICE_X25Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.470 r  core/U1_3/data_buf_reg_0_3_0_5_i_22/O
                         net (fo=1, routed)           0.101     7.571    vga/U12/Test_signal[4]
    SLICE_X25Y85         LUT4 (Prop_lut4_I3_O)        0.043     7.614 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.477     8.091    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X22Y81         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.311     8.601    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X22Y81         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.820     7.781    
                         clock uncertainty           -0.215     7.567    
    SLICE_X22Y81         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.147     7.420    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.420    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                 -0.672    

Slack (VIOLATED) :        -0.603ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/Imm32_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 1.422ns (18.449%)  route 6.286ns (81.551%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 8.601 - 10.000 ) 
    Source Clock Delay      (SCD):    0.350ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.499     0.350    core/reg_ID_EX/debug_clk
    SLICE_X6Y81          FDRE                                         r  core/reg_ID_EX/Imm32_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.259     0.609 r  core/reg_ID_EX/Imm32_EX_reg[4]/Q
                         net (fo=4, routed)           0.460     1.069    core/mux_B_EXE/Imm_EXE[4]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.043     1.112 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.662     1.774    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X11Y80         LUT5 (Prop_lut5_I3_O)        0.043     1.817 r  core/reg_ID_EX/ALUO_MEM[16]_i_20/O
                         net (fo=2, routed)           0.455     2.271    core/reg_ID_EX/ALUO_MEM[16]_i_20_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.043     2.314 r  core/reg_ID_EX/ALUO_MEM[12]_i_17/O
                         net (fo=2, routed)           0.337     2.652    core/reg_ID_EX/ALUO_MEM[12]_i_17_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I4_O)        0.043     2.695 r  core/reg_ID_EX/ALUO_MEM[12]_i_10/O
                         net (fo=2, routed)           0.373     3.068    core/reg_ID_EX/ALUO_MEM[12]_i_10_n_0
    SLICE_X17Y77         LUT6 (Prop_lut6_I2_O)        0.043     3.111 r  core/reg_ID_EX/ALUO_MEM[11]_i_15/O
                         net (fo=1, routed)           0.445     3.556    core/reg_ID_EX/ALUO_MEM[11]_i_15_n_0
    SLICE_X18Y77         LUT6 (Prop_lut6_I0_O)        0.043     3.599 r  core/reg_ID_EX/ALUO_MEM[11]_i_5/O
                         net (fo=1, routed)           0.242     3.841    core/reg_ID_EX/ALUO_MEM[11]_i_5_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.043     3.884 r  core/reg_ID_EX/ALUO_MEM[11]_i_1/O
                         net (fo=3, routed)           0.539     4.423    core/hazard_unit/ALUO_EX[11]
    SLICE_X24Y80         LUT5 (Prop_lut5_I2_O)        0.043     4.466 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=5, routed)           0.600     5.065    core/hazard_unit/rs1_data_ID[11]
    SLICE_X21Y80         LUT4 (Prop_lut4_I0_O)        0.043     5.108 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000     5.108    core/cmp_ID/Q_reg[31]_i_25_1[1]
    SLICE_X21Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.375 r  core/cmp_ID/Q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.375    core/cmp_ID/Q_reg[31]_i_38_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.428 r  core/cmp_ID/Q_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.428    core/cmp_ID/Q_reg[31]_i_25_n_0
    SLICE_X21Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.481 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.427     5.909    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I1_O)        0.043     5.952 r  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363     6.314    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043     6.357 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.569     6.926    core/U1_3/Branch_ctrl
    SLICE_X25Y83         LUT6 (Prop_lut6_I1_O)        0.043     6.969 r  core/U1_3/data_buf_reg_0_3_0_5_i_144/O
                         net (fo=1, routed)           0.000     6.969    core/U1_3/data_buf_reg_0_3_0_5_i_144_n_0
    SLICE_X25Y83         MUXF7 (Prop_muxf7_I0_O)      0.107     7.076 r  core/U1_3/data_buf_reg_0_3_0_5_i_67/O
                         net (fo=1, routed)           0.180     7.256    core/U1_3/data_buf_reg_0_3_0_5_i_67_n_0
    SLICE_X25Y82         LUT6 (Prop_lut6_I5_O)        0.124     7.380 r  core/U1_3/data_buf_reg_0_3_0_5_i_24/O
                         net (fo=1, routed)           0.184     7.565    vga/U12/Test_signal[3]
    SLICE_X25Y83         LUT4 (Prop_lut4_I3_O)        0.043     7.608 r  vga/U12/data_buf_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.450     8.057    vga/data_buf_reg_0_3_0_5/DIC0
    SLICE_X22Y81         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.311     8.601    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X22Y81         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.820     7.781    
                         clock uncertainty           -0.215     7.567    
    SLICE_X22Y81         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.112     7.455    vga/data_buf_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          7.455    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                 -0.603    

Slack (VIOLATED) :        -0.579ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/Imm32_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 1.434ns (18.606%)  route 6.273ns (81.394%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    0.350ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.499     0.350    core/reg_ID_EX/debug_clk
    SLICE_X6Y81          FDRE                                         r  core/reg_ID_EX/Imm32_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.259     0.609 r  core/reg_ID_EX/Imm32_EX_reg[4]/Q
                         net (fo=4, routed)           0.460     1.069    core/mux_B_EXE/Imm_EXE[4]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.043     1.112 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.662     1.774    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X11Y80         LUT5 (Prop_lut5_I3_O)        0.043     1.817 r  core/reg_ID_EX/ALUO_MEM[16]_i_20/O
                         net (fo=2, routed)           0.455     2.271    core/reg_ID_EX/ALUO_MEM[16]_i_20_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.043     2.314 r  core/reg_ID_EX/ALUO_MEM[12]_i_17/O
                         net (fo=2, routed)           0.337     2.652    core/reg_ID_EX/ALUO_MEM[12]_i_17_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I4_O)        0.043     2.695 r  core/reg_ID_EX/ALUO_MEM[12]_i_10/O
                         net (fo=2, routed)           0.373     3.068    core/reg_ID_EX/ALUO_MEM[12]_i_10_n_0
    SLICE_X17Y77         LUT6 (Prop_lut6_I2_O)        0.043     3.111 r  core/reg_ID_EX/ALUO_MEM[11]_i_15/O
                         net (fo=1, routed)           0.445     3.556    core/reg_ID_EX/ALUO_MEM[11]_i_15_n_0
    SLICE_X18Y77         LUT6 (Prop_lut6_I0_O)        0.043     3.599 r  core/reg_ID_EX/ALUO_MEM[11]_i_5/O
                         net (fo=1, routed)           0.242     3.841    core/reg_ID_EX/ALUO_MEM[11]_i_5_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.043     3.884 r  core/reg_ID_EX/ALUO_MEM[11]_i_1/O
                         net (fo=3, routed)           0.539     4.423    core/hazard_unit/ALUO_EX[11]
    SLICE_X24Y80         LUT5 (Prop_lut5_I2_O)        0.043     4.466 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=5, routed)           0.600     5.065    core/hazard_unit/rs1_data_ID[11]
    SLICE_X21Y80         LUT4 (Prop_lut4_I0_O)        0.043     5.108 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000     5.108    core/cmp_ID/Q_reg[31]_i_25_1[1]
    SLICE_X21Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.375 r  core/cmp_ID/Q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.375    core/cmp_ID/Q_reg[31]_i_38_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.428 r  core/cmp_ID/Q_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.428    core/cmp_ID/Q_reg[31]_i_25_n_0
    SLICE_X21Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.481 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.427     5.909    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I1_O)        0.043     5.952 r  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363     6.314    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043     6.357 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.748     7.105    core/U1_3/Branch_ctrl
    SLICE_X20Y90         LUT6 (Prop_lut6_I1_O)        0.043     7.148 r  core/U1_3/data_buf_reg_0_3_24_29_i_74/O
                         net (fo=1, routed)           0.000     7.148    core/U1_3/data_buf_reg_0_3_24_29_i_74_n_0
    SLICE_X20Y90         MUXF7 (Prop_muxf7_I0_O)      0.115     7.263 r  core/U1_3/data_buf_reg_0_3_24_29_i_32/O
                         net (fo=1, routed)           0.000     7.263    core/U1_3/data_buf_reg_0_3_24_29_i_32_n_0
    SLICE_X20Y90         MUXF8 (Prop_muxf8_I0_O)      0.046     7.309 r  core/U1_3/data_buf_reg_0_3_24_29_i_11/O
                         net (fo=1, routed)           0.341     7.650    vga/U12/data_buf_reg_0_3_24_29
    SLICE_X19Y88         LUT6 (Prop_lut6_I3_O)        0.125     7.775 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.282     8.057    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.318     8.608    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism             -0.820     7.788    
                         clock uncertainty           -0.215     7.574    
    SLICE_X18Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.478    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                          7.478    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                 -0.579    

Slack (VIOLATED) :        -0.562ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/Imm32_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.646ns  (logic 1.439ns (18.820%)  route 6.207ns (81.180%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    0.350ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.499     0.350    core/reg_ID_EX/debug_clk
    SLICE_X6Y81          FDRE                                         r  core/reg_ID_EX/Imm32_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.259     0.609 r  core/reg_ID_EX/Imm32_EX_reg[4]/Q
                         net (fo=4, routed)           0.460     1.069    core/mux_B_EXE/Imm_EXE[4]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.043     1.112 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.662     1.774    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X11Y80         LUT5 (Prop_lut5_I3_O)        0.043     1.817 r  core/reg_ID_EX/ALUO_MEM[16]_i_20/O
                         net (fo=2, routed)           0.455     2.271    core/reg_ID_EX/ALUO_MEM[16]_i_20_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.043     2.314 r  core/reg_ID_EX/ALUO_MEM[12]_i_17/O
                         net (fo=2, routed)           0.337     2.652    core/reg_ID_EX/ALUO_MEM[12]_i_17_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I4_O)        0.043     2.695 r  core/reg_ID_EX/ALUO_MEM[12]_i_10/O
                         net (fo=2, routed)           0.373     3.068    core/reg_ID_EX/ALUO_MEM[12]_i_10_n_0
    SLICE_X17Y77         LUT6 (Prop_lut6_I2_O)        0.043     3.111 r  core/reg_ID_EX/ALUO_MEM[11]_i_15/O
                         net (fo=1, routed)           0.445     3.556    core/reg_ID_EX/ALUO_MEM[11]_i_15_n_0
    SLICE_X18Y77         LUT6 (Prop_lut6_I0_O)        0.043     3.599 r  core/reg_ID_EX/ALUO_MEM[11]_i_5/O
                         net (fo=1, routed)           0.242     3.841    core/reg_ID_EX/ALUO_MEM[11]_i_5_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.043     3.884 r  core/reg_ID_EX/ALUO_MEM[11]_i_1/O
                         net (fo=3, routed)           0.539     4.423    core/hazard_unit/ALUO_EX[11]
    SLICE_X24Y80         LUT5 (Prop_lut5_I2_O)        0.043     4.466 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=5, routed)           0.600     5.065    core/hazard_unit/rs1_data_ID[11]
    SLICE_X21Y80         LUT4 (Prop_lut4_I0_O)        0.043     5.108 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000     5.108    core/cmp_ID/Q_reg[31]_i_25_1[1]
    SLICE_X21Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.375 r  core/cmp_ID/Q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.375    core/cmp_ID/Q_reg[31]_i_38_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.428 r  core/cmp_ID/Q_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.428    core/cmp_ID/Q_reg[31]_i_25_n_0
    SLICE_X21Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.481 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.427     5.909    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I1_O)        0.043     5.952 r  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363     6.314    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043     6.357 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.649     7.006    core/U1_3/Branch_ctrl
    SLICE_X19Y89         LUT6 (Prop_lut6_I1_O)        0.043     7.049 r  core/U1_3/data_buf_reg_0_3_18_23_i_62/O
                         net (fo=1, routed)           0.000     7.049    core/U1_3/data_buf_reg_0_3_18_23_i_62_n_0
    SLICE_X19Y89         MUXF7 (Prop_muxf7_I0_O)      0.120     7.169 r  core/U1_3/data_buf_reg_0_3_18_23_i_24/O
                         net (fo=1, routed)           0.000     7.169    core/U1_3/data_buf_reg_0_3_18_23_i_24_n_0
    SLICE_X19Y89         MUXF8 (Prop_muxf8_I0_O)      0.045     7.214 r  core/U1_3/data_buf_reg_0_3_18_23_i_8/O
                         net (fo=1, routed)           0.282     7.496    vga/U12/data_buf_reg_0_3_18_23_1
    SLICE_X18Y89         LUT6 (Prop_lut6_I3_O)        0.126     7.622 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.374     7.996    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X16Y86         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.318     8.608    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X16Y86         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism             -0.820     7.788    
                         clock uncertainty           -0.215     7.574    
    SLICE_X16Y86         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.434    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.434    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                 -0.562    

Slack (VIOLATED) :        -0.559ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/Imm32_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.670ns  (logic 1.417ns (18.475%)  route 6.253ns (81.525%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=5 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    0.350ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.499     0.350    core/reg_ID_EX/debug_clk
    SLICE_X6Y81          FDRE                                         r  core/reg_ID_EX/Imm32_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.259     0.609 r  core/reg_ID_EX/Imm32_EX_reg[4]/Q
                         net (fo=4, routed)           0.460     1.069    core/mux_B_EXE/Imm_EXE[4]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.043     1.112 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.662     1.774    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X11Y80         LUT5 (Prop_lut5_I3_O)        0.043     1.817 r  core/reg_ID_EX/ALUO_MEM[16]_i_20/O
                         net (fo=2, routed)           0.455     2.271    core/reg_ID_EX/ALUO_MEM[16]_i_20_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.043     2.314 r  core/reg_ID_EX/ALUO_MEM[12]_i_17/O
                         net (fo=2, routed)           0.337     2.652    core/reg_ID_EX/ALUO_MEM[12]_i_17_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I4_O)        0.043     2.695 r  core/reg_ID_EX/ALUO_MEM[12]_i_10/O
                         net (fo=2, routed)           0.373     3.068    core/reg_ID_EX/ALUO_MEM[12]_i_10_n_0
    SLICE_X17Y77         LUT6 (Prop_lut6_I2_O)        0.043     3.111 r  core/reg_ID_EX/ALUO_MEM[11]_i_15/O
                         net (fo=1, routed)           0.445     3.556    core/reg_ID_EX/ALUO_MEM[11]_i_15_n_0
    SLICE_X18Y77         LUT6 (Prop_lut6_I0_O)        0.043     3.599 r  core/reg_ID_EX/ALUO_MEM[11]_i_5/O
                         net (fo=1, routed)           0.242     3.841    core/reg_ID_EX/ALUO_MEM[11]_i_5_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.043     3.884 r  core/reg_ID_EX/ALUO_MEM[11]_i_1/O
                         net (fo=3, routed)           0.539     4.423    core/hazard_unit/ALUO_EX[11]
    SLICE_X24Y80         LUT5 (Prop_lut5_I2_O)        0.043     4.466 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=5, routed)           0.600     5.065    core/hazard_unit/rs1_data_ID[11]
    SLICE_X21Y80         LUT4 (Prop_lut4_I0_O)        0.043     5.108 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000     5.108    core/cmp_ID/Q_reg[31]_i_25_1[1]
    SLICE_X21Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.375 r  core/cmp_ID/Q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.375    core/cmp_ID/Q_reg[31]_i_38_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.428 r  core/cmp_ID/Q_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.428    core/cmp_ID/Q_reg[31]_i_25_n_0
    SLICE_X21Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.481 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.427     5.909    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I1_O)        0.043     5.952 r  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363     6.314    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043     6.357 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.499     6.856    core/U1_3/Branch_ctrl
    SLICE_X14Y82         LUT5 (Prop_lut5_I2_O)        0.043     6.899 r  core/U1_3/data_buf_reg_0_3_6_11_i_92/O
                         net (fo=1, routed)           0.000     6.899    core/U1_3/data_buf_reg_0_3_6_11_i_92_n_0
    SLICE_X14Y82         MUXF7 (Prop_muxf7_I1_O)      0.103     7.002 r  core/U1_3/data_buf_reg_0_3_6_11_i_43/O
                         net (fo=1, routed)           0.244     7.246    core/U1_3/data_buf_reg_0_3_6_11_i_43_n_0
    SLICE_X14Y82         LUT6 (Prop_lut6_I5_O)        0.123     7.369 r  core/U1_3/data_buf_reg_0_3_6_11_i_14/O
                         net (fo=1, routed)           0.255     7.623    vga/U12/data_buf_reg_0_3_6_11
    SLICE_X14Y82         LUT6 (Prop_lut6_I3_O)        0.043     7.666 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.353     8.019    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X14Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.316     8.606    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X14Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism             -0.820     7.786    
                         clock uncertainty           -0.215     7.572    
    SLICE_X14Y83         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.111     7.461    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          7.461    
                         arrival time                          -8.019    
  -------------------------------------------------------------------
                         slack                                 -0.559    

Slack (VIOLATED) :        -0.557ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/Imm32_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.641ns  (logic 1.439ns (18.833%)  route 6.202ns (81.167%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=1 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    0.350ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.499     0.350    core/reg_ID_EX/debug_clk
    SLICE_X6Y81          FDRE                                         r  core/reg_ID_EX/Imm32_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.259     0.609 r  core/reg_ID_EX/Imm32_EX_reg[4]/Q
                         net (fo=4, routed)           0.460     1.069    core/mux_B_EXE/Imm_EXE[4]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.043     1.112 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.662     1.774    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X11Y80         LUT5 (Prop_lut5_I3_O)        0.043     1.817 r  core/reg_ID_EX/ALUO_MEM[16]_i_20/O
                         net (fo=2, routed)           0.455     2.271    core/reg_ID_EX/ALUO_MEM[16]_i_20_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.043     2.314 r  core/reg_ID_EX/ALUO_MEM[12]_i_17/O
                         net (fo=2, routed)           0.337     2.652    core/reg_ID_EX/ALUO_MEM[12]_i_17_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I4_O)        0.043     2.695 r  core/reg_ID_EX/ALUO_MEM[12]_i_10/O
                         net (fo=2, routed)           0.373     3.068    core/reg_ID_EX/ALUO_MEM[12]_i_10_n_0
    SLICE_X17Y77         LUT6 (Prop_lut6_I2_O)        0.043     3.111 r  core/reg_ID_EX/ALUO_MEM[11]_i_15/O
                         net (fo=1, routed)           0.445     3.556    core/reg_ID_EX/ALUO_MEM[11]_i_15_n_0
    SLICE_X18Y77         LUT6 (Prop_lut6_I0_O)        0.043     3.599 r  core/reg_ID_EX/ALUO_MEM[11]_i_5/O
                         net (fo=1, routed)           0.242     3.841    core/reg_ID_EX/ALUO_MEM[11]_i_5_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.043     3.884 r  core/reg_ID_EX/ALUO_MEM[11]_i_1/O
                         net (fo=3, routed)           0.539     4.423    core/hazard_unit/ALUO_EX[11]
    SLICE_X24Y80         LUT5 (Prop_lut5_I2_O)        0.043     4.466 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=5, routed)           0.600     5.065    core/hazard_unit/rs1_data_ID[11]
    SLICE_X21Y80         LUT4 (Prop_lut4_I0_O)        0.043     5.108 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000     5.108    core/cmp_ID/Q_reg[31]_i_25_1[1]
    SLICE_X21Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.375 r  core/cmp_ID/Q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.375    core/cmp_ID/Q_reg[31]_i_38_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.428 r  core/cmp_ID/Q_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.428    core/cmp_ID/Q_reg[31]_i_25_n_0
    SLICE_X21Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.481 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.427     5.909    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I1_O)        0.043     5.952 r  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363     6.314    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043     6.357 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.562     6.919    core/U1_3/Branch_ctrl
    SLICE_X23Y88         LUT6 (Prop_lut6_I1_O)        0.043     6.962 r  core/U1_3/data_buf_reg_0_3_24_29_i_64/O
                         net (fo=1, routed)           0.000     6.962    core/U1_3/data_buf_reg_0_3_24_29_i_64_n_0
    SLICE_X23Y88         MUXF7 (Prop_muxf7_I0_O)      0.120     7.082 r  core/U1_3/data_buf_reg_0_3_24_29_i_26/O
                         net (fo=1, routed)           0.000     7.082    core/U1_3/data_buf_reg_0_3_24_29_i_26_n_0
    SLICE_X23Y88         MUXF8 (Prop_muxf8_I0_O)      0.045     7.127 r  core/U1_3/data_buf_reg_0_3_24_29_i_8/O
                         net (fo=1, routed)           0.360     7.487    vga/U12/data_buf_reg_0_3_24_29_1
    SLICE_X22Y88         LUT6 (Prop_lut6_I3_O)        0.126     7.613 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.377     7.990    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.318     8.608    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism             -0.820     7.788    
                         clock uncertainty           -0.215     7.574    
    SLICE_X18Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.434    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.434    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                 -0.557    

Slack (VIOLATED) :        -0.555ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/Imm32_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.681ns  (logic 1.422ns (18.513%)  route 6.259ns (81.487%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    0.350ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.499     0.350    core/reg_ID_EX/debug_clk
    SLICE_X6Y81          FDRE                                         r  core/reg_ID_EX/Imm32_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.259     0.609 r  core/reg_ID_EX/Imm32_EX_reg[4]/Q
                         net (fo=4, routed)           0.460     1.069    core/mux_B_EXE/Imm_EXE[4]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.043     1.112 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.662     1.774    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X11Y80         LUT5 (Prop_lut5_I3_O)        0.043     1.817 r  core/reg_ID_EX/ALUO_MEM[16]_i_20/O
                         net (fo=2, routed)           0.455     2.271    core/reg_ID_EX/ALUO_MEM[16]_i_20_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.043     2.314 r  core/reg_ID_EX/ALUO_MEM[12]_i_17/O
                         net (fo=2, routed)           0.337     2.652    core/reg_ID_EX/ALUO_MEM[12]_i_17_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I4_O)        0.043     2.695 r  core/reg_ID_EX/ALUO_MEM[12]_i_10/O
                         net (fo=2, routed)           0.373     3.068    core/reg_ID_EX/ALUO_MEM[12]_i_10_n_0
    SLICE_X17Y77         LUT6 (Prop_lut6_I2_O)        0.043     3.111 r  core/reg_ID_EX/ALUO_MEM[11]_i_15/O
                         net (fo=1, routed)           0.445     3.556    core/reg_ID_EX/ALUO_MEM[11]_i_15_n_0
    SLICE_X18Y77         LUT6 (Prop_lut6_I0_O)        0.043     3.599 r  core/reg_ID_EX/ALUO_MEM[11]_i_5/O
                         net (fo=1, routed)           0.242     3.841    core/reg_ID_EX/ALUO_MEM[11]_i_5_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.043     3.884 r  core/reg_ID_EX/ALUO_MEM[11]_i_1/O
                         net (fo=3, routed)           0.539     4.423    core/hazard_unit/ALUO_EX[11]
    SLICE_X24Y80         LUT5 (Prop_lut5_I2_O)        0.043     4.466 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=5, routed)           0.600     5.065    core/hazard_unit/rs1_data_ID[11]
    SLICE_X21Y80         LUT4 (Prop_lut4_I0_O)        0.043     5.108 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000     5.108    core/cmp_ID/Q_reg[31]_i_25_1[1]
    SLICE_X21Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.375 r  core/cmp_ID/Q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.375    core/cmp_ID/Q_reg[31]_i_38_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.428 r  core/cmp_ID/Q_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.428    core/cmp_ID/Q_reg[31]_i_25_n_0
    SLICE_X21Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.481 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.427     5.909    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I1_O)        0.043     5.952 r  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363     6.314    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043     6.357 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.543     6.900    core/U1_3/Branch_ctrl
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.043     6.943 r  core/U1_3/data_buf_reg_0_3_6_11_i_76/O
                         net (fo=1, routed)           0.000     6.943    core/U1_3/data_buf_reg_0_3_6_11_i_76_n_0
    SLICE_X15Y84         MUXF7 (Prop_muxf7_I0_O)      0.107     7.050 r  core/U1_3/data_buf_reg_0_3_6_11_i_31/O
                         net (fo=1, routed)           0.234     7.283    core/U1_3/data_buf_reg_0_3_6_11_i_31_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I5_O)        0.124     7.407 r  core/U1_3/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.289     7.697    vga/U12/Test_signal[5]
    SLICE_X16Y84         LUT4 (Prop_lut4_I3_O)        0.043     7.740 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.291     8.031    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X14Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.316     8.606    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X14Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism             -0.820     7.786    
                         clock uncertainty           -0.215     7.572    
    SLICE_X14Y83         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.096     7.476    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                          7.476    
                         arrival time                          -8.031    
  -------------------------------------------------------------------
                         slack                                 -0.555    

Slack (VIOLATED) :        -0.553ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/Imm32_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.634ns  (logic 1.415ns (18.534%)  route 6.219ns (81.466%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.563ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 8.606 - 10.000 ) 
    Source Clock Delay      (SCD):    0.350ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.499     0.350    core/reg_ID_EX/debug_clk
    SLICE_X6Y81          FDRE                                         r  core/reg_ID_EX/Imm32_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.259     0.609 r  core/reg_ID_EX/Imm32_EX_reg[4]/Q
                         net (fo=4, routed)           0.460     1.069    core/mux_B_EXE/Imm_EXE[4]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.043     1.112 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.662     1.774    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X11Y80         LUT5 (Prop_lut5_I3_O)        0.043     1.817 r  core/reg_ID_EX/ALUO_MEM[16]_i_20/O
                         net (fo=2, routed)           0.455     2.271    core/reg_ID_EX/ALUO_MEM[16]_i_20_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.043     2.314 r  core/reg_ID_EX/ALUO_MEM[12]_i_17/O
                         net (fo=2, routed)           0.337     2.652    core/reg_ID_EX/ALUO_MEM[12]_i_17_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I4_O)        0.043     2.695 r  core/reg_ID_EX/ALUO_MEM[12]_i_10/O
                         net (fo=2, routed)           0.373     3.068    core/reg_ID_EX/ALUO_MEM[12]_i_10_n_0
    SLICE_X17Y77         LUT6 (Prop_lut6_I2_O)        0.043     3.111 r  core/reg_ID_EX/ALUO_MEM[11]_i_15/O
                         net (fo=1, routed)           0.445     3.556    core/reg_ID_EX/ALUO_MEM[11]_i_15_n_0
    SLICE_X18Y77         LUT6 (Prop_lut6_I0_O)        0.043     3.599 r  core/reg_ID_EX/ALUO_MEM[11]_i_5/O
                         net (fo=1, routed)           0.242     3.841    core/reg_ID_EX/ALUO_MEM[11]_i_5_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.043     3.884 r  core/reg_ID_EX/ALUO_MEM[11]_i_1/O
                         net (fo=3, routed)           0.539     4.423    core/hazard_unit/ALUO_EX[11]
    SLICE_X24Y80         LUT5 (Prop_lut5_I2_O)        0.043     4.466 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=5, routed)           0.600     5.065    core/hazard_unit/rs1_data_ID[11]
    SLICE_X21Y80         LUT4 (Prop_lut4_I0_O)        0.043     5.108 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000     5.108    core/cmp_ID/Q_reg[31]_i_25_1[1]
    SLICE_X21Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.375 r  core/cmp_ID/Q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.375    core/cmp_ID/Q_reg[31]_i_38_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.428 r  core/cmp_ID/Q_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.428    core/cmp_ID/Q_reg[31]_i_25_n_0
    SLICE_X21Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.481 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.427     5.909    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I1_O)        0.043     5.952 r  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363     6.314    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043     6.357 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.532     6.889    core/U1_3/Branch_ctrl
    SLICE_X14Y86         LUT6 (Prop_lut6_I1_O)        0.043     6.932 r  core/U1_3/data_buf_reg_0_3_6_11_i_67/O
                         net (fo=1, routed)           0.000     6.932    core/U1_3/data_buf_reg_0_3_6_11_i_67_n_0
    SLICE_X14Y86         MUXF7 (Prop_muxf7_I0_O)      0.101     7.033 r  core/U1_3/data_buf_reg_0_3_6_11_i_25/O
                         net (fo=1, routed)           0.229     7.263    core/U1_3/data_buf_reg_0_3_6_11_i_25_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.123     7.386 r  core/U1_3/data_buf_reg_0_3_6_11_i_8/O
                         net (fo=1, routed)           0.188     7.574    vga/U12/Test_signal[6]
    SLICE_X14Y86         LUT4 (Prop_lut4_I3_O)        0.043     7.617 r  vga/U12/data_buf_reg_0_3_6_11_i_1/O
                         net (fo=1, routed)           0.367     7.984    vga/data_buf_reg_0_3_6_11/DIA1
    SLICE_X14Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.316     8.606    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X14Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA_D1/CLK
                         clock pessimism             -0.820     7.786    
                         clock uncertainty           -0.215     7.572    
    SLICE_X14Y83         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.140     7.432    vga/data_buf_reg_0_3_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.432    
                         arrival time                          -7.984    
  -------------------------------------------------------------------
                         slack                                 -0.553    

Slack (VIOLATED) :        -0.551ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/Imm32_EX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        7.640ns  (logic 1.422ns (18.612%)  route 6.218ns (81.388%))
  Logic Levels:           18  (CARRY4=3 LUT3=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -2.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 8.608 - 10.000 ) 
    Source Clock Delay      (SCD):    0.350ns
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.580    -1.817    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.043    -1.774 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.242    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.149 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.499     0.350    core/reg_ID_EX/debug_clk
    SLICE_X6Y81          FDRE                                         r  core/reg_ID_EX/Imm32_EX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.259     0.609 r  core/reg_ID_EX/Imm32_EX_reg[4]/Q
                         net (fo=4, routed)           0.460     1.069    core/mux_B_EXE/Imm_EXE[4]
    SLICE_X4Y81          LUT3 (Prop_lut3_I0_O)        0.043     1.112 r  core/mux_B_EXE/ALUO_MEM[4]_i_2/O
                         net (fo=146, routed)         0.662     1.774    core/reg_ID_EX/ALUB_EXE[4]
    SLICE_X11Y80         LUT5 (Prop_lut5_I3_O)        0.043     1.817 r  core/reg_ID_EX/ALUO_MEM[16]_i_20/O
                         net (fo=2, routed)           0.455     2.271    core/reg_ID_EX/ALUO_MEM[16]_i_20_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.043     2.314 r  core/reg_ID_EX/ALUO_MEM[12]_i_17/O
                         net (fo=2, routed)           0.337     2.652    core/reg_ID_EX/ALUO_MEM[12]_i_17_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I4_O)        0.043     2.695 r  core/reg_ID_EX/ALUO_MEM[12]_i_10/O
                         net (fo=2, routed)           0.373     3.068    core/reg_ID_EX/ALUO_MEM[12]_i_10_n_0
    SLICE_X17Y77         LUT6 (Prop_lut6_I2_O)        0.043     3.111 r  core/reg_ID_EX/ALUO_MEM[11]_i_15/O
                         net (fo=1, routed)           0.445     3.556    core/reg_ID_EX/ALUO_MEM[11]_i_15_n_0
    SLICE_X18Y77         LUT6 (Prop_lut6_I0_O)        0.043     3.599 r  core/reg_ID_EX/ALUO_MEM[11]_i_5/O
                         net (fo=1, routed)           0.242     3.841    core/reg_ID_EX/ALUO_MEM[11]_i_5_n_0
    SLICE_X19Y79         LUT6 (Prop_lut6_I5_O)        0.043     3.884 r  core/reg_ID_EX/ALUO_MEM[11]_i_1/O
                         net (fo=3, routed)           0.539     4.423    core/hazard_unit/ALUO_EX[11]
    SLICE_X24Y80         LUT5 (Prop_lut5_I2_O)        0.043     4.466 r  core/hazard_unit/A_EX[11]_i_1/O
                         net (fo=5, routed)           0.600     5.065    core/hazard_unit/rs1_data_ID[11]
    SLICE_X21Y80         LUT4 (Prop_lut4_I0_O)        0.043     5.108 r  core/hazard_unit/Q[31]_i_59/O
                         net (fo=1, routed)           0.000     5.108    core/cmp_ID/Q_reg[31]_i_25_1[1]
    SLICE_X21Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     5.375 r  core/cmp_ID/Q_reg[31]_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.375    core/cmp_ID/Q_reg[31]_i_38_n_0
    SLICE_X21Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.428 r  core/cmp_ID/Q_reg[31]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.428    core/cmp_ID/Q_reg[31]_i_25_n_0
    SLICE_X21Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.481 f  core/cmp_ID/Q_reg[31]_i_18/CO[3]
                         net (fo=3, routed)           0.427     5.909    core/reg_IF_ID/i_/Q[31]_i_4_0[0]
    SLICE_X20Y79         LUT6 (Prop_lut6_I1_O)        0.043     5.952 r  core/reg_IF_ID/Q[31]_i_17/O
                         net (fo=1, routed)           0.363     6.314    core/ctrl/Q_reg[0]_1
    SLICE_X20Y79         LUT6 (Prop_lut6_I4_O)        0.043     6.357 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=67, routed)          0.577     6.934    core/U1_3/Branch_ctrl
    SLICE_X19Y88         LUT6 (Prop_lut6_I1_O)        0.043     6.977 r  core/U1_3/data_buf_reg_0_3_18_23_i_86/O
                         net (fo=1, routed)           0.000     6.977    core/U1_3/data_buf_reg_0_3_18_23_i_86_n_0
    SLICE_X19Y88         MUXF7 (Prop_muxf7_I0_O)      0.107     7.084 r  core/U1_3/data_buf_reg_0_3_18_23_i_39/O
                         net (fo=1, routed)           0.176     7.260    core/U1_3/data_buf_reg_0_3_18_23_i_39_n_0
    SLICE_X17Y88         LUT6 (Prop_lut6_I5_O)        0.124     7.384 r  core/U1_3/data_buf_reg_0_3_18_23_i_14/O
                         net (fo=1, routed)           0.196     7.580    vga/U12/Test_signal[15]
    SLICE_X15Y87         LUT4 (Prop_lut4_I3_O)        0.043     7.623 r  vga/U12/data_buf_reg_0_3_18_23_i_3/O
                         net (fo=1, routed)           0.367     7.990    vga/data_buf_reg_0_3_18_23/DIB1
    SLICE_X16Y86         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    10.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.599     5.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.991     7.207    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.290 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.318     8.608    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X16Y86         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB_D1/CLK
                         clock pessimism             -0.820     7.788    
                         clock uncertainty           -0.215     7.574    
    SLICE_X16Y86         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.135     7.439    vga/data_buf_reg_0_3_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.439    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                 -0.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.184ns (27.773%)  route 0.479ns (72.227%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.629     0.532    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y84         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y84         FDCE (Prop_fdce_C_Q)         0.100     0.632 r  core/reg_EXE_MEM/PCurrent_MEM_reg[15]/Q
                         net (fo=3, routed)           0.106     0.738    core/U1_3/PC_MEM[15]
    SLICE_X17Y84         LUT6 (Prop_lut6_I0_O)        0.028     0.766 r  core/U1_3/data_buf_reg_0_3_12_17_i_35/O
                         net (fo=1, routed)           0.134     0.900    core/U1_3/data_buf_reg_0_3_12_17_i_35_n_0
    SLICE_X17Y82         LUT6 (Prop_lut6_I0_O)        0.028     0.928 r  core/U1_3/data_buf_reg_0_3_12_17_i_12/O
                         net (fo=1, routed)           0.090     1.018    vga/U12/Test_signal[13]
    SLICE_X18Y82         LUT4 (Prop_lut4_I3_O)        0.028     1.046 r  vga/U12/data_buf_reg_0_3_12_17_i_3/O
                         net (fo=1, routed)           0.149     1.195    vga/data_buf_reg_0_3_12_17/DIB1
    SLICE_X18Y83         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.846    -0.520    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X18Y83         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
                         clock pessimism              0.315    -0.205    
                         clock uncertainty            0.215     0.009    
    SLICE_X18Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.124    vga/data_buf_reg_0_3_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           1.195    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.184ns (26.157%)  route 0.519ns (73.843%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.520ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.629     0.532    core/reg_EXE_MEM/debug_clk
    SLICE_X15Y85         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDCE (Prop_fdce_C_Q)         0.100     0.632 r  core/reg_EXE_MEM/PCurrent_MEM_reg[6]/Q
                         net (fo=3, routed)           0.138     0.770    core/U1_3/PC_MEM[6]
    SLICE_X15Y85         LUT6 (Prop_lut6_I0_O)        0.028     0.798 r  core/U1_3/data_buf_reg_0_3_6_11_i_28/O
                         net (fo=1, routed)           0.089     0.887    core/U1_3/data_buf_reg_0_3_6_11_i_28_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I0_O)        0.028     0.915 r  core/U1_3/data_buf_reg_0_3_6_11_i_10/O
                         net (fo=1, routed)           0.146     1.062    vga/U12/Test_signal[5]
    SLICE_X16Y84         LUT4 (Prop_lut4_I3_O)        0.028     1.090 r  vga/U12/data_buf_reg_0_3_6_11_i_2/O
                         net (fo=1, routed)           0.146     1.236    vga/data_buf_reg_0_3_6_11/DIA0
    SLICE_X14Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.846    -0.520    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X14Y83         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMA/CLK
                         clock pessimism              0.315    -0.205    
                         clock uncertainty            0.215     0.009    
    SLICE_X14Y83         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.140    vga/data_buf_reg_0_3_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.137ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.257ns (34.573%)  route 0.486ns (65.427%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.632     0.535    core/reg_EXE_MEM/debug_clk
    SLICE_X22Y93         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDCE (Prop_fdce_C_Q)         0.118     0.653 r  core/reg_EXE_MEM/PCurrent_MEM_reg[31]/Q
                         net (fo=3, routed)           0.194     0.847    core/U1_3/PC_MEM[31]
    SLICE_X22Y93         LUT5 (Prop_lut5_I1_O)        0.028     0.875 r  core/U1_3/data_buf_reg_0_3_30_31__0_i_10/O
                         net (fo=1, routed)           0.000     0.875    core/U1_3/data_buf_reg_0_3_30_31__0_i_10_n_0
    SLICE_X22Y93         MUXF7 (Prop_muxf7_I1_O)      0.043     0.918 r  core/U1_3/data_buf_reg_0_3_30_31__0_i_4/O
                         net (fo=1, routed)           0.189     1.107    vga/U12/data_buf_reg_0_3_30_31__0_0
    SLICE_X20Y89         LUT6 (Prop_lut6_I5_O)        0.068     1.175 r  vga/U12/data_buf_reg_0_3_30_31__0_i_1/O
                         net (fo=2, routed)           0.104     1.278    vga/data_buf_reg_0_3_30_31__0/D
    SLICE_X22Y88         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.849    -0.517    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X22Y88         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/SP/CLK
                         clock pessimism              0.315    -0.202    
                         clock uncertainty            0.215     0.012    
    SLICE_X22Y88         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.141    vga/data_buf_reg_0_3_30_31__0/SP
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.257ns (34.018%)  route 0.498ns (65.982%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.631     0.534    core/reg_IF_ID/debug_clk
    SLICE_X22Y91         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDCE (Prop_fdce_C_Q)         0.118     0.652 r  core/reg_IF_ID/PCurrent_ID_reg[24]/Q
                         net (fo=5, routed)           0.192     0.844    core/U1_3/data_buf_reg_0_3_30_31__0_i_4_0[22]
    SLICE_X22Y92         LUT6 (Prop_lut6_I0_O)        0.028     0.872 r  core/U1_3/data_buf_reg_0_3_24_29_i_34/O
                         net (fo=1, routed)           0.000     0.872    core/U1_3/data_buf_reg_0_3_24_29_i_34_n_0
    SLICE_X22Y92         MUXF7 (Prop_muxf7_I0_O)      0.043     0.915 r  core/U1_3/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=1, routed)           0.167     1.083    vga/U12/data_buf_reg_0_3_24_29_0
    SLICE_X19Y88         LUT6 (Prop_lut6_I5_O)        0.068     1.151 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.139     1.290    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.849    -0.517    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism              0.315    -0.202    
                         clock uncertainty            0.215     0.012    
    SLICE_X18Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.143    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.265ns (35.406%)  route 0.483ns (64.594%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.632     0.535    core/reg_EXE_MEM/debug_clk
    SLICE_X20Y95         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y95         FDCE (Prop_fdce_C_Q)         0.118     0.653 r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/Q
                         net (fo=3, routed)           0.131     0.784    core/U1_3/PC_MEM[27]
    SLICE_X21Y93         LUT6 (Prop_lut6_I0_O)        0.028     0.812 r  core/U1_3/data_buf_reg_0_3_24_29_i_41/O
                         net (fo=1, routed)           0.000     0.812    core/U1_3/data_buf_reg_0_3_24_29_i_41_n_0
    SLICE_X21Y93         MUXF7 (Prop_muxf7_I1_O)      0.051     0.863 r  core/U1_3/data_buf_reg_0_3_24_29_i_15/O
                         net (fo=1, routed)           0.141     1.004    vga/U12/data_buf_reg_0_3_24_29_6
    SLICE_X19Y92         LUT6 (Prop_lut6_I5_O)        0.068     1.072 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.211     1.284    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.849    -0.517    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.315    -0.202    
                         clock uncertainty            0.215     0.012    
    SLICE_X18Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.127    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.162ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.257ns (34.573%)  route 0.486ns (65.427%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.632     0.535    core/reg_EXE_MEM/debug_clk
    SLICE_X22Y93         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y93         FDCE (Prop_fdce_C_Q)         0.118     0.653 r  core/reg_EXE_MEM/PCurrent_MEM_reg[31]/Q
                         net (fo=3, routed)           0.194     0.847    core/U1_3/PC_MEM[31]
    SLICE_X22Y93         LUT5 (Prop_lut5_I1_O)        0.028     0.875 r  core/U1_3/data_buf_reg_0_3_30_31__0_i_10/O
                         net (fo=1, routed)           0.000     0.875    core/U1_3/data_buf_reg_0_3_30_31__0_i_10_n_0
    SLICE_X22Y93         MUXF7 (Prop_muxf7_I1_O)      0.043     0.918 r  core/U1_3/data_buf_reg_0_3_30_31__0_i_4/O
                         net (fo=1, routed)           0.189     1.107    vga/U12/data_buf_reg_0_3_30_31__0_0
    SLICE_X20Y89         LUT6 (Prop_lut6_I5_O)        0.068     1.175 r  vga/U12/data_buf_reg_0_3_30_31__0_i_1/O
                         net (fo=2, routed)           0.104     1.278    vga/data_buf_reg_0_3_30_31__0/D
    SLICE_X22Y88         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.849    -0.517    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X22Y88         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/CLK
                         clock pessimism              0.315    -0.202    
                         clock uncertainty            0.215     0.012    
    SLICE_X22Y88         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.104     0.116    vga/data_buf_reg_0_3_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.164ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.284ns (37.906%)  route 0.465ns (62.094%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns
    Source Clock Delay      (SCD):    0.532ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.629     0.532    core/reg_EXE_MEM/debug_clk
    SLICE_X13Y85         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.091     0.623 r  core/reg_EXE_MEM/Datao_MEM_reg[23]/Q
                         net (fo=24, routed)          0.197     0.821    core/U1_3/Datao_MEM[23]
    SLICE_X18Y88         LUT5 (Prop_lut5_I0_O)        0.066     0.887 r  core/U1_3/data_buf_reg_0_3_18_23_i_105/O
                         net (fo=1, routed)           0.000     0.887    core/U1_3/data_buf_reg_0_3_18_23_i_105_n_0
    SLICE_X18Y88         MUXF7 (Prop_muxf7_I1_O)      0.043     0.930 r  core/U1_3/data_buf_reg_0_3_18_23_i_49/O
                         net (fo=1, routed)           0.000     0.930    core/U1_3/data_buf_reg_0_3_18_23_i_49_n_0
    SLICE_X18Y88         MUXF8 (Prop_muxf8_I1_O)      0.017     0.947 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.129     1.075    vga/U12/data_buf_reg_0_3_18_23_3
    SLICE_X18Y86         LUT6 (Prop_lut6_I3_O)        0.067     1.142 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.139     1.281    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X16Y86         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.848    -0.518    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X16Y86         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.315    -0.203    
                         clock uncertainty            0.215     0.011    
    SLICE_X16Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.117    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.266ns (33.048%)  route 0.539ns (66.952%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.517ns
    Source Clock Delay      (SCD):    0.506ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.603     0.506    core/reg_EXE_MEM/debug_clk
    SLICE_X25Y87         FDRE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y87         FDRE (Prop_fdre_C_Q)         0.100     0.606 r  core/reg_EXE_MEM/Datao_MEM_reg[28]/Q
                         net (fo=25, routed)          0.281     0.887    core/U1_3/Datao_MEM[28]
    SLICE_X19Y87         LUT5 (Prop_lut5_I0_O)        0.028     0.915 r  core/U1_3/data_buf_reg_0_3_24_29_i_117/O
                         net (fo=1, routed)           0.000     0.915    core/U1_3/data_buf_reg_0_3_24_29_i_117_n_0
    SLICE_X19Y87         MUXF7 (Prop_muxf7_I1_O)      0.051     0.966 r  core/U1_3/data_buf_reg_0_3_24_29_i_57/O
                         net (fo=1, routed)           0.000     0.966    core/U1_3/data_buf_reg_0_3_24_29_i_57_n_0
    SLICE_X19Y87         MUXF8 (Prop_muxf8_I1_O)      0.017     0.983 r  core/U1_3/data_buf_reg_0_3_24_29_i_22/O
                         net (fo=1, routed)           0.118     1.101    vga/U12/data_buf_reg_0_3_24_29_7
    SLICE_X19Y88         LUT6 (Prop_lut6_I3_O)        0.070     1.171 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.140     1.311    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.849    -0.517    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X18Y87         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.315    -0.202    
                         clock uncertainty            0.215     0.012    
    SLICE_X18Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.141    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.198ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.184ns (22.803%)  route 0.623ns (77.197%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns
    Source Clock Delay      (SCD):    0.534ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.631     0.534    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y91         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y91         FDCE (Prop_fdce_C_Q)         0.100     0.634 r  core/reg_EXE_MEM/IR_MEM_reg[20]/Q
                         net (fo=4, routed)           0.146     0.780    core/U1_3/inst_MEM[14]
    SLICE_X21Y91         LUT6 (Prop_lut6_I2_O)        0.028     0.808 r  core/U1_3/data_buf_reg_0_3_18_23_i_42/O
                         net (fo=1, routed)           0.270     1.078    core/U1_3/data_buf_reg_0_3_18_23_i_42_n_0
    SLICE_X17Y87         LUT6 (Prop_lut6_I0_O)        0.028     1.106 r  core/U1_3/data_buf_reg_0_3_18_23_i_16/O
                         net (fo=1, routed)           0.099     1.205    vga/U12/Test_signal[14]
    SLICE_X14Y87         LUT4 (Prop_lut4_I3_O)        0.028     1.233 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.108     1.341    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X16Y86         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.848    -0.518    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X16Y86         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.315    -0.203    
                         clock uncertainty            0.215     0.011    
    SLICE_X16Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.143    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.203ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.257ns (31.715%)  route 0.553ns (68.285%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.738ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.518ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.394    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.028    -0.366 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.123    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.097 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.632     0.535    core/reg_EXE_MEM/debug_clk
    SLICE_X18Y92         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y92         FDCE (Prop_fdce_C_Q)         0.118     0.653 r  core/reg_EXE_MEM/IR_MEM_reg[18]/Q
                         net (fo=2, routed)           0.244     0.897    core/U1_3/inst_MEM[12]
    SLICE_X16Y85         LUT6 (Prop_lut6_I2_O)        0.028     0.925 r  core/U1_3/data_buf_reg_0_3_18_23_i_33/O
                         net (fo=1, routed)           0.000     0.925    core/U1_3/data_buf_reg_0_3_18_23_i_33_n_0
    SLICE_X16Y85         MUXF7 (Prop_muxf7_I1_O)      0.043     0.968 r  core/U1_3/data_buf_reg_0_3_18_23_i_12/O
                         net (fo=1, routed)           0.156     1.124    vga/U12/data_buf_reg_0_3_18_23_0
    SLICE_X17Y86         LUT6 (Prop_lut6_I5_O)        0.068     1.192 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.153     1.345    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X16Y86         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.848    -0.518    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X16Y86         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.315    -0.203    
                         clock uncertainty            0.215     0.011    
    SLICE_X16Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.142    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  1.203    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.199ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.199ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.195ns  (logic 1.849ns (57.873%)  route 1.346ns (42.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.085ns = ( 27.915 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.312    27.915    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.715 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.586    30.301    vga/U12/DO[0]
    SLICE_X9Y104         LUT4 (Prop_lut4_I1_O)        0.049    30.350 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.760    31.110    vga/U12/G[1]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.152    38.442    vga/U12/CLK_OUT3
    SLICE_X9Y104         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.820    37.622    
                         clock uncertainty           -0.201    37.421    
    SLICE_X9Y104         FDRE (Setup_fdre_C_D)       -0.112    37.309    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.309    
                         arrival time                         -31.110    
  -------------------------------------------------------------------
                         slack                                  6.199    

Slack (MET) :             6.309ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.085ns  (logic 1.849ns (59.944%)  route 1.236ns (40.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.085ns = ( 27.915 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.312    27.915    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.715 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.586    30.301    vga/U12/DO[0]
    SLICE_X9Y104         LUT4 (Prop_lut4_I1_O)        0.049    30.350 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.649    30.999    vga/U12/G[1]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.152    38.442    vga/U12/CLK_OUT3
    SLICE_X9Y104         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.820    37.622    
                         clock uncertainty           -0.201    37.421    
    SLICE_X9Y104         FDRE (Setup_fdre_C_D)       -0.112    37.309    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.309    
                         arrival time                         -30.999    
  -------------------------------------------------------------------
                         slack                                  6.309    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.157ns  (logic 1.843ns (58.381%)  route 1.314ns (41.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.085ns = ( 27.915 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.312    27.915    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.715 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.586    30.301    vga/U12/DO[0]
    SLICE_X9Y104         LUT4 (Prop_lut4_I0_O)        0.043    30.344 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.728    31.072    vga/U12/B[3]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.152    38.442    vga/U12/CLK_OUT3
    SLICE_X9Y104         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.820    37.622    
                         clock uncertainty           -0.201    37.421    
    SLICE_X9Y104         FDRE (Setup_fdre_C_D)       -0.031    37.390    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.390    
                         arrival time                         -31.072    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.469ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.015ns  (logic 1.843ns (61.119%)  route 1.172ns (38.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.085ns = ( 27.915 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.312    27.915    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.715 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.593    30.308    vga/U12/DO[0]
    SLICE_X8Y104         LUT4 (Prop_lut4_I0_O)        0.043    30.351 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.579    30.930    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.152    38.442    vga/U12/CLK_OUT3
    SLICE_X9Y104         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.820    37.622    
                         clock uncertainty           -0.201    37.421    
    SLICE_X9Y104         FDRE (Setup_fdre_C_D)       -0.022    37.399    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.399    
                         arrival time                         -30.930    
  -------------------------------------------------------------------
                         slack                                  6.469    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.015ns  (logic 1.843ns (61.119%)  route 1.172ns (38.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.085ns = ( 27.915 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.312    27.915    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.715 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.593    30.308    vga/U12/DO[0]
    SLICE_X8Y104         LUT4 (Prop_lut4_I0_O)        0.043    30.351 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.579    30.930    vga/U12/B[1]_i_1_n_0
    SLICE_X8Y104         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.152    38.442    vga/U12/CLK_OUT3
    SLICE_X8Y104         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.820    37.622    
                         clock uncertainty           -0.201    37.421    
    SLICE_X8Y104         FDRE (Setup_fdre_C_D)       -0.002    37.419    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.419    
                         arrival time                         -30.930    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.558ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.902ns  (logic 1.850ns (63.740%)  route 1.052ns (36.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.085ns = ( 27.915 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.312    27.915    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.715 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.508    30.223    vga/U12/DO[0]
    SLICE_X8Y104         LUT5 (Prop_lut5_I3_O)        0.050    30.273 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.544    30.817    vga/U12/G[3]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.205    38.495    vga/U12/CLK_OUT3
    SLICE_X6Y104         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.820    37.675    
                         clock uncertainty           -0.201    37.474    
    SLICE_X6Y104         FDRE (Setup_fdre_C_D)       -0.099    37.375    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.375    
                         arrival time                         -30.817    
  -------------------------------------------------------------------
                         slack                                  6.558    

Slack (MET) :             6.566ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.902ns  (logic 1.850ns (63.740%)  route 1.052ns (36.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.085ns = ( 27.915 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.312    27.915    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.715 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.508    30.223    vga/U12/DO[0]
    SLICE_X8Y104         LUT5 (Prop_lut5_I3_O)        0.050    30.273 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.544    30.817    vga/U12/G[3]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.205    38.495    vga/U12/CLK_OUT3
    SLICE_X6Y104         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.820    37.675    
                         clock uncertainty           -0.201    37.474    
    SLICE_X6Y104         FDRE (Setup_fdre_C_D)       -0.091    37.383    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.383    
                         arrival time                         -30.817    
  -------------------------------------------------------------------
                         slack                                  6.566    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.882ns  (logic 1.851ns (64.224%)  route 1.031ns (35.776%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.085ns = ( 27.915 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.312    27.915    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.715 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.593    30.308    vga/U12/DO[0]
    SLICE_X8Y104         LUT2 (Prop_lut2_I1_O)        0.051    30.359 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.438    30.797    vga/U12/R[3]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.205    38.495    vga/U12/CLK_OUT3
    SLICE_X6Y104         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.820    37.675    
                         clock uncertainty           -0.201    37.474    
    SLICE_X6Y104         FDRE (Setup_fdre_C_D)       -0.095    37.379    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.379    
                         arrival time                         -30.797    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.589ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.907ns  (logic 1.843ns (63.397%)  route 1.064ns (36.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.085ns = ( 27.915 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.312    27.915    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.715 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.508    30.223    vga/U12/DO[0]
    SLICE_X8Y104         LUT5 (Prop_lut5_I3_O)        0.043    30.266 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.556    30.822    vga/U12/B[2]_i_1_n_0
    SLICE_X8Y104         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.152    38.442    vga/U12/CLK_OUT3
    SLICE_X8Y104         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.820    37.622    
                         clock uncertainty           -0.201    37.421    
    SLICE_X8Y104         FDRE (Setup_fdre_C_D)       -0.010    37.411    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.411    
                         arrival time                         -30.822    
  -------------------------------------------------------------------
                         slack                                  6.589    

Slack (MET) :             6.692ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.772ns  (logic 1.851ns (66.781%)  route 0.921ns (33.219%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.085ns = ( 27.915 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931    30.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.616    24.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114    26.510    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    26.603 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         1.312    27.915    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.715 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.593    30.308    vga/U12/DO[0]
    SLICE_X8Y104         LUT2 (Prop_lut2_I1_O)        0.051    30.359 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.328    30.687    vga/U12/R[3]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    40.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599    35.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991    37.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.205    38.495    vga/U12/CLK_OUT3
    SLICE_X6Y104         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.820    37.675    
                         clock uncertainty           -0.201    37.474    
    SLICE_X6Y104         FDRE (Setup_fdre_C_D)       -0.095    37.379    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.379    
                         arrival time                         -30.687    
  -------------------------------------------------------------------
                         slack                                  6.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.128ns (16.444%)  route 0.650ns (83.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.581    -0.539    vga/CLK_OUT1
    SLICE_X11Y104        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.100    -0.439 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.346    -0.093    vga/U12/flag
    SLICE_X8Y104         LUT4 (Prop_lut4_I1_O)        0.028    -0.065 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.304     0.239    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.781    -0.585    vga/U12/CLK_OUT3
    SLICE_X9Y104         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.315    -0.270    
                         clock uncertainty            0.201    -0.069    
    SLICE_X9Y104         FDRE (Hold_fdre_C_D)         0.040    -0.029    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.128ns (16.444%)  route 0.650ns (83.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.581    -0.539    vga/CLK_OUT1
    SLICE_X11Y104        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.100    -0.439 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.346    -0.093    vga/U12/flag
    SLICE_X8Y104         LUT4 (Prop_lut4_I1_O)        0.028    -0.065 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.304     0.239    vga/U12/B[1]_i_1_n_0
    SLICE_X8Y104         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.781    -0.585    vga/U12/CLK_OUT3
    SLICE_X8Y104         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.315    -0.270    
                         clock uncertainty            0.201    -0.069    
    SLICE_X8Y104         FDRE (Hold_fdre_C_D)         0.037    -0.032    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.585ns (75.860%)  route 0.186ns (24.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.610    -0.511    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.074 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.186     0.260    vga/U12/DO[0]
    SLICE_X8Y104         FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.781    -0.585    vga/U12/CLK_OUT3
    SLICE_X8Y104         FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.315    -0.270    
                         clock uncertainty            0.201    -0.069    
    SLICE_X8Y104         FDRE (Hold_fdre_C_D)         0.040    -0.029    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.585ns (75.860%)  route 0.186ns (24.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.610    -0.511    vga/FONT_8X16/CLK_OUT1
    RAMB18_X0Y42         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y42         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.074 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.186     0.260    vga/U12/DO[0]
    SLICE_X8Y104         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.781    -0.585    vga/U12/CLK_OUT3
    SLICE_X8Y104         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.315    -0.270    
                         clock uncertainty            0.201    -0.069    
    SLICE_X8Y104         FDRE (Hold_fdre_C_D)         0.040    -0.029    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.260    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.128ns (15.334%)  route 0.707ns (84.666%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.581    -0.539    vga/CLK_OUT1
    SLICE_X11Y104        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.100    -0.439 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.426    -0.013    vga/U12/flag
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.028     0.015 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.281     0.296    vga/U12/B[2]_i_1_n_0
    SLICE_X8Y104         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.781    -0.585    vga/U12/CLK_OUT3
    SLICE_X8Y104         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.315    -0.270    
                         clock uncertainty            0.201    -0.069    
    SLICE_X8Y104         FDRE (Hold_fdre_C_D)         0.032    -0.037    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.126ns (14.752%)  route 0.728ns (85.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.581    -0.539    vga/CLK_OUT1
    SLICE_X11Y104        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.100    -0.439 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.426    -0.013    vga/U12/flag
    SLICE_X8Y104         LUT5 (Prop_lut5_I0_O)        0.026     0.013 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.302     0.315    vga/U12/G[3]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.811    -0.555    vga/U12/CLK_OUT3
    SLICE_X6Y104         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.315    -0.240    
                         clock uncertainty            0.201    -0.039    
    SLICE_X6Y104         FDRE (Hold_fdre_C_D)        -0.003    -0.042    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.126ns (14.752%)  route 0.728ns (85.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.555ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.581    -0.539    vga/CLK_OUT1
    SLICE_X11Y104        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.100    -0.439 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.426    -0.013    vga/U12/flag
    SLICE_X8Y104         LUT5 (Prop_lut5_I0_O)        0.026     0.013 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.302     0.315    vga/U12/G[3]_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.811    -0.555    vga/U12/CLK_OUT3
    SLICE_X6Y104         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.315    -0.240    
                         clock uncertainty            0.201    -0.039    
    SLICE_X6Y104         FDRE (Hold_fdre_C_D)        -0.008    -0.047    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.047    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.128ns (14.042%)  route 0.784ns (85.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.581    -0.539    vga/CLK_OUT1
    SLICE_X11Y104        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.100    -0.439 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.419    -0.020    vga/U12/flag
    SLICE_X9Y104         LUT4 (Prop_lut4_I2_O)        0.028     0.008 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.365     0.372    vga/U12/B[3]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.781    -0.585    vga/U12/CLK_OUT3
    SLICE_X9Y104         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.315    -0.270    
                         clock uncertainty            0.201    -0.069    
    SLICE_X9Y104         FDRE (Hold_fdre_C_D)         0.038    -0.031    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.131ns (14.916%)  route 0.747ns (85.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.581    -0.539    vga/CLK_OUT1
    SLICE_X11Y104        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.100    -0.439 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.419    -0.020    vga/U12/flag
    SLICE_X9Y104         LUT4 (Prop_lut4_I0_O)        0.031     0.011 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.328     0.339    vga/U12/G[1]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.781    -0.585    vga/U12/CLK_OUT3
    SLICE_X9Y104         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.315    -0.270    
                         clock uncertainty            0.201    -0.069    
    SLICE_X9Y104         FDRE (Hold_fdre_C_D)         0.000    -0.069    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.131ns (14.077%)  route 0.800ns (85.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout1_buf/O
                         net (fo=101, routed)         0.581    -0.539    vga/CLK_OUT1
    SLICE_X11Y104        FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.100    -0.439 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.419    -0.020    vga/U12/flag
    SLICE_X9Y104         LUT4 (Prop_lut4_I0_O)        0.031     0.011 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.381     0.391    vga/U12/G[1]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.781    -0.585    vga/U12/CLK_OUT3
    SLICE_X9Y104         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.315    -0.270    
                         clock uncertainty            0.201    -0.069    
    SLICE_X9Y104         FDRE (Hold_fdre_C_D)         0.002    -0.067    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                           0.391    
  -------------------------------------------------------------------
                         slack                                  0.458    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       12.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.695ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.460ns  (logic 0.223ns (3.452%)  route 6.237ns (96.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 118.496 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.998ns = ( 98.002 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    98.002    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    98.225 r  rst_all_reg/Q
                         net (fo=1353, routed)        6.237   104.462    DISPLAY/rst_all
    SLICE_X0Y103         FDRE                                         r  DISPLAY/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.206   118.496    DISPLAY/CLK_OUT3
    SLICE_X0Y103         FDRE                                         r  DISPLAY/clk_count_reg[0]/C
                         clock pessimism             -0.820   117.676    
                         clock uncertainty           -0.215   117.462    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.304   117.158    DISPLAY/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                        117.158    
                         arrival time                        -104.462    
  -------------------------------------------------------------------
                         slack                                 12.695    

Slack (MET) :             12.695ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.460ns  (logic 0.223ns (3.452%)  route 6.237ns (96.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 118.496 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.998ns = ( 98.002 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    98.002    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    98.225 r  rst_all_reg/Q
                         net (fo=1353, routed)        6.237   104.462    DISPLAY/rst_all
    SLICE_X0Y103         FDRE                                         r  DISPLAY/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.206   118.496    DISPLAY/CLK_OUT3
    SLICE_X0Y103         FDRE                                         r  DISPLAY/clk_count_reg[1]/C
                         clock pessimism             -0.820   117.676    
                         clock uncertainty           -0.215   117.462    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.304   117.158    DISPLAY/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                        117.158    
                         arrival time                        -104.462    
  -------------------------------------------------------------------
                         slack                                 12.695    

Slack (MET) :             12.695ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.460ns  (logic 0.223ns (3.452%)  route 6.237ns (96.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 118.496 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.998ns = ( 98.002 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    98.002    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    98.225 r  rst_all_reg/Q
                         net (fo=1353, routed)        6.237   104.462    DISPLAY/rst_all
    SLICE_X0Y103         FDRE                                         r  DISPLAY/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.206   118.496    DISPLAY/CLK_OUT3
    SLICE_X0Y103         FDRE                                         r  DISPLAY/clk_count_reg[2]/C
                         clock pessimism             -0.820   117.676    
                         clock uncertainty           -0.215   117.462    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.304   117.158    DISPLAY/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                        117.158    
                         arrival time                        -104.462    
  -------------------------------------------------------------------
                         slack                                 12.695    

Slack (MET) :             12.695ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.460ns  (logic 0.223ns (3.452%)  route 6.237ns (96.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 118.496 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.998ns = ( 98.002 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    98.002    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    98.225 r  rst_all_reg/Q
                         net (fo=1353, routed)        6.237   104.462    DISPLAY/rst_all
    SLICE_X0Y103         FDRE                                         r  DISPLAY/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.206   118.496    DISPLAY/CLK_OUT3
    SLICE_X0Y103         FDRE                                         r  DISPLAY/clk_count_reg[3]/C
                         clock pessimism             -0.820   117.676    
                         clock uncertainty           -0.215   117.462    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.304   117.158    DISPLAY/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                        117.158    
                         arrival time                        -104.462    
  -------------------------------------------------------------------
                         slack                                 12.695    

Slack (MET) :             12.753ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.416ns  (logic 0.268ns (4.177%)  route 6.148ns (95.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 118.496 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.998ns = ( 98.002 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    98.002    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    98.225 f  rst_all_reg/Q
                         net (fo=1353, routed)        5.806   104.031    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y103         LUT5 (Prop_lut5_I4_O)        0.045   104.076 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.342   104.418    DISPLAY/P2S_LED/buff_0
    SLICE_X3Y103         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.206   118.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y103         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[4]/C
                         clock pessimism             -0.820   117.676    
                         clock uncertainty           -0.215   117.462    
    SLICE_X3Y103         FDRE (Setup_fdre_C_CE)      -0.290   117.172    DISPLAY/P2S_LED/buff_reg[4]
  -------------------------------------------------------------------
                         required time                        117.172    
                         arrival time                        -104.418    
  -------------------------------------------------------------------
                         slack                                 12.753    

Slack (MET) :             12.753ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.416ns  (logic 0.268ns (4.177%)  route 6.148ns (95.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 118.496 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.998ns = ( 98.002 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    98.002    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    98.225 f  rst_all_reg/Q
                         net (fo=1353, routed)        5.806   104.031    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y103         LUT5 (Prop_lut5_I4_O)        0.045   104.076 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.342   104.418    DISPLAY/P2S_LED/buff_0
    SLICE_X3Y103         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.206   118.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y103         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[5]/C
                         clock pessimism             -0.820   117.676    
                         clock uncertainty           -0.215   117.462    
    SLICE_X3Y103         FDRE (Setup_fdre_C_CE)      -0.290   117.172    DISPLAY/P2S_LED/buff_reg[5]
  -------------------------------------------------------------------
                         required time                        117.172    
                         arrival time                        -104.418    
  -------------------------------------------------------------------
                         slack                                 12.753    

Slack (MET) :             12.753ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.416ns  (logic 0.268ns (4.177%)  route 6.148ns (95.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 118.496 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.998ns = ( 98.002 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    98.002    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    98.225 f  rst_all_reg/Q
                         net (fo=1353, routed)        5.806   104.031    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y103         LUT5 (Prop_lut5_I4_O)        0.045   104.076 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.342   104.418    DISPLAY/P2S_LED/buff_0
    SLICE_X3Y103         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.206   118.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y103         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[6]/C
                         clock pessimism             -0.820   117.676    
                         clock uncertainty           -0.215   117.462    
    SLICE_X3Y103         FDRE (Setup_fdre_C_CE)      -0.290   117.172    DISPLAY/P2S_LED/buff_reg[6]
  -------------------------------------------------------------------
                         required time                        117.172    
                         arrival time                        -104.418    
  -------------------------------------------------------------------
                         slack                                 12.753    

Slack (MET) :             12.753ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.416ns  (logic 0.268ns (4.177%)  route 6.148ns (95.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 118.496 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.998ns = ( 98.002 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    98.002    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    98.225 f  rst_all_reg/Q
                         net (fo=1353, routed)        5.806   104.031    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y103         LUT5 (Prop_lut5_I4_O)        0.045   104.076 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.342   104.418    DISPLAY/P2S_LED/buff_0
    SLICE_X3Y103         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.206   118.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y103         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
                         clock pessimism             -0.820   117.676    
                         clock uncertainty           -0.215   117.462    
    SLICE_X3Y103         FDRE (Setup_fdre_C_CE)      -0.290   117.172    DISPLAY/P2S_LED/buff_reg[7]
  -------------------------------------------------------------------
                         required time                        117.172    
                         arrival time                        -104.418    
  -------------------------------------------------------------------
                         slack                                 12.753    

Slack (MET) :             12.783ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.373ns  (logic 0.266ns (4.174%)  route 6.107ns (95.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 118.496 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.998ns = ( 98.002 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    98.002    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    98.225 f  rst_all_reg/Q
                         net (fo=1353, routed)        5.806   104.031    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y103         LUT4 (Prop_lut4_I3_O)        0.043   104.074 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.301   104.375    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.206   118.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y103         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism             -0.820   117.676    
                         clock uncertainty           -0.215   117.462    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.304   117.158    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                        117.158    
                         arrival time                        -104.375    
  -------------------------------------------------------------------
                         slack                                 12.783    

Slack (MET) :             12.783ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        6.373ns  (logic 0.266ns (4.174%)  route 6.107ns (95.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 118.496 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.998ns = ( 98.002 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.820ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931   100.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    94.396 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    96.510    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.603 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    98.002    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    98.225 f  rst_all_reg/Q
                         net (fo=1353, routed)        5.806   104.031    DISPLAY/P2S_LED/rst_all
    SLICE_X2Y103         LUT4 (Prop_lut4_I3_O)        0.043   104.074 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.301   104.375    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829   120.829 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.599   115.216 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.991   117.207    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083   117.290 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.206   118.496    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y103         FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism             -0.820   117.676    
                         clock uncertainty           -0.215   117.462    
    SLICE_X1Y103         FDRE (Setup_fdre_C_R)       -0.304   117.158    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                        117.158    
                         arrival time                        -104.375    
  -------------------------------------------------------------------
                         slack                                 12.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.365ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.997ns  (logic 0.128ns (4.271%)  route 2.869ns (95.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.481ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 r  rst_all_reg/Q
                         net (fo=1353, routed)        2.869     2.445    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y99          LUT6 (Prop_lut6_I4_O)        0.028     2.473 r  DISPLAY/P2S_SEG/buff[6]_i_1/O
                         net (fo=1, routed)           0.000     2.473    DISPLAY/P2S_SEG/buff[6]_i_1_n_0
    SLICE_X4Y99          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.885    -0.481    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y99          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[6]/C
                         clock pessimism              0.315    -0.166    
                         clock uncertainty            0.215     0.048    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.060     0.108    DISPLAY/P2S_SEG/buff_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.615ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 0.128ns (4.032%)  route 3.047ns (95.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.554ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  rst_all_reg/Q
                         net (fo=1353, routed)        3.047     2.622    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y100         LUT4 (Prop_lut4_I3_O)        0.028     2.650 r  DISPLAY/P2S_SEG/s_clk_i_1/O
                         net (fo=1, routed)           0.000     2.650    DISPLAY/P2S_SEG/s_clk_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.812    -0.554    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y100         FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
                         clock pessimism              0.315    -0.239    
                         clock uncertainty            0.215    -0.025    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.060     0.035    DISPLAY/P2S_SEG/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  2.615    

Slack (MET) :             2.654ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.128ns (3.982%)  route 3.087ns (96.018%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  rst_all_reg/Q
                         net (fo=1353, routed)        3.087     2.662    DISPLAY/P2S_LED/rst_all
    SLICE_X1Y104         LUT4 (Prop_lut4_I2_O)        0.028     2.690 r  DISPLAY/P2S_LED/s_clk_i_1__0/O
                         net (fo=1, routed)           0.000     2.690    DISPLAY/P2S_LED/s_clk_i_1__0_n_0
    SLICE_X1Y104         FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.813    -0.553    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X1Y104         FDRE                                         r  DISPLAY/P2S_LED/s_clk_reg/C
                         clock pessimism              0.315    -0.238    
                         clock uncertainty            0.215    -0.024    
    SLICE_X1Y104         FDRE (Hold_fdre_C_D)         0.060     0.036    DISPLAY/P2S_LED/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           2.690    
  -------------------------------------------------------------------
                         slack                                  2.654    

Slack (MET) :             2.696ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.100ns (3.141%)  route 3.084ns (96.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 r  rst_all_reg/Q
                         net (fo=1353, routed)        3.084     2.660    DISPLAY/P2S_SEG/rst_all
    SLICE_X1Y102         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.814    -0.552    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y102         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
                         clock pessimism              0.315    -0.237    
                         clock uncertainty            0.215    -0.023    
    SLICE_X1Y102         FDRE (Hold_fdre_C_R)        -0.014    -0.037    DISPLAY/P2S_SEG/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.696ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.184ns  (logic 0.100ns (3.141%)  route 3.084ns (96.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 r  rst_all_reg/Q
                         net (fo=1353, routed)        3.084     2.660    DISPLAY/P2S_SEG/rst_all
    SLICE_X1Y102         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.814    -0.552    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y102         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.315    -0.237    
                         clock uncertainty            0.215    -0.023    
    SLICE_X1Y102         FDRE (Hold_fdre_C_R)        -0.014    -0.037    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.698ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.100ns (3.139%)  route 3.086ns (96.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 r  rst_all_reg/Q
                         net (fo=1353, routed)        3.086     2.662    DISPLAY/P2S_SEG/rst_all
    SLICE_X0Y102         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.814    -0.552    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y102         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.315    -0.237    
                         clock uncertainty            0.215    -0.023    
    SLICE_X0Y102         FDRE (Hold_fdre_C_R)        -0.014    -0.037    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.100ns (3.139%)  route 3.086ns (96.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 r  rst_all_reg/Q
                         net (fo=1353, routed)        3.086     2.662    DISPLAY/P2S_SEG/rst_all
    SLICE_X0Y102         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.814    -0.552    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y102         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.315    -0.237    
                         clock uncertainty            0.215    -0.023    
    SLICE_X0Y102         FDRE (Hold_fdre_C_R)        -0.014    -0.037    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.100ns (3.139%)  route 3.086ns (96.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 r  rst_all_reg/Q
                         net (fo=1353, routed)        3.086     2.662    DISPLAY/P2S_SEG/rst_all
    SLICE_X0Y102         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.814    -0.552    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y102         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
                         clock pessimism              0.315    -0.237    
                         clock uncertainty            0.215    -0.023    
    SLICE_X0Y102         FDRE (Hold_fdre_C_R)        -0.014    -0.037    DISPLAY/P2S_SEG/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.100ns (3.139%)  route 3.086ns (96.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.552ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 r  rst_all_reg/Q
                         net (fo=1353, routed)        3.086     2.662    DISPLAY/P2S_SEG/rst_all
    SLICE_X0Y102         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.814    -0.552    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y102         FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.315    -0.237    
                         clock uncertainty            0.215    -0.023    
    SLICE_X0Y102         FDRE (Hold_fdre_C_R)        -0.014    -0.037    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.701ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        3.188ns  (logic 0.100ns (3.137%)  route 3.088ns (96.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.553ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 r  rst_all_reg/Q
                         net (fo=1353, routed)        3.088     2.664    DISPLAY/rst_all
    SLICE_X0Y104         FDRE                                         r  DISPLAY/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.813    -0.553    DISPLAY/CLK_OUT3
    SLICE_X0Y104         FDRE                                         r  DISPLAY/clk_count_reg[4]/C
                         clock pessimism              0.315    -0.238    
                         clock uncertainty            0.215    -0.024    
    SLICE_X0Y104         FDRE (Hold_fdre_C_R)        -0.014    -0.038    DISPLAY/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                           2.664    
  -------------------------------------------------------------------
                         slack                                  2.701    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       46.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.130ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[27][13]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.411ns  (logic 0.223ns (4.121%)  route 5.188ns (95.879%))
  Logic Levels:           0  
  Clock Path Skew:        1.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.532ns = ( 50.532 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.998ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    -1.998    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    -1.775 f  rst_all_reg/Q
                         net (fo=1353, routed)        5.188     3.413    core/register/rst_all
    SLICE_X33Y84         FDCE                                         f  core/register/register_reg[27][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.270    50.532    core/register/debug_clk
    SLICE_X33Y84         FDCE                                         r  core/register/register_reg[27][13]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.846    
                         clock uncertainty           -0.095    49.751    
    SLICE_X33Y84         FDCE (Recov_fdce_C_CLR)     -0.208    49.543    core/register/register_reg[27][13]
  -------------------------------------------------------------------
                         required time                         49.543    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                 46.130    

Slack (MET) :             46.821ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[5][6]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 0.223ns (4.679%)  route 4.543ns (95.321%))
  Logic Levels:           0  
  Clock Path Skew:        1.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.578ns = ( 50.578 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.998ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    -1.998    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    -1.775 f  rst_all_reg/Q
                         net (fo=1353, routed)        4.543     2.768    core/register/rst_all
    SLICE_X23Y88         FDCE                                         f  core/register/register_reg[5][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.316    50.578    core/register/debug_clk
    SLICE_X23Y88         FDCE                                         r  core/register/register_reg[5][6]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.892    
                         clock uncertainty           -0.095    49.797    
    SLICE_X23Y88         FDCE (Recov_fdce_C_CLR)     -0.208    49.589    core/register/register_reg[5][6]
  -------------------------------------------------------------------
                         required time                         49.589    
                         arrival time                          -2.768    
  -------------------------------------------------------------------
                         slack                                 46.821    

Slack (MET) :             46.888ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 0.223ns (4.786%)  route 4.436ns (95.214%))
  Logic Levels:           0  
  Clock Path Skew:        1.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.539ns = ( 50.539 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.998ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    -1.998    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    -1.775 f  rst_all_reg/Q
                         net (fo=1353, routed)        4.436     2.662    core/register/rst_all
    SLICE_X25Y94         FDCE                                         f  core/register/register_reg[28][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.277    50.539    core/register/debug_clk
    SLICE_X25Y94         FDCE                                         r  core/register/register_reg[28][12]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.853    
                         clock uncertainty           -0.095    49.758    
    SLICE_X25Y94         FDCE (Recov_fdce_C_CLR)     -0.208    49.550    core/register/register_reg[28][12]
  -------------------------------------------------------------------
                         required time                         49.550    
                         arrival time                          -2.662    
  -------------------------------------------------------------------
                         slack                                 46.888    

Slack (MET) :             46.947ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][12]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 0.223ns (4.849%)  route 4.376ns (95.151%))
  Logic Levels:           0  
  Clock Path Skew:        1.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.537ns = ( 50.537 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.998ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    -1.998    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    -1.775 f  rst_all_reg/Q
                         net (fo=1353, routed)        4.376     2.601    core/register/rst_all
    SLICE_X30Y92         FDCE                                         f  core/register/register_reg[1][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.275    50.537    core/register/debug_clk
    SLICE_X30Y92         FDCE                                         r  core/register/register_reg[1][12]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.851    
                         clock uncertainty           -0.095    49.756    
    SLICE_X30Y92         FDCE (Recov_fdce_C_CLR)     -0.208    49.548    core/register/register_reg[1][12]
  -------------------------------------------------------------------
                         required time                         49.548    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                 46.947    

Slack (MET) :             46.947ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[1][26]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 0.223ns (4.849%)  route 4.376ns (95.151%))
  Logic Levels:           0  
  Clock Path Skew:        1.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.537ns = ( 50.537 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.998ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    -1.998    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    -1.775 f  rst_all_reg/Q
                         net (fo=1353, routed)        4.376     2.601    core/register/rst_all
    SLICE_X30Y92         FDCE                                         f  core/register/register_reg[1][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.275    50.537    core/register/debug_clk
    SLICE_X30Y92         FDCE                                         r  core/register/register_reg[1][26]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.851    
                         clock uncertainty           -0.095    49.756    
    SLICE_X30Y92         FDCE (Recov_fdce_C_CLR)     -0.208    49.548    core/register/register_reg[1][26]
  -------------------------------------------------------------------
                         required time                         49.548    
                         arrival time                          -2.601    
  -------------------------------------------------------------------
                         slack                                 46.947    

Slack (MET) :             46.949ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.223ns (4.851%)  route 4.374ns (95.149%))
  Logic Levels:           0  
  Clock Path Skew:        1.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.537ns = ( 50.537 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.998ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    -1.998    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    -1.775 f  rst_all_reg/Q
                         net (fo=1353, routed)        4.374     2.599    core/register/rst_all
    SLICE_X31Y92         FDCE                                         f  core/register/register_reg[25][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.275    50.537    core/register/debug_clk
    SLICE_X31Y92         FDCE                                         r  core/register/register_reg[25][0]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.851    
                         clock uncertainty           -0.095    49.756    
    SLICE_X31Y92         FDCE (Recov_fdce_C_CLR)     -0.208    49.548    core/register/register_reg[25][0]
  -------------------------------------------------------------------
                         required time                         49.548    
                         arrival time                          -2.599    
  -------------------------------------------------------------------
                         slack                                 46.949    

Slack (MET) :             46.949ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.223ns (4.851%)  route 4.374ns (95.149%))
  Logic Levels:           0  
  Clock Path Skew:        1.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.537ns = ( 50.537 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.998ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    -1.998    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    -1.775 f  rst_all_reg/Q
                         net (fo=1353, routed)        4.374     2.599    core/register/rst_all
    SLICE_X31Y92         FDCE                                         f  core/register/register_reg[25][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.275    50.537    core/register/debug_clk
    SLICE_X31Y92         FDCE                                         r  core/register/register_reg[25][11]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.851    
                         clock uncertainty           -0.095    49.756    
    SLICE_X31Y92         FDCE (Recov_fdce_C_CLR)     -0.208    49.548    core/register/register_reg[25][11]
  -------------------------------------------------------------------
                         required time                         49.548    
                         arrival time                          -2.599    
  -------------------------------------------------------------------
                         slack                                 46.949    

Slack (MET) :             46.949ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][18]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.223ns (4.851%)  route 4.374ns (95.149%))
  Logic Levels:           0  
  Clock Path Skew:        1.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.537ns = ( 50.537 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.998ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    -1.998    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    -1.775 f  rst_all_reg/Q
                         net (fo=1353, routed)        4.374     2.599    core/register/rst_all
    SLICE_X31Y92         FDCE                                         f  core/register/register_reg[25][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.275    50.537    core/register/debug_clk
    SLICE_X31Y92         FDCE                                         r  core/register/register_reg[25][18]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.851    
                         clock uncertainty           -0.095    49.756    
    SLICE_X31Y92         FDCE (Recov_fdce_C_CLR)     -0.208    49.548    core/register/register_reg[25][18]
  -------------------------------------------------------------------
                         required time                         49.548    
                         arrival time                          -2.599    
  -------------------------------------------------------------------
                         slack                                 46.949    

Slack (MET) :             46.949ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][21]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.223ns (4.851%)  route 4.374ns (95.149%))
  Logic Levels:           0  
  Clock Path Skew:        1.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.537ns = ( 50.537 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.998ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    -1.998    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    -1.775 f  rst_all_reg/Q
                         net (fo=1353, routed)        4.374     2.599    core/register/rst_all
    SLICE_X31Y92         FDCE                                         f  core/register/register_reg[25][21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.275    50.537    core/register/debug_clk
    SLICE_X31Y92         FDCE                                         r  core/register/register_reg[25][21]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.851    
                         clock uncertainty           -0.095    49.756    
    SLICE_X31Y92         FDCE (Recov_fdce_C_CLR)     -0.208    49.548    core/register/register_reg[25][21]
  -------------------------------------------------------------------
                         required time                         49.548    
                         arrival time                          -2.599    
  -------------------------------------------------------------------
                         slack                                 46.949    

Slack (MET) :             46.949ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[25][4]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        4.597ns  (logic 0.223ns (4.851%)  route 4.374ns (95.149%))
  Logic Levels:           0  
  Clock Path Skew:        1.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.537ns = ( 50.537 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.998ns
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.931     0.931 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.012    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.616    -5.604 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.114    -3.490    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.397 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.399    -1.998    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.223    -1.775 f  rst_all_reg/Q
                         net (fo=1353, routed)        4.374     2.599    core/register/rst_all
    SLICE_X31Y92         FDCE                                         f  core/register/register_reg[25][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.829    50.829 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.815    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.599    45.216 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.991    47.207    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.290 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.394    48.683    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.036    48.719 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    49.179    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.262 f  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        1.275    50.537    core/register/debug_clk
    SLICE_X31Y92         FDCE                                         r  core/register/register_reg[25][4]/C  (IS_INVERTED)
                         clock pessimism             -0.687    49.851    
                         clock uncertainty           -0.095    49.756    
    SLICE_X31Y92         FDCE (Recov_fdce_C_CLR)     -0.208    49.548    core/register/register_reg[25][4]
  -------------------------------------------------------------------
                         required time                         49.548    
                         arrival time                          -2.599    
  -------------------------------------------------------------------
                         slack                                 46.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[29]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.100ns (5.993%)  route 1.569ns (94.007%))
  Logic Levels:           0  
  Clock Path Skew:        1.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  rst_all_reg/Q
                         net (fo=1353, routed)        1.569     1.144    core/reg_EXE_MEM/rst_all
    SLICE_X21Y94         FDCE                                         f  core/reg_EXE_MEM/IR_MEM_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.852     0.803    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y94         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[29]/C
                         clock pessimism              0.246     1.048    
    SLICE_X21Y94         FDCE (Remov_fdce_C_CLR)     -0.069     0.979    core/reg_EXE_MEM/IR_MEM_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.100ns (5.993%)  route 1.569ns (94.007%))
  Logic Levels:           0  
  Clock Path Skew:        1.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  rst_all_reg/Q
                         net (fo=1353, routed)        1.569     1.144    core/reg_EXE_MEM/rst_all
    SLICE_X21Y94         FDCE                                         f  core/reg_EXE_MEM/PCurrent_MEM_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.852     0.803    core/reg_EXE_MEM/debug_clk
    SLICE_X21Y94         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[26]/C
                         clock pessimism              0.246     1.048    
    SLICE_X21Y94         FDCE (Remov_fdce_C_CLR)     -0.069     0.979    core/reg_EXE_MEM/PCurrent_MEM_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[1][22]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.100ns (5.897%)  route 1.596ns (94.103%))
  Logic Levels:           0  
  Clock Path Skew:        1.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  rst_all_reg/Q
                         net (fo=1353, routed)        1.596     1.172    core/exp_unit/csr/rst_all
    SLICE_X14Y88         FDCE                                         f  core/exp_unit/csr/CSR_reg[1][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.851     0.802    core/exp_unit/csr/debug_clk
    SLICE_X14Y88         FDCE                                         r  core/exp_unit/csr/CSR_reg[1][22]/C
                         clock pessimism              0.246     1.047    
    SLICE_X14Y88         FDCE (Remov_fdce_C_CLR)     -0.050     0.997    core/exp_unit/csr/CSR_reg[1][22]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[1][24]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.100ns (5.897%)  route 1.596ns (94.103%))
  Logic Levels:           0  
  Clock Path Skew:        1.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  rst_all_reg/Q
                         net (fo=1353, routed)        1.596     1.172    core/exp_unit/csr/rst_all
    SLICE_X14Y88         FDCE                                         f  core/exp_unit/csr/CSR_reg[1][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.851     0.802    core/exp_unit/csr/debug_clk
    SLICE_X14Y88         FDCE                                         r  core/exp_unit/csr/CSR_reg[1][24]/C
                         clock pessimism              0.246     1.047    
    SLICE_X14Y88         FDCE (Remov_fdce_C_CLR)     -0.050     0.997    core/exp_unit/csr/CSR_reg[1][24]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/exp_unit/csr/CSR_reg[1][2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.100ns (5.897%)  route 1.596ns (94.103%))
  Logic Levels:           0  
  Clock Path Skew:        1.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.802ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  rst_all_reg/Q
                         net (fo=1353, routed)        1.596     1.172    core/exp_unit/csr/rst_all
    SLICE_X14Y88         FDCE                                         f  core/exp_unit/csr/CSR_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.851     0.802    core/exp_unit/csr/debug_clk
    SLICE_X14Y88         FDCE                                         r  core/exp_unit/csr/CSR_reg[1][2]/C
                         clock pessimism              0.246     1.047    
    SLICE_X14Y88         FDCE (Remov_fdce_C_CLR)     -0.050     0.997    core/exp_unit/csr/CSR_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[19]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.100ns (5.960%)  route 1.578ns (94.040%))
  Logic Levels:           0  
  Clock Path Skew:        1.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  rst_all_reg/Q
                         net (fo=1353, routed)        1.578     1.154    core/reg_IF_ID/rst_all
    SLICE_X23Y97         FDCE                                         f  core/reg_IF_ID/PCurrent_ID_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.852     0.803    core/reg_IF_ID/debug_clk
    SLICE_X23Y97         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[19]/C
                         clock pessimism              0.246     1.048    
    SLICE_X23Y97         FDCE (Remov_fdce_C_CLR)     -0.069     0.979    core/reg_IF_ID/PCurrent_ID_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[23]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.100ns (5.960%)  route 1.578ns (94.040%))
  Logic Levels:           0  
  Clock Path Skew:        1.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  rst_all_reg/Q
                         net (fo=1353, routed)        1.578     1.154    core/reg_IF_ID/rst_all
    SLICE_X23Y97         FDCE                                         f  core/reg_IF_ID/PCurrent_ID_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.852     0.803    core/reg_IF_ID/debug_clk
    SLICE_X23Y97         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[23]/C
                         clock pessimism              0.246     1.048    
    SLICE_X23Y97         FDCE (Remov_fdce_C_CLR)     -0.069     0.979    core/reg_IF_ID/PCurrent_ID_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.100ns (5.960%)  route 1.578ns (94.040%))
  Logic Levels:           0  
  Clock Path Skew:        1.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  rst_all_reg/Q
                         net (fo=1353, routed)        1.578     1.154    core/reg_IF_ID/rst_all
    SLICE_X23Y97         FDCE                                         f  core/reg_IF_ID/PCurrent_ID_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.852     0.803    core/reg_IF_ID/debug_clk
    SLICE_X23Y97         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
                         clock pessimism              0.246     1.048    
    SLICE_X23Y97         FDCE (Remov_fdce_C_CLR)     -0.069     0.979    core/reg_IF_ID/PCurrent_ID_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.100ns (5.960%)  route 1.578ns (94.040%))
  Logic Levels:           0  
  Clock Path Skew:        1.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  rst_all_reg/Q
                         net (fo=1353, routed)        1.578     1.154    core/reg_IF_ID/rst_all
    SLICE_X23Y97         FDCE                                         f  core/reg_IF_ID/PCurrent_ID_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.852     0.803    core/reg_IF_ID/debug_clk
    SLICE_X23Y97         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/C
                         clock pessimism              0.246     1.048    
    SLICE_X23Y97         FDCE (Remov_fdce_C_CLR)     -0.069     0.979    core/reg_IF_ID/PCurrent_ID_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[28]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.100ns (5.960%)  route 1.578ns (94.040%))
  Logic Levels:           0  
  Clock Path Skew:        1.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.803ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.414     0.414 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.917    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.994    -2.077 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.931    -1.146    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.524    clk_cpu
    SLICE_X53Y97         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.424 f  rst_all_reg/Q
                         net (fo=1353, routed)        1.578     1.154    core/reg_IF_ID/rst_all
    SLICE_X23Y97         FDCE                                         f  core/reg_IF_ID/PCurrent_ID_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.048    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.440    -2.392 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.996    -1.396    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.366 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.966    -0.400    BTN_SCAN/CLK_OUT4
    SLICE_X56Y143        LUT3 (Prop_lut3_I2_O)        0.035    -0.365 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.079    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.049 r  data_reg[126][7]_i_3/O
                         net (fo=2716, routed)        0.852     0.803    core/reg_IF_ID/debug_clk
    SLICE_X23Y97         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[28]/C
                         clock pessimism              0.246     1.048    
    SLICE_X23Y97         FDCE (Remov_fdce_C_CLR)     -0.069     0.979    core/reg_IF_ID/PCurrent_ID_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.175    





