#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Nov 25 21:10:53 2023
# Process ID: 11860
# Current directory: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29848 C:\Users\Satish\FPGA\Project_2_Working_Int\Project_2\gpio\gpio.xpr
# Log file: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/vivado.log
# Journal file: C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio\vivado.jou
# Running On: LAPTOP-B754JH12, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 8334 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:wavegen:1.0 wavegen_0
endgroup
update_ip_catalog -rebuild
delete_bd_objs [get_bd_cells wavegen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:wavegen:1.0 wavegen_0
endgroup
delete_bd_objs [get_bd_cells wavegen_0]
ipx::edit_ip_in_project -upgrade true -name wavegen_v1_0_project -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.tmp/wavegen_v1_0_project c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml
ipx::edit_ip_in_project -upgrade true -name wavegen_v1_0_project -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.tmp/wavegen_v1_0_project c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/hdl/Amp_Offset_Unit.sv C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/hdl/NCO_Phase_Accum.sv C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/hdl/SPI_Module.sv C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/hdl/DAC_Calibration_Unit.sv C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/hdl/Saw_Tri_Squ.sv C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/hdl/mux6to1.sv}
update_compile_order -fileset sources_1
create_bd_design -dir {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd} "BRAM"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/coefficient_file.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Dual_Port_ROM} \
  CONFIG.Write_Depth_A {4096} \
  CONFIG.Write_Width_A {16} \
  CONFIG.use_bram_block {Stand_Alone} \
] [get_bd_cells blk_mem_gen_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_0/addra]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_0/clka]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_0/douta]
endgroup
set_property location {-84 18} [get_bd_ports douta_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_0/addrb]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_0/clkb]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_0/doutb]
endgroup
set_property name BRAMaddr_A [get_bd_ports addra_0]
set_property name BRAMaddr_B [get_bd_ports addrb_0]
set_property name BRAMclk_B [get_bd_ports clkb_0]
set_property name BRAMclk_A [get_bd_ports clka_0]
set_property name BRAMdout_B [get_bd_ports doutb_0]
set_property name BRAMdout_A [get_bd_ports douta_0]
validate_bd_design
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
catch { config_ip_cache -export [get_ips -all BRAM_blk_mem_gen_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
launch_runs BRAM_blk_mem_gen_0_0_synth_1 -jobs 8
wait_on_run BRAM_blk_mem_gen_0_0_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -top
add_files -norecurse C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/hdl/BRAM_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio_0 -dir c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src
set_property -dict [list \
  CONFIG.C_NUM_PROBE_IN {2} \
  CONFIG.C_NUM_PROBE_OUT {0} \
  CONFIG.C_PROBE_IN0_WIDTH {12} \
  CONFIG.C_PROBE_IN1_WIDTH {12} \
] [get_ips vio_0]
generate_target {instantiation_template} [get_files c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci]
generate_target all [get_files  c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci]
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci]
launch_runs vio_0_synth_1 -jobs 8
wait_on_run vio_0_synth_1
export_simulation -of_objects [get_files c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci] -directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:wavegen:1.0 wavegen_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/wavegen_0/AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins wavegen_0/AXI]
current_project wavegen_v1_0_project
current_project gpio
startgroup
make_bd_pins_external  [get_bd_pins wavegen_0/SCK]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wavegen_0/SDI]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wavegen_0/LDAC]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wavegen_0/CS]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wavegen_0/sclk]
endgroup
delete_bd_objs [get_bd_ports phase_ofs_A] [get_bd_ports phase_ofs_B]
startgroup
copy_bd_objs /  [get_bd_ports {FREQB}]
copy_bd_objs /  [get_bd_ports {FREQA MODE_B MODE_A}]
set_property location {2648 -737} [get_bd_ports FREQB1]
set_property location {2648 -737} [get_bd_ports FREQA1]
set_property location {2648 -737} [get_bd_ports MODE_A1]
set_property location {2648 -737} [get_bd_ports MODE_B1]
endgroup
startgroup
copy_bd_objs /  [get_bd_ports {AMPL_B}]
copy_bd_objs /  [get_bd_ports {FREQA MODE_B MODE_A AMPL_A RUN_B MODE_B1 RUN_A OFFSET_B OFFSET_A}]
set_property location {2655 -536} [get_bd_ports AMPL_B1]
set_property location {2655 -536} [get_bd_ports AMPL_A1]
set_property location {2655 -536} [get_bd_ports FREQA2]
set_property location {2655 -536} [get_bd_ports MODE_A2]
set_property location {2655 -536} [get_bd_ports MODE_B2]
set_property location {2655 -536} [get_bd_ports MODE_B3]
set_property location {2655 -536} [get_bd_ports OFFSET_A1]
set_property location {2655 -536} [get_bd_ports OFFSET_B1]
set_property location {2655 -536} [get_bd_ports RUN_A1]
set_property location {2655 -536} [get_bd_ports RUN_B1]
endgroup
delete_bd_objs [get_bd_ports FREQA] [get_bd_ports MODE_B] [get_bd_ports RUN_B1] [get_bd_ports MODE_A] [get_bd_ports MODE_B1] [get_bd_ports RUN_B] [get_bd_ports AMPL_A] [get_bd_ports OFFSET_B] [get_bd_ports RUN_A] [get_bd_ports DC_B] [get_bd_ports OFFSET_A] [get_bd_ports DC_A] [get_bd_ports CYCLES_A]
delete_bd_objs [get_bd_ports CYCLES_B]
delete_bd_objs [get_bd_ports BRAM_Tridout_B]
delete_bd_objs [get_bd_ports AMPL_B1] [get_bd_ports OFFSET_A1] [get_bd_ports OFFSET_B1] [get_bd_ports MODE_B3] [get_bd_ports AMPL_A1] [get_bd_ports AMPL_B] [get_bd_ports MODE_B2] [get_bd_ports FREQA2] [get_bd_ports MODE_A2] [get_bd_ports RUN_A1]
delete_bd_objs [get_bd_ports FREQA1] [get_bd_ports MODE_A1] [get_bd_ports FREQB1] [get_bd_ports FREQB]
set_property name SCK [get_bd_ports SCK_0]
set_property name SDI [get_bd_ports SDI_0]
set_property name LDAC [get_bd_ports LDAC_0]
set_property name CS [get_bd_ports CS_0]
set_property name sclk [get_bd_ports sclk_0]
validate_bd_design
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { [ delete_ip_run [get_ips -all system_xbar_0] ] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/Tes.coe}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/Tes.coe}}
export_ip_user_files -of_objects  [get_files {{C:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/coefficient_file.coe}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/coefficient_file.coe}}
export_ip_user_files -of_objects  [get_files {{C:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/output.coe}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/output.coe}}
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -top
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property offset 0x43C20000 [get_bd_addr_segs {processing_system7_0/Data/SEG_wavegen_0_AXI_reg}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
close_hw_manager
report_ip_status -name ip_status 
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
current_project wavegen_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project gpio
close_hw_manager
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
current_project wavegen_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project wavegen_v1_0_project
save_wave_config {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
current_project gpio
close_hw_manager
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
current_project wavegen_v1_0_project
set_property CONFIG.C_EN_PROBE_IN_ACTIVITY {0} [get_ips vio_0]
set_property -dict [list \
  CONFIG.C_NUM_PROBE_IN {4} \
  CONFIG.C_PROBE_IN2_WIDTH {3} \
  CONFIG.C_PROBE_IN3_WIDTH {3} \
] [get_ips vio_0]
generate_target all [get_files  c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci]
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci] -no_script -sync -force -quiet
reset_run vio_0_synth_1
launch_runs vio_0_synth_1 -jobs 8
wait_on_run vio_0_synth_1
export_simulation -of_objects [get_files c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci] -directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 8 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
current_project wavegen_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
save_wave_config {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
save_wave_config {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
current_project wavegen_v1_0_project
current_project gpio
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property INPUT_VALUE_RADIX SIGNED [get_hw_probes system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/offsetB -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name"}]]
set_property INPUT_VALUE_RADIX SIGNED [get_hw_probes system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/offset -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name"}]]
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
set_property INPUT_VALUE_RADIX UNSIGNED [get_hw_probes system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/MODE_A -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name"}]]
set_property INPUT_VALUE_RADIX UNSIGNED [get_hw_probes system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/MODE_B -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name"}]]
set_property INPUT_VALUE_RADIX UNSIGNED [get_hw_probes system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/offsetB -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name"}]]
set_property INPUT_VALUE_RADIX UNSIGNED [get_hw_probes system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/offset -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/wavegen_0/inst/wavegen_v1_0_AXI_inst/your_instance_name"}]]
current_project wavegen_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
close_hw_manager
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
current_project wavegen_v1_0_project
current_project gpio
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
reset_run impl_1 -prev_step 
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
save_wave_config {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
current_project wavegen_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd}
set_property location {-78 102} [get_bd_ports BRAMdout_B]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_1
endgroup
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/output.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Dual_Port_ROM} \
  CONFIG.Write_Depth_A {4096} \
  CONFIG.Write_Width_A {16} \
  CONFIG.use_bram_block {Stand_Alone} \
] [get_bd_cells blk_mem_gen_1]
set_property location {2 259 -256} [get_bd_cells blk_mem_gen_1]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_1/addra]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_1/clka]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_1/douta]
endgroup
set_property location {-46 -204} [get_bd_ports douta_0]
set_property name BRAM_Triaddr_A [get_bd_ports addra_0]
set_property name BRAM_Triclk_A [get_bd_ports clka_0]
set_property name BRAM_Tridout_A [get_bd_ports douta_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_1/doutb]
endgroup
set_property location {-106 -112} [get_bd_ports doutb_0]
startgroup
make_bd_pins_external  [get_bd_cells blk_mem_gen_1]
make_bd_intf_pins_external  [get_bd_cells blk_mem_gen_1]
endgroup
delete_bd_objs [get_bd_intf_nets BRAM_PORTB_0_1]
delete_bd_objs [get_bd_intf_ports BRAM_PORTB_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_1/clkb]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins blk_mem_gen_1/BRAM_PORTB]
endgroup
delete_bd_objs [get_bd_intf_nets BRAM_PORTB_0_1]
delete_bd_objs [get_bd_intf_ports BRAM_PORTB_0]
set_property location {-157 -96} [get_bd_ports BRAMaddr_A]
set_property location {-36 -160} [get_bd_ports clkb_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_1/addrb]
endgroup
delete_bd_objs [get_bd_intf_nets BRAM_PORTA_0_1]
delete_bd_objs [get_bd_intf_ports BRAM_PORTA_0]
set_property name BRAM_Triaddr_B [get_bd_ports addrb_0]
set_property name BRAM_Triclk_B [get_bd_ports clkb_0]
set_property name BRAM_Tridout_B [get_bd_ports doutb_0]
validate_bd_design
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
catch { config_ip_cache -export [get_ips -all BRAM_blk_mem_gen_1_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
launch_runs BRAM_blk_mem_gen_1_0_synth_1 -jobs 8
wait_on_run BRAM_blk_mem_gen_1_0_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -top
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_2
endgroup
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/Tes.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Dual_Port_ROM} \
  CONFIG.Write_Depth_A {4096} \
  CONFIG.Write_Width_A {16} \
  CONFIG.use_bram_block {Stand_Alone} \
] [get_bd_cells blk_mem_gen_2]
set_property location {2 361 343} [get_bd_cells blk_mem_gen_2]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/addra]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/clka]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/douta]
endgroup
set_property location {-49 386} [get_bd_ports douta_0]
set_property name BRAM_ArbAddr_A [get_bd_ports addra_0]
set_property name BRAM_Arbclk_A [get_bd_ports clka_0]
set_property name BRAM_Arbdout_A [get_bd_ports douta_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/addrb]
endgroup
set_property name BRAM_ArbAddr_B [get_bd_ports addrb_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/clkb]
endgroup
set_property name BRAM_Arbclk_B [get_bd_ports clkb_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/doutb]
endgroup
set_property location {-113 477} [get_bd_ports doutb_0]
set_property name BRAM_Arbdout_B [get_bd_ports doutb_0]
validate_bd_design
startgroup
endgroup
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
catch { config_ip_cache -export [get_ips -all BRAM_blk_mem_gen_2_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
launch_runs BRAM_blk_mem_gen_2_0_synth_1 -jobs 8
wait_on_run BRAM_blk_mem_gen_2_0_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -top
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 13 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
current_project wavegen_v1_0_project
current_project gpio
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project wavegen_v1_0_project
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property core_revision 14 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
current_project wavegen_v1_0_project
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd}
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 15 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
current_project wavegen_v1_0_project
delete_bd_objs [get_bd_nets blk_mem_gen_2_doutb] [get_bd_nets clka_0_3] [get_bd_nets blk_mem_gen_2_douta] [get_bd_nets clkb_0_3] [get_bd_nets addrb_0_3] [get_bd_nets addra_0_3] [get_bd_cells blk_mem_gen_2]
delete_bd_objs [get_bd_ports BRAM_Arbdout_A] [get_bd_ports BRAM_ArbAddr_B] [get_bd_ports BRAM_ArbAddr_A] [get_bd_ports BRAM_Arbclk_B] [get_bd_ports BRAM_Arbclk_A] [get_bd_ports BRAM_Arbdout_B]
validate_bd_design
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -top
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 16 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
current_project wavegen_v1_0_project
validate_bd_design -force
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -top
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 17 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
current_project wavegen_v1_0_project
current_project gpio
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -top
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
current_project wavegen_v1_0_project
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_2
endgroup
set_property -dict [list \
  CONFIG.Coe_File {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/Tes.coe} \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Enable_B {Always_Enabled} \
  CONFIG.Load_Init_File {true} \
  CONFIG.Memory_Type {Dual_Port_ROM} \
  CONFIG.Write_Depth_A {4096} \
  CONFIG.Write_Width_A {16} \
  CONFIG.use_bram_block {Stand_Alone} \
] [get_bd_cells blk_mem_gen_2]
set_property location {2 385 -453} [get_bd_cells blk_mem_gen_2]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/addra]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/clka]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/douta]
endgroup
set_property location {2 -394} [get_bd_ports douta_0]
set_property location {-82 -389} [get_bd_ports douta_0]
set_property name BRAM_ArbAddr_A [get_bd_ports addra_0]
set_property name BRAM_ArbAclk_A [get_bd_ports clka_0]
set_property name BRAM_Arbclk_A [get_bd_ports BRAM_ArbAclk_A]
set_property name BRAM_Arbdout_A [get_bd_ports douta_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/addrb]
endgroup
set_property name BRAM_ArbAddr_B [get_bd_ports addrb_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/clkb]
endgroup
set_property name BRAM_Arbclk_B [get_bd_ports clkb_0]
startgroup
make_bd_pins_external  [get_bd_pins blk_mem_gen_2/doutb]
endgroup
set_property location {-154 -306} [get_bd_ports doutb_0]
set_property name BRAM_Arbdout_B [get_bd_ports doutb_0]
validate_bd_design
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
catch { config_ip_cache -export [get_ips -all BRAM_blk_mem_gen_2_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
launch_runs BRAM_blk_mem_gen_2_0_synth_1 -jobs 8
wait_on_run BRAM_blk_mem_gen_2_0_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -top
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 18 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
current_project wavegen_v1_0_project
current_project gpio
open_bd_design {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd}
validate_bd_design -force
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -top
report_ip_status -name ip_status 
validate_bd_design -force
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
save_wave_config {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
current_project wavegen_v1_0_project
startgroup
set_property CONFIG.Coe_File {c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/coefficient_file.coe} [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
set_property CONFIG.Coe_File {c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/output.coe} [get_bd_cells blk_mem_gen_1]
endgroup
validate_bd_design
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
catch { config_ip_cache -export [get_ips -all BRAM_blk_mem_gen_1_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd]
launch_runs BRAM_blk_mem_gen_1_0_synth_1 -jobs 8
wait_on_run BRAM_blk_mem_gen_1_0_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -directory c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/sim_scripts -ip_user_files_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files -ipstatic_source_dir c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/modelsim} {questa=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/questa} {riviera=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/riviera} {activehdl=c:/users/satish/fpga/project_2_working_int/project_2/gpio/gpio.tmp/wavegen_v1_0_project/wavegen_v1_0_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -top
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
startgroup
endgroup
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/bd/BRAM/BRAM.bd] -top
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 19 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
current_project wavegen_v1_0_project
current_project gpio
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_nets wavegen_0_SDI] [get_bd_nets wavegen_0_LDAC] [get_bd_nets wavegen_0_CS] [get_bd_nets wavegen_0_SCK] [get_bd_cells wavegen_0]
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:wavegen:1.0 wavegen_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/wavegen_1/AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins wavegen_1/AXI]
startgroup
make_bd_pins_external  [get_bd_pins wavegen_1/SCK]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wavegen_1/SDI]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wavegen_1/LDAC]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins wavegen_1/CS]
endgroup
delete_bd_objs [get_bd_nets wavegen_1_SDI] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets wavegen_1_LDAC] [get_bd_nets wavegen_1_CS] [get_bd_nets wavegen_1_SCK] [get_bd_cells wavegen_1]
delete_bd_objs [get_bd_nets wavegen_0_sclk] [get_bd_ports CS_0] [get_bd_ports SDI_0] [get_bd_ports LDAC_0] [get_bd_ports SCK_0] [get_bd_ports sclk]
validate_bd_design
save_bd_design
validate_bd_design -force
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_xbar_0_synth_1 system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_xbar_0_synth_1
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -top
make_wrapper -files [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -fileset [get_filesets sources_1] -inst_template
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/Amp_Offset_Unit.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/Amp_Offset_Unit.sv
remove_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/Amp_Offset_Unit.sv
export_ip_user_files -of_objects  [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/DAC_Calibration_Unit.sv] -no_script -reset -force -quiet
remove_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/DAC_Calibration_Unit.sv
export_ip_user_files -of_objects  [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/NCO_Phase_Accum.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/SPI_Module.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/Saw_Tri_Squ.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/mux6to1.sv] -no_script -reset -force -quiet
remove_files  {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/NCO_Phase_Accum.sv C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/SPI_Module.sv C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/Saw_Tri_Squ.sv C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/new/mux6to1.sv}
current_project wavegen_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 20 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
export_ip_user_files -of_objects  [get_files c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci] -no_script -reset -force -quiet
remove_files  -fileset vio_0 c:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/ip_repo/wavegen_1_0/src/vio_0/vio_0.xci
export_ip_user_files -of_objects  [get_files {{c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/Tes.coe}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/Tes.coe}}
export_ip_user_files -of_objects  [get_files {{c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/coefficient_file.coe}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/coefficient_file.coe}}
export_ip_user_files -of_objects  [get_files {{c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/output.coe}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/Satish/Desktop/Deepti/Study Material/UTA/Fall 2023/Lecture Notes/Project/output.coe}}
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 21 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project gpio
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project wavegen_v1_0_project
current_project gpio
upgrade_ip -vlnv xilinx.com:user:wavegen:1.0 [get_ips  system_wavegen_0_2] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips system_wavegen_0_2] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_wavegen_0_2] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd]
launch_runs system_wavegen_0_2_synth_1 -jobs 8
wait_on_run system_wavegen_0_2_synth_1
export_simulation -of_objects [get_files C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files -ipstatic_source_dir C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/modelsim} {questa=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/questa} {riviera=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/riviera} {activehdl=C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
save_wave_config {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
set_property PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.ltx} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.runs/impl_1/gpio_system_top.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z007s_1] -filter {CELL_NAME=~"system/system_i/ila_0"}]]
current_project wavegen_v1_0_project
close_project
save_wave_config {C:/Users/Satish/FPGA/Project_2_Working_Int/Project_2/gpio/gpio.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
