
*** Running vivado
    with args -log TopLevelModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevelModule.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TopLevelModule.tcl -notrace
Command: synth_design -top TopLevelModule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14816
WARNING: [Synth 8-2611] redeclaration of ansi port clk_d is not allowed [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/clk_div.v:5]
WARNING: [Synth 8-2611] redeclaration of ansi port count is not allowed [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/h_counter.v:6]
WARNING: [Synth 8-2611] redeclaration of ansi port trig_v is not allowed [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/h_counter.v:7]
WARNING: [Synth 8-2611] redeclaration of ansi port enemy2_x_reg is not allowed [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/integrated_game.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port enemy2_y_reg is not allowed [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/integrated_game.v:52]
WARNING: [Synth 8-2611] redeclaration of ansi port enemy4_x_reg is not allowed [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/integrated_game.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port enemy4_y_reg is not allowed [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/integrated_game.v:54]
WARNING: [Synth 8-2611] redeclaration of ansi port enemy5_x_reg is not allowed [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/integrated_game.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port enemy5_y_reg is not allowed [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/integrated_game.v:55]
WARNING: [Synth 8-2611] redeclaration of ansi port v_count is not allowed [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/v_counter.v:6]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1027.879 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopLevelModule' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/TopLevelModule.v:3]
	Parameter START_SCREEN_STATE bound to: 2'b00 
	Parameter GAME_STATE bound to: 2'b01 
	Parameter END_SCREEN_STATE bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'PS2' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/PS2.v:3]
INFO: [Synth 8-6157] synthesizing module 'deb' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/debounce2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'deb' (1#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/debounce2.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/PS2.v:29]
INFO: [Synth 8-6155] done synthesizing module 'PS2' (2#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/PS2.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_startscreen' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/top_startscreen.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/clk_div.v:1]
	Parameter div_value bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (3#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/clk_div.v:1]
INFO: [Synth 8-6157] synthesizing module 'h_counter' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/h_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'h_counter' (4#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/h_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'v_counter' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/v_counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'v_counter' (5#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/v_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/vga_sync.v:1]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 16 - type: integer 
	Parameter HB bound to: 48 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (6#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/vga_sync.v:1]
INFO: [Synth 8-6157] synthesizing module 'start_game' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/start_game.v:1]
INFO: [Synth 8-6155] done synthesizing module 'start_game' (7#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/start_game.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_startscreen' (8#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/top_startscreen.v:1]
INFO: [Synth 8-6157] synthesizing module 'top_game' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/top_game.v:1]
INFO: [Synth 8-6157] synthesizing module 'new_binary_score' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/new_binary_score.v:3]
INFO: [Synth 8-6155] done synthesizing module 'new_binary_score' (9#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/new_binary_score.v:3]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/debouncer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (10#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'integrated_system' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/integrated_system.v:3]
INFO: [Synth 8-6157] synthesizing module 'jumping_mario' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/jump_gen.v:3]
	Parameter X_MAX bound to: 639 - type: integer 
	Parameter Y_MAX bound to: 479 - type: integer 
	Parameter BG_RED bound to: 4'b0000 
	Parameter BG_GREEN bound to: 4'b0000 
	Parameter BG_BLUE bound to: 4'b0000 
	Parameter MARIO_WIDTH bound to: 56 - type: integer 
	Parameter MARIO_HEIGHT bound to: 64 - type: integer 
	Parameter JUMP_HEIGHT bound to: 245 - type: integer 
	Parameter GRAVITY_DELAY bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mario_rom' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/mario_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mario_rom' (11#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/mario_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jumping_mario' (12#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/jump_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'integrated_pixel_gen' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/integrated_game.v:3]
	Parameter TENTH_X_L bound to: 64 - type: integer 
	Parameter TENTH_X_R bound to: 95 - type: integer 
	Parameter ONE_X_L bound to: 96 - type: integer 
	Parameter ONE_X_R bound to: 127 - type: integer 
	Parameter DIGIT_Y_T bound to: 0 - type: integer 
	Parameter DIGIT_Y_B bound to: 63 - type: integer 
	Parameter X_MAX bound to: 639 - type: integer 
	Parameter Y_MAX bound to: 479 - type: integer 
	Parameter ENEMY1_WIDTH bound to: 68 - type: integer 
	Parameter ENEMY1_HEIGHT bound to: 58 - type: integer 
	Parameter ENEMY2_WIDTH bound to: 28 - type: integer 
	Parameter ENEMY2_HEIGHT bound to: 38 - type: integer 
	Parameter ENEMY3_WIDTH bound to: 38 - type: integer 
	Parameter ENEMY3_HEIGHT bound to: 26 - type: integer 
	Parameter ENEMY4_WIDTH bound to: 62 - type: integer 
	Parameter ENEMY4_HEIGHT bound to: 54 - type: integer 
	Parameter ENEMY5_WIDTH bound to: 27 - type: integer 
	Parameter ENEMY5_HEIGHT bound to: 31 - type: integer 
	Parameter GROUND_Y_T bound to: 447 - type: integer 
	Parameter GROUND_Y_B bound to: 479 - type: integer 
	Parameter GROUND_WIDTH bound to: 640 - type: integer 
	Parameter GROUND_HEIGHT bound to: 32 - type: integer 
	Parameter BG_RED bound to: 4'b1000 
	Parameter BG_GREEN bound to: 4'b0101 
	Parameter BG_BLUE bound to: 4'b1011 
	Parameter DIGIT_RED bound to: 4'b0000 
	Parameter DIGIT_GREEN bound to: 4'b1111 
	Parameter DIGIT_BLUE bound to: 4'b0000 
	Parameter GROUND_RED bound to: 4'b1111 
	Parameter GROUND_GREEN bound to: 4'b1111 
	Parameter GROUND_BLUE bound to: 4'b1111 
INFO: [Synth 8-6157] synthesizing module 'score_digit_rom' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/score_digit_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'score_digit_rom' (13#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/score_digit_rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'ground_rom' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/ground_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ground_rom' (14#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/ground_rom.v:1]
INFO: [Synth 8-6157] synthesizing module 'bowser_enemy_rom' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/bowser_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bowser_enemy_rom' (15#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/bowser_rom.v:1]
INFO: [Synth 8-6157] synthesizing module 'laal_enemy_rom' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/goblin_rom.v:2]
INFO: [Synth 8-6155] done synthesizing module 'laal_enemy_rom' (16#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/goblin_rom.v:2]
INFO: [Synth 8-6157] synthesizing module 'ghost_enemy_rom' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/ghost_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ghost_enemy_rom' (17#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/ghost_rom.v:1]
INFO: [Synth 8-6157] synthesizing module 'scary_enemy_rom' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/scary_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'scary_enemy_rom' (18#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/scary_rom.v:1]
INFO: [Synth 8-6157] synthesizing module 'dirt_enemy_rom' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/dirt_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dirt_enemy_rom' (19#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/dirt_rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'integrated_pixel_gen' (20#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/integrated_game.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'enemy4_width' does not match port width (10) of module 'integrated_pixel_gen' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/integrated_system.v:69]
WARNING: [Synth 8-689] width (1) of port connection 'enemy4_height' does not match port width (10) of module 'integrated_pixel_gen' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/integrated_system.v:70]
WARNING: [Synth 8-689] width (1) of port connection 'enemy2_width' does not match port width (10) of module 'integrated_pixel_gen' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/integrated_system.v:71]
WARNING: [Synth 8-689] width (1) of port connection 'enemy2_height' does not match port width (10) of module 'integrated_pixel_gen' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/integrated_system.v:72]
WARNING: [Synth 8-689] width (1) of port connection 'enemy5_width' does not match port width (10) of module 'integrated_pixel_gen' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/integrated_system.v:73]
WARNING: [Synth 8-689] width (1) of port connection 'enemy5_height' does not match port width (10) of module 'integrated_pixel_gen' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/integrated_system.v:74]
INFO: [Synth 8-6155] done synthesizing module 'integrated_system' (21#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/integrated_system.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_game' (22#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/top_game.v:1]
INFO: [Synth 8-6157] synthesizing module 'top_endscreen' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/top_endscreen.v:2]
INFO: [Synth 8-6157] synthesizing module 'end_game' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/end_game.v:1]
INFO: [Synth 8-6155] done synthesizing module 'end_game' (23#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/end_game.v:1]
INFO: [Synth 8-6157] synthesizing module 'win_game' [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/win_game.v:1]
INFO: [Synth 8-6155] done synthesizing module 'win_game' (24#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/win_game.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_endscreen' (25#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/top_endscreen.v:2]
INFO: [Synth 8-6155] done synthesizing module 'TopLevelModule' (26#1) [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/sources_1/new/TopLevelModule.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1027.879 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1027.879 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1027.879 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1027.879 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/constrs_1/new/vga_connector.xdc]
Finished Parsing XDC File [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/constrs_1/new/vga_connector.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.srcs/constrs_1/new/vga_connector.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevelModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevelModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1062.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1062.875 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1062.875 ; gain = 34.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1062.875 ; gain = 34.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1062.875 ; gain = 34.996
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'TopLevelModule'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      START_SCREEN_STATE |                              001 |                               00
              GAME_STATE |                              010 |                               01
        END_SCREEN_STATE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'TopLevelModule'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1062.875 ; gain = 34.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 10    
	   2 Input   10 Bit       Adders := 19    
	   3 Input   10 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 3     
+---Registers : 
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 10    
	                1 Bit    Registers := 30    
+---Multipliers : 
	              12x12  Multipliers := 2     
+---ROMs : 
	                    ROMs := 7     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 24    
	   3 Input    4 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 8     
	  12 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP rom_addr0, operation Mode is: A*(B:0x38).
DSP Report: operator rom_addr0 is absorbed into DSP rom_addr0.
DSP Report: Generating DSP rom_addr, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffe2).
DSP Report: operator rom_addr is absorbed into DSP rom_addr.
DSP Report: Generating DSP enemy2_rom_addr, operation Mode is: C+A*(B:0x1c).
DSP Report: operator enemy2_rom_addr is absorbed into DSP enemy2_rom_addr.
DSP Report: operator enemy2_rom_addr0 is absorbed into DSP enemy2_rom_addr.
DSP Report: Generating DSP enemy4_rom_addr, operation Mode is: C+A*(B:0x3e).
DSP Report: operator enemy4_rom_addr is absorbed into DSP enemy4_rom_addr.
DSP Report: operator enemy4_rom_addr0 is absorbed into DSP enemy4_rom_addr.
DSP Report: Generating DSP enemy5_rom_addr, operation Mode is: C+A*(B:0x1b).
DSP Report: operator enemy5_rom_addr is absorbed into DSP enemy5_rom_addr.
DSP Report: operator enemy5_rom_addr0 is absorbed into DSP enemy5_rom_addr.
DSP Report: Generating DSP ground_rom_addr, operation Mode is: C+A*(B:0x280).
DSP Report: operator ground_rom_addr is absorbed into DSP ground_rom_addr.
DSP Report: operator ground_rom_addr0 is absorbed into DSP ground_rom_addr.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:54 ; elapsed = 00:03:10 . Memory (MB): peak = 1062.875 ; gain = 34.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+---------------------+----------------------------+---------------+----------------+
|Module Name          | RTL Object                 | Depth x Width | Implemented As | 
+---------------------+----------------------------+---------------+----------------+
|score_digit_rom      | data                       | 256x8         | LUT            | 
|jumping_mario        | rom/data_reg               | 4096x12       | Block RAM      | 
|integrated_pixel_gen | digit_rom/addr_reg_reg_rep | 256x8         | Block RAM      | 
|integrated_pixel_gen | e2/data_reg                | 2048x12       | Block RAM      | 
|integrated_pixel_gen | e4/data_reg                | 4096x11       | Block RAM      | 
|integrated_pixel_gen | e5/data_reg                | 1024x11       | Block RAM      | 
|integrated_pixel_gen | ground/data_reg            | 32768x12      | Block RAM      | 
+---------------------+----------------------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+---------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|jumping_mario        | A*(B:0x38)                        | 12     | 6      | -      | -      | 18     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|jumping_mario        | PCIN+(A:0x0):B+(C:0xffffffffffe2) | 30     | 10     | 6      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|integrated_pixel_gen | C+A*(B:0x1c)                      | 11     | 5      | 10     | -      | 11     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|integrated_pixel_gen | C+A*(B:0x3e)                      | 12     | 6      | 10     | -      | 12     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|integrated_pixel_gen | C+A*(B:0x1b)                      | 10     | 5      | 10     | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|integrated_pixel_gen | C+A*(B:0x280)                     | 15     | 10     | 10     | -      | 15     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:21 ; elapsed = 00:03:40 . Memory (MB): peak = 1135.234 ; gain = 107.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:22 ; elapsed = 00:03:40 . Memory (MB): peak = 1136.371 ; gain = 108.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/jsq_inst/rom/data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/jsq_inst/rom/data_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/ipg_inst/digit_rom/addr_reg_reg_rep (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/ipg_inst/e2/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/ipg_inst/e4/data_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/ipg_inst/e4/data_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/ipg_inst/e5/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/ipg_inst/ground/data_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/ipg_inst/ground/data_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/ipg_inst/ground/data_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/ipg_inst/ground/data_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/ipg_inst/ground/data_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/ipg_inst/ground/data_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/ipg_inst/ground/data_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/ipg_inst/ground/data_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/ipg_inst/ground/data_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/ipg_inst/ground/data_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/ipg_inst/ground/data_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance game/int_sys_inst/ipg_inst/ground/data_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:22 ; elapsed = 00:03:41 . Memory (MB): peak = 1165.020 ; gain = 137.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:32 ; elapsed = 00:03:52 . Memory (MB): peak = 1169.312 ; gain = 141.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:32 ; elapsed = 00:03:52 . Memory (MB): peak = 1169.312 ; gain = 141.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:32 ; elapsed = 00:03:52 . Memory (MB): peak = 1169.312 ; gain = 141.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:32 ; elapsed = 00:03:52 . Memory (MB): peak = 1169.312 ; gain = 141.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:32 ; elapsed = 00:03:52 . Memory (MB): peak = 1169.344 ; gain = 141.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:32 ; elapsed = 00:03:52 . Memory (MB): peak = 1169.344 ; gain = 141.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    88|
|3     |DSP48E1  |     6|
|5     |LUT1     |    47|
|6     |LUT2     |   237|
|7     |LUT3     |    66|
|8     |LUT4     |   151|
|9     |LUT5     |   123|
|10    |LUT6     |   289|
|11    |MUXF7    |     3|
|12    |MUXF8    |     1|
|13    |RAMB18E1 |     4|
|17    |RAMB36E1 |    15|
|32    |FDCE     |    39|
|33    |FDPE     |     1|
|34    |FDRE     |   171|
|35    |FDSE     |    20|
|36    |IBUF     |     4|
|37    |OBUF     |    14|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:32 ; elapsed = 00:03:52 . Memory (MB): peak = 1169.344 ; gain = 141.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:14 ; elapsed = 00:03:47 . Memory (MB): peak = 1169.344 ; gain = 106.469
Synthesis Optimization Complete : Time (s): cpu = 00:03:32 ; elapsed = 00:03:52 . Memory (MB): peak = 1169.344 ; gain = 141.465
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1181.406 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1181.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:46 ; elapsed = 00:04:09 . Memory (MB): peak = 1181.406 ; gain = 153.527
INFO: [Common 17-1381] The checkpoint 'C:/Users/salty/OneDrive/Desktop/WED_FINAL1/COMBINED/wasiq_magic/dld_project/dld_project.runs/synth_1/TopLevelModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopLevelModule_utilization_synth.rpt -pb TopLevelModule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 08:44:22 2024...
