Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Apr 30 03:09:34 2023
| Host         : LAPTOP-0O842FN2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_vga_timing_summary_routed.rpt -pb top_vga_timing_summary_routed.pb -rpx top_vga_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga
| Device       : xa7z010-clg400
| Speed File   : -1Q  PRODUCTION 1.09 2014-09-25
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.316        0.000                      0                  412        0.062        0.000                      0                  412        4.500        0.000                       0                   204  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.316        0.000                      0                  412        0.062        0.000                      0                  412        4.500        0.000                       0                   204  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 vga_ctrl_top/uart/Uart_reciever/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/uart/rx_fifo/fifo_inst/full_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.587ns  (logic 1.713ns (26.007%)  route 4.874ns (73.993%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 14.458 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.124     1.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.301 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.671     4.972    vga_ctrl_top/uart/Uart_reciever/CLK
    SLICE_X27Y10         FDRE                                         r  vga_ctrl_top/uart/Uart_reciever/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y10         FDRE (Prop_fdre_C_Q)         0.456     5.428 f  vga_ctrl_top/uart/Uart_reciever/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=16, routed)          0.797     6.225    vga_ctrl_top/uart/Uart_reciever/state_reg[1]
    SLICE_X27Y10         LUT5 (Prop_lut5_I0_O)        0.124     6.349 r  vga_ctrl_top/uart/Uart_reciever/reg_mem_reg_i_3/O
                         net (fo=1, routed)           0.918     7.268    vga_ctrl_top/uart/baud_rate/FSM_sequential_state_reg_reg[1]
    SLICE_X27Y4          LUT5 (Prop_lut5_I0_O)        0.124     7.392 r  vga_ctrl_top/uart/baud_rate/reg_mem_reg_i_2/O
                         net (fo=27, routed)          1.116     8.507    vga_ctrl_top/uart/rx_fifo/fifo_inst/FSM_sequential_state_reg_reg[0]
    SLICE_X34Y1          LUT3 (Prop_lut3_I1_O)        0.153     8.660 r  vga_ctrl_top/uart/rx_fifo/fifo_inst/full_buff2_carry_i_6/O
                         net (fo=1, routed)           0.576     9.236    vga_ctrl_top/uart/rx_fifo/fifo_inst/full_buff2_carry_i_6_n_0
    SLICE_X33Y1          LUT5 (Prop_lut5_I1_O)        0.331     9.567 r  vga_ctrl_top/uart/rx_fifo/fifo_inst/full_buff2_carry_i_1/O
                         net (fo=1, routed)           0.000     9.567    vga_ctrl_top/uart/rx_fifo/fifo_inst/full_buff2_carry_i_1_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.968 r  vga_ctrl_top/uart/rx_fifo/fifo_inst/full_buff2_carry/CO[3]
                         net (fo=1, routed)           0.754    10.722    vga_ctrl_top/uart/rx_fifo/fifo_inst/full_buff2
    SLICE_X32Y4          LUT5 (Prop_lut5_I3_O)        0.124    10.846 r  vga_ctrl_top/uart/rx_fifo/fifo_inst/full_i_1/O
                         net (fo=2, routed)           0.713    11.559    vga_ctrl_top/uart/rx_fifo/fifo_inst/full_buff1
    SLICE_X36Y5          FDRE                                         r  vga_ctrl_top/uart/rx_fifo/fifo_inst/full_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.575    14.458    vga_ctrl_top/uart/rx_fifo/fifo_inst/CLK
    SLICE_X36Y5          FDRE                                         r  vga_ctrl_top/uart/rx_fifo/fifo_inst/full_reg_lopt_replica/C
                         clock pessimism              0.533    14.991    
                         clock uncertainty           -0.035    14.956    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)       -0.081    14.875    vga_ctrl_top/uart/rx_fifo/fifo_inst/full_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -11.559    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.324ns  (required time - arrival time)
  Source:                 vga_ctrl_top/uart/Uart_reciever/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/uart/rx_fifo/fifo_inst/full_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 1.713ns (25.984%)  route 4.879ns (74.016%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=4)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 14.458 - 10.000 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.124     1.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.301 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.671     4.972    vga_ctrl_top/uart/Uart_reciever/CLK
    SLICE_X27Y10         FDRE                                         r  vga_ctrl_top/uart/Uart_reciever/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y10         FDRE (Prop_fdre_C_Q)         0.456     5.428 f  vga_ctrl_top/uart/Uart_reciever/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=16, routed)          0.797     6.225    vga_ctrl_top/uart/Uart_reciever/state_reg[1]
    SLICE_X27Y10         LUT5 (Prop_lut5_I0_O)        0.124     6.349 r  vga_ctrl_top/uart/Uart_reciever/reg_mem_reg_i_3/O
                         net (fo=1, routed)           0.918     7.268    vga_ctrl_top/uart/baud_rate/FSM_sequential_state_reg_reg[1]
    SLICE_X27Y4          LUT5 (Prop_lut5_I0_O)        0.124     7.392 r  vga_ctrl_top/uart/baud_rate/reg_mem_reg_i_2/O
                         net (fo=27, routed)          1.116     8.507    vga_ctrl_top/uart/rx_fifo/fifo_inst/FSM_sequential_state_reg_reg[0]
    SLICE_X34Y1          LUT3 (Prop_lut3_I1_O)        0.153     8.660 r  vga_ctrl_top/uart/rx_fifo/fifo_inst/full_buff2_carry_i_6/O
                         net (fo=1, routed)           0.576     9.236    vga_ctrl_top/uart/rx_fifo/fifo_inst/full_buff2_carry_i_6_n_0
    SLICE_X33Y1          LUT5 (Prop_lut5_I1_O)        0.331     9.567 r  vga_ctrl_top/uart/rx_fifo/fifo_inst/full_buff2_carry_i_1/O
                         net (fo=1, routed)           0.000     9.567    vga_ctrl_top/uart/rx_fifo/fifo_inst/full_buff2_carry_i_1_n_0
    SLICE_X33Y1          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.968 r  vga_ctrl_top/uart/rx_fifo/fifo_inst/full_buff2_carry/CO[3]
                         net (fo=1, routed)           0.754    10.722    vga_ctrl_top/uart/rx_fifo/fifo_inst/full_buff2
    SLICE_X32Y4          LUT5 (Prop_lut5_I3_O)        0.124    10.846 r  vga_ctrl_top/uart/rx_fifo/fifo_inst/full_i_1/O
                         net (fo=2, routed)           0.719    11.564    vga_ctrl_top/uart/rx_fifo/fifo_inst/full_buff1
    SLICE_X36Y5          FDRE                                         r  vga_ctrl_top/uart/rx_fifo/fifo_inst/full_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.575    14.458    vga_ctrl_top/uart/rx_fifo/fifo_inst/CLK
    SLICE_X36Y5          FDRE                                         r  vga_ctrl_top/uart/rx_fifo/fifo_inst/full_reg/C
                         clock pessimism              0.533    14.991    
                         clock uncertainty           -0.035    14.956    
    SLICE_X36Y5          FDRE (Setup_fdre_C_D)       -0.067    14.889    vga_ctrl_top/uart/rx_fifo/fifo_inst/full_reg
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -11.564    
  -------------------------------------------------------------------
                         slack                                  3.324    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 vga_ctrl_top/my_ascii_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/my_text_gen/rgb_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 2.731ns (50.689%)  route 2.657ns (49.311%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.124     1.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.301 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.716     5.017    vga_ctrl_top/my_ascii_rom/CLK
    RAMB18_X2Y0          RAMB18E1                                     r  vga_ctrl_top/my_ascii_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.471 r  vga_ctrl_top/my_ascii_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           1.122     8.594    vga_ctrl_top/my_ascii_rom/rom_data[7]
    SLICE_X36Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.718 r  vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_4/O
                         net (fo=2, routed)           0.860     9.578    vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_4_n_0
    SLICE_X36Y1          LUT5 (Prop_lut5_I3_O)        0.153     9.731 r  vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.674    10.405    vga_ctrl_top/my_text_gen/rgb_next[0]
    SLICE_X43Y1          FDRE                                         r  vga_ctrl_top/my_text_gen/rgb_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.577    14.460    vga_ctrl_top/my_text_gen/CLK
    SLICE_X43Y1          FDRE                                         r  vga_ctrl_top/my_text_gen/rgb_reg_reg[7]/C
                         clock pessimism              0.533    14.993    
                         clock uncertainty           -0.035    14.958    
    SLICE_X43Y1          FDRE (Setup_fdre_C_R)       -0.632    14.326    vga_ctrl_top/my_text_gen/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 vga_ctrl_top/my_ascii_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 2.731ns (50.689%)  route 2.657ns (49.311%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.124     1.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.301 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.716     5.017    vga_ctrl_top/my_ascii_rom/CLK
    RAMB18_X2Y0          RAMB18E1                                     r  vga_ctrl_top/my_ascii_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.471 r  vga_ctrl_top/my_ascii_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           1.122     8.594    vga_ctrl_top/my_ascii_rom/rom_data[7]
    SLICE_X36Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.718 r  vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_4/O
                         net (fo=2, routed)           0.860     9.578    vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_4_n_0
    SLICE_X36Y1          LUT5 (Prop_lut5_I3_O)        0.153     9.731 r  vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.674    10.405    vga_ctrl_top/my_text_gen/rgb_next[0]
    SLICE_X43Y1          FDRE                                         r  vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.577    14.460    vga_ctrl_top/my_text_gen/CLK
    SLICE_X43Y1          FDRE                                         r  vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.533    14.993    
                         clock uncertainty           -0.035    14.958    
    SLICE_X43Y1          FDRE (Setup_fdre_C_R)       -0.632    14.326    vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 vga_ctrl_top/my_ascii_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 2.731ns (50.689%)  route 2.657ns (49.311%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.124     1.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.301 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.716     5.017    vga_ctrl_top/my_ascii_rom/CLK
    RAMB18_X2Y0          RAMB18E1                                     r  vga_ctrl_top/my_ascii_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.471 r  vga_ctrl_top/my_ascii_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           1.122     8.594    vga_ctrl_top/my_ascii_rom/rom_data[7]
    SLICE_X36Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.718 r  vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_4/O
                         net (fo=2, routed)           0.860     9.578    vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_4_n_0
    SLICE_X36Y1          LUT5 (Prop_lut5_I3_O)        0.153     9.731 r  vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.674    10.405    vga_ctrl_top/my_text_gen/rgb_next[0]
    SLICE_X43Y1          FDRE                                         r  vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.577    14.460    vga_ctrl_top/my_text_gen/CLK
    SLICE_X43Y1          FDRE                                         r  vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.533    14.993    
                         clock uncertainty           -0.035    14.958    
    SLICE_X43Y1          FDRE (Setup_fdre_C_R)       -0.632    14.326    vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 vga_ctrl_top/my_ascii_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica_3/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.388ns  (logic 2.731ns (50.689%)  route 2.657ns (49.311%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.124     1.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.301 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.716     5.017    vga_ctrl_top/my_ascii_rom/CLK
    RAMB18_X2Y0          RAMB18E1                                     r  vga_ctrl_top/my_ascii_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.471 r  vga_ctrl_top/my_ascii_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           1.122     8.594    vga_ctrl_top/my_ascii_rom/rom_data[7]
    SLICE_X36Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.718 r  vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_4/O
                         net (fo=2, routed)           0.860     9.578    vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_4_n_0
    SLICE_X36Y1          LUT5 (Prop_lut5_I3_O)        0.153     9.731 r  vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.674    10.405    vga_ctrl_top/my_text_gen/rgb_next[0]
    SLICE_X43Y1          FDRE                                         r  vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.577    14.460    vga_ctrl_top/my_text_gen/CLK
    SLICE_X43Y1          FDRE                                         r  vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.533    14.993    
                         clock uncertainty           -0.035    14.958    
    SLICE_X43Y1          FDRE (Setup_fdre_C_R)       -0.632    14.326    vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.326    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             4.116ns  (required time - arrival time)
  Source:                 vga_ctrl_top/uart/rx_fifo/fifo_inst/empty_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/uart/rx_fifo/fifo_inst/empty_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.926ns  (logic 3.089ns (52.130%)  route 2.837ns (47.870%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.383ns = ( 14.383 - 10.000 ) 
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.124     1.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.301 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.675     4.976    vga_ctrl_top/uart/rx_fifo/fifo_inst/CLK
    SLICE_X28Y1          FDRE                                         r  vga_ctrl_top/uart/rx_fifo/fifo_inst/empty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     5.494 r  vga_ctrl_top/uart/rx_fifo/fifo_inst/empty_reg/Q
                         net (fo=1, routed)           0.783     6.277    vga_ctrl_top/my_vga_sync/empty_reg
    SLICE_X31Y1          LUT2 (Prop_lut2_I1_O)        0.124     6.401 r  vga_ctrl_top/my_vga_sync/empty_buff2_carry_i_19/O
                         net (fo=1, routed)           0.000     6.401    vga_ctrl_top/my_vga_sync/empty_buff2_carry_i_19_n_0
    SLICE_X31Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.933 r  vga_ctrl_top/my_vga_sync/empty_buff2_carry_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.933    vga_ctrl_top/my_vga_sync/empty_buff2_carry_i_18_n_0
    SLICE_X31Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.267 r  vga_ctrl_top/my_vga_sync/empty_buff2_carry_i_17/O[1]
                         net (fo=1, routed)           0.619     7.887    vga_ctrl_top/my_vga_sync/next_addr_r[5]
    SLICE_X34Y2          LUT4 (Prop_lut4_I2_O)        0.303     8.190 r  vga_ctrl_top/my_vga_sync/empty_buff2_carry_i_11/O
                         net (fo=1, routed)           0.818     9.008    vga_ctrl_top/my_vga_sync/empty_buff2_carry_i_11_n_0
    SLICE_X32Y2          LUT5 (Prop_lut5_I0_O)        0.124     9.132 r  vga_ctrl_top/my_vga_sync/empty_buff2_carry_i_3/O
                         net (fo=1, routed)           0.000     9.132    vga_ctrl_top/uart/rx_fifo/fifo_inst/S[1]
    SLICE_X32Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.665 r  vga_ctrl_top/uart/rx_fifo/fifo_inst/empty_buff2_carry/CO[3]
                         net (fo=1, routed)           0.000     9.665    vga_ctrl_top/uart/rx_fifo/fifo_inst/empty_buff2_carry_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.919 r  vga_ctrl_top/uart/rx_fifo/fifo_inst/empty_buff2_carry__0/CO[0]
                         net (fo=1, routed)           0.615    10.535    vga_ctrl_top/uart/rx_fifo/fifo_inst/empty_buff2_carry__0_n_3
    SLICE_X28Y1          LUT2 (Prop_lut2_I1_O)        0.367    10.902 r  vga_ctrl_top/uart/rx_fifo/fifo_inst/empty_i_1/O
                         net (fo=1, routed)           0.000    10.902    vga_ctrl_top/uart/rx_fifo/fifo_inst/empty_i_1_n_0
    SLICE_X28Y1          FDRE                                         r  vga_ctrl_top/uart/rx_fifo/fifo_inst/empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.500    14.383    vga_ctrl_top/uart/rx_fifo/fifo_inst/CLK
    SLICE_X28Y1          FDRE                                         r  vga_ctrl_top/uart/rx_fifo/fifo_inst/empty_reg/C
                         clock pessimism              0.593    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X28Y1          FDRE (Setup_fdre_C_D)        0.077    15.018    vga_ctrl_top/uart/rx_fifo/fifo_inst/empty_reg
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -10.902    
  -------------------------------------------------------------------
                         slack                                  4.116    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 vga_ctrl_top/my_ascii_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/my_text_gen/rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 2.702ns (50.327%)  route 2.667ns (49.673%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.124     1.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.301 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.716     5.017    vga_ctrl_top/my_ascii_rom/CLK
    RAMB18_X2Y0          RAMB18E1                                     r  vga_ctrl_top/my_ascii_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.471 r  vga_ctrl_top/my_ascii_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           1.122     8.594    vga_ctrl_top/my_ascii_rom/rom_data[7]
    SLICE_X36Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.718 r  vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_4/O
                         net (fo=2, routed)           0.860     9.578    vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_4_n_0
    SLICE_X36Y1          LUT4 (Prop_lut4_I0_O)        0.124     9.702 r  vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.684    10.386    vga_ctrl_top/my_text_gen/rgb_next0_in[0]
    SLICE_X43Y1          FDRE                                         r  vga_ctrl_top/my_text_gen/rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.577    14.460    vga_ctrl_top/my_text_gen/CLK
    SLICE_X43Y1          FDRE                                         r  vga_ctrl_top/my_text_gen/rgb_reg_reg[7]/C
                         clock pessimism              0.533    14.993    
                         clock uncertainty           -0.035    14.958    
    SLICE_X43Y1          FDRE (Setup_fdre_C_D)       -0.067    14.891    vga_ctrl_top/my_text_gen/rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 vga_ctrl_top/my_ascii_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.369ns  (logic 2.702ns (50.327%)  route 2.667ns (49.673%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.124     1.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.301 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.716     5.017    vga_ctrl_top/my_ascii_rom/CLK
    RAMB18_X2Y0          RAMB18E1                                     r  vga_ctrl_top/my_ascii_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.471 r  vga_ctrl_top/my_ascii_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           1.122     8.594    vga_ctrl_top/my_ascii_rom/rom_data[7]
    SLICE_X36Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.718 r  vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_4/O
                         net (fo=2, routed)           0.860     9.578    vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_4_n_0
    SLICE_X36Y1          LUT4 (Prop_lut4_I0_O)        0.124     9.702 r  vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.684    10.386    vga_ctrl_top/my_text_gen/rgb_next0_in[0]
    SLICE_X43Y1          FDRE                                         r  vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.577    14.460    vga_ctrl_top/my_text_gen/CLK
    SLICE_X43Y1          FDRE                                         r  vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.533    14.993    
                         clock uncertainty           -0.035    14.958    
    SLICE_X43Y1          FDRE (Setup_fdre_C_D)       -0.061    14.897    vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 vga_ctrl_top/my_ascii_rom/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.180ns  (logic 2.702ns (52.166%)  route 2.478ns (47.834%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.460ns = ( 14.460 - 10.000 ) 
    Source Clock Delay      (SCD):    5.017ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.124     1.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.200    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.301 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.716     5.017    vga_ctrl_top/my_ascii_rom/CLK
    RAMB18_X2Y0          RAMB18E1                                     r  vga_ctrl_top/my_ascii_rom/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.471 r  vga_ctrl_top/my_ascii_rom/addr_reg_reg/DOADO[7]
                         net (fo=1, routed)           1.122     8.594    vga_ctrl_top/my_ascii_rom/rom_data[7]
    SLICE_X36Y1          LUT6 (Prop_lut6_I3_O)        0.124     8.718 r  vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_4/O
                         net (fo=2, routed)           0.860     9.578    vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_4_n_0
    SLICE_X36Y1          LUT4 (Prop_lut4_I0_O)        0.124     9.702 r  vga_ctrl_top/my_ascii_rom/rgb_reg[7]_i_2/O
                         net (fo=4, routed)           0.495    10.197    vga_ctrl_top/my_text_gen/rgb_next0_in[0]
    SLICE_X43Y1          FDRE                                         r  vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    U14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         1.577    14.460    vga_ctrl_top/my_text_gen/CLK
    SLICE_X43Y1          FDRE                                         r  vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.533    14.993    
                         clock uncertainty           -0.035    14.958    
    SLICE_X43Y1          FDRE (Setup_fdre_C_D)       -0.081    14.877    vga_ctrl_top/my_text_gen/rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  4.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 vga_ctrl_top/my_vga_sync/p_y_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/my_ascii_rom/addr_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.148ns (31.436%)  route 0.323ns (68.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.563     1.490    vga_ctrl_top/my_vga_sync/CLK
    SLICE_X28Y3          FDRE                                         r  vga_ctrl_top/my_vga_sync/p_y_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDRE (Prop_fdre_C_Q)         0.148     1.638 r  vga_ctrl_top/my_vga_sync/p_y_reg_reg[1]/Q
                         net (fo=9, routed)           0.323     1.961    vga_ctrl_top/my_ascii_rom/ADDRARDADDR[1]
    RAMB18_X2Y0          RAMB18E1                                     r  vga_ctrl_top/my_ascii_rom/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.874     2.050    vga_ctrl_top/my_ascii_rom/CLK
    RAMB18_X2Y0          RAMB18E1                                     r  vga_ctrl_top/my_ascii_rom/addr_reg_reg/CLKARDCLK
                         clock pessimism             -0.482     1.568    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.330     1.898    vga_ctrl_top/my_ascii_rom/addr_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vga_ctrl_top/my_vga_sync/p_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.148ns (29.037%)  route 0.362ns (70.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.564     1.491    vga_ctrl_top/my_vga_sync/CLK
    SLICE_X30Y0          FDRE                                         r  vga_ctrl_top/my_vga_sync/p_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.148     1.639 r  vga_ctrl_top/my_vga_sync/p_x_reg_reg[8]/Q
                         net (fo=10, routed)          0.362     2.000    vga_ctrl_top/uart/rx_fifo/fifo_memory/ADDRBWRADDR[5]
    RAMB36_X2Y1          RAMB36E1                                     r  vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.874     2.050    vga_ctrl_top/uart/rx_fifo/fifo_memory/CLK
    RAMB36_X2Y1          RAMB36E1                                     r  vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/CLKBWRCLK
                         clock pessimism             -0.482     1.568    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.330     1.898    vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vga_ctrl_top/uart/Uart_reciever/b_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.128ns (27.609%)  route 0.336ns (72.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.590     1.517    vga_ctrl_top/uart/Uart_reciever/CLK
    SLICE_X36Y6          FDRE                                         r  vga_ctrl_top/uart/Uart_reciever/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  vga_ctrl_top/uart/Uart_reciever/b_reg_reg[5]/Q
                         net (fo=2, routed)           0.336     1.980    vga_ctrl_top/uart/rx_fifo/fifo_memory/Q[5]
    RAMB36_X2Y1          RAMB36E1                                     r  vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.873     2.049    vga_ctrl_top/uart/rx_fifo/fifo_memory/CLK
    RAMB36_X2Y1          RAMB36E1                                     r  vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/CLKARDCLK
                         clock pessimism             -0.482     1.567    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.270     1.837    vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 vga_ctrl_top/my_vga_sync/p_x_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.164ns (27.097%)  route 0.441ns (72.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.564     1.491    vga_ctrl_top/my_vga_sync/CLK
    SLICE_X30Y0          FDRE                                         r  vga_ctrl_top/my_vga_sync/p_x_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  vga_ctrl_top/my_vga_sync/p_x_reg_reg[7]/Q
                         net (fo=11, routed)          0.441     2.096    vga_ctrl_top/uart/rx_fifo/fifo_memory/ADDRBWRADDR[4]
    RAMB36_X2Y1          RAMB36E1                                     r  vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.874     2.050    vga_ctrl_top/uart/rx_fifo/fifo_memory/CLK
    RAMB36_X2Y1          RAMB36E1                                     r  vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/CLKBWRCLK
                         clock pessimism             -0.482     1.568    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.383     1.951    vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vga_ctrl_top/uart/rx_fifo/fifo_inst/addr_w_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.164ns (26.110%)  route 0.464ns (73.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.564     1.491    vga_ctrl_top/uart/rx_fifo/fifo_inst/CLK
    SLICE_X32Y1          FDRE                                         r  vga_ctrl_top/uart/rx_fifo/fifo_inst/addr_w_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  vga_ctrl_top/uart/rx_fifo/fifo_inst/addr_w_buff_reg[6]/Q
                         net (fo=5, routed)           0.464     2.119    vga_ctrl_top/uart/rx_fifo/fifo_memory/addr_w_buff_reg[11][6]
    RAMB36_X2Y1          RAMB36E1                                     r  vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.873     2.049    vga_ctrl_top/uart/rx_fifo/fifo_memory/CLK
    RAMB36_X2Y1          RAMB36E1                                     r  vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/CLKARDCLK
                         clock pessimism             -0.482     1.567    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.383     1.950    vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vga_ctrl_top/my_vga_sync/p_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.164ns (26.013%)  route 0.466ns (73.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.563     1.490    vga_ctrl_top/my_vga_sync/CLK
    SLICE_X30Y3          FDRE                                         r  vga_ctrl_top/my_vga_sync/p_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y3          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  vga_ctrl_top/my_vga_sync/p_y_reg_reg[6]/Q
                         net (fo=12, routed)          0.466     2.120    vga_ctrl_top/uart/rx_fifo/fifo_memory/ADDRBWRADDR[9]
    RAMB36_X2Y1          RAMB36E1                                     r  vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.874     2.050    vga_ctrl_top/uart/rx_fifo/fifo_memory/CLK
    RAMB36_X2Y1          RAMB36E1                                     r  vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/CLKBWRCLK
                         clock pessimism             -0.482     1.568    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.383     1.951    vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga_ctrl_top/uart/Uart_reciever/b_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.128ns (24.992%)  route 0.384ns (75.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.590     1.517    vga_ctrl_top/uart/Uart_reciever/CLK
    SLICE_X36Y6          FDRE                                         r  vga_ctrl_top/uart/Uart_reciever/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  vga_ctrl_top/uart/Uart_reciever/b_reg_reg[4]/Q
                         net (fo=2, routed)           0.384     2.029    vga_ctrl_top/uart/rx_fifo/fifo_memory/Q[4]
    RAMB36_X2Y1          RAMB36E1                                     r  vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.873     2.049    vga_ctrl_top/uart/rx_fifo/fifo_memory/CLK
    RAMB36_X2Y1          RAMB36E1                                     r  vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/CLKARDCLK
                         clock pessimism             -0.482     1.567    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.269     1.836    vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga_ctrl_top/uart/rx_fifo/fifo_inst/addr_w_buff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.164ns (25.896%)  route 0.469ns (74.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.563     1.490    vga_ctrl_top/uart/rx_fifo/fifo_inst/CLK
    SLICE_X34Y4          FDRE                                         r  vga_ctrl_top/uart/rx_fifo/fifo_inst/addr_w_buff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  vga_ctrl_top/uart/rx_fifo/fifo_inst/addr_w_buff_reg[9]/Q
                         net (fo=5, routed)           0.469     2.123    vga_ctrl_top/uart/rx_fifo/fifo_memory/addr_w_buff_reg[11][9]
    RAMB36_X2Y1          RAMB36E1                                     r  vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.873     2.049    vga_ctrl_top/uart/rx_fifo/fifo_memory/CLK
    RAMB36_X2Y1          RAMB36E1                                     r  vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/CLKARDCLK
                         clock pessimism             -0.502     1.547    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.383     1.930    vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga_ctrl_top/my_vga_sync/p_x_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.854%)  route 0.496ns (75.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.564     1.491    vga_ctrl_top/my_vga_sync/CLK
    SLICE_X30Y2          FDRE                                         r  vga_ctrl_top/my_vga_sync/p_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  vga_ctrl_top/my_vga_sync/p_x_reg_reg[9]/Q
                         net (fo=9, routed)           0.496     2.151    vga_ctrl_top/uart/rx_fifo/fifo_memory/ADDRBWRADDR[6]
    RAMB36_X2Y1          RAMB36E1                                     r  vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.874     2.050    vga_ctrl_top/uart/rx_fifo/fifo_memory/CLK
    RAMB36_X2Y1          RAMB36E1                                     r  vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/CLKBWRCLK
                         clock pessimism             -0.482     1.568    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.383     1.951    vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 left_pb/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            left_pb/q_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.905%)  route 0.179ns (49.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.590     1.517    left_pb/CLK
    SLICE_X39Y3          FDCE                                         r  left_pb/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  left_pb/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=25, routed)          0.179     1.837    left_pb/state_reg[1]
    SLICE_X42Y3          LUT4 (Prop_lut4_I3_O)        0.045     1.882 r  left_pb/q_reg[16]_i_1__2/O
                         net (fo=1, routed)           0.000     1.882    left_pb/q_reg[16]_i_1__2_n_0
    SLICE_X42Y3          FDCE                                         r  left_pb/q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_IBUF_BUFG_inst/O
                         net (fo=203, routed)         0.861     2.037    left_pb/CLK
    SLICE_X42Y3          FDCE                                         r  left_pb/q_reg_reg[16]/C
                         clock pessimism             -0.482     1.555    
    SLICE_X42Y3          FDCE (Hold_fdce_C_D)         0.121     1.676    left_pb/q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y1    vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y0    vga_ctrl_top/my_ascii_rom/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1    vga_ctrl_top/uart/rx_fifo/fifo_memory/reg_mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y5    down_pb/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X32Y5    down_pb/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X39Y3    left_pb/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X39Y3    left_pb/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X41Y6    up_pb/q_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X41Y7    up_pb/q_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y3    left_pb/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y3    left_pb/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y6    up_pb/q_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y7    up_pb/q_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y7    up_pb/q_reg_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y7    up_pb/q_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y7    up_pb/q_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y8    up_pb/q_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y4    vga_ctrl_top/cursor_inst/cur_y_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y4    vga_ctrl_top/cursor_inst/cur_y_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y3    left_pb/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X39Y3    left_pb/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y7    up_pb/q_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y7    up_pb/q_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y7    up_pb/q_reg_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y7    up_pb/q_reg_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y8    up_pb/q_reg_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y1    vga_ctrl_top/cursor_inst/cur_x_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y1    vga_ctrl_top/cursor_inst/cur_x_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y1    vga_ctrl_top/cursor_inst/cur_x_reg_reg[3]/C



