724 0.0 0.4 2:05.06
724 11.1 0.4 2:05.13
724 10.5 0.4 2:05.21
724 5.3 0.4 2:05.27
724 5.6 0.4 2:05.34
724 11.1 0.4 2:05.43
724 8.3 0.4 2:05.52
KiB used, 413152 buff/cache
724 0.0 0.4 2:05.66
7249 44.4 0.2 0:00.08
724 11.1 0.4 2:05.80
724 0.0 0.4 2:05.89
724 3.8 0.4 2:05.95
724 11.1 0.4 2:06.03
724 5.6 0.4 2:06.10
724 5.6 0.4 2:06.17
724 10.5 0.4 2:06.25
724 11.1 0.4 2:06.33
724 11.1 0.4 2:06.39
724 16.7 0.4 2:06.48
724 11.1 0.4 2:06.55
724 5.0 0.4 2:06.63
724 0.0 0.4 2:06.68
724 11.1 0.4 2:06.76
724 11.1 0.4 2:06.84
724 11.1 0.4 2:06.92
724 5.3 0.4 2:06.99
724 3.8 0.4 2:07.07
724 11.1 0.4 2:07.14
724 5.6 0.4 2:07.21
724 11.1 0.4 2:07.29
724 10.5 0.4 2:07.38
724 4.3 0.4 2:07.46
724 5.6 0.4 2:07.52
724 11.8 0.4 2:07.60
724 5.6 0.4 2:07.68
724 11.1 0.4 2:07.75
724 11.1 0.4 2:07.83
724 5.6 0.4 2:07.90
724 5.6 0.4 2:07.98
724 0.0 0.4 2:08.04
724 11.1 0.4 2:08.12
724 10.0 0.4 2:08.21
724 5.6 0.4 2:08.27
724 10.5 0.4 2:08.34
KiB 1522724 avail Mem
724 14.3 0.4 2:08.50
724 5.6 0.4 2:08.57
724 11.1 0.4 2:08.65
724 16.7 0.4 2:08.74
724 10.5 0.4 2:08.82
724 5.3 0.4 2:08.89
724 10.5 0.4 2:08.96
724 11.8 0.4 2:09.05
724 5.3 0.4 2:09.12
724 4.3 0.4 2:09.21
724 0.0 0.4 2:09.27
724 10.5 0.4 2:09.35
724 5.6 0.4 2:09.43
724 5.6 0.4 2:09.50
724 22.2 0.4 2:09.60
724 5.6 0.4 2:09.67
724 11.1 0.4 2:09.75
724 5.6 0.4 2:09.82
724 10.5 0.4 2:09.91
724 5.3 0.4 2:09.98
724 4.5 0.4 2:10.07
724 11.1 0.4 2:10.14
724 11.1 0.4 2:10.22
724 10.5 0.4 2:10.30
724 16.7 0.4 2:10.38
724 10.5 0.4 2:10.45
724 10.5 0.4 2:10.53
724 11.8 0.4 2:10.60
724 5.6 0.4 2:10.67
724 5.3 0.4 2:10.74
724 16.7 0.4 2:10.83
724 0.0 0.4 2:10.87
724 0.0 0.4 2:10.87
724 0.0 0.4 2:10.87
724 0.0 0.4 2:10.87
724 0.0 0.4 2:10.87
724 0.0 0.4 2:10.87
724 0.0 0.4 2:10.87
724 0.0 0.4 2:10.87
724 0.0 0.4 2:10.87
