# Lab4-1 & Lab4-2

<!-- !!! danger "æœ¬å®éªŒå¹¶æœª releaseï¼Œå†…å®¹éšæ—¶éƒ½ä¼šå˜åŒ–ã€‚ä¸ªäººæ°´å¹³æœ‰é™ï¼Œå¦‚æ‚¨å‘ç°æ–‡æ¡£ä¸­çš„ç–æ¼æ¬¢è¿ Issueï¼" -->

!!! warning "ä½ å¯ä»¥ä½¿ç”¨ git æ¥è®°å½•å®éªŒè¿‡ç¨‹ï¼Œåˆ›å»ºæ–°çš„åˆ†æ”¯å®Œæˆæœ¬èŠ‚ï¼Œå¯ä»¥å‚è€ƒ [git åŸºç¡€](../Other/about_git.md)å°èŠ‚ã€‚"

æœ¬å®éªŒéœ€è¦å®Œæˆå¤§éƒ¨åˆ†æŒ‡ä»¤ï¼Œåœ¨ä¸¤èŠ‚å®éªŒä¸­åˆ†åˆ«å®Œæˆ**æ•°æ®é€šè·¯**å’Œ**æ§åˆ¶å™¨**çš„è®¾è®¡ï¼Œä»è€Œå¾—åˆ°è‡ªå·±è®¾è®¡å®ç°çš„ SCPUã€‚

## æ¨¡å—å®ç°

!!! tip "åœ¨æœ¬èŠ‚å®éªŒä¸­ï¼Œä½ éœ€è¦å®ç°ä»¥ä¸‹æŒ‡ä»¤ï¼š"

    * R-Type: add, sub, and, or, xor, slt, srl
    * I-Type: addi, andi, ori, xori, slti, srli, lw
    * S-Type: sw
    * B-Type: beq
    * J-Type: jal

å…¶ä»–æŒ‡ä»¤å°†åœ¨ Lab4-3 æŒ‡ä»¤æ‹“å±•ä¸ Lab4-4 ä¸­æ–­å¤„ç†ä¸¤å°èŠ‚å®ç°ã€‚å¦‚æœä¸æ¸…æ¥šä»¥ä¸ŠæŒ‡ä»¤çš„æŒ‡ä»¤æ ¼å¼ä¸å«ä¹‰ï¼Œè¯·æŸ¥çœ‹ RISC-V æ‰‹å†Œã€‚

!!! warning "åœ¨è®¾è®¡æœ¬æ¬¡å®éªŒä¹‹å‰ï¼Œè¯·æ£€æŸ¥ä½ æ˜¯å¦å®Œæˆäº†ä¹‹å‰å®éªŒè¦æ±‚çš„ä¿®æ”¹"

    * RegFile æœ‰32ä¸ªå¯„å­˜å™¨å€¼è¯»å£ï¼Œå¹¶åœ¨æœ¬æ¬¡å®éªŒä¸­æ¥åˆ° SCPU çš„è¾“å‡ºå£ã€‚
    * VGA æ¨¡å—æ‹“å±•äº†32ä¸ªå¯„å­˜å™¨å€¼çš„å…¥å£ï¼Œå¹¶ä¿®æ”¹ VGA å†…éƒ¨ä½¿è¿™äº›å€¼å¯ä»¥æ˜¾ç¤ºåœ¨å±å¹•ä¸Šã€‚

    è¿™äº›ä¿®æ”¹å°†æ–¹ä¾¿ä½ åœ¨æ¿ä¸Š debug æ—¶æŸ¥çœ‹å¯„å­˜å™¨å€¼çš„å˜åŒ–ã€‚


åœ¨åˆ†åˆ«å®Œæˆ DataPath å’Œ CtrlUnit ä¸¤éƒ¨åˆ†åï¼Œå°† Lab4-0 ä¸­çš„ IP Core æ›¿æ¢ï¼Œ**å¾—åˆ°è‡ªè¡Œå®ç°çš„ SCPU**ã€‚

### ç«‹å³æ•°ç”Ÿæˆå™¨

è¯·ä¿è¯æ¨¡å—åä¸ç«¯å£åå’Œä»¥ä¸‹ä»£ç å®Œå…¨ç›¸åŒï¼ˆè™½ç„¶æ··ç”¨ä¸‹åˆ’çº¿å’Œé©¼å³°å‘½åå¾ˆè®©äººæŠ“ç‹‚ï¼Œä½† slides ä¸Šè¾¹ç»™çš„å¦‚æ­¤ä¸”å¤§éƒ¨åˆ†åŒå­¦ä¸ä¹‹ç›¸åŒï¼Œå°±æŒ‰ç…§è¿™ç§å‘½åå§ğŸ’¦ï¼‰
```verilog title="ImmGen.v"
module ImmGen(
  input [1:0]   ImmSel,
  input [31:0]  inst_field,
  output[31:0]  Imm_out
);
```

è¯·ä¿è¯ `ImmSel` çš„æ„ä¹‰ä¸ä¸‹åŒï¼ˆå‚è€ƒé™„ä»¶ `Lab4_header.vh`ï¼‰

```verilog
/* ImmSel signals */
// NOTE: You may add terms in Lab4-3 to implement more inst.
`define IMM_SEL_WIDTH 2

`define IMM_SEL_I   `IMM_SEL_WIDTH'd0
`define IMM_SEL_S   `IMM_SEL_WIDTH'd1
`define IMM_SEL_B   `IMM_SEL_WIDTH'd2
`define IMM_SEL_J   `IMM_SEL_WIDTH'd3
/*-----------------------------------*/
```

### SCPU_ctrl

è¯·ä¿è¯æ¨¡å—åä¸ç«¯å£åå’Œä»¥ä¸‹ä»£ç å®Œå…¨ç›¸åŒ

```verilog title="SCPU_ctrl.v"
module SCPU_ctrl(
  input [4:0]       OPcode,
  input [2:0]       Fun3,
  input             Fun7,
  input             MIO_ready,
  output reg [1:0]  ImmSel,
  output reg        ALUSrc_B,
  output reg [1:0]  MemtoReg,
  output reg        Jump,
  output reg        Branch,
  output reg        RegWrite,
  output reg        MemRW,
  output reg [3:0]  ALU_Control,
  output reg        CPU_MIO
);

endmodule
```

è¯·ä¿è¯ `MemtoReg` çš„æ„ä¹‰ä¸ä¸‹åŒï¼ˆå‚è€ƒé™„ä»¶ `Lab4_header.vh`ï¼‰
```verilog
/* Mem2Reg signals */
// NOTE: You may add terms in Lab4-3 to implement more inst.
`define MEM2REG_WIDTH 2

`define MEM2REG_ALU         `MEM2REG_WIDTH'd0
`define MEM2REG_MEM         `MEM2REG_WIDTH'd1
`define MEM2REG_PC_PLUS     `MEM2REG_WIDTH'd2
/*-----------------------------------*/
```

## ä»¿çœŸæµ‹è¯•

!!! tip "å…³äºç«‹å³æ•°ç”Ÿæˆå™¨çš„ä»¿çœŸæµ‹è¯•"
    
    ä½ çš„ä»£ç å°†åœ¨åŠ©æ•™æœ¬åœ°è¿›è¡ŒéªŒè¯ï¼Œä½¿ç”¨çš„ä»¿çœŸæ¿€åŠ±æ–‡ä»¶ä¸º [ImmGen_tb.v](./attachment/ImmGen_tb.v)ï¼Œä½ å¯ä»¥è‡ªè¡Œè¿›è¡ŒéªŒè¯ï¼Œä»¥å…æœ‰é”™è¯¯äº§ç”Ÿæ‰£åˆ†ã€‚æ­£ç¡®çš„å‚è€ƒæ³¢å½¢å¯ä»¥æŸ¥çœ‹[æ ‡å‡†æ³¢å½¢æ–‡ä»¶](./attachment/ImmGen.vcd)ã€‚

    ä¸ºäº†æ–¹ä¾¿è‡ªè¡Œæ£€æŸ¥ï¼Œä½ å¯ä»¥åœ¨ [test.s](./attachment/test.s) ç¼–å†™æ›´å¤šçš„ä»¿çœŸä»£ç ï¼Œé€šè¿‡ [Venus](https://venus.cs61c.org/) å¹³å°è·å¾—åå…­è¿›åˆ¶æ–‡ä»¶å¹¶æ›´åä¸º `console.out`ï¼Œä½¿ç”¨ [ImmGen_tb_gen.py](./attachment/ImmGen_tb_gen.py) è·å¾—è¦å¡«å†™è¿›ä»¿çœŸæ¿€åŠ±æ–‡ä»¶çš„ä»£ç ã€‚è¿™ä¸€æ®µ Python ä»£ç éå¸¸ç®€å•ï¼Œè¯·è‡ªè¡ŒæŸ¥çœ‹æ–‡ä»¶å‘½åä¸å«ä¹‰ã€‚å½“ç„¶ï¼Œä½ ä¹Ÿå¯ä»¥ä½¿ç”¨å…¶ä»–æ–¹å¼è·å¾—æµ‹è¯•ä»£ç ï¼Œè¿™é‡Œä»…ä½œç¤ºä¾‹ï¼Œä»¥åä¸å†æä¾›ç±»ä¼¼æ–‡ä»¶ã€‚

`SCPU_ctrl` æ¨¡å—ä¹Ÿå°†é‡‡å–ç±»ä¼¼çš„ä»¿çœŸæµ‹è¯•ï¼ŒåŠ©æ•™å°†ä½¿ç”¨ [SCPU_ctrl_tb.v](./attachment/SCPU_ctrl_tb.v) å¯¹ä½ çš„æ¨¡å—è¿›è¡Œæµ‹è¯•ï¼Œå¯ä»¥ä½¿ç”¨è¯¥æ–‡ä»¶è‡ªè¡Œæµ‹è¯•ï¼Œä»¥å…æœ‰é”™è¯¯äº§ç”Ÿæ‰£åˆ†ã€‚

### SCPU

ä¸ºäº†æ–¹ä¾¿æµ‹è¯•ï¼Œæˆ‘ä»¬éœ€è¦æ­å»ºä¸€ä¸ªç®€å•çš„ä»…åŒ…å« SCPU ä»¥åŠ Mem(IMem & DMem) çš„æµ‹è¯•å¹³å°ã€‚

ä½ å¯ä»¥ç›´æ¥ä½¿ç”¨ä»¥ä¸‹ä»£ç ï¼Œå¦‚æœä½ çš„ç«¯å£åä¸ä¹‹ä¸åŒè¯·è‡ªè¡Œä¿®æ”¹ã€‚

=== "testbench"

    ```verilog
    module testbench(
        input clk,
        input rst
    );

        /* SCPU ä¸­æ¥å‡º */
        wire [31:0] Addr_out;
        wire [31:0] Data_out;       
        wire        CPU_MIO;
        wire        MemRW;
        wire [31:0] PC_out;
        /* RAM æ¥å‡º */
        wire [31:0] douta;
        /* ROM æ¥å‡º */
        wire [31:0] spo;

        SCPU u0(
            .clk(clk),
            .rst(rst),
            .Data_in(douta),
            .MIO_ready(CPU_MIO),
            .inst_in(spo),
            .Addr_out(Addr_out),
            .Data_out(Data_out),
            .CPU_MIO(CPU_MIO),
            .MemRW(MemRW),
            .PC_out(PC_out)
        );

        RAM_B u1(
            .clka(~clk),
            .wea(MemRW),
            .addra(Addr_out[11:2]),
            .dina(Data_out),
            .douta(douta)
        );

        ROM_B u2(
            .a(PC_out[11:2]),
            .spo(spo)
        );

    endmodule
    ```
=== "testbench_tb"

    ```verilog
    module testbench_tb();

        reg clk;
        reg rst;

        testbench m0(.clk(clk), .rst(rst));

        initial begin
            clk = 1'b0;
            rst = 1'b1;
            #5;
            rst = 1'b0;
        end

        always #50 clk = ~clk;

    endmodule
    ```

!!! danger "ä»¥ä¸Šä»£ç å¹¶æœªéªŒè¯ï¼Œå¦‚æœ‰é—®é¢˜è¯·è”ç³»åŠ©æ•™ã€‚"

è¯·è‡ªè¡Œä¹¦å†™æµ‹è¯•ä»£ç ï¼Œç”Ÿæˆ ROM æ ¸ï¼Œå¹¶è¿›è¡Œä»¿çœŸã€‚

## ä¸‹æ¿éªŒè¯

éªŒæ”¶æ—¶ï¼Œä½ éœ€è¦ä½¿ç”¨ä»¥ä¸‹éªŒæ”¶ä»£ç ã€‚ï¼ˆéªŒæ”¶ä»£ç ä¸ºä¸Šå±ŠåŠ©æ•™ [@NonoHh](https://github.com/NonoHh) æ‰€å†™ï¼‰

??? tip "éªŒæ”¶ä»£ç "

    === "test.s"

        ``` linenums="1" 
        jal zero, start # 0
        add zero, zero, zero # 4
        add zero, zero, zero # 8
        add zero, zero, zero # C
        add zero, zero, zero # 10
        add zero, zero, zero # 14
        add zero, zero, zero # 18
        add zero, zero, zero # 1C

        start:
        addi x1, zero, -1 # x1=FFFFFFFF
        xori x3, x1, 1 # x3=FFFFFFFE
        add x3, x3, x3 # x3=FFFFFFFC
        add x3, x3, x3 # x3=FFFFFFF8
        add x3, x3, x3 # x3=FFFFFFF0
        add x3, x3, x3 # x3=FFFFFFE0
        add x3, x3, x3 # x3=FFFFFFC0
        xor x20, x3, x1 # x20=0000003F
        add x3, x3, x3 # x3=FFFFFF80
        add x3, x3, x3 # x3=FFFFFF00
        add x3, x3, x3 # x3=FFFFFE00
        add x3, x3, x3 # x3=FFFFFC00
        add x3, x3, x3 # x3=FFFFF800
        add x3, x3, x3 # x3=FFFFF000
        add x3, x3, x3 # x3=FFFFE000
        add x3, x3, x3 # x3=FFFFC000
        add x3, x3, x3 # x3=FFFF8000
        add x3, x3, x3 # x3=FFFF0000
        add x3, x3, x3 # x3=FFFE0000
        add x3, x3, x3 # x3=FFFC0000
        add x3, x3, x3 # x3=FFF80000
        add x3, x3, x3 # x3=FFF00000
        add x3, x3, x3 # x3=FFE00000
        add x3, x3, x3 # x3=FFC00000
        add x3, x3, x3 # x3=FF800000
        add x3, x3, x3 # x3=FF000000
        add x3, x3, x3 # x3=FE000000
        add x3, x3, x3 # x3=FC000000
        add x6, x3, x3 # x6=F8000000
        add x3, x6, x6 # x3=F0000000
        add x4, x3, x3 # x4=E0000000
        add x13, x4, x4 # x13=C0000000
        add x8, x13, x13 # x8=80000000
        ori x26, zero, 1 # x26=00000001
        andi x26, x26, 0xff
        srl x27, x8, x26

        loop:
        slt x2, x1, zero # x2=00000001 é’ˆå¯¹ALU32ä½æœ‰ç¬¦å·æ•°å‡
        slti x2, x1, 0 # x2=00000001 é’ˆå¯¹ALU32ä½æœ‰ç¬¦å·æ•°å‡
        add x14, x2, x2
        add x14, x14, x14 # x14=4
        sub x19, x14, x14 # x19=0
        srli x19, x19, 1
        addi x10, x19, -1
        or x10, x10, zero
        add x10, x10, x10 # x10=FFFFFFFE

        loop1:
        sw x6, 0x4(x3) # è®¡æ•°å™¨ç«¯å£: F0000004, é€è®¡æ•°å¸¸æ•°x6=F8000000
        lw x5, 0x0(x3) # è¯»GPIOç«¯å£F0000000çŠ¶æ€: {counter0_out,counter1_out,counter2_out,led_out[12:0], SW}
        add x5, x5, x5 # å·¦ç§»
        add x5, x5, x5 # å·¦ç§»2ä½å°†SWä¸LEDå¯¹é½, åŒæ—¶D1D0ç½®00, é€‰æ‹©è®¡æ•°å™¨é€šé“0
        sw x5, 0x0(x3) # x5è¾“å‡ºåˆ°GPIOç«¯å£F0000000, è®¾ç½®è®¡æ•°å™¨é€šé“counter_set=00ç«¯å£
        add x9, x9, x2 # x9=x9+1
        sw x9, 0x0(x4) # x9é€x4=E0000000ä¸ƒæ®µç ç«¯å£
        lw x13, 0x14(zero) # å–å­˜å‚¨å™¨20å•å…ƒé¢„å­˜æ•°æ®è‡³x13, ç¨‹åºè®¡æ•°å»¶æ—¶å¸¸æ•°

        loop2:
        lw x5, 0x0(x3) # è¯»GPIOç«¯å£F0000000çŠ¶æ€: {out0, out1, out2, D28-D20, LED7
        add x5, x5, x5
        add x5, x5, x5 # å·¦ç§»2ä½å°†SWä¸LEDå¯¹é½, åŒæ—¶D1D0ç½®00, é€‰æ‹©è®¡æ•°å™¨é€šé“0
        sw x5, 0x0(x3) # x5è¾“å‡ºåˆ°GPIOç«¯å£F0000000, è®¡æ•°å™¨é€šé“counter_set=00ç«¯å£ä¸å˜
        lw x5, 0x0(x3) # å†è¯»GPIOç«¯å£F0000000çŠ¶æ€
        and x11, x5, x8 # å–æœ€é«˜ä½=out0, å±è”½å…¶ä½™ä½é€x11
        add x13, x13, x2 # ç¨‹åºè®¡æ•°å»¶æ—¶
        beq x13, zero, C_init # ç¨‹åºè®¡æ•°x13=0, è½¬è®¡æ•°å™¨åˆå§‹åŒ–, ä¿®æ”¹7æ®µç æ˜¾ç¤º: C_init

        l_next: # åˆ¤æ–­7æ®µç æ˜¾ç¤ºæ¨¡å¼ï¼šSW[4: 3]æ§åˆ¶
        lw x5, 0x0(x3) # å†è¯»GPIOç«¯å£F0000000å¼€å…³SWçŠ¶æ€
        add x18, x14, x14 # x14=4, x18=00000008
        add x22, x18, x18 # x22=00000010
        add x18, x18, x22 # x18=00000018(00011000)
        and x11, x5, x18 # å–SW[4: 3]
        beq x11, zero, L20 # SW[4: 3]=00, 7æ®µæ˜¾ç¤º"ç‚¹"å¾ªç¯ç§»ä½ï¼šL20, SW0=0
        beq x11, x18, L21 # SW[4: 3]=11, æ˜¾ç¤ºä¸ƒæ®µå›¾å½¢, L21, SW0=0
        add x18, x14, x14 # x18=8
        beq x11, x18, L22 # SW[4: 3]=01, ä¸ƒæ®µæ˜¾ç¤ºé¢„ç½®æ•°å­—, L22, SW0=1
        sw x9, 0x0(x4) # SW[4: 3]=10, æ˜¾ç¤ºx9, SW0=1
        jal zero, loop2

        L20:
        beq x10, x1, L4 # x10=ffffffff, è½¬ç§»L4
        jal zero, L3

        L4:
        addi x10, zero, -1 # x10=ffffffff
        add x10, x10, x10 # x10=fffffffe

        L3:
        sw x10, 0x0(x4) # SW[4: 3]=00, 7æ®µæ˜¾ç¤ºç‚¹ç§»ä½åæ˜¾ç¤º
        jal zero, loop2

        L21:
        lw x9, 0x60(x17) # SW[4: 3]=11, ä»å†…å­˜å–é¢„å­˜ä¸ƒæ®µå›¾å½¢
        sw x9, 0x0(x4) # SW[4: 3]=11, æ˜¾ç¤ºä¸ƒæ®µå›¾å½¢
        jal zero, loop2

        L22:
        lw x9, 0x20(x17) # SW[4: 3]=01, ä»å†…å­˜å–é¢„å­˜æ•°å­—
        sw x9, 0x0(x4) # SW[4: 3]=01, ä¸ƒæ®µæ˜¾ç¤ºé¢„ç½®æ•°å­—
        jal zero, loop2

        C_init:
        lw x13, 0x14(zero) # å–ç¨‹åºè®¡æ•°å»¶æ—¶åˆå§‹åŒ–å¸¸æ•°
        add x10, x10, x10 # x10=fffffffc, 7æ®µå›¾å½¢ç‚¹å·¦ç§»121 or x10, x10, x2 # x10æœ«ä½ç½®1, å¯¹åº”å³ä¸Šè§’ä¸æ˜¾ç¤º
        add x17, x17, x14 # x17=00000004, LEDå›¾å½¢è®¿å­˜åœ°å€+4
        and x17, x17, x20 # x17=000000XX, å±è”½åœ°å€é«˜ä½, åªå–6ä½
        add x9, x9, x2 # x9+1
        beq x9, x1, L6 # è‹¥x9=ffffffff, é‡ç½®x9=5
        jal zero, L7

        L6:
        add x9, zero, x14 # x9=4
        add x9, x9, x2 # é‡ç½®x9=5

        L7:
        lw x5, 0x0(x3) # è¯»GPIOç«¯å£F0000000çŠ¶æ€
        add x11, x5, x5
        add x11, x11, x11 # å·¦ç§»2ä½å°†SWä¸LEDå¯¹é½, åŒæ—¶D1D0ç½®00, é€‰æ‹©è®¡æ•°å™¨é€šé“0
        sw x11, 0x0(x3) # x5è¾“å‡ºåˆ°GPIOç«¯å£F0000000, è®¡æ•°å™¨é€šé“counter_set=00ç«¯å£ä¸å˜
        sw x6, 0x4(x3) # è®¡æ•°å™¨ç«¯å£: F0000004, é€è®¡æ•°å¸¸æ•°x6=F8000000
        jal zero, l_next
        ```
    === "IMem.coe"

        ```
        memory_initialization_radix=16;
        memory_initialization_vector=
        0200006F, 00000033, 00000033, 00000033, 00000033,
        00000033, 00000033, 00000033, FFF00093, 0010C193,
        003181B3, 003181B3, 003181B3, 003181B3, 003181B3,
        0011CA33, 003181B3, 003181B3, 003181B3, 003181B3,
        003181B3, 003181B3, 003181B3, 003181B3, 003181B3,
        003181B3, 003181B3, 003181B3, 003181B3, 003181B3,
        003181B3, 003181B3, 003181B3, 003181B3, 003181B3,
        003181B3, 00318333, 006301B3, 00318233, 004206B3,
        00D68433, 00106D13, 0FFD7D13, 01A45DB3, 0000A133,
        0000A113, 00210733, 00E70733, 40E709B3, 0019D993,
        FFF98513, 00056533, 00A50533, 0061A223, 0001A283,
        005282B3, 005282B3, 0051A023, 002484B3, 00922023,
        01402683, 0001A283, 005282B3, 005282B3, 0051A023,
        0001A283, 0082F5B3, 002686B3, 06068063, 0001A283,
        00E70933, 01290B33, 01690933, 0122F5B3, 00058C63,
        03258663, 00E70933, 03258863, 00922023, FB9FF06F,
        00150463, 00C0006F, FFF00513, 00A50533, 00A22023,
        FA1FF06F, 0608A483, 00922023, F95FF06F, 0208A483,
        00922023, F89FF06F, 01402683, 00A50533, 00E888B3,
        0148F8B3, 002484B3, 00148463, 00C0006F, 00E004B3,
        002484B3, 0001A283, 005285B3, 00B585B3, 00B1A023,
        0061A223, F6DFF06F;
        ```

    === "DMem.coe"
        ```
        memory_initialization_radix=16;
        memory_initialization_vector=
        f0000000, 000002AB, 80000000, 0000003F, 00000001, FFF70000, 0000FFFF, 80000000, 00000000, 11111111, 
        22222222, 33333333, 44444444, 55555555, 66666666, 77777777, 88888888, 99999999, aaaaaaaa, bbbbbbbb, 
        cccccccc, dddddddd, eeeeeeee, ffffffff, 557EF7E0, D7BDFBD9, D7DBFDB9, DFCFFCFB, DFCFBFFF, F7F3DFFF,
        FFFFDF3D, FFFF9DB9, FFFFBCFB, DFCFFCFB, DFCFBFFF, D7DB9FFF, D7DBFDB9, D7BDFBD9, FFFF07E0, 007E0FFF,
        03bdf020, 03def820, 08002300;
        ```

ä½ éœ€è¦ä¿®æ”¹ `DMem.coe` ä¸­çš„ `00000000, 11111111, 22222222..., ffffffff` éƒ¨åˆ†ï¼Œå°†å®ƒä¿®æ”¹ä¸ºä½ çš„å­¦å·(å¦‚ 3210101145)ä¸æ—¥æœŸ(å¦‚ 230313)ã€‚ä¿®æ”¹åï¼Œè¿™ä¸€æ®µåº”ä¸ºï¼š

```
...
33333333, 22222222, 11111111, 00000000, 11111111, 00000000, 11111111, 
11111111, 44444444, 55555555, 22222222, 33333333, 00000000, 33333333,
11111111, 33333333
...
```

ä½¿ç”¨éªŒæ”¶ä»£ç çš„é¢„æœŸè¡¨ç°ï¼š

* Graphics æ¨¡å¼ä¸‹
    * `SW[4:3] = 00`
        * é‡å¯åï¼Œä¸ƒæ®µæ•°ç ç®¡ä¾æ¬¡äº®èµ·ã€‚
        * åªåœ¨é‡å¯åäº®ä¸€æ¬¡ï¼Œä¹‹åä¸å˜ã€‚
    * `SW[4:3] = 11`
        * å˜åŒ–çš„çŸ©å½¢
* Number æ¨¡å¼ä¸‹
    * `SW[4:3] = 01`
        * æ˜¾ç¤ºä½ çš„å­¦å·ä¸æ—¥æœŸ
    * `SW[4:3] = 10`
        * æ•°å­—è‡ªå¢

å¦‚æœåœ¨æŸæ¨¡å¼ä¸‹ä½ çš„è¡¨ç°ä¸é¢„æœŸä¸ç¬¦ï¼Œè¯·æŸ¥çœ‹è¯¥æ¨¡å¼å¯¹åº”ä»£ç ï¼Œç¼©å°æ£€æŸ¥èŒƒå›´ã€‚

**å¦‚æœä½ çš„ä¸‹æ¿ç°è±¡å¹¶ä¸ç¬¦åˆé¢„æœŸ**ï¼š

* å››ç§ç°è±¡å®Œå…¨æ²¡æœ‰ï¼Œå…¨éƒ¨ä¹±ç ï¼Œæ•°ç ç®¡æ˜¾ç¤º 55AAã€‚CPU å®ç°æœ‰ä¸¥é‡é”™è¯¯ï¼Œä½¿ç”¨ testbench ä¸è‡ªå·±çš„æµ‹è¯•ä»£ç è¿›è¡Œä»¿çœŸæµ‹è¯•ï¼Œè°ƒæ•´åˆ°æŒ‡ä»¤æµ‹è¯•æ— è¯¯å†ä¸‹æ¿ã€‚
* LED ç¯å’Œå¼€å…³ä¸åŒæ­¥ã€‚è€ƒè™‘ `lw, sw, shift` ç­‰æŒ‡ä»¤æ˜¯å¦æ­£ç¡®ã€‚
* å¼€æœºç°è±¡æœ‰ï¼Œä½†æ˜¯å¡ä½ä¸åŠ¨ã€‚è€ƒè™‘ `slt` æŒ‡ä»¤æ˜¯å¦æ­£ç¡®ã€‚
* å¼€æœºç°è±¡å’Œè‡ªå¢æœ‰ï¼Œå­¦å·å’ŒçŸ©å½¢åŠ¨ç”»æ²¡æœ‰ã€‚è€ƒè™‘ RAM å†…å®¹æ˜¯å¦æ­£ç¡®è½½å…¥ã€‚
* ä»…çŸ©å½¢åŠ¨ç”»ä¸æ­£ç¡®ã€‚è€ƒè™‘ `jalr` æŒ‡ä»¤æ˜¯å¦æ­£ç¡®ã€‚