

================================================================
== Vitis HLS Report for 'kernel_nlp'
================================================================
* Date:           Tue Dec 17 08:56:40 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.535 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+-----------+-----------+-----------+----------+-----------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |       Interval       | Pipeline|
    |    min   |    max    |    min    |    max    |    min   |    max    |   Type  |
    +----------+-----------+-----------+-----------+----------+-----------+---------+
    |  11847447|  246279447|  47.390 ms|  0.985 sec|  11847448|  246279448|       no|
    +----------+-----------+-----------+-----------+----------+-----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-------+---------+---------+
        |                                                                    |                                                         |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                              Instance                              |                          Module                         |   min   |   max   |    min    |    max    |  min  |   max   |   Type  |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-------+---------+---------+
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_fu_501      |kernel_nlp_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2      |    28813|    28813|   0.115 ms|   0.115 ms|  28813|    28813|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_66_4_VITIS_LOOP_67_5_fu_523      |kernel_nlp_Pipeline_VITIS_LOOP_66_4_VITIS_LOOP_67_5      |    24982|    24982|  99.928 us|  99.928 us|  24982|    24982|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_560      |kernel_nlp_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8      |    24982|    24982|  99.928 us|  99.928 us|  24982|    24982|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_101_11_fu_597                    |kernel_nlp_Pipeline_VITIS_LOOP_101_11                    |       39|       39|   0.156 us|   0.156 us|     39|       39|       no|
        |grp_kernel_nlp_Pipeline_VITIS_LOOP_179_12_VITIS_LOOP_180_13_fu_619  |kernel_nlp_Pipeline_VITIS_LOOP_179_12_VITIS_LOOP_180_13  |    49201|  1026001|   0.197 ms|   4.104 ms|  49201|  1026001|       no|
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-------+---------+---------+

        * Loop: 
        +---------------------+----------+-----------+-----------------+-----------+-----------+------+----------+
        |                     |   Latency (cycles)   |    Iteration    |  Initiation Interval  | Trip |          |
        |      Loop Name      |    min   |    max    |     Latency     |  achieved |   target  | Count| Pipelined|
        +---------------------+----------+-----------+-----------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_100_10  |  11818560|  246250560|  49244 ~ 1026044|          -|          -|   240|        no|
        +---------------------+----------+-----------+-----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      116|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       90|    42|    52915|    61488|    0|
|Memory               |      360|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|     5592|    -|
|Register             |        -|     -|      328|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      450|    42|    53243|    67196|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       33|     1|        6|       15|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       11|    ~0|        2|        5|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+-------+-------+-----+
    |                              Instance                              |                          Module                         | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                                                     |control_s_axi                                            |        0|   0|    322|    552|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U452                                  |fmul_32ns_32ns_32_4_max_dsp_1                            |        0|   3|    143|     78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U453                                  |fmul_32ns_32ns_32_4_max_dsp_1                            |        0|   3|    143|     78|    0|
    |gmem2_m_axi_U                                                       |gmem2_m_axi                                              |       30|   0|   3521|   2695|    0|
    |gmem3_m_axi_U                                                       |gmem3_m_axi                                              |       30|   0|   3521|   2695|    0|
    |gmem4_m_axi_U                                                       |gmem4_m_axi                                              |       30|   0|   3521|   2695|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_101_11_fu_597                    |kernel_nlp_Pipeline_VITIS_LOOP_101_11                    |        0|  18|   3724|   1989|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_179_12_VITIS_LOOP_180_13_fu_619  |kernel_nlp_Pipeline_VITIS_LOOP_179_12_VITIS_LOOP_180_13  |        0|  18|  24255|  23975|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_fu_501      |kernel_nlp_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2      |        0|   0|   3855|   6183|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_66_4_VITIS_LOOP_67_5_fu_523      |kernel_nlp_Pipeline_VITIS_LOOP_66_4_VITIS_LOOP_67_5      |        0|   0|   4955|  10274|    0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_560      |kernel_nlp_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8      |        0|   0|   4955|  10274|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                               |                                                         |       90|  42|  52915|  61488|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |         Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v2_8_U   |v2_8_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3840|   32|     1|       122880|
    |v2_9_U   |v2_8_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3840|   32|     1|       122880|
    |v2_10_U  |v2_8_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3840|   32|     1|       122880|
    |v2_11_U  |v2_8_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3840|   32|     1|       122880|
    |v2_12_U  |v2_8_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3840|   32|     1|       122880|
    |v2_13_U  |v2_8_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3840|   32|     1|       122880|
    |v2_14_U  |v2_8_RAM_T2P_BRAM_1R1W  |        8|  0|   0|    0|  3840|   32|     1|       122880|
    |v2_U     |v2_RAM_T2P_BRAM_1R1W    |        8|  0|   0|    0|  3840|   32|     1|       122880|
    |v2_1_U   |v2_RAM_T2P_BRAM_1R1W    |        8|  0|   0|    0|  3840|   32|     1|       122880|
    |v2_2_U   |v2_RAM_T2P_BRAM_1R1W    |        8|  0|   0|    0|  3840|   32|     1|       122880|
    |v2_3_U   |v2_RAM_T2P_BRAM_1R1W    |        8|  0|   0|    0|  3840|   32|     1|       122880|
    |v2_4_U   |v2_RAM_T2P_BRAM_1R1W    |        8|  0|   0|    0|  3840|   32|     1|       122880|
    |v2_5_U   |v2_RAM_T2P_BRAM_1R1W    |        8|  0|   0|    0|  3840|   32|     1|       122880|
    |v2_6_U   |v2_RAM_T2P_BRAM_1R1W    |        8|  0|   0|    0|  3840|   32|     1|       122880|
    |v2_7_U   |v2_RAM_T2P_BRAM_1R1W    |        8|  0|   0|    0|  3840|   32|     1|       122880|
    |v3_U     |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_1_U   |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_2_U   |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_3_U   |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_4_U   |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_5_U   |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_6_U   |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_7_U   |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_8_U   |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_9_U   |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_10_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_11_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_12_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_13_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_14_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_15_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_16_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_17_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_18_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_19_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_20_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_21_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_22_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_23_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_24_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_25_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_26_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_27_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_28_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v3_29_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_U     |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_1_U   |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_2_U   |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_3_U   |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_4_U   |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_5_U   |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_6_U   |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_7_U   |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_8_U   |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_9_U   |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_10_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_11_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_12_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_13_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_14_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_15_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_16_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_17_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_18_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_19_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_20_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_21_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_22_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_23_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_24_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_25_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_26_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_27_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_28_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    |v4_29_U  |v3_RAM_T2P_BRAM_1R1W    |        4|  0|   0|    0|  1600|   32|     1|        51200|
    +---------+------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                        |      360|  0|   0|    0|153600| 2400|    75|      4915200|
    +---------+------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln100_1_fu_785_p2             |         +|   0|  0|  24|          17|           9|
    |add_ln100_2_fu_865_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln100_fu_797_p2               |         +|   0|  0|  15|           8|           1|
    |empty_36_fu_853_p2                |         +|   0|  0|  18|          11|          11|
    |icmp_ln100_1_fu_871_p2            |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln100_fu_791_p2              |      icmp|   0|  0|  15|           8|           6|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state74_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |select_ln100_fu_877_p3            |    select|   0|  0|   8|           1|           8|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 116|          64|          41|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+-----+-----------+-----+-----------+
    |       Name      | LUT | Input Size| Bits| Total Bits|
    +-----------------+-----+-----------+-----+-----------+
    |ap_NS_fsm        |  370|         79|    1|         79|
    |ap_done          |    9|          2|    1|          2|
    |gmem2_ARADDR     |   14|          3|   64|        192|
    |gmem2_ARLEN      |   14|          3|   32|         96|
    |gmem2_ARVALID    |   14|          3|    1|          3|
    |gmem2_RREADY     |    9|          2|    1|          2|
    |gmem2_blk_n_AR   |    9|          2|    1|          2|
    |gmem3_ARADDR     |   14|          3|   64|        192|
    |gmem3_ARLEN      |   14|          3|   32|         96|
    |gmem3_ARVALID    |   14|          3|    1|          3|
    |gmem3_RREADY     |    9|          2|    1|          2|
    |gmem3_blk_n_AR   |    9|          2|    1|          2|
    |gmem4_ARADDR     |   14|          3|   64|        192|
    |gmem4_ARLEN      |   14|          3|   32|         96|
    |gmem4_ARVALID    |   14|          3|    1|          3|
    |gmem4_RREADY     |    9|          2|    1|          2|
    |gmem4_blk_n_AR   |    9|          2|    1|          2|
    |grp_fu_985_ce    |   14|          3|    1|          3|
    |grp_fu_985_p0    |   14|          3|   32|         96|
    |grp_fu_985_p1    |   14|          3|   32|         96|
    |grp_fu_989_ce    |   14|          3|    1|          3|
    |grp_fu_989_p0    |   14|          3|   32|         96|
    |grp_fu_989_p1    |   14|          3|   32|         96|
    |phi_mul_fu_142   |    9|          2|   17|         34|
    |phi_urem_fu_138  |    9|          2|    8|         16|
    |v2_10_address0   |   20|          4|   12|         48|
    |v2_10_ce0        |   20|          4|    1|          4|
    |v2_10_ce1        |    9|          2|    1|          2|
    |v2_10_d0         |   20|          4|   32|        128|
    |v2_10_we0        |   20|          4|    1|          4|
    |v2_10_we1        |    9|          2|    1|          2|
    |v2_11_address0   |   20|          4|   12|         48|
    |v2_11_ce0        |   20|          4|    1|          4|
    |v2_11_ce1        |    9|          2|    1|          2|
    |v2_11_d0         |   20|          4|   32|        128|
    |v2_11_we0        |   20|          4|    1|          4|
    |v2_11_we1        |    9|          2|    1|          2|
    |v2_12_address0   |   20|          4|   12|         48|
    |v2_12_ce0        |   20|          4|    1|          4|
    |v2_12_ce1        |    9|          2|    1|          2|
    |v2_12_d0         |   20|          4|   32|        128|
    |v2_12_we0        |   20|          4|    1|          4|
    |v2_12_we1        |    9|          2|    1|          2|
    |v2_13_address0   |   20|          4|   12|         48|
    |v2_13_ce0        |   20|          4|    1|          4|
    |v2_13_ce1        |    9|          2|    1|          2|
    |v2_13_d0         |   20|          4|   32|        128|
    |v2_13_we0        |   20|          4|    1|          4|
    |v2_13_we1        |    9|          2|    1|          2|
    |v2_14_address0   |   20|          4|   12|         48|
    |v2_14_ce0        |   20|          4|    1|          4|
    |v2_14_ce1        |    9|          2|    1|          2|
    |v2_14_d0         |   20|          4|   32|        128|
    |v2_14_we0        |   20|          4|    1|          4|
    |v2_14_we1        |    9|          2|    1|          2|
    |v2_1_address0    |   20|          4|   12|         48|
    |v2_1_address1    |   14|          3|   12|         36|
    |v2_1_ce0         |   20|          4|    1|          4|
    |v2_1_ce1         |   14|          3|    1|          3|
    |v2_1_d0          |   20|          4|   32|        128|
    |v2_1_we0         |   20|          4|    1|          4|
    |v2_1_we1         |    9|          2|    1|          2|
    |v2_2_address0    |   20|          4|   12|         48|
    |v2_2_address1    |   14|          3|   12|         36|
    |v2_2_ce0         |   20|          4|    1|          4|
    |v2_2_ce1         |   14|          3|    1|          3|
    |v2_2_d0          |   20|          4|   32|        128|
    |v2_2_we0         |   20|          4|    1|          4|
    |v2_2_we1         |    9|          2|    1|          2|
    |v2_3_address0    |   20|          4|   12|         48|
    |v2_3_address1    |   14|          3|   12|         36|
    |v2_3_ce0         |   20|          4|    1|          4|
    |v2_3_ce1         |   14|          3|    1|          3|
    |v2_3_d0          |   20|          4|   32|        128|
    |v2_3_we0         |   20|          4|    1|          4|
    |v2_3_we1         |    9|          2|    1|          2|
    |v2_4_address0    |   20|          4|   12|         48|
    |v2_4_address1    |   14|          3|   12|         36|
    |v2_4_ce0         |   20|          4|    1|          4|
    |v2_4_ce1         |   14|          3|    1|          3|
    |v2_4_d0          |   20|          4|   32|        128|
    |v2_4_we0         |   20|          4|    1|          4|
    |v2_4_we1         |    9|          2|    1|          2|
    |v2_5_address0    |   20|          4|   12|         48|
    |v2_5_address1    |   14|          3|   12|         36|
    |v2_5_ce0         |   20|          4|    1|          4|
    |v2_5_ce1         |   14|          3|    1|          3|
    |v2_5_d0          |   20|          4|   32|        128|
    |v2_5_we0         |   20|          4|    1|          4|
    |v2_5_we1         |    9|          2|    1|          2|
    |v2_6_address0    |   20|          4|   12|         48|
    |v2_6_address1    |   14|          3|   12|         36|
    |v2_6_ce0         |   20|          4|    1|          4|
    |v2_6_ce1         |   14|          3|    1|          3|
    |v2_6_d0          |   20|          4|   32|        128|
    |v2_6_we0         |   20|          4|    1|          4|
    |v2_6_we1         |    9|          2|    1|          2|
    |v2_7_address0    |   20|          4|   12|         48|
    |v2_7_address1    |   14|          3|   12|         36|
    |v2_7_ce0         |   20|          4|    1|          4|
    |v2_7_ce1         |   14|          3|    1|          3|
    |v2_7_d0          |   20|          4|   32|        128|
    |v2_7_we0         |   20|          4|    1|          4|
    |v2_7_we1         |    9|          2|    1|          2|
    |v2_8_address0    |   20|          4|   12|         48|
    |v2_8_ce0         |   20|          4|    1|          4|
    |v2_8_ce1         |    9|          2|    1|          2|
    |v2_8_d0          |   20|          4|   32|        128|
    |v2_8_we0         |   20|          4|    1|          4|
    |v2_8_we1         |    9|          2|    1|          2|
    |v2_9_address0    |   20|          4|   12|         48|
    |v2_9_ce0         |   20|          4|    1|          4|
    |v2_9_ce1         |    9|          2|    1|          2|
    |v2_9_d0          |   20|          4|   32|        128|
    |v2_9_we0         |   20|          4|    1|          4|
    |v2_9_we1         |    9|          2|    1|          2|
    |v2_address0      |   20|          4|   12|         48|
    |v2_address1      |   14|          3|   12|         36|
    |v2_ce0           |   20|          4|    1|          4|
    |v2_ce1           |   14|          3|    1|          3|
    |v2_d0            |   20|          4|   32|        128|
    |v2_we0           |   20|          4|    1|          4|
    |v2_we1           |    9|          2|    1|          2|
    |v3_10_address0   |   14|          3|   11|         33|
    |v3_10_ce0        |   14|          3|    1|          3|
    |v3_10_ce1        |    9|          2|    1|          2|
    |v3_10_we0        |    9|          2|    1|          2|
    |v3_10_we1        |    9|          2|    1|          2|
    |v3_11_address0   |   14|          3|   11|         33|
    |v3_11_ce0        |   14|          3|    1|          3|
    |v3_11_ce1        |    9|          2|    1|          2|
    |v3_11_we0        |    9|          2|    1|          2|
    |v3_11_we1        |    9|          2|    1|          2|
    |v3_12_address0   |   14|          3|   11|         33|
    |v3_12_ce0        |   14|          3|    1|          3|
    |v3_12_ce1        |    9|          2|    1|          2|
    |v3_12_we0        |    9|          2|    1|          2|
    |v3_12_we1        |    9|          2|    1|          2|
    |v3_13_address0   |   14|          3|   11|         33|
    |v3_13_ce0        |   14|          3|    1|          3|
    |v3_13_ce1        |    9|          2|    1|          2|
    |v3_13_we0        |    9|          2|    1|          2|
    |v3_13_we1        |    9|          2|    1|          2|
    |v3_14_address0   |   14|          3|   11|         33|
    |v3_14_ce0        |   14|          3|    1|          3|
    |v3_14_ce1        |    9|          2|    1|          2|
    |v3_14_we0        |    9|          2|    1|          2|
    |v3_14_we1        |    9|          2|    1|          2|
    |v3_15_address0   |   14|          3|   11|         33|
    |v3_15_ce0        |   14|          3|    1|          3|
    |v3_15_ce1        |    9|          2|    1|          2|
    |v3_15_we0        |    9|          2|    1|          2|
    |v3_15_we1        |    9|          2|    1|          2|
    |v3_16_address0   |   14|          3|   11|         33|
    |v3_16_ce0        |   14|          3|    1|          3|
    |v3_16_ce1        |    9|          2|    1|          2|
    |v3_16_we0        |    9|          2|    1|          2|
    |v3_16_we1        |    9|          2|    1|          2|
    |v3_17_address0   |   14|          3|   11|         33|
    |v3_17_ce0        |   14|          3|    1|          3|
    |v3_17_ce1        |    9|          2|    1|          2|
    |v3_17_we0        |    9|          2|    1|          2|
    |v3_17_we1        |    9|          2|    1|          2|
    |v3_18_address0   |   14|          3|   11|         33|
    |v3_18_ce0        |   14|          3|    1|          3|
    |v3_18_ce1        |    9|          2|    1|          2|
    |v3_18_we0        |    9|          2|    1|          2|
    |v3_18_we1        |    9|          2|    1|          2|
    |v3_19_address0   |   14|          3|   11|         33|
    |v3_19_ce0        |   14|          3|    1|          3|
    |v3_19_ce1        |    9|          2|    1|          2|
    |v3_19_we0        |    9|          2|    1|          2|
    |v3_19_we1        |    9|          2|    1|          2|
    |v3_1_address0    |   14|          3|   11|         33|
    |v3_1_ce0         |   14|          3|    1|          3|
    |v3_1_ce1         |    9|          2|    1|          2|
    |v3_1_we0         |    9|          2|    1|          2|
    |v3_1_we1         |    9|          2|    1|          2|
    |v3_20_address0   |   14|          3|   11|         33|
    |v3_20_ce0        |   14|          3|    1|          3|
    |v3_20_ce1        |    9|          2|    1|          2|
    |v3_20_we0        |    9|          2|    1|          2|
    |v3_20_we1        |    9|          2|    1|          2|
    |v3_21_address0   |   14|          3|   11|         33|
    |v3_21_ce0        |   14|          3|    1|          3|
    |v3_21_ce1        |    9|          2|    1|          2|
    |v3_21_we0        |    9|          2|    1|          2|
    |v3_21_we1        |    9|          2|    1|          2|
    |v3_22_address0   |   14|          3|   11|         33|
    |v3_22_ce0        |   14|          3|    1|          3|
    |v3_22_ce1        |    9|          2|    1|          2|
    |v3_22_we0        |    9|          2|    1|          2|
    |v3_22_we1        |    9|          2|    1|          2|
    |v3_23_address0   |   14|          3|   11|         33|
    |v3_23_ce0        |   14|          3|    1|          3|
    |v3_23_ce1        |    9|          2|    1|          2|
    |v3_23_we0        |    9|          2|    1|          2|
    |v3_23_we1        |    9|          2|    1|          2|
    |v3_24_address0   |   14|          3|   11|         33|
    |v3_24_ce0        |   14|          3|    1|          3|
    |v3_24_ce1        |    9|          2|    1|          2|
    |v3_24_we0        |    9|          2|    1|          2|
    |v3_24_we1        |    9|          2|    1|          2|
    |v3_25_address0   |   14|          3|   11|         33|
    |v3_25_ce0        |   14|          3|    1|          3|
    |v3_25_ce1        |    9|          2|    1|          2|
    |v3_25_we0        |    9|          2|    1|          2|
    |v3_25_we1        |    9|          2|    1|          2|
    |v3_26_address0   |   14|          3|   11|         33|
    |v3_26_ce0        |   14|          3|    1|          3|
    |v3_26_ce1        |    9|          2|    1|          2|
    |v3_26_we0        |    9|          2|    1|          2|
    |v3_26_we1        |    9|          2|    1|          2|
    |v3_27_address0   |   14|          3|   11|         33|
    |v3_27_ce0        |   14|          3|    1|          3|
    |v3_27_ce1        |    9|          2|    1|          2|
    |v3_27_we0        |    9|          2|    1|          2|
    |v3_27_we1        |    9|          2|    1|          2|
    |v3_28_address0   |   14|          3|   11|         33|
    |v3_28_ce0        |   14|          3|    1|          3|
    |v3_28_ce1        |    9|          2|    1|          2|
    |v3_28_we0        |    9|          2|    1|          2|
    |v3_28_we1        |    9|          2|    1|          2|
    |v3_29_address0   |   14|          3|   11|         33|
    |v3_29_ce0        |   14|          3|    1|          3|
    |v3_29_ce1        |    9|          2|    1|          2|
    |v3_29_we0        |    9|          2|    1|          2|
    |v3_29_we1        |    9|          2|    1|          2|
    |v3_2_address0    |   14|          3|   11|         33|
    |v3_2_ce0         |   14|          3|    1|          3|
    |v3_2_ce1         |    9|          2|    1|          2|
    |v3_2_we0         |    9|          2|    1|          2|
    |v3_2_we1         |    9|          2|    1|          2|
    |v3_3_address0    |   14|          3|   11|         33|
    |v3_3_ce0         |   14|          3|    1|          3|
    |v3_3_ce1         |    9|          2|    1|          2|
    |v3_3_we0         |    9|          2|    1|          2|
    |v3_3_we1         |    9|          2|    1|          2|
    |v3_4_address0    |   14|          3|   11|         33|
    |v3_4_ce0         |   14|          3|    1|          3|
    |v3_4_ce1         |    9|          2|    1|          2|
    |v3_4_we0         |    9|          2|    1|          2|
    |v3_4_we1         |    9|          2|    1|          2|
    |v3_5_address0    |   14|          3|   11|         33|
    |v3_5_ce0         |   14|          3|    1|          3|
    |v3_5_ce1         |    9|          2|    1|          2|
    |v3_5_we0         |    9|          2|    1|          2|
    |v3_5_we1         |    9|          2|    1|          2|
    |v3_6_address0    |   14|          3|   11|         33|
    |v3_6_ce0         |   14|          3|    1|          3|
    |v3_6_ce1         |    9|          2|    1|          2|
    |v3_6_we0         |    9|          2|    1|          2|
    |v3_6_we1         |    9|          2|    1|          2|
    |v3_7_address0    |   14|          3|   11|         33|
    |v3_7_ce0         |   14|          3|    1|          3|
    |v3_7_ce1         |    9|          2|    1|          2|
    |v3_7_we0         |    9|          2|    1|          2|
    |v3_7_we1         |    9|          2|    1|          2|
    |v3_8_address0    |   14|          3|   11|         33|
    |v3_8_ce0         |   14|          3|    1|          3|
    |v3_8_ce1         |    9|          2|    1|          2|
    |v3_8_we0         |    9|          2|    1|          2|
    |v3_8_we1         |    9|          2|    1|          2|
    |v3_9_address0    |   14|          3|   11|         33|
    |v3_9_ce0         |   14|          3|    1|          3|
    |v3_9_ce1         |    9|          2|    1|          2|
    |v3_9_we0         |    9|          2|    1|          2|
    |v3_9_we1         |    9|          2|    1|          2|
    |v3_address0      |   14|          3|   11|         33|
    |v3_ce0           |   14|          3|    1|          3|
    |v3_ce1           |    9|          2|    1|          2|
    |v3_we0           |    9|          2|    1|          2|
    |v3_we1           |    9|          2|    1|          2|
    |v4_10_address0   |   14|          3|   11|         33|
    |v4_10_ce0        |   14|          3|    1|          3|
    |v4_10_ce1        |    9|          2|    1|          2|
    |v4_10_we0        |    9|          2|    1|          2|
    |v4_10_we1        |    9|          2|    1|          2|
    |v4_11_address0   |   14|          3|   11|         33|
    |v4_11_ce0        |   14|          3|    1|          3|
    |v4_11_ce1        |    9|          2|    1|          2|
    |v4_11_we0        |    9|          2|    1|          2|
    |v4_11_we1        |    9|          2|    1|          2|
    |v4_12_address0   |   14|          3|   11|         33|
    |v4_12_ce0        |   14|          3|    1|          3|
    |v4_12_ce1        |    9|          2|    1|          2|
    |v4_12_we0        |    9|          2|    1|          2|
    |v4_12_we1        |    9|          2|    1|          2|
    |v4_13_address0   |   14|          3|   11|         33|
    |v4_13_ce0        |   14|          3|    1|          3|
    |v4_13_ce1        |    9|          2|    1|          2|
    |v4_13_we0        |    9|          2|    1|          2|
    |v4_13_we1        |    9|          2|    1|          2|
    |v4_14_address0   |   14|          3|   11|         33|
    |v4_14_ce0        |   14|          3|    1|          3|
    |v4_14_ce1        |    9|          2|    1|          2|
    |v4_14_we0        |    9|          2|    1|          2|
    |v4_14_we1        |    9|          2|    1|          2|
    |v4_15_address0   |   14|          3|   11|         33|
    |v4_15_ce0        |   14|          3|    1|          3|
    |v4_15_ce1        |    9|          2|    1|          2|
    |v4_15_we0        |    9|          2|    1|          2|
    |v4_15_we1        |    9|          2|    1|          2|
    |v4_16_address0   |   14|          3|   11|         33|
    |v4_16_ce0        |   14|          3|    1|          3|
    |v4_16_ce1        |    9|          2|    1|          2|
    |v4_16_we0        |    9|          2|    1|          2|
    |v4_16_we1        |    9|          2|    1|          2|
    |v4_17_address0   |   14|          3|   11|         33|
    |v4_17_ce0        |   14|          3|    1|          3|
    |v4_17_ce1        |    9|          2|    1|          2|
    |v4_17_we0        |    9|          2|    1|          2|
    |v4_17_we1        |    9|          2|    1|          2|
    |v4_18_address0   |   14|          3|   11|         33|
    |v4_18_ce0        |   14|          3|    1|          3|
    |v4_18_ce1        |    9|          2|    1|          2|
    |v4_18_we0        |    9|          2|    1|          2|
    |v4_18_we1        |    9|          2|    1|          2|
    |v4_19_address0   |   14|          3|   11|         33|
    |v4_19_ce0        |   14|          3|    1|          3|
    |v4_19_ce1        |    9|          2|    1|          2|
    |v4_19_we0        |    9|          2|    1|          2|
    |v4_19_we1        |    9|          2|    1|          2|
    |v4_1_address0    |   14|          3|   11|         33|
    |v4_1_ce0         |   14|          3|    1|          3|
    |v4_1_ce1         |    9|          2|    1|          2|
    |v4_1_we0         |    9|          2|    1|          2|
    |v4_1_we1         |    9|          2|    1|          2|
    |v4_20_address0   |   14|          3|   11|         33|
    |v4_20_ce0        |   14|          3|    1|          3|
    |v4_20_ce1        |    9|          2|    1|          2|
    |v4_20_we0        |    9|          2|    1|          2|
    |v4_20_we1        |    9|          2|    1|          2|
    |v4_21_address0   |   14|          3|   11|         33|
    |v4_21_ce0        |   14|          3|    1|          3|
    |v4_21_ce1        |    9|          2|    1|          2|
    |v4_21_we0        |    9|          2|    1|          2|
    |v4_21_we1        |    9|          2|    1|          2|
    |v4_22_address0   |   14|          3|   11|         33|
    |v4_22_ce0        |   14|          3|    1|          3|
    |v4_22_ce1        |    9|          2|    1|          2|
    |v4_22_we0        |    9|          2|    1|          2|
    |v4_22_we1        |    9|          2|    1|          2|
    |v4_23_address0   |   14|          3|   11|         33|
    |v4_23_ce0        |   14|          3|    1|          3|
    |v4_23_ce1        |    9|          2|    1|          2|
    |v4_23_we0        |    9|          2|    1|          2|
    |v4_23_we1        |    9|          2|    1|          2|
    |v4_24_address0   |   14|          3|   11|         33|
    |v4_24_ce0        |   14|          3|    1|          3|
    |v4_24_ce1        |    9|          2|    1|          2|
    |v4_24_we0        |    9|          2|    1|          2|
    |v4_24_we1        |    9|          2|    1|          2|
    |v4_25_address0   |   14|          3|   11|         33|
    |v4_25_ce0        |   14|          3|    1|          3|
    |v4_25_ce1        |    9|          2|    1|          2|
    |v4_25_we0        |    9|          2|    1|          2|
    |v4_25_we1        |    9|          2|    1|          2|
    |v4_26_address0   |   14|          3|   11|         33|
    |v4_26_ce0        |   14|          3|    1|          3|
    |v4_26_ce1        |    9|          2|    1|          2|
    |v4_26_we0        |    9|          2|    1|          2|
    |v4_26_we1        |    9|          2|    1|          2|
    |v4_27_address0   |   14|          3|   11|         33|
    |v4_27_ce0        |   14|          3|    1|          3|
    |v4_27_ce1        |    9|          2|    1|          2|
    |v4_27_we0        |    9|          2|    1|          2|
    |v4_27_we1        |    9|          2|    1|          2|
    |v4_28_address0   |   14|          3|   11|         33|
    |v4_28_ce0        |   14|          3|    1|          3|
    |v4_28_ce1        |    9|          2|    1|          2|
    |v4_28_we0        |    9|          2|    1|          2|
    |v4_28_we1        |    9|          2|    1|          2|
    |v4_29_address0   |   14|          3|   11|         33|
    |v4_29_ce0        |   14|          3|    1|          3|
    |v4_29_ce1        |    9|          2|    1|          2|
    |v4_29_we0        |    9|          2|    1|          2|
    |v4_29_we1        |    9|          2|    1|          2|
    |v4_2_address0    |   14|          3|   11|         33|
    |v4_2_ce0         |   14|          3|    1|          3|
    |v4_2_ce1         |    9|          2|    1|          2|
    |v4_2_we0         |    9|          2|    1|          2|
    |v4_2_we1         |    9|          2|    1|          2|
    |v4_3_address0    |   14|          3|   11|         33|
    |v4_3_ce0         |   14|          3|    1|          3|
    |v4_3_ce1         |    9|          2|    1|          2|
    |v4_3_we0         |    9|          2|    1|          2|
    |v4_3_we1         |    9|          2|    1|          2|
    |v4_4_address0    |   14|          3|   11|         33|
    |v4_4_ce0         |   14|          3|    1|          3|
    |v4_4_ce1         |    9|          2|    1|          2|
    |v4_4_we0         |    9|          2|    1|          2|
    |v4_4_we1         |    9|          2|    1|          2|
    |v4_5_address0    |   14|          3|   11|         33|
    |v4_5_ce0         |   14|          3|    1|          3|
    |v4_5_ce1         |    9|          2|    1|          2|
    |v4_5_we0         |    9|          2|    1|          2|
    |v4_5_we1         |    9|          2|    1|          2|
    |v4_6_address0    |   14|          3|   11|         33|
    |v4_6_ce0         |   14|          3|    1|          3|
    |v4_6_ce1         |    9|          2|    1|          2|
    |v4_6_we0         |    9|          2|    1|          2|
    |v4_6_we1         |    9|          2|    1|          2|
    |v4_7_address0    |   14|          3|   11|         33|
    |v4_7_ce0         |   14|          3|    1|          3|
    |v4_7_ce1         |    9|          2|    1|          2|
    |v4_7_we0         |    9|          2|    1|          2|
    |v4_7_we1         |    9|          2|    1|          2|
    |v4_8_address0    |   14|          3|   11|         33|
    |v4_8_ce0         |   14|          3|    1|          3|
    |v4_8_ce1         |    9|          2|    1|          2|
    |v4_8_we0         |    9|          2|    1|          2|
    |v4_8_we1         |    9|          2|    1|          2|
    |v4_9_address0    |   14|          3|   11|         33|
    |v4_9_ce0         |   14|          3|    1|          3|
    |v4_9_ce1         |    9|          2|    1|          2|
    |v4_9_we0         |    9|          2|    1|          2|
    |v4_9_we1         |    9|          2|    1|          2|
    |v4_address0      |   14|          3|   11|         33|
    |v4_ce0           |   14|          3|    1|          3|
    |v4_ce1           |    9|          2|    1|          2|
    |v4_we0           |    9|          2|    1|          2|
    |v4_we1           |    9|          2|    1|          2|
    |v5_fu_146        |    9|          2|    8|         16|
    +-----------------+-----+-----------+-----+-----------+
    |Total            | 5592|       1196| 2178|       7058|
    +-----------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                      | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                        |  78|   0|   78|          0|
    |ap_done_reg                                                                      |   1|   0|    1|          0|
    |ap_rst_n_inv                                                                     |   1|   0|    1|          0|
    |ap_rst_reg_1                                                                     |   1|   0|    1|          0|
    |ap_rst_reg_2                                                                     |   1|   0|    1|          0|
    |empty_36_reg_975                                                                 |   9|   0|   11|          2|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_101_11_fu_597_ap_start_reg                    |   1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_179_12_VITIS_LOOP_180_13_fu_619_ap_start_reg  |   1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_57_2_fu_501_ap_start_reg      |   1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_66_4_VITIS_LOOP_67_5_fu_523_ap_start_reg      |   1|   0|    1|          0|
    |grp_kernel_nlp_Pipeline_VITIS_LOOP_76_7_VITIS_LOOP_77_8_fu_560_ap_start_reg      |   1|   0|    1|          0|
    |phi_mul_fu_142                                                                   |  17|   0|   17|          0|
    |phi_urem_fu_138                                                                  |   8|   0|    8|          0|
    |tmp_10_reg_963                                                                   |   8|   0|   12|          4|
    |tmp_reg_969                                                                      |   7|   0|    7|          0|
    |trunc_ln179_reg_980                                                              |   2|   0|    2|          0|
    |trunc_ln1_reg_917                                                                |  58|   0|   58|          0|
    |trunc_ln4_reg_923                                                                |  58|   0|   58|          0|
    |trunc_ln_reg_911                                                                 |  58|   0|   58|          0|
    |v5_1_reg_954                                                                     |   8|   0|    8|          0|
    |v5_fu_146                                                                        |   8|   0|    8|          0|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                            | 328|   0|  334|          6|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|    kernel_nlp|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|    kernel_nlp|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|    kernel_nlp|  return value|
|m_axi_gmem2_AWVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|  512|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|  512|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|          m_axi|         gmem2|       pointer|
|m_axi_gmem3_AWVALID    |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREADY    |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWADDR     |  out|   64|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWID       |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLEN      |  out|    8|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWSIZE     |  out|    3|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWBURST    |  out|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWLOCK     |  out|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWCACHE    |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWPROT     |  out|    3|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWQOS      |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWREGION   |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_AWUSER     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WVALID     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WREADY     |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WDATA      |  out|  512|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WSTRB      |  out|   64|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WLAST      |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WID        |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_WUSER      |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARVALID    |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREADY    |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARADDR     |  out|   64|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARID       |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLEN      |  out|    8|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARSIZE     |  out|    3|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARBURST    |  out|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARLOCK     |  out|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARCACHE    |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARPROT     |  out|    3|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARQOS      |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARREGION   |  out|    4|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_ARUSER     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RVALID     |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RREADY     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RDATA      |   in|  512|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RLAST      |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RID        |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RUSER      |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_RRESP      |   in|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BVALID     |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BREADY     |  out|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BRESP      |   in|    2|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BID        |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem3_BUSER      |   in|    1|          m_axi|         gmem3|       pointer|
|m_axi_gmem4_AWVALID    |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWREADY    |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWADDR     |  out|   64|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWID       |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWLEN      |  out|    8|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWSIZE     |  out|    3|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWBURST    |  out|    2|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWLOCK     |  out|    2|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWCACHE    |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWPROT     |  out|    3|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWQOS      |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWREGION   |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_AWUSER     |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WVALID     |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WREADY     |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WDATA      |  out|  512|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WSTRB      |  out|   64|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WLAST      |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WID        |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_WUSER      |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARVALID    |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARREADY    |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARADDR     |  out|   64|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARID       |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARLEN      |  out|    8|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARSIZE     |  out|    3|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARBURST    |  out|    2|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARLOCK     |  out|    2|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARCACHE    |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARPROT     |  out|    3|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARQOS      |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARREGION   |  out|    4|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_ARUSER     |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RVALID     |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RREADY     |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RDATA      |   in|  512|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RLAST      |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RID        |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RUSER      |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_RRESP      |   in|    2|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_BVALID     |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_BREADY     |  out|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_BRESP      |   in|    2|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_BID        |   in|    1|          m_axi|         gmem4|       pointer|
|m_axi_gmem4_BUSER      |   in|    1|          m_axi|         gmem4|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

