<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\impl\synthesize\rev_1\dk_video.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\dk_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>J:\Source_bac\Gowin_board\GW2A_LV18PG484\test_prj\dk_video_csi_720_LVCMOS12\src\dk_video.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.6.02Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG484C8/I7</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Sep 28 15:06:45 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9364</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>9213</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>21</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>539</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_x4i</td>
<td>Base</td>
<td>3.333</td>
<td>300.030
<td>0.000</td>
<td>1.667</td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clk_x4i </td>
</tr>
<tr>
<td>clk_x4</td>
<td>Base</td>
<td>3.333</td>
<td>300.030
<td>0.000</td>
<td>1.667</td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clk_x4 </td>
</tr>
<tr>
<td>I_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>dma_clk</td>
<td>Base</td>
<td>13.333</td>
<td>75.002
<td>0.000</td>
<td>6.667</td>
<td></td>
<td></td>
<td>dma_clk </td>
</tr>
<tr>
<td>I_CSI_CKP.default_clk</td>
<td>Base</td>
<td>3.125</td>
<td>320.000
<td>0.000</td>
<td>1.563</td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I </td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>5.000</td>
<td>200.000
<td>2.500</td>
<td>0.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP </td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD </td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>15.000</td>
<td>66.667
<td>0.000</td>
<td>7.500</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3 </td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.692</td>
<td>371.429
<td>0.000</td>
<td>1.346</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.692</td>
<td>371.429
<td>0.000</td>
<td>1.346</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.385</td>
<td>185.714
<td>0.000</td>
<td>2.692</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.077</td>
<td>123.810
<td>0.000</td>
<td>4.038</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>u_tmds_pll/pll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.500</td>
<td>80.000
<td>0.000</td>
<td>6.250</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I</td>
<td>I_CSI_CKP.default_clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.462</td>
<td>74.286
<td>0.000</td>
<td>6.731</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
<tr>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.250</td>
<td>160.000
<td>0.000</td>
<td>3.125</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.250</td>
<td>160.000
<td>1.563</td>
<td>4.688</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>12.500</td>
<td>80.000
<td>0.000</td>
<td>6.250</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>18.750</td>
<td>53.333
<td>0.000</td>
<td>9.375</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_x4i</td>
<td>300.030(MHz)</td>
<td>1883.239(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_clk</td>
<td>50.000(MHz)</td>
<td>201.248(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>dma_clk</td>
<td>75.002(MHz)</td>
<td>105.011(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>I_CSI_CKP.default_clk</td>
<td>320.000(MHz)</td>
<td style="color: #FF0000;">201.249(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>80.000(MHz)</td>
<td>146.224(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.286(MHz)</td>
<td>100.261(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>160.000(MHz)</td>
<td style="color: #FF0000;">158.650(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_x4!</h4>
<h4>No timing paths to get frequency of DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_pll/pll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_tmds_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of CSI2RAW8_inst/pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of CSI2RAW8_inst/pll/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of CSI2RAW8_inst/pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_x4i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_x4i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_x4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_x4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dma_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dma_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_CSI_CKP.default_clk</td>
<td>Setup</td>
<td>-0.922</td>
<td>1</td>
</tr>
<tr>
<td>I_CSI_CKP.default_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_PLL/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_tmds_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-0.053</td>
<td>1</td>
</tr>
<tr>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-4.606</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.192</td>
<td>0.794</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-4.606</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.192</td>
<td>0.794</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-4.606</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.192</td>
<td>0.794</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-4.606</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.192</td>
<td>0.794</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-4.422</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.801</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-4.422</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.801</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-4.422</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.801</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-4.422</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.801</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-4.247</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>4.218</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-4.247</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>4.218</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-4.247</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[6]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>4.218</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-4.239</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>4.210</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-4.239</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[6]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>4.210</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-3.964</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-3.964</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-3.964</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-3.964</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-3.846</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[5]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-3.846</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[6]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-3.846</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-3.846</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-3.846</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-3.846</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_Z[2]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-3.846</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_fast_Z[3]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-3.846</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z/PRESET</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.043</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/recalib_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_0_s0/D</td>
<td>dma_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.001</td>
<td>-0.675</td>
<td>0.679</td>
</tr>
<tr>
<td>2</td>
<td>0.060</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0/WREB</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>3</td>
<td>0.060</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_2_mem_3_2_0_0/WREB</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>4</td>
<td>0.060</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_0_mem_3_0_0_0/WREB</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>5</td>
<td>0.060</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0/WREB</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>6</td>
<td>0.060</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_0/WREB</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>7</td>
<td>0.060</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_1/WREB</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>8</td>
<td>0.060</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_2/WREB</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>9</td>
<td>0.060</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_3/WREB</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>10</td>
<td>0.213</td>
<td>CSI2RAW8_inst/u_control_capture/q_din2_Z[3]/Q</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0/DI3</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>11</td>
<td>0.213</td>
<td>CSI2RAW8_inst/u_control_capture/q_din2_Z[1]/Q</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0/DI1</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>12</td>
<td>0.224</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/Empty_Z/Q</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0/WREB</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.365</td>
</tr>
<tr>
<td>13</td>
<td>0.225</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_Z[12]/Q</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0/DI0</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.474</td>
</tr>
<tr>
<td>14</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_46_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen/D4</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>15</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_54_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen/D4</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>16</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_9_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen/D2</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>17</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_10_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen/D4</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>18</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_5_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[1].u_cmd_gen/D2</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>19</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_55_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen/D6</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>20</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_63_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen/D6</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>21</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_62_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen/D4</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>22</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_7_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[1].u_cmd_gen/D6</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>23</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_13_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[3].u_cmd_gen/D2</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>24</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_11_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen/D6</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
<tr>
<td>25</td>
<td>0.234</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_6_s0/Q</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[1].u_cmd_gen/D4</td>
<td>dma_clk:[R]</td>
<td>dma_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.329</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-4.606</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.192</td>
<td>0.794</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-4.606</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.192</td>
<td>0.794</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-4.606</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.192</td>
<td>0.794</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-4.606</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.192</td>
<td>0.794</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-4.422</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.801</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-4.422</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.801</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-4.422</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.801</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-4.422</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>I_clk:[R]</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.801</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-4.247</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>4.218</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-4.247</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>4.218</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-4.247</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[6]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>4.218</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-4.239</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>4.210</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-4.239</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[6]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>4.210</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-3.964</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-3.964</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-3.964</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-3.964</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-3.846</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[5]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-3.846</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[6]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-3.846</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-3.846</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-3.846</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-3.846</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_Z[2]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-3.846</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_fast_Z[3]/CLEAR</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-3.846</td>
<td>key_debounceN_inst0/key_n_out1/Q</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z/PRESET</td>
<td>I_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.385</td>
<td>0.343</td>
<td>3.818</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.456</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[3]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>2</td>
<td>0.456</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[3]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.467</td>
</tr>
<tr>
<td>3</td>
<td>0.459</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[2]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>4</td>
<td>0.459</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[2]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>5</td>
<td>0.459</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[2]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>6</td>
<td>0.459</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[2]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>7</td>
<td>0.466</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[1]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>8</td>
<td>0.466</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[1]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>9</td>
<td>0.466</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[0]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>10</td>
<td>0.466</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[4]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>11</td>
<td>0.466</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[1]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>12</td>
<td>0.466</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[3]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>13</td>
<td>0.466</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[1]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>14</td>
<td>0.466</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[4]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>15</td>
<td>0.466</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[4]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>16</td>
<td>0.466</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[3]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>17</td>
<td>0.466</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[0]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>18</td>
<td>0.466</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[0]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>19</td>
<td>0.588</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[4]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>20</td>
<td>0.588</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[3]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>21</td>
<td>0.588</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[2]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.599</td>
</tr>
<tr>
<td>22</td>
<td>0.591</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/Full_Z/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>23</td>
<td>0.591</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[1]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.602</td>
</tr>
<tr>
<td>24</td>
<td>0.594</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[0]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.605</td>
</tr>
<tr>
<td>25</td>
<td>0.594</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[0]/CLEAR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.605</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.473</td>
<td>1.473</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_CSI_CKP.default_clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[0]</td>
</tr>
<tr>
<td>2</td>
<td>0.473</td>
<td>1.473</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_CSI_CKP.default_clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[1]</td>
</tr>
<tr>
<td>3</td>
<td>0.473</td>
<td>1.473</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_CSI_CKP.default_clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[2]</td>
</tr>
<tr>
<td>4</td>
<td>0.473</td>
<td>1.473</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>I_CSI_CKP.default_clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[3]</td>
</tr>
<tr>
<td>5</td>
<td>0.509</td>
<td>1.509</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>I_CSI_CKP.default_clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[0]</td>
</tr>
<tr>
<td>6</td>
<td>0.509</td>
<td>1.509</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>I_CSI_CKP.default_clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[1]</td>
</tr>
<tr>
<td>7</td>
<td>0.509</td>
<td>1.509</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>I_CSI_CKP.default_clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[2]</td>
</tr>
<tr>
<td>8</td>
<td>0.509</td>
<td>1.509</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>I_CSI_CKP.default_clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[3]</td>
</tr>
<tr>
<td>9</td>
<td>2.048</td>
<td>3.048</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/rbin_num_Z[9]</td>
</tr>
<tr>
<td>10</td>
<td>2.048</td>
<td>3.048</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>bayer_rgb_inst/devcnt_Z[13]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>21.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>22.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>23.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>24.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.192</td>
<td>20.192</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.192</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.192</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.324</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>20.289</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>20.138</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>21.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>22.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>23.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>24.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.192</td>
<td>20.192</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.192</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.192</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.324</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>20.289</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>20.138</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>21.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>22.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>23.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>24.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.192</td>
<td>20.192</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.192</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.192</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.324</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>20.289</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>20.138</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>21.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>22.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>23.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>24.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.192</td>
<td>20.192</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.192</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.192</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.324</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>20.289</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>20.138</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.510</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>40.475</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>40.322</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.801</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.510</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>40.475</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>40.322</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.801</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.510</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>40.475</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>40.322</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.801</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.510</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>40.475</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>40.322</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.801</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>45.144</td>
<td>1.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.256%; route: 3.469, 82.244%; tC2Q: 0.232, 5.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>45.144</td>
<td>1.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.256%; route: 3.469, 82.244%; tC2Q: 0.232, 5.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>45.144</td>
<td>1.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[6]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[6]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.256%; route: 3.469, 82.244%; tC2Q: 0.232, 5.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>45.136</td>
<td>1.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.279%; route: 3.461, 82.211%; tC2Q: 0.232, 5.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>45.136</td>
<td>1.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[6]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[6]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.279%; route: 3.461, 82.211%; tC2Q: 0.232, 5.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>40.779</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>40.779</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>40.779</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>40.779</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[5]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[5]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[6]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[6]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_Z[2]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_Z[2]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_fast_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_fast_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_fast_Z[3]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_fast_Z[3]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_fast_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.043</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.906</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/recalib_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.999</td>
<td>39.999</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.999</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>39.999</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.183</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C16[1][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/recalib_s0/CLK</td>
</tr>
<tr>
<td>40.385</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C16[1][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/data_lane_gen[0].u_ddr_phy_data_lane/recalib_s0/Q</td>
</tr>
<tr>
<td>40.630</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/recalib_s1/I0</td>
</tr>
<tr>
<td>40.862</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td style=" background: #97FFFF;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/recalib_s1/F</td>
</tr>
<tr>
<td>40.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_0_s0/CLK</td>
</tr>
<tr>
<td>40.895</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td>40.906</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R43C16[0][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_mem_sync/recalib_s_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 34.157%; route: 0.245, 36.103%; tC2Q: 0.202, 29.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C36[2][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C36[2][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/Q</td>
</tr>
<tr>
<td>0.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0</td>
</tr>
<tr>
<td>0.360</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[9]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_1_mem_3_1_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_2_mem_3_2_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C36[2][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C36[2][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/Q</td>
</tr>
<tr>
<td>0.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_2_mem_3_2_0_0/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_2_mem_3_2_0_0/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_2_mem_3_2_0_0</td>
</tr>
<tr>
<td>0.360</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_2_mem_3_2_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_0_mem_3_0_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C36[2][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C36[2][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/Q</td>
</tr>
<tr>
<td>0.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_0_mem_3_0_0_0/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_0_mem_3_0_0_0/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_0_mem_3_0_0_0</td>
</tr>
<tr>
<td>0.360</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_0_mem_3_0_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C36[2][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R41C36[2][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/Empty_Z/Q</td>
</tr>
<tr>
<td>0.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0</td>
</tr>
<tr>
<td>0.360</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[0][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R34C39[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/Q</td>
</tr>
<tr>
<td>0.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_0/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_0/CLKB</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td>0.700</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[0][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R34C39[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/Q</td>
</tr>
<tr>
<td>0.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_1/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_1/CLKB</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_1</td>
</tr>
<tr>
<td>0.700</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[0][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R34C39[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/Q</td>
</tr>
<tr>
<td>0.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_2/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_2/CLKB</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C39[0][A]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R34C39[0][A]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/Empty_Z/Q</td>
</tr>
<tr>
<td>0.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_3/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.524</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_3/CLKB</td>
</tr>
<tr>
<td>0.559</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_3</td>
</tr>
<tr>
<td>0.700</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[9]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_dma_read_128_16_inst/fifo_inst/mem_mem_0_3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/u_control_capture/q_din2_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td>CSI2RAW8_inst/u_control_capture/q_din2_Z[3]/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C43[2][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/u_control_capture/q_din2_Z[3]/Q</td>
</tr>
<tr>
<td>0.976</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0/DI3</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td>0.798</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/u_control_capture/q_din2_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td>CSI2RAW8_inst/u_control_capture/q_din2_Z[1]/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C43[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/u_control_capture/q_din2_Z[1]/Q</td>
</tr>
<tr>
<td>0.976</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0/DI1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0/CLKA</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td>0.798</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/Empty_Z</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_L[0]</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[2][A]</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/Empty_Z/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C44[2][A]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/Empty_Z/Q</td>
</tr>
<tr>
<td>0.549</td>
<td>0.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0/WREB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_L[0]</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0/CLKB</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0</td>
</tr>
<tr>
<td>0.360</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/mem_mem_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.164, 44.894%; tC2Q: 0.201, 55.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.433</td>
</tr>
<tr>
<td class="label">From</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_Z[12]</td>
</tr>
<tr>
<td class="label">To</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_L[0]</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C38[0][B]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_Z[12]/CLK</td>
</tr>
<tr>
<td>0.386</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C38[0][B]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_Z[12]/Q</td>
</tr>
<tr>
<td>0.659</td>
<td>0.272</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td style=" font-weight:bold;">vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0/DI0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>276</td>
<td>PLL_L[0]</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0/CLKA</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0</td>
</tr>
<tr>
<td>0.468</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[11]</td>
<td>vfb_top_inst/vfb_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_dma_write_16_128_inst/fifo_inst/mem_3_3_mem_3_3_0_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.272, 57.427%; tC2Q: 0.202, 42.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_46_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C2[0][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_46_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C2[0][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_46_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_54_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_54_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C2[0][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_54_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[1][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_9_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C2[1][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_9_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL5[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_10_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C2[0][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_10_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL5[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[0][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_5_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[0][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_5_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[1].u_cmd_gen/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[1].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_55_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C2[0][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_55_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C2[0][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_55_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL9[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL9[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[13].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_63_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[0][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_63_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C2[0][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_63_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_62_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[0][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_62_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C2[0][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_62_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL16[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_7_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_7_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[1].u_cmd_gen/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[1].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C2[0][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_13_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R11C2[0][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_13_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL11[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[3].u_cmd_gen/D2</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[3].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL11[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[3].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C2[0][B]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_11_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R5C2[0][B]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_11_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL5[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL5[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL5[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[2].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.279</td>
</tr>
<tr>
<td class="label">From</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dma_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dma_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C2[1][A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_6_s0/CLK</td>
</tr>
<tr>
<td>0.385</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C2[1][A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/oserdes_d_reg_6_s0/Q</td>
</tr>
<tr>
<td>0.513</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL12[A]</td>
<td style=" font-weight:bold;">DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[1].u_cmd_gen/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dma_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2065</td>
<td>LEFTSIDE[0]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.184</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL12[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[1].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>0.219</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td>0.314</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOL12[A]</td>
<td>DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/u_ddr_phy_wd/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/mcd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.128, 38.816%; tC2Q: 0.201, 61.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>21.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>22.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>23.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>24.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.192</td>
<td>20.192</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.192</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.192</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.324</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>20.289</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>20.138</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>21.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>22.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>23.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>24.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.192</td>
<td>20.192</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.192</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.192</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.324</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>20.289</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>20.138</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>21.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>22.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>23.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>24.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.192</td>
<td>20.192</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.192</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.192</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.324</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>20.289</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>20.138</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>21.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>22.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>23.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>24.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.192</td>
<td>20.192</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.192</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.192</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>20.324</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>20.289</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>20.138</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.131, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.510</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/FCLK</td>
</tr>
<tr>
<td>40.475</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>40.322</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.801</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.510</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/FCLK</td>
</tr>
<tr>
<td>40.475</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>40.322</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.801</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.510</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/FCLK</td>
</tr>
<tr>
<td>40.475</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>40.322</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.801</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_tmds_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_R[1]</td>
<td>u_tmds_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>40.510</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/FCLK</td>
</tr>
<tr>
<td>40.475</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>40.322</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.801</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>45.144</td>
<td>1.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.256%; route: 3.469, 82.244%; tC2Q: 0.232, 5.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>45.144</td>
<td>1.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.256%; route: 3.469, 82.244%; tC2Q: 0.232, 5.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>45.144</td>
<td>1.907</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[6]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[6]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.256%; route: 3.469, 82.244%; tC2Q: 0.232, 5.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>45.136</td>
<td>1.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.279%; route: 3.461, 82.211%; tC2Q: 0.232, 5.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>45.136</td>
<td>1.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[6]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[6]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C32[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 12.279%; route: 3.461, 82.211%; tC2Q: 0.232, 5.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT18[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g/PCLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
<tr>
<td>40.779</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT18[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_g</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT14[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk/PCLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
<tr>
<td>40.779</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT14[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_clk</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r/PCLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
<tr>
<td>40.779</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_r</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.779</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b/PCLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
<tr>
<td>40.779</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/u_OSER10_b</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[5]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[5]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[5]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[2][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[6]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[6]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[6]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/dout[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[1][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/dout[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_Z[2]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_Z[2]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C32[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_fast_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_fast_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_fast_Z[3]/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_fast_Z[3]</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C31[0][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_fast_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.846</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_debounceN_inst0/key_n_out1</td>
</tr>
<tr>
<td class="label">To</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>IOR27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>40.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>key_debounceN_inst0/key_n_out1/CLK</td>
</tr>
<tr>
<td>41.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>74</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">key_debounceN_inst0/key_n_out1/Q</td>
</tr>
<tr>
<td>42.720</td>
<td>1.562</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_tmds_pll/pll_inst_RNIQ1FQ/I1</td>
</tr>
<tr>
<td>43.237</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>73</td>
<td>R9C28[0][B]</td>
<td style=" background: #97FFFF;">u_tmds_pll/pll_inst_RNIQ1FQ/F</td>
</tr>
<tr>
<td>44.744</td>
<td>1.507</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td style=" font-weight:bold;">DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.385</td>
<td>40.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.724</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>185</td>
<td>TOPSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>40.967</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z/CLK</td>
</tr>
<tr>
<td>40.932</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z</td>
</tr>
<tr>
<td>40.897</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[2][B]</td>
<td>DVI_TX_Top_inst/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 13.542%; route: 3.069, 80.382%; tC2Q: 0.232, 6.077%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>0.981</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[3]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[3]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.771%; tC2Q: 0.202, 43.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.456</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.981</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>0.981</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[3]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[3]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C40[0][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 56.771%; tC2Q: 0.202, 43.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>0.984</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[2]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[2]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C40[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.047%; tC2Q: 0.202, 42.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>0.984</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[2]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[2]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C40[0][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.047%; tC2Q: 0.202, 42.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>0.984</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[0][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[2]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[2]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C40[0][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.047%; tC2Q: 0.202, 42.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>0.984</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C40[1][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[2]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[2]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C40[1][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 57.047%; tC2Q: 0.202, 42.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>0.991</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[1]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[1]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.691%; tC2Q: 0.202, 42.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>0.991</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[1]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[1]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.691%; tC2Q: 0.202, 42.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>0.991</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[0]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[0]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.691%; tC2Q: 0.202, 42.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>0.991</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[4]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[4]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[2][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.691%; tC2Q: 0.202, 42.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>0.991</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[1]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[1]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.691%; tC2Q: 0.202, 42.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>0.991</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][A]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[3]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[3]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C41[1][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.691%; tC2Q: 0.202, 42.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>0.991</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[1]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[1]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C41[0][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.691%; tC2Q: 0.202, 42.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>0.991</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[4]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[4]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C41[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.691%; tC2Q: 0.202, 42.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>0.991</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[4]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[4]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[0][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq1_rptr_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.691%; tC2Q: 0.202, 42.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>0.991</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[3]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[3]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C41[2][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.691%; tC2Q: 0.202, 42.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>0.991</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[2][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[0]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[0]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[2][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wq2_rptr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.691%; tC2Q: 0.202, 42.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>0.991</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[0]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[0]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C41[0][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rptr_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.691%; tC2Q: 0.202, 42.309%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>1.113</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[4]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[4]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[4]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.397, 66.302%; tC2Q: 0.202, 33.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>1.113</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[3]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[3]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[3]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C42[0][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.397, 66.302%; tC2Q: 0.202, 33.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>1.113</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[2]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[2]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[2]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.397, 66.302%; tC2Q: 0.202, 33.698%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/Full_Z</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>1.116</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/Full_Z/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/Full_Z/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/Full_Z</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C41[0][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/Full_Z</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.400, 66.470%; tC2Q: 0.202, 33.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>1.116</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[1]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[1]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[1]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.400, 66.470%; tC2Q: 0.202, 33.530%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[0]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[0]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C42[0][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/rbin_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.403, 66.636%; tC2Q: 0.202, 33.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][B]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R16C39[1][B]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk2.sync1/Q</td>
</tr>
<tr>
<td>1.119</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td style=" font-weight:bold;">CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[0]/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>405</td>
<td>TOPSIDE[0]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/Inst3_CLKDIV/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[0]/CLK</td>
</tr>
<tr>
<td>0.549</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[0]</td>
</tr>
<tr>
<td>0.560</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C42[1][A]</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_Aligner/genblk6.ln0/genblk10.U1/wbin_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.403, 66.636%; tC2Q: 0.202, 33.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.473</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I</td>
</tr>
<tr>
<td>2.250</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/O</td>
</tr>
<tr>
<td>2.511</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td>3.125</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I</td>
</tr>
<tr>
<td>3.800</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/O</td>
</tr>
<tr>
<td>3.985</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.473</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I</td>
</tr>
<tr>
<td>2.250</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/O</td>
</tr>
<tr>
<td>2.511</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td>3.125</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I</td>
</tr>
<tr>
<td>3.800</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/O</td>
</tr>
<tr>
<td>3.985</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.473</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I</td>
</tr>
<tr>
<td>2.250</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/O</td>
</tr>
<tr>
<td>2.511</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td>3.125</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I</td>
</tr>
<tr>
<td>3.800</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/O</td>
</tr>
<tr>
<td>3.985</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.473</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.473</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I</td>
</tr>
<tr>
<td>2.250</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/O</td>
</tr>
<tr>
<td>2.511</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td>3.125</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I</td>
</tr>
<tr>
<td>3.800</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/O</td>
</tr>
<tr>
<td>3.985</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.509</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[0]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[0]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I</td>
</tr>
<tr>
<td>2.240</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/O</td>
</tr>
<tr>
<td>2.435</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[0]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.509</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I</td>
</tr>
<tr>
<td>2.240</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/O</td>
</tr>
<tr>
<td>2.435</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.509</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I</td>
</tr>
<tr>
<td>2.240</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/O</td>
</tr>
<tr>
<td>2.435</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.509</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.509</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td></td>
<td></td>
<td>I_CSI_CKP.default_clk</td>
</tr>
<tr>
<td>1.563</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/I</td>
</tr>
<tr>
<td>2.240</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/U0_IB/O</td>
</tr>
<tr>
<td>2.435</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>CSI2RAW8_inst/DPHY_RX_TOP_inst/DPHY_RX_INST/u_idesx4/opensync_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.048</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/rbin_num_Z[9]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.125</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.386</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/rbin_num_Z[9]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.434</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>CSI2RAW8_inst/u_raw8_lane2/u_fifo16b_8b/fifo_inst/rbin_num_Z[9]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.048</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.048</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>bayer_rgb_inst/devcnt_Z[13]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.125</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.386</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>bayer_rgb_inst/devcnt_Z[13]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.250</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CSI2RAW8_inst/pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.434</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>bayer_rgb_inst/devcnt_Z[13]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2065</td>
<td>dma_clk</td>
<td>3.810</td>
<td>0.261</td>
</tr>
<tr>
<td>1282</td>
<td>ddr_rst_d_s0</td>
<td>2.181</td>
<td>2.166</td>
</tr>
<tr>
<td>492</td>
<td>init_calib_complete</td>
<td>4.950</td>
<td>1.841</td>
</tr>
<tr>
<td>405</td>
<td>sclk_l</td>
<td>4.686</td>
<td>0.261</td>
</tr>
<tr>
<td>296</td>
<td>I_clk_c</td>
<td>-4.606</td>
<td>0.261</td>
</tr>
<tr>
<td>279</td>
<td>rvalid</td>
<td>7.910</td>
<td>2.832</td>
</tr>
<tr>
<td>276</td>
<td>csi_clk</td>
<td>-0.053</td>
<td>0.261</td>
</tr>
<tr>
<td>197</td>
<td>en_align_i</td>
<td>-1.792</td>
<td>1.749</td>
</tr>
<tr>
<td>192</td>
<td>rst_n2_i</td>
<td>-2.988</td>
<td>2.141</td>
</tr>
<tr>
<td>185</td>
<td>pix_clk</td>
<td>3.488</td>
<td>0.261</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R31C26</td>
<td>65.28%</td>
</tr>
<tr>
<td>R46C13</td>
<td>65.28%</td>
</tr>
<tr>
<td>R44C35</td>
<td>62.50%</td>
</tr>
<tr>
<td>R44C36</td>
<td>62.50%</td>
</tr>
<tr>
<td>R45C35</td>
<td>62.50%</td>
</tr>
<tr>
<td>R46C12</td>
<td>62.50%</td>
</tr>
<tr>
<td>R25C27</td>
<td>61.11%</td>
</tr>
<tr>
<td>R46C15</td>
<td>61.11%</td>
</tr>
<tr>
<td>R16C16</td>
<td>61.11%</td>
</tr>
<tr>
<td>R28C9</td>
<td>61.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_x4i -period 3.333 -waveform {0 1.667} [get_nets {DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clk_x4i}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_x4 -period 3.333 -waveform {0 1.667} [get_nets {DDR3_Memory_Interface_Top_inst/gw3mc_top/u_ddr_phy_top/clk_x4}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 20 -waveform {0 10} [get_ports {I_clk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name dma_clk -period 13.333 -waveform {0 6.667} [get_nets {dma_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
