$date
	Thu Aug  4 09:00:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_parity $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module PAR $end
$var wire 1 $ clk $end
$var wire 1 % x $end
$var reg 1 & state $end
$var reg 1 ' z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
0$
x#
0"
x!
$end
#2
0#
0%
#5
0&
1"
1$
#10
0"
0$
#12
1#
1%
#15
1&
1'
1!
1"
1$
#20
0"
0$
#25
0&
0'
0!
1"
1$
#30
0"
0$
#35
1&
1'
1!
1"
1$
#40
0"
0$
#42
0#
0%
#45
1"
1$
#50
0"
0$
#52
1#
1%
#55
0&
0'
0!
1"
1$
#60
0"
0$
#62
0#
0%
#65
1"
1$
#70
0"
0$
#75
1"
1$
#80
0"
0$
#85
1"
1$
#90
0"
0$
#92
1#
1%
#95
1&
1'
1!
1"
1$
#100
0"
0$
#105
0&
0'
0!
1"
1$
#110
0"
0$
#112
0#
0%
#115
1"
1$
#120
0"
0$
#122
1#
1%
#125
1&
1'
1!
1"
1$
#130
0"
0$
#135
0&
0'
0!
1"
1$
#140
0"
0$
#145
1&
1'
1!
1"
1$
#150
0"
0$
#155
0&
0'
0!
1"
1$
#160
0"
0$
#162
0#
0%
#165
1"
1$
#170
0"
0$
#175
1"
1$
#180
0"
0$
#185
1"
1$
#190
0"
0$
#195
1"
1$
#200
0"
0$
