// Seed: 2872776941
module module_0 (
    input tri id_0,
    input wand id_1,
    input supply1 id_2,
    output tri1 id_3,
    output wor id_4,
    output tri id_5,
    input supply1 id_6,
    output supply0 id_7
);
  wire id_9;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input tri id_2,
    output tri id_3,
    input supply0 id_4,
    input uwire id_5,
    input uwire id_6,
    input uwire id_7,
    output wire id_8,
    input tri1 id_9,
    input supply1 id_10,
    output tri1 id_11,
    input tri id_12,
    input wand id_13,
    input supply0 id_14,
    input wand id_15,
    input wor id_16,
    output wire id_17,
    output wor id_18,
    input wor id_19
    , id_29,
    input uwire id_20,
    input uwire id_21,
    input tri id_22,
    input wand id_23,
    input wire id_24,
    input wor id_25,
    input supply0 id_26,
    input supply1 id_27
);
  always_latch @(posedge 1'b0) disable id_30;
  module_0(
      id_6, id_27, id_2, id_11, id_3, id_3, id_16, id_8
  );
endmodule
