# Verilog Ethernet Components

Source: https://github.com/alexforencich/verilog-ethernet

Currently, just one design:

- **udp_64 module:** UDP block with 64 bit data width for 10G 
  Ethernet. Manages UDP packet transmssion and reception.
