module CPU_RISCV(
        input clk,
        input rst,
        input [31:0]IN,
        output [31:0]OUT
);

endmodule