INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:39:22 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.560ns period=7.120ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.560ns period=7.120ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.120ns  (clk rise@7.120ns - clk rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 2.404ns (35.849%)  route 4.302ns (64.151%))
  Logic Levels:           25  (CARRY4=14 LUT2=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.603 - 7.120 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2928, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X77Y93         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y93         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf0/operator/sigProdExt_c2_reg[21]/Q
                         net (fo=1, routed)           0.407     1.113    mulf0/operator/sigProdExt_c2[21]
    SLICE_X77Y92         LUT6 (Prop_lut6_I5_O)        0.121     1.234 r  mulf0/operator/level5_c1[6]_i_10/O
                         net (fo=1, routed)           0.089     1.322    mulf0/operator/level5_c1[6]_i_10_n_0
    SLICE_X77Y92         LUT6 (Prop_lut6_I3_O)        0.043     1.365 r  mulf0/operator/level5_c1[6]_i_6/O
                         net (fo=1, routed)           0.244     1.610    mulf0/operator/level5_c1[6]_i_6_n_0
    SLICE_X76Y92         LUT5 (Prop_lut5_I1_O)        0.043     1.653 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.653    mulf0/operator/RoundingAdder/S[0]
    SLICE_X76Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.891 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.891    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X76Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.941 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.941    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X76Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.991 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.991    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_7_n_0
    SLICE_X76Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.041 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.041    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4_n_0
    SLICE_X76Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.091 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.091    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.141 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.141    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.191 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.191    mulf0/operator/RoundingAdder/ltOp_carry__2_i_16_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.241 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.001     2.241    mulf0/operator/RoundingAdder/ltOp_carry__2_i_11_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.343 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_17/O[0]
                         net (fo=14, routed)          0.392     2.735    mulf0/operator/RoundingAdder/p_0_in[32]
    SLICE_X77Y102        LUT5 (Prop_lut5_I2_O)        0.119     2.854 f  mulf0/operator/RoundingAdder/extendedExpInc_c4_reg[5]_srl4_i_4/O
                         net (fo=4, routed)           0.518     3.372    mulf0/operator/RoundingAdder/exc_c2_reg[1]_3[5]
    SLICE_X77Y99         LUT5 (Prop_lut5_I1_O)        0.043     3.415 r  mulf0/operator/RoundingAdder/level4_c1[8]_i_5/O
                         net (fo=5, routed)           0.229     3.644    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X77Y97         LUT4 (Prop_lut4_I0_O)        0.043     3.687 r  mulf0/operator/RoundingAdder/ltOp_carry_i_10/O
                         net (fo=23, routed)          0.240     3.926    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/sfracX1__0
    SLICE_X77Y97         LUT6 (Prop_lut6_I1_O)        0.043     3.969 r  mulf0/operator/RoundingAdder/level4_c1[12]_i_3/O
                         net (fo=5, routed)           0.382     4.351    control_merge1/tehb/control/excExpFracY_c0[10]
    SLICE_X79Y97         LUT6 (Prop_lut6_I4_O)        0.043     4.394 r  control_merge1/tehb/control/ltOp_carry__0_i_3/O
                         net (fo=1, routed)           0.333     4.728    addf0/operator/ltOp_carry__1_0[1]
    SLICE_X78Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     4.973 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.973    addf0/operator/ltOp_carry__0_n_0
    SLICE_X78Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.023 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.023    addf0/operator/ltOp_carry__1_n_0
    SLICE_X78Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.073 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.001     5.073    addf0/operator/ltOp_carry__2_n_0
    SLICE_X78Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     5.195 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=95, routed)          0.288     5.483    control_merge1/tehb/control/level4_c1_reg[3][0]
    SLICE_X79Y103        LUT2 (Prop_lut2_I0_O)        0.127     5.610 r  control_merge1/tehb/control/i__carry__0_i_2/O
                         net (fo=1, routed)           0.255     5.865    addf0/operator/p_1_in[5]
    SLICE_X78Y102        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.255     6.120 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.431     6.552    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[2]
    SLICE_X79Y101        LUT6 (Prop_lut6_I5_O)        0.126     6.678 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.206     6.884    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X81Y102        LUT4 (Prop_lut4_I0_O)        0.043     6.927 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.287     7.214    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X79Y101        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.120     7.120 r  
                                                      0.000     7.120 r  clk (IN)
                         net (fo=2928, unset)         0.483     7.603    addf0/operator/RightShifterComponent/clk
    SLICE_X79Y101        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     7.603    
                         clock uncertainty           -0.035     7.567    
    SLICE_X79Y101        FDRE (Setup_fdre_C_R)       -0.295     7.272    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          7.272    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  0.058    




