

================================================================
== Vitis HLS Report for 'v_hcresampler_core_1'
================================================================
* Date:           Mon Aug 29 12:25:41 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  4.106 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min    |    max    | min |     max    |   Type  |
    +---------+------------+-----------+-----------+-----+------------+---------+
    |        2|  1073971194|  11.250 ns|  6.041 sec|    2|  1073971194|       no|
    +---------+------------+-----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                           |                                                |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186  |v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2  |        6|    32772|  33.750 ns|  0.184 ms|    6|  32772|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_722_1  |        0|  1073971192|  2 ~ 32776|          -|          -|  0 ~ 32767|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     56|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     359|    616|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    109|    -|
|Register         |        -|    -|     291|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     650|    781|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186  |v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2  |        0|   0|  359|  616|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                |        0|   0|  359|  616|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |loopWidth_fu_243_p2     |         +|   0|  0|  12|          12|          12|
    |y_2_fu_268_p2           |         +|   0|  0|  12|          11|           1|
    |cmp361011_i_fu_254_p2   |      icmp|   0|  0|  12|          12|           1|
    |icmp_ln722_fu_263_p2    |      icmp|   0|  0|  11|          11|          11|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |select_ln685_fu_226_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln720_fu_233_p3  |    select|   0|  0|   2|           1|           1|
    |not_read15_fu_249_p2    |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  56|          50|          30|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |HwReg_height_blk_n           |   9|          2|    1|          2|
    |HwReg_height_c_blk_n         |   9|          2|    1|          2|
    |HwReg_width_blk_n            |   9|          2|    1|          2|
    |HwReg_width_c_blk_n          |   9|          2|    1|          2|
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |ap_done                      |   9|          2|    1|          2|
    |stream_csc_read              |   9|          2|    1|          2|
    |stream_out_hresampled_write  |   9|          2|    1|          2|
    |y_1_fu_72                    |   9|          2|   11|         22|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 109|         23|   19|         43|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |HwReg_width_read_reg_429                                                |  11|   0|   11|          0|
    |ap_CS_fsm                                                               |   6|   0|    6|          0|
    |ap_done_reg                                                             |   1|   0|    1|          0|
    |cmp361011_i_reg_450                                                     |   1|   0|    1|          0|
    |filt_res1_fu_76                                                         |  64|   0|   64|          0|
    |grp_v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2_fu_186_ap_start_reg  |   1|   0|    1|          0|
    |loopHeight_reg_424                                                      |  11|   0|   11|          0|
    |loopWidth_reg_440                                                       |  12|   0|   12|          0|
    |not_read15_reg_445                                                      |   1|   0|    1|          0|
    |p_0_0_0_0_0516_21070_lcssa1096_i_fu_120                                 |   8|   0|    8|          0|
    |p_0_0_0_0_05241020_lcssa1043_i_fu_80                                    |   8|   0|    8|          0|
    |p_0_0_0_0_05241026_lcssa1052_i_fu_92                                    |   8|   0|    8|          0|
    |p_0_0_0_0_0_21073_lcssa1099_i_fu_124                                    |   8|   0|    8|          0|
    |p_0_1_0_0_01022_lcssa1046_i_fu_84                                       |   8|   0|    8|          0|
    |p_0_1_0_0_01028_lcssa1055_i_fu_96                                       |   8|   0|    8|          0|
    |p_0_1_0_0_01032_lcssa1058_i_fu_100                                      |   8|   0|    8|          0|
    |p_0_2_0_0_01024_lcssa1049_i_fu_88                                       |   8|   0|    8|          0|
    |p_lcssa10661084_i_fu_108                                                |   8|   0|    8|          0|
    |p_lcssa10681090_i_fu_112                                                |   8|   0|    8|          0|
    |p_lcssa10691093_i_fu_116                                                |   8|   0|    8|          0|
    |p_lcssa1078_i_fu_104                                                    |   8|   0|    8|          0|
    |pixbuf_y_val_V_1_fu_132                                                 |   8|   0|    8|          0|
    |pixbuf_y_val_V_2_fu_136                                                 |   8|   0|    8|          0|
    |pixbuf_y_val_V_2_load_reg_462                                           |   8|   0|    8|          0|
    |pixbuf_y_val_V_3_fu_140                                                 |   8|   0|    8|          0|
    |pixbuf_y_val_V_3_load_reg_467                                           |   8|   0|    8|          0|
    |pixbuf_y_val_V_4_fu_144                                                 |   8|   0|    8|          0|
    |pixbuf_y_val_V_4_load_reg_472                                           |   8|   0|    8|          0|
    |pixbuf_y_val_V_fu_128                                                   |   8|   0|    8|          0|
    |select_ln685_reg_435                                                    |   1|   0|    2|          1|
    |y_1_fu_72                                                               |  11|   0|   11|          0|
    |y_2_reg_457                                                             |  11|   0|   11|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 291|   0|  292|          1|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|   v_hcresampler_core.1|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|   v_hcresampler_core.1|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|   v_hcresampler_core.1|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|   v_hcresampler_core.1|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|   v_hcresampler_core.1|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|   v_hcresampler_core.1|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|   v_hcresampler_core.1|  return value|
|stream_csc_dout                       |   in|   24|     ap_fifo|             stream_csc|       pointer|
|stream_csc_num_data_valid             |   in|    5|     ap_fifo|             stream_csc|       pointer|
|stream_csc_fifo_cap                   |   in|    5|     ap_fifo|             stream_csc|       pointer|
|stream_csc_empty_n                    |   in|    1|     ap_fifo|             stream_csc|       pointer|
|stream_csc_read                       |  out|    1|     ap_fifo|             stream_csc|       pointer|
|HwReg_height_dout                     |   in|   11|     ap_fifo|           HwReg_height|       pointer|
|HwReg_height_num_data_valid           |   in|    2|     ap_fifo|           HwReg_height|       pointer|
|HwReg_height_fifo_cap                 |   in|    2|     ap_fifo|           HwReg_height|       pointer|
|HwReg_height_empty_n                  |   in|    1|     ap_fifo|           HwReg_height|       pointer|
|HwReg_height_read                     |  out|    1|     ap_fifo|           HwReg_height|       pointer|
|HwReg_width_dout                      |   in|   11|     ap_fifo|            HwReg_width|       pointer|
|HwReg_width_num_data_valid            |   in|    2|     ap_fifo|            HwReg_width|       pointer|
|HwReg_width_fifo_cap                  |   in|    2|     ap_fifo|            HwReg_width|       pointer|
|HwReg_width_empty_n                   |   in|    1|     ap_fifo|            HwReg_width|       pointer|
|HwReg_width_read                      |  out|    1|     ap_fifo|            HwReg_width|       pointer|
|p_read                                |   in|    1|     ap_none|                 p_read|        scalar|
|stream_out_hresampled_din             |  out|   24|     ap_fifo|  stream_out_hresampled|       pointer|
|stream_out_hresampled_num_data_valid  |   in|    5|     ap_fifo|  stream_out_hresampled|       pointer|
|stream_out_hresampled_fifo_cap        |   in|    5|     ap_fifo|  stream_out_hresampled|       pointer|
|stream_out_hresampled_full_n          |   in|    1|     ap_fifo|  stream_out_hresampled|       pointer|
|stream_out_hresampled_write           |  out|    1|     ap_fifo|  stream_out_hresampled|       pointer|
|HwReg_width_c_din                     |  out|   11|     ap_fifo|          HwReg_width_c|       pointer|
|HwReg_width_c_num_data_valid          |   in|    2|     ap_fifo|          HwReg_width_c|       pointer|
|HwReg_width_c_fifo_cap                |   in|    2|     ap_fifo|          HwReg_width_c|       pointer|
|HwReg_width_c_full_n                  |   in|    1|     ap_fifo|          HwReg_width_c|       pointer|
|HwReg_width_c_write                   |  out|    1|     ap_fifo|          HwReg_width_c|       pointer|
|HwReg_height_c_din                    |  out|   11|     ap_fifo|         HwReg_height_c|       pointer|
|HwReg_height_c_num_data_valid         |   in|    2|     ap_fifo|         HwReg_height_c|       pointer|
|HwReg_height_c_fifo_cap               |   in|    2|     ap_fifo|         HwReg_height_c|       pointer|
|HwReg_height_c_full_n                 |   in|    1|     ap_fifo|         HwReg_height_c|       pointer|
|HwReg_height_c_write                  |  out|    1|     ap_fifo|         HwReg_height_c|       pointer|
+--------------------------------------+-----+-----+------------+-----------------------+--------------+

