#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Jan 26 15:30:11 2018
# Process ID: 6152
# Current directory: C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/fmchc_python1300c_square_check_0_0_synth_1
# Command line: vivado.exe -log fmchc_python1300c_square_check_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fmchc_python1300c_square_check_0_0.tcl
# Log file: C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/fmchc_python1300c_square_check_0_0_synth_1/fmchc_python1300c_square_check_0_0.vds
# Journal file: C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/fmchc_python1300c_square_check_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source fmchc_python1300c_square_check_0_0.tcl -notrace
Command: synth_design -top fmchc_python1300c_square_check_0_0 -part xc7z030sbg485-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8288 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 351.980 ; gain = 140.551
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fmchc_python1300c_square_check_0_0' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_square_check_0_0/synth/fmchc_python1300c_square_check_0_0.vhd:168]
	Parameter C_S_AXI_AXI_LITE_RGB_1_N_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_AXI_LITE_RGB_1_N_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXI_LITE_RGB_2_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_AXI_LITE_RGB_2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'square_check' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check.vhd:12' bound to instance 'U0' of component 'square_check' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_square_check_0_0/synth/fmchc_python1300c_square_check_0_0.vhd:443]
INFO: [Synth 8-638] synthesizing module 'square_check' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check.vhd:171]
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_AXI_LITE_RGB_1_N_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_AXI_LITE_RGB_1_N_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXI_LITE_RGB_2_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_AXI_LITE_RGB_2_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_USER_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_1_N_CACHE_VALUE bound to: 3 - type: integer 
	Parameter C_M_AXI_AXI_LITE_RGB_2_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check.vhd:209]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check.vhd:212]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check.vhd:226]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check.vhd:269]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_1_N_s_axi' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_s_axi.vhd:12' bound to instance 'square_check_AXI_Lite_RGB_1_N_s_axi_U' of component 'square_check_AXI_Lite_RGB_1_N_s_axi' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check.vhd:798]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_1_N_s_axi' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_s_axi.vhd:76]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_1_N_s_axi' (1#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_s_axi.vhd:76]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_2_s_axi' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_s_axi.vhd:12' bound to instance 'square_check_AXI_Lite_RGB_2_s_axi_U' of component 'square_check_AXI_Lite_RGB_2_s_axi' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check.vhd:831]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_2_s_axi' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_s_axi.vhd:53]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_2_s_axi' (2#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_s_axi.vhd:53]
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_1_N_m_axi' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:12' bound to instance 'square_check_AXI_Lite_RGB_1_N_m_axi_U' of component 'square_check_AXI_Lite_RGB_1_N_m_axi' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check.vhd:858]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:142]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_1_N_m_axi_throttl' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:934' bound to instance 'wreq_throttl' of component 'square_check_AXI_Lite_RGB_1_N_m_axi_throttl' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:291]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_throttl' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:951]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_throttl' (3#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:951]
	Parameter USED_FIX bound to: 1 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_1_N_m_axi_throttl' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:934' bound to instance 'rreq_throttl' of component 'square_check_AXI_Lite_RGB_1_N_m_axi_throttl' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:308]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_throttl__parameterized1' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:951]
	Parameter USED_FIX bound to: 1 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_throttl__parameterized1' (3#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:951]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_1_N_m_axi_write' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:1895' bound to instance 'bus_write' of component 'square_check_AXI_Lite_RGB_1_N_m_axi_write' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:331]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_write' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:1982]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:577' bound to instance 'fifo_wreq' of component 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:2101]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:594]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:687]
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo' (4#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:594]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_1_N_m_axi_buffer' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:704' bound to instance 'buff_wdata' of component 'square_check_AXI_Lite_RGB_1_N_m_axi_buffer' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:2494]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_buffer' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:726]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_buffer' (5#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:726]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:577' bound to instance 'fifo_burst' of component 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:2523]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized1' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:594]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:687]
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized1' (5#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:594]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:577' bound to instance 'fifo_resp' of component 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:2961]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized3' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:594]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:687]
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized3' (5#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:594]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:577' bound to instance 'fifo_resp_to_user' of component 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:2977]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized5' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:594]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:687]
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized5' (5#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:594]
WARNING: [Synth 8-3848] Net AWREGION in module/entity square_check_AXI_Lite_RGB_1_N_m_axi_write does not have driver. [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:1925]
WARNING: [Synth 8-3848] Net WID in module/entity square_check_AXI_Lite_RGB_1_N_m_axi_write does not have driver. [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:1929]
WARNING: [Synth 8-3848] Net WUSER in module/entity square_check_AXI_Lite_RGB_1_N_m_axi_write does not have driver. [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:1933]
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_write' (6#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:1982]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_1_N_m_axi_read' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:997' bound to instance 'bus_read' of component 'square_check_AXI_Lite_RGB_1_N_m_axi_read' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:394]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_read' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:1074]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:577' bound to instance 'fifo_rreq' of component 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:1201]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_1_N_m_axi_buffer' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:704' bound to instance 'fifo_rdata' of component 'square_check_AXI_Lite_RGB_1_N_m_axi_buffer' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:1547]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_buffer__parameterized1' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:726]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_buffer__parameterized1' (6#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:726]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_1_N_m_axi_reg_slice' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:453' bound to instance 'rs_rdata' of component 'square_check_AXI_Lite_RGB_1_N_m_axi_reg_slice' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:1565]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_reg_slice' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:470]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_reg_slice' (7#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:470]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:577' bound to instance 'fifo_rctl' of component 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:1578]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized8' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:594]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:687]
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized8' (7#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:594]
WARNING: [Synth 8-3848] Net ARREGION in module/entity square_check_AXI_Lite_RGB_1_N_m_axi_read does not have driver. [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:1026]
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi_read' (8#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:1074]
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_1_N_m_axi' (9#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:142]
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_2_m_axi' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:12' bound to instance 'square_check_AXI_Lite_RGB_2_m_axi_U' of component 'square_check_AXI_Lite_RGB_2_m_axi' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check.vhd:973]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:142]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_2_m_axi_throttl' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:934' bound to instance 'wreq_throttl' of component 'square_check_AXI_Lite_RGB_2_m_axi_throttl' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:291]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_throttl' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:951]
	Parameter USED_FIX bound to: 0 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_throttl' (10#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:951]
	Parameter USED_FIX bound to: 1 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_2_m_axi_throttl' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:934' bound to instance 'rreq_throttl' of component 'square_check_AXI_Lite_RGB_2_m_axi_throttl' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:308]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_throttl__parameterized1' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:951]
	Parameter USED_FIX bound to: 1 - type: bool 
	Parameter FIX_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_throttl__parameterized1' (10#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:951]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_2_m_axi_write' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:1895' bound to instance 'bus_write' of component 'square_check_AXI_Lite_RGB_2_m_axi_write' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:331]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_write' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:1982]
	Parameter NUM_WRITE_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_WRITE_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_2_m_axi_fifo' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:577' bound to instance 'fifo_wreq' of component 'square_check_AXI_Lite_RGB_2_m_axi_fifo' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:2101]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_fifo' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:594]
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:687]
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_fifo' (11#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:594]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_2_m_axi_buffer' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:704' bound to instance 'buff_wdata' of component 'square_check_AXI_Lite_RGB_2_m_axi_buffer' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:2494]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_buffer' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:726]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 36 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_buffer' (12#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:726]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_2_m_axi_fifo' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:577' bound to instance 'fifo_burst' of component 'square_check_AXI_Lite_RGB_2_m_axi_fifo' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:2523]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized1' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:594]
	Parameter DATA_BITS bound to: 8 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:687]
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized1' (12#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:594]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_2_m_axi_fifo' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:577' bound to instance 'fifo_resp' of component 'square_check_AXI_Lite_RGB_2_m_axi_fifo' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:2961]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized3' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:594]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:687]
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized3' (12#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:594]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_2_m_axi_fifo' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:577' bound to instance 'fifo_resp_to_user' of component 'square_check_AXI_Lite_RGB_2_m_axi_fifo' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:2977]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized5' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:594]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:687]
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized5' (12#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:594]
WARNING: [Synth 8-3848] Net AWREGION in module/entity square_check_AXI_Lite_RGB_2_m_axi_write does not have driver. [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:1925]
WARNING: [Synth 8-3848] Net WID in module/entity square_check_AXI_Lite_RGB_2_m_axi_write does not have driver. [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:1929]
WARNING: [Synth 8-3848] Net WUSER in module/entity square_check_AXI_Lite_RGB_2_m_axi_write does not have driver. [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:1933]
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_write' (13#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:1982]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_2_m_axi_read' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:997' bound to instance 'bus_read' of component 'square_check_AXI_Lite_RGB_2_m_axi_read' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:394]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_read' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:1074]
	Parameter NUM_READ_OUTSTANDING bound to: 16 - type: integer 
	Parameter MAX_READ_BURST_LENGTH bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ADDR bound to: 0 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_USER_VALUE bound to: 0 - type: integer 
	Parameter C_PROT_VALUE bound to: 0 - type: integer 
	Parameter C_CACHE_VALUE bound to: 3 - type: integer 
	Parameter USER_DW bound to: 32 - type: integer 
	Parameter USER_AW bound to: 32 - type: integer 
	Parameter USER_MAXREQS bound to: 5 - type: integer 
	Parameter DATA_BITS bound to: 64 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter DEPTH_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_2_m_axi_fifo' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:577' bound to instance 'fifo_rreq' of component 'square_check_AXI_Lite_RGB_2_m_axi_fifo' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:1201]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_2_m_axi_buffer' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:704' bound to instance 'fifo_rdata' of component 'square_check_AXI_Lite_RGB_2_m_axi_buffer' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:1547]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_buffer__parameterized1' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:726]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 35 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_buffer__parameterized1' (13#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:726]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_2_m_axi_reg_slice' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:453' bound to instance 'rs_rdata' of component 'square_check_AXI_Lite_RGB_2_m_axi_reg_slice' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:1565]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_reg_slice' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:470]
	Parameter N bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_reg_slice' (14#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:470]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'square_check_AXI_Lite_RGB_2_m_axi_fifo' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:577' bound to instance 'fifo_rctl' of component 'square_check_AXI_Lite_RGB_2_m_axi_fifo' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:1578]
INFO: [Synth 8-638] synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized8' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:594]
	Parameter DATA_BITS bound to: 2 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter DEPTH_BITS bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'sclk_en' is read in the process but is not in the sensitivity list [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:687]
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized8' (14#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:594]
WARNING: [Synth 8-3848] Net ARREGION in module/entity square_check_AXI_Lite_RGB_2_m_axi_read does not have driver. [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:1026]
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi_read' (15#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:1074]
INFO: [Synth 8-256] done synthesizing module 'square_check_AXI_Lite_RGB_2_m_axi' (16#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:142]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 3072 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'square_check_n_MakbM' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_n_MakbM.vhd:77' bound to instance 'n_Mat_buff_U' of component 'square_check_n_MakbM' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check.vhd:1088]
INFO: [Synth 8-638] synthesizing module 'square_check_n_MakbM' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_n_MakbM.vhd:92]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 3072 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'square_check_n_MakbM_ram' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_n_MakbM.vhd:13' bound to instance 'square_check_n_MakbM_ram_U' of component 'square_check_n_MakbM_ram' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_n_MakbM.vhd:106]
INFO: [Synth 8-638] synthesizing module 'square_check_n_MakbM_ram' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_n_MakbM.vhd:31]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 18 - type: integer 
	Parameter awidth bound to: 12 - type: integer 
	Parameter mem_size bound to: 3072 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'square_check_n_MakbM_ram' (17#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_n_MakbM.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'square_check_n_MakbM' (18#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_n_MakbM.vhd:92]
INFO: [Synth 8-3491] module 'dataflow_parent_loop_1' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_parent_loop_1.vhd:12' bound to instance 'grp_dataflow_parent_loop_1_fu_145' of component 'dataflow_parent_loop_1' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check.vhd:1102]
INFO: [Synth 8-638] synthesizing module 'dataflow_parent_loop_1' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_parent_loop_1.vhd:128]
INFO: [Synth 8-3491] module 'dataflow_in_loop_Loo_1' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo_1.vhd:12' bound to instance 'dataflow_in_loop_Loo_1_U0' of component 'dataflow_in_loop_Loo_1' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_parent_loop_1.vhd:351]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_Loo_1' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo_1.vhd:130]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4800 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'dataflow_in_loop_dEe' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_dEe.vhd:12' bound to instance 'rgb1_buff_U' of component 'dataflow_in_loop_dEe' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo_1.vhd:595]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_dEe' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_dEe.vhd:45]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4800 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dataflow_in_loop_dEe_memcore' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_dEe_memcore.vhd:107' bound to instance 'dataflow_in_loop_dEe_memcore_U' of component 'dataflow_in_loop_dEe_memcore' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_dEe.vhd:79]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_dEe_memcore' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_dEe_memcore.vhd:127]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 9600 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'dataflow_in_loop_dEe_memcore_ram' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_dEe_memcore.vhd:13' bound to instance 'dataflow_in_loop_dEe_memcore_ram_U' of component 'dataflow_in_loop_dEe_memcore_ram' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_dEe_memcore.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_dEe_memcore_ram' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_dEe_memcore.vhd:36]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 14 - type: integer 
	Parameter mem_size bound to: 9600 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_dEe_memcore_ram' (19#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_dEe_memcore.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_dEe_memcore' (20#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_dEe_memcore.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_dEe' (21#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_dEe.vhd:45]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4800 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-3491] module 'dataflow_in_loop_dEe' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_dEe.vhd:12' bound to instance 'rgb2_buff_U' of component 'dataflow_in_loop_dEe' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo_1.vhd:620]
INFO: [Synth 8-3491] module 'dataflow_in_loop_Loo' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo.vhd:12' bound to instance 'dataflow_in_loop_Loo_U0' of component 'dataflow_in_loop_Loo' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo_1.vhd:645]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_Loo' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo.vhd:48]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_Loo' (22#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo.vhd:39]
INFO: [Synth 8-3491] module 'memcpy_rgb1_buff_rgb' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb1_buff_rgb.vhd:12' bound to instance 'memcpy_rgb1_buff_rgb_U0' of component 'memcpy_rgb1_buff_rgb' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo_1.vhd:670]
INFO: [Synth 8-638] synthesizing module 'memcpy_rgb1_buff_rgb' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb1_buff_rgb.vhd:82]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb1_buff_rgb.vhd:115]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb1_buff_rgb.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb1_buff_rgb.vhd:121]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb1_buff_rgb.vhd:124]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb1_buff_rgb.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb1_buff_rgb.vhd:147]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb1_buff_rgb.vhd:157]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'square_check_mac_bkb' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_mac_bkb.vhd:42' bound to instance 'square_check_mac_bkb_U7' of component 'square_check_mac_bkb' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb1_buff_rgb.vhd:181]
INFO: [Synth 8-638] synthesizing module 'square_check_mac_bkb' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_mac_bkb.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'square_check_mac_bkb_DSP48_0' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_mac_bkb.vhd:12' bound to instance 'square_check_mac_bkb_DSP48_0_U' of component 'square_check_mac_bkb_DSP48_0' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_mac_bkb.vhd:69]
INFO: [Synth 8-638] synthesizing module 'square_check_mac_bkb_DSP48_0' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_mac_bkb.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'square_check_mac_bkb_DSP48_0' (23#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_mac_bkb.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'square_check_mac_bkb' (24#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_mac_bkb.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'memcpy_rgb1_buff_rgb' (25#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb1_buff_rgb.vhd:82]
INFO: [Synth 8-3491] module 'memcpy_rgb2_buff_rgb' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb2_buff_rgb.vhd:12' bound to instance 'memcpy_rgb2_buff_rgb_U0' of component 'memcpy_rgb2_buff_rgb' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo_1.vhd:738]
INFO: [Synth 8-638] synthesizing module 'memcpy_rgb2_buff_rgb' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb2_buff_rgb.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb2_buff_rgb.vhd:112]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb2_buff_rgb.vhd:115]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb2_buff_rgb.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb2_buff_rgb.vhd:121]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb2_buff_rgb.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb2_buff_rgb.vhd:143]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb2_buff_rgb.vhd:153]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 14 - type: integer 
	Parameter din2_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-3491] module 'square_check_mac_bkb' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_mac_bkb.vhd:42' bound to instance 'square_check_mac_bkb_x_U13' of component 'square_check_mac_bkb' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb2_buff_rgb.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'memcpy_rgb2_buff_rgb' (26#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/memcpy_rgb2_buff_rgb.vhd:79]
INFO: [Synth 8-3491] module 'Loop_Block_Cols_proc' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/Loop_Block_Cols_proc.vhd:12' bound to instance 'Loop_Block_Cols_proc_U0' of component 'Loop_Block_Cols_proc' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo_1.vhd:803]
INFO: [Synth 8-638] synthesizing module 'Loop_Block_Cols_proc' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/Loop_Block_Cols_proc.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/Loop_Block_Cols_proc.vhd:77]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/Loop_Block_Cols_proc.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/Loop_Block_Cols_proc.vhd:91]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/Loop_Block_Cols_proc.vhd:101]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/Loop_Block_Cols_proc.vhd:138]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/Loop_Block_Cols_proc.vhd:146]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-3491] module 'square_check_mul_cud' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_mul_cud.vhd:31' bound to instance 'square_check_mul_cud_U18' of component 'square_check_mul_cud' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/Loop_Block_Cols_proc.vhd:226]
INFO: [Synth 8-638] synthesizing module 'square_check_mul_cud' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_mul_cud.vhd:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 17 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-3491] module 'square_check_mul_cud_DSP48_1' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_mul_cud.vhd:6' bound to instance 'square_check_mul_cud_DSP48_1_U' of component 'square_check_mul_cud_DSP48_1' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_mul_cud.vhd:55]
INFO: [Synth 8-638] synthesizing module 'square_check_mul_cud_DSP48_1' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_mul_cud.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'square_check_mul_cud_DSP48_1' (27#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_mul_cud.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'square_check_mul_cud' (28#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_mul_cud.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Loop_Block_Cols_proc' (29#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/Loop_Block_Cols_proc.vhd:37]
INFO: [Synth 8-3491] module 'dataflow_in_loop_fYi' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_fYi.vhd:49' bound to instance 'row_0_i_i_channel_U' of component 'dataflow_in_loop_fYi' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo_1.vhd:826]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_fYi' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_fYi.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'dataflow_in_loop_fYi_shiftReg' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_fYi.vhd:13' bound to instance 'U_dataflow_in_loop_fYi_shiftReg' of component 'dataflow_in_loop_fYi_shiftReg' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_fYi.vhd:126]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_fYi_shiftReg' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_fYi.vhd:26]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_fYi_shiftReg' (30#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_fYi.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_fYi' (31#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_fYi.vhd:68]
INFO: [Synth 8-3491] module 'dataflow_in_loop_g8j' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_g8j.vhd:49' bound to instance 'row_0_i_i_channel1_U' of component 'dataflow_in_loop_g8j' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo_1.vhd:839]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_g8j' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_g8j.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'dataflow_in_loop_g8j_shiftReg' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_g8j.vhd:13' bound to instance 'U_dataflow_in_loop_g8j_shiftReg' of component 'dataflow_in_loop_g8j_shiftReg' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_g8j.vhd:126]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_g8j_shiftReg' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_g8j.vhd:26]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_g8j_shiftReg' (32#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_g8j.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_g8j' (33#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_g8j.vhd:68]
INFO: [Synth 8-3491] module 'dataflow_in_loop_hbi' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_hbi.vhd:49' bound to instance 'rgb1_in1_channel_U' of component 'dataflow_in_loop_hbi' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo_1.vhd:852]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_hbi' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_hbi.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 30 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 30 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'dataflow_in_loop_hbi_shiftReg' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_hbi.vhd:13' bound to instance 'U_dataflow_in_loop_hbi_shiftReg' of component 'dataflow_in_loop_hbi_shiftReg' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_hbi.vhd:126]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_hbi_shiftReg' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_hbi.vhd:26]
	Parameter DATA_WIDTH bound to: 30 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_hbi_shiftReg' (34#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_hbi.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_hbi' (35#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_hbi.vhd:68]
INFO: [Synth 8-3491] module 'dataflow_in_loop_ibs' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_ibs.vhd:49' bound to instance 'rgb2_in3_channel_U' of component 'dataflow_in_loop_ibs' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo_1.vhd:865]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_ibs' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_ibs.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 30 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 30 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'dataflow_in_loop_ibs_shiftReg' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_ibs.vhd:13' bound to instance 'U_dataflow_in_loop_ibs_shiftReg' of component 'dataflow_in_loop_ibs_shiftReg' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_ibs.vhd:126]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_ibs_shiftReg' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_ibs.vhd:26]
	Parameter DATA_WIDTH bound to: 30 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_ibs_shiftReg' (36#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_ibs.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_ibs' (37#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_ibs.vhd:68]
INFO: [Synth 8-3491] module 'dataflow_in_loop_jbC' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_jbC.vhd:49' bound to instance 'row_0_i_i_channel2_U' of component 'dataflow_in_loop_jbC' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo_1.vhd:878]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_jbC' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_jbC.vhd:68]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'dataflow_in_loop_jbC_shiftReg' declared at 'c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_jbC.vhd:13' bound to instance 'U_dataflow_in_loop_jbC_shiftReg' of component 'dataflow_in_loop_jbC_shiftReg' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_jbC.vhd:126]
INFO: [Synth 8-638] synthesizing module 'dataflow_in_loop_jbC_shiftReg' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_jbC.vhd:26]
	Parameter DATA_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_jbC_shiftReg' (38#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_jbC.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_jbC' (39#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_jbC.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'dataflow_in_loop_Loo_1' (40#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_Loo_1.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'dataflow_parent_loop_1' (41#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_parent_loop_1.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'square_check' (42#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'fmchc_python1300c_square_check_0_0' (43#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_square_check_0_0/synth/fmchc_python1300c_square_check_0_0.vhd:168]
WARNING: [Synth 8-3331] design Loop_Block_Cols_proc has unconnected port rgb1_buff1_q0[31]
WARNING: [Synth 8-3331] design Loop_Block_Cols_proc has unconnected port rgb1_buff1_q0[30]
WARNING: [Synth 8-3331] design Loop_Block_Cols_proc has unconnected port rgb1_buff1_q0[29]
WARNING: [Synth 8-3331] design Loop_Block_Cols_proc has unconnected port rgb1_buff1_q0[28]
WARNING: [Synth 8-3331] design Loop_Block_Cols_proc has unconnected port rgb1_buff1_q0[27]
WARNING: [Synth 8-3331] design Loop_Block_Cols_proc has unconnected port rgb1_buff1_q0[26]
WARNING: [Synth 8-3331] design Loop_Block_Cols_proc has unconnected port rgb1_buff1_q0[25]
WARNING: [Synth 8-3331] design Loop_Block_Cols_proc has unconnected port rgb1_buff1_q0[24]
WARNING: [Synth 8-3331] design Loop_Block_Cols_proc has unconnected port rgb2_buff2_q0[31]
WARNING: [Synth 8-3331] design Loop_Block_Cols_proc has unconnected port rgb2_buff2_q0[30]
WARNING: [Synth 8-3331] design Loop_Block_Cols_proc has unconnected port rgb2_buff2_q0[29]
WARNING: [Synth 8-3331] design Loop_Block_Cols_proc has unconnected port rgb2_buff2_q0[28]
WARNING: [Synth 8-3331] design Loop_Block_Cols_proc has unconnected port rgb2_buff2_q0[27]
WARNING: [Synth 8-3331] design Loop_Block_Cols_proc has unconnected port rgb2_buff2_q0[26]
WARNING: [Synth 8-3331] design Loop_Block_Cols_proc has unconnected port rgb2_buff2_q0[25]
WARNING: [Synth 8-3331] design Loop_Block_Cols_proc has unconnected port rgb2_buff2_q0[24]
WARNING: [Synth 8-3331] design memcpy_rgb2_buff_rgb has unconnected port m_axi_rgb2_in_AWREADY
WARNING: [Synth 8-3331] design memcpy_rgb2_buff_rgb has unconnected port m_axi_rgb2_in_WREADY
WARNING: [Synth 8-3331] design memcpy_rgb2_buff_rgb has unconnected port m_axi_rgb2_in_RLAST
WARNING: [Synth 8-3331] design memcpy_rgb2_buff_rgb has unconnected port m_axi_rgb2_in_RID[0]
WARNING: [Synth 8-3331] design memcpy_rgb2_buff_rgb has unconnected port m_axi_rgb2_in_RUSER[0]
WARNING: [Synth 8-3331] design memcpy_rgb2_buff_rgb has unconnected port m_axi_rgb2_in_RRESP[1]
WARNING: [Synth 8-3331] design memcpy_rgb2_buff_rgb has unconnected port m_axi_rgb2_in_RRESP[0]
WARNING: [Synth 8-3331] design memcpy_rgb2_buff_rgb has unconnected port m_axi_rgb2_in_BVALID
WARNING: [Synth 8-3331] design memcpy_rgb2_buff_rgb has unconnected port m_axi_rgb2_in_BRESP[1]
WARNING: [Synth 8-3331] design memcpy_rgb2_buff_rgb has unconnected port m_axi_rgb2_in_BRESP[0]
WARNING: [Synth 8-3331] design memcpy_rgb2_buff_rgb has unconnected port m_axi_rgb2_in_BID[0]
WARNING: [Synth 8-3331] design memcpy_rgb2_buff_rgb has unconnected port m_axi_rgb2_in_BUSER[0]
WARNING: [Synth 8-3331] design memcpy_rgb1_buff_rgb has unconnected port m_axi_rgb1_in_AWREADY
WARNING: [Synth 8-3331] design memcpy_rgb1_buff_rgb has unconnected port m_axi_rgb1_in_WREADY
WARNING: [Synth 8-3331] design memcpy_rgb1_buff_rgb has unconnected port m_axi_rgb1_in_RLAST
WARNING: [Synth 8-3331] design memcpy_rgb1_buff_rgb has unconnected port m_axi_rgb1_in_RID[0]
WARNING: [Synth 8-3331] design memcpy_rgb1_buff_rgb has unconnected port m_axi_rgb1_in_RUSER[0]
WARNING: [Synth 8-3331] design memcpy_rgb1_buff_rgb has unconnected port m_axi_rgb1_in_RRESP[1]
WARNING: [Synth 8-3331] design memcpy_rgb1_buff_rgb has unconnected port m_axi_rgb1_in_RRESP[0]
WARNING: [Synth 8-3331] design memcpy_rgb1_buff_rgb has unconnected port m_axi_rgb1_in_BVALID
WARNING: [Synth 8-3331] design memcpy_rgb1_buff_rgb has unconnected port m_axi_rgb1_in_BRESP[1]
WARNING: [Synth 8-3331] design memcpy_rgb1_buff_rgb has unconnected port m_axi_rgb1_in_BRESP[0]
WARNING: [Synth 8-3331] design memcpy_rgb1_buff_rgb has unconnected port m_axi_rgb1_in_BID[0]
WARNING: [Synth 8-3331] design memcpy_rgb1_buff_rgb has unconnected port m_axi_rgb1_in_BUSER[0]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo has unconnected port row_0_i_i[6]
WARNING: [Synth 8-3331] design dataflow_in_loop_dEe_memcore has unconnected port reset
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port m_axi_rgb1_in_AWREADY
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port m_axi_rgb1_in_WREADY
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port m_axi_rgb1_in_BVALID
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port m_axi_rgb1_in_BRESP[1]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port m_axi_rgb1_in_BRESP[0]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port m_axi_rgb1_in_BID[0]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port m_axi_rgb1_in_BUSER[0]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port m_axi_rgb2_in_AWREADY
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port m_axi_rgb2_in_WREADY
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port m_axi_rgb2_in_BVALID
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port m_axi_rgb2_in_BRESP[1]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port m_axi_rgb2_in_BRESP[0]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port m_axi_rgb2_in_BID[0]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port m_axi_rgb2_in_BUSER[0]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q0[17]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q0[16]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q0[15]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q0[14]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q0[13]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q0[12]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q0[11]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q0[10]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q0[9]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q0[8]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q0[7]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q0[6]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q0[5]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q0[4]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q0[3]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q0[2]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q0[1]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q0[0]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q1[17]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q1[16]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q1[15]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q1[14]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q1[13]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q1[12]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q1[11]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q1[10]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q1[9]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q1[8]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q1[7]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q1[6]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q1[5]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q1[4]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q1[3]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q1[2]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q1[1]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port n_Mat_buff_q1[0]
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port row_0_i_i_ap_vld
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port rgb1_in1_ap_vld
WARNING: [Synth 8-3331] design dataflow_in_loop_Loo_1 has unconnected port rgb2_in3_ap_vld
WARNING: [Synth 8-3331] design dataflow_parent_loop_1 has unconnected port m_axi_rgb1_in_AWREADY
WARNING: [Synth 8-3331] design dataflow_parent_loop_1 has unconnected port m_axi_rgb1_in_WREADY
WARNING: [Synth 8-3331] design dataflow_parent_loop_1 has unconnected port m_axi_rgb1_in_BVALID
WARNING: [Synth 8-3331] design dataflow_parent_loop_1 has unconnected port m_axi_rgb1_in_BRESP[1]
WARNING: [Synth 8-3331] design dataflow_parent_loop_1 has unconnected port m_axi_rgb1_in_BRESP[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 420.824 ; gain = 209.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 420.824 ; gain = 209.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z030sbg485-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_square_check_0_0/constraints/square_check_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_square_check_0_0/constraints/square_check_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/fmchc_python1300c_square_check_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/fmchc_python1300c_square_check_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.778 . Memory (MB): peak = 759.297 ; gain = 0.363
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:01:26 . Memory (MB): peak = 759.297 ; gain = 547.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030sbg485-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:01:26 . Memory (MB): peak = 759.297 ; gain = 547.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:01:26 . Memory (MB): peak = 759.297 ; gain = 547.867
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rdata_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:786]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:678]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:786]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:678]
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:786]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:678]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:786]
INFO: [Synth 8-5546] ROM "full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:678]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_i_i_i_i_i_fu_178_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_i_i_i_i_i_fu_154_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'dif_2_reg_790_reg' and it is trimmed from '9' to '8' bits. [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/Loop_Block_Cols_proc.vhd:432]
WARNING: [Synth 8-3936] Found unconnected internal register 'dif_reg_780_reg' and it is trimmed from '9' to '8' bits. [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/Loop_Block_Cols_proc.vhd:434]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_i_i_i_i_fu_246_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_322_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_i_i_i_i_fu_334_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ap_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_199_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'sect_len_reg' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:2287]
WARNING: [Synth 8-327] inferring latch for variable 'sect_len_reg' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_1_N_m_axi.vhd:1370]
WARNING: [Synth 8-327] inferring latch for variable 'sect_len_reg' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:2287]
WARNING: [Synth 8-327] inferring latch for variable 'sect_len_reg' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/square_check_AXI_Lite_RGB_2_m_axi.vhd:1370]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:37 ; elapsed = 00:01:31 . Memory (MB): peak = 759.297 ; gain = 547.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   4 Input     17 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 8     
	   3 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 18    
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 7     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               64 Bit    Registers := 4     
	               38 Bit    Registers := 1     
	               36 Bit    Registers := 6     
	               35 Bit    Registers := 6     
	               34 Bit    Registers := 4     
	               32 Bit    Registers := 39    
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 9     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 7     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 14    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 155   
+---RAMs : 
	             300K Bit         RAMs := 2     
	              54K Bit         RAMs := 1     
	               9K Bit         RAMs := 2     
	               8K Bit         RAMs := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
	   2 Input     35 Bit        Muxes := 2     
	   2 Input     34 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 19    
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 4     
	   2 Input     12 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 2     
	  12 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 12    
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 26    
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 46    
	   5 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 185   
	   3 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module square_check_AXI_Lite_RGB_1_N_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module square_check_AXI_Lite_RGB_2_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module square_check_AXI_Lite_RGB_1_N_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module square_check_AXI_Lite_RGB_1_N_m_axi_throttl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module square_check_AXI_Lite_RGB_1_N_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module square_check_AXI_Lite_RGB_1_N_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module square_check_AXI_Lite_RGB_1_N_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module square_check_AXI_Lite_RGB_1_N_m_axi_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module square_check_AXI_Lite_RGB_1_N_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module square_check_AXI_Lite_RGB_1_N_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module square_check_AXI_Lite_RGB_2_m_axi_throttl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module square_check_AXI_Lite_RGB_2_m_axi_throttl__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module square_check_AXI_Lite_RGB_2_m_axi_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module square_check_AXI_Lite_RGB_2_m_axi_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               9K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module square_check_AXI_Lite_RGB_2_m_axi_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module square_check_AXI_Lite_RGB_2_m_axi_buffer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               35 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module square_check_AXI_Lite_RGB_2_m_axi_reg_slice 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module square_check_AXI_Lite_RGB_2_m_axi_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module square_check_n_MakbM_ram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---RAMs : 
	              54K Bit         RAMs := 1     
Module dataflow_in_loop_dEe_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             300K Bit         RAMs := 1     
Module dataflow_in_loop_dEe 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module dataflow_in_loop_Loo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module memcpy_rgb1_buff_rgb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module memcpy_rgb2_buff_rgb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module Loop_Block_Cols_proc 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     17 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               38 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module dataflow_in_loop_fYi_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module dataflow_in_loop_fYi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module dataflow_in_loop_g8j_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module dataflow_in_loop_g8j 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module dataflow_in_loop_hbi_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
Module dataflow_in_loop_hbi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module dataflow_in_loop_ibs_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
Module dataflow_in_loop_ibs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module dataflow_in_loop_jbC_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module dataflow_in_loop_jbC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module dataflow_in_loop_Loo_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dataflow_parent_loop_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module square_check 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 3     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "bus_read/rs_rdata/load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wreq_throttl/req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rreq_throttl/req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bus_read/rs_rdata/load_p1_from_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "wreq_throttl/req_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rreq_throttl/req_en" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'dataflow_in_loop_Loo_1_U0/Loop_Block_Cols_proc_U0/tmp_4_i_i_i_reg_816_reg' and it is trimmed from '13' to '12' bits. [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/Loop_Block_Cols_proc.vhd:455]
INFO: [Synth 8-5546] ROM "dataflow_in_loop_Loo_1_U0/memcpy_rgb1_buff_rgb_U0/exitcond_i_i_i_i_i_fu_178_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataflow_in_loop_Loo_1_U0/memcpy_rgb2_buff_rgb_U0/exitcond2_i_i_i_i_i_fu_154_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dataflow_in_loop_Loo_1_U0/Loop_Block_Cols_proc_U0/exitcond_flatten_fu_322_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ap_ready" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP dataflow_in_loop_Loo_1_U0/memcpy_rgb1_buff_rgb_U0/sum_i_i_reg_213_reg, operation Mode is: (C'+(A:0x12c0)*B2)'.
DSP Report: register B is absorbed into DSP dataflow_in_loop_Loo_1_U0/memcpy_rgb1_buff_rgb_U0/sum_i_i_reg_213_reg.
DSP Report: register C is absorbed into DSP dataflow_in_loop_Loo_1_U0/memcpy_rgb1_buff_rgb_U0/sum_i_i_reg_213_reg.
DSP Report: register dataflow_in_loop_Loo_1_U0/memcpy_rgb1_buff_rgb_U0/sum_i_i_reg_213_reg is absorbed into DSP dataflow_in_loop_Loo_1_U0/memcpy_rgb1_buff_rgb_U0/sum_i_i_reg_213_reg.
DSP Report: operator dataflow_in_loop_Loo_1_U0/memcpy_rgb1_buff_rgb_U0/square_check_mac_bkb_U7/square_check_mac_bkb_DSP48_0_U/p is absorbed into DSP dataflow_in_loop_Loo_1_U0/memcpy_rgb1_buff_rgb_U0/sum_i_i_reg_213_reg.
DSP Report: operator dataflow_in_loop_Loo_1_U0/memcpy_rgb1_buff_rgb_U0/square_check_mac_bkb_U7/square_check_mac_bkb_DSP48_0_U/m is absorbed into DSP dataflow_in_loop_Loo_1_U0/memcpy_rgb1_buff_rgb_U0/sum_i_i_reg_213_reg.
DSP Report: Generating DSP dataflow_in_loop_Loo_1_U0/memcpy_rgb2_buff_rgb_U0/sum_i_i_reg_189_reg, operation Mode is: (C'+(A:0x12c0)*B2)'.
DSP Report: register B is absorbed into DSP dataflow_in_loop_Loo_1_U0/memcpy_rgb2_buff_rgb_U0/sum_i_i_reg_189_reg.
DSP Report: register C is absorbed into DSP dataflow_in_loop_Loo_1_U0/memcpy_rgb2_buff_rgb_U0/sum_i_i_reg_189_reg.
DSP Report: register dataflow_in_loop_Loo_1_U0/memcpy_rgb2_buff_rgb_U0/sum_i_i_reg_189_reg is absorbed into DSP dataflow_in_loop_Loo_1_U0/memcpy_rgb2_buff_rgb_U0/sum_i_i_reg_189_reg.
DSP Report: operator dataflow_in_loop_Loo_1_U0/memcpy_rgb2_buff_rgb_U0/square_check_mac_bkb_x_U13/square_check_mac_bkb_DSP48_0_U/p is absorbed into DSP dataflow_in_loop_Loo_1_U0/memcpy_rgb2_buff_rgb_U0/sum_i_i_reg_189_reg.
DSP Report: operator dataflow_in_loop_Loo_1_U0/memcpy_rgb2_buff_rgb_U0/square_check_mac_bkb_x_U13/square_check_mac_bkb_DSP48_0_U/m is absorbed into DSP dataflow_in_loop_Loo_1_U0/memcpy_rgb2_buff_rgb_U0/sum_i_i_reg_189_reg.
DSP Report: Generating DSP dataflow_in_loop_Loo_1_U0/Loop_Block_Cols_proc_U0/mul_reg_811_reg, operation Mode is: ((A:0x51eb9)*B2)'.
DSP Report: register dataflow_in_loop_Loo_1_U0/Loop_Block_Cols_proc_U0/n_1_i_i_i_i_reg_193_reg is absorbed into DSP dataflow_in_loop_Loo_1_U0/Loop_Block_Cols_proc_U0/mul_reg_811_reg.
DSP Report: register dataflow_in_loop_Loo_1_U0/Loop_Block_Cols_proc_U0/mul_reg_811_reg is absorbed into DSP dataflow_in_loop_Loo_1_U0/Loop_Block_Cols_proc_U0/mul_reg_811_reg.
DSP Report: operator dataflow_in_loop_Loo_1_U0/Loop_Block_Cols_proc_U0/square_check_mul_cud_U18/square_check_mul_cud_DSP48_1_U/p_cvt is absorbed into DSP dataflow_in_loop_Loo_1_U0/Loop_Block_Cols_proc_U0/mul_reg_811_reg.
INFO: [Synth 8-5546] ROM "exitcond1_fu_199_p2" won't be mapped to RAM because it is too sparse
warning: Removed RAM bus_write/buff_wdata/mem_reg due to inactive write enable
WARNING: [Synth 8-5730] RAM bus_write/buff_wdata/mem_reg got removed due to cross hierarchy optimization. 
INFO: [Synth 8-5784] Optimized 7 bits of RAM "n_Mat_buff_U/square_check_n_MakbM_ram_U/ram_reg" due to constant propagation. Old ram width 18 bits, new ram width 11 bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'dataflow_in_loop_Loo_1_U0/rgb1_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/q1_reg' and it is trimmed from '32' to '24' bits. [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_dEe_memcore.vhd:95]
WARNING: [Synth 8-3936] Found unconnected internal register 'dataflow_in_loop_Loo_1_U0/rgb2_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/q1_reg' and it is trimmed from '32' to '24' bits. [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ipshared/2cad/hdl/vhdl/dataflow_in_loop_dEe_memcore.vhd:95]
INFO: [Synth 8-3886] merging instance 'U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/Loop_Block_Cols_proc_U0/tmp_2_i_cast_i_i_cas_reg_705_reg[1]' (FDE) to 'U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/Loop_Block_Cols_proc_U0/col_0_i_i_cast19_i_i_reg_700_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_dataflow_parent_loop_1_fu_145/\dataflow_in_loop_Loo_1_U0/dataflow_in_loop_Loo_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/grp_dataflow_parent_loop_1_fu_145/\dataflow_in_loop_Loo_1_U0/dataflow_in_loop_Loo_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/fifo_wreq/full_n_tmp_reg )
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/fifo_wreq/data_vld_reg )
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/grp_dataflow_parent_loop_1_fu_145/\dataflow_in_loop_Loo_1_U0/Loop_Block_Cols_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/\bus_read/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/\bus_write/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/buff_wdata/full_n_reg )
INFO: [Synth 8-3886] merging instance 'U0/n_Mat_buff_load_reg_254_reg[16]' (FDE) to 'U0/n_Mat_buff_load_reg_254_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/n_Mat_buff_load_reg_254_reg[17]' (FDE) to 'U0/n_Mat_buff_load_reg_254_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/n_Mat_buff_load_reg_254_reg[11]' (FDE) to 'U0/n_Mat_buff_load_reg_254_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/n_Mat_buff_load_reg_254_reg[12]' (FDE) to 'U0/n_Mat_buff_load_reg_254_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/n_Mat_buff_load_reg_254_reg[13]' (FDE) to 'U0/n_Mat_buff_load_reg_254_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/n_Mat_buff_load_reg_254_reg[14]' (FDE) to 'U0/n_Mat_buff_load_reg_254_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\n_Mat_buff_load_reg_254_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[32]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[33]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[34]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[35]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[0]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[1]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[1]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[2]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[2]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[3]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[3]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[4]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[4]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[5]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[5]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[6]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[6]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[7]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[7]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[8]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[8]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[9]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[9]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[10]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[10]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[11]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[11]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[12]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[12]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[13]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[13]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[13]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[14]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[14]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[14]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[15]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[15]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[16]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[16]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[16]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[17]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[17]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[18]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[18]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[19]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[19]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[20]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[20]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[21]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[21]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[22]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[22]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[23]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[23]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[24]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[25]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[26]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[27]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[28]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[28]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[29]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[30]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[30]' (FD) to 'U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/bus_write/buff_wdata/q_buf_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/buff_wdata/q_tmp_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/buff_wdata/show_ahead_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_1/\bus_write/buff_wdata/q_buf_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[32]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[33]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[34]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[35]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[17]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[18]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[18]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[19]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[19]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[20]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[20]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[21]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[22]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[23]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[24]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[25]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[26]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[27]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[28]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[29]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[30]' (FDRE) to 'U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/q_tmp_reg[31]'
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_2_s_axi_U/rstate_reg[1]' (FDSE) to 'U0/square_check_AXI_Lite_RGB_2_s_axi_U/rstate_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_s_axi_U/\wstate_reg[2] )
INFO: [Synth 8-3886] merging instance 'U0/square_check_AXI_Lite_RGB_1_N_s_axi_U/rstate_reg[1]' (FDSE) to 'U0/square_check_AXI_Lite_RGB_1_N_s_axi_U/rstate_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_1_N_s_axi_U/\wstate_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/align_len_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/align_len_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/align_len_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/align_len_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/align_len_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/align_len_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/align_len_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/align_len_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/align_len_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/align_len_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/align_len_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/align_len_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/align_len_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/end_addr_buf_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/end_addr_buf_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/end_addr_buf_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/start_addr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/i_2_38/\bus_write/sect_cnt_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/plusOp_inferred /\bus_write/could_multi_bursts.loop_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/plusOp_inferred /\bus_write/could_multi_bursts.loop_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/plusOp_inferred /\bus_write/could_multi_bursts.loop_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/plusOp_inferred /\bus_write/could_multi_bursts.loop_cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/plusOp_inferred /\bus_write/could_multi_bursts.loop_cnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/plusOp_inferred /\bus_write/could_multi_bursts.loop_cnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/could_multi_bursts.last_sect_buf_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/fifo_resp/full_n_tmp_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_write/fifo_resp/data_vld_reg )
WARNING: [Synth 8-3332] Sequential element (wstate_reg[2]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_s_axi.
WARNING: [Synth 8-3332] Sequential element (wstate_reg[2]) is unused and will be removed from module square_check_AXI_Lite_RGB_2_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[31]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_wreq/q_reg[30]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[1]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/fifo_resp_to_user/q_reg[0]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[1]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/align_len_reg[0]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_reg[1]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[1]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/end_addr_buf_reg[0]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[1]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/start_addr_buf_reg[0]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[1]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_addr_buf_reg[0]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_tmp_reg[31]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_tmp_reg[16]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_tmp_reg[15]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_tmp_reg[14]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_tmp_reg[13]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_tmp_reg[12]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_tmp_reg[11]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[1]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/bresp_tmp_reg[0]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[31]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rreq/q_reg[30]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/q_tmp_reg[33]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/q_tmp_reg[32]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/q_tmp_reg[31]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/q_tmp_reg[30]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/q_tmp_reg[29]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/q_tmp_reg[28]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/q_tmp_reg[27]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/q_tmp_reg[26]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/q_tmp_reg[25]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/q_tmp_reg[24]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/dout_buf_reg[33]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/dout_buf_reg[32]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/dout_buf_reg[31]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/dout_buf_reg[30]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/dout_buf_reg[29]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/dout_buf_reg[28]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/dout_buf_reg[27]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/dout_buf_reg[26]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/dout_buf_reg[25]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/fifo_rdata/dout_buf_reg[24]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.data_buf_reg[31]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.data_buf_reg[30]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.data_buf_reg[29]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.data_buf_reg[28]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.data_buf_reg[27]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.data_buf_reg[26]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.data_buf_reg[25]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.data_buf_reg[24]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[1]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/bus_equal_gen.resp_buf_reg[0]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[33]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[32]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[31]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[30]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[29]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[28]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[27]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[26]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[25]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p2_reg[24]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[33]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[32]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[31]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[30]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[29]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[28]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[27]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[26]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[25]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rdata/data_p1_reg[24]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[1]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/align_len_reg[0]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_reg[1]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[1]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/end_addr_buf_reg[0]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[1]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/start_addr_buf_reg[0]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/could_multi_bursts.arlen_buf_reg[7]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[1]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/sect_addr_buf_reg[0]) is unused and will be removed from module square_check_AXI_Lite_RGB_1_N_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/q_buf_reg[31]) is unused and will be removed from module square_check_AXI_Lite_RGB_2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[7]) is unused and will be removed from module square_check_AXI_Lite_RGB_2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[6]) is unused and will be removed from module square_check_AXI_Lite_RGB_2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[5]) is unused and will be removed from module square_check_AXI_Lite_RGB_2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[4]) is unused and will be removed from module square_check_AXI_Lite_RGB_2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[3]) is unused and will be removed from module square_check_AXI_Lite_RGB_2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[2]) is unused and will be removed from module square_check_AXI_Lite_RGB_2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[1]) is unused and will be removed from module square_check_AXI_Lite_RGB_2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/buff_wdata/waddr_reg[0]) is unused and will be removed from module square_check_AXI_Lite_RGB_2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_len_reg[9]) is unused and will be removed from module square_check_AXI_Lite_RGB_2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_len_reg[8]) is unused and will be removed from module square_check_AXI_Lite_RGB_2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_len_reg[7]) is unused and will be removed from module square_check_AXI_Lite_RGB_2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_len_reg[6]) is unused and will be removed from module square_check_AXI_Lite_RGB_2_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/sect_len_reg[5]) is unused and will be removed from module square_check_AXI_Lite_RGB_2_m_axi.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_2_m_axi_U/\bus_read/fifo_rreq/q_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/\bus_read/fifo_rreq/q_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/\bus_write/fifo_wreq/q_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:46 . Memory (MB): peak = 759.297 ; gain = 547.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                | RTL Object                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|square_check_AXI_Lite_RGB_1_N_m_axi_buffer | mem_reg                                         | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|square_check_AXI_Lite_RGB_1_N_m_axi_buffer | mem_reg                                         | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|square_check_AXI_Lite_RGB_2_m_axi_buffer   | mem_reg                                         | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|square_check                               | n_Mat_buff_U/square_check_n_MakbM_ram_U/ram_reg | 4 K x 18(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 1      | 
|dataflow_in_loop_dEe_memcore_ram           | ram_reg                                         | 16 K x 32(WRITE_FIRST) | W | R | 16 K x 32(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 
|dataflow_in_loop_dEe_memcore_ram           | ram_reg                                         | 16 K x 32(WRITE_FIRST) | W | R | 16 K x 32(WRITE_FIRST) | W | R | Port A and B     | 0      | 16     | 
+-------------------------------------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dataflow_parent_loop_1 | (C'+(A:0x12c0)*B2)' | 7      | 14     | 31     | -      | 31     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|dataflow_parent_loop_1 | (C'+(A:0x12c0)*B2)' | 7      | 14     | 31     | -      | 31     | 1    | 0    | 1    | -    | -     | 0    | 1    | 
|dataflow_parent_loop_1 | ((A:0x51eb9)*B2)'   | 19     | 17     | -      | -      | 36     | 0    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:02:11 . Memory (MB): peak = 767.891 ; gain = 556.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:02:13 . Memory (MB): peak = 788.766 ; gain = 577.336
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/fifo_rdata/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb1_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb1_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb1_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb1_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb1_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb1_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb1_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb1_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb1_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb1_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb1_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb1_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb2_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb2_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb2_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb2_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb2_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb2_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb2_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb2_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb2_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb2_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb2_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/rgb2_buff_U/dataflow_in_loop_dEe_memcore_U/dataflow_in_loop_dEe_memcore_ram_U/ram_reg_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:02:16 . Memory (MB): peak = 811.281 ; gain = 599.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:02:17 . Memory (MB): peak = 811.281 ; gain = 599.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:02:17 . Memory (MB): peak = 811.281 ; gain = 599.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:02:18 . Memory (MB): peak = 811.281 ; gain = 599.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:02:18 . Memory (MB): peak = 811.281 ; gain = 599.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:02:20 . Memory (MB): peak = 811.281 ; gain = 599.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:02:20 . Memory (MB): peak = 811.281 ; gain = 599.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|square_check | ap_CS_fsm_reg[6] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------+------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[4]  | 8      | 64         | 64     | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[4]  | 8      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[14] | 16     | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   128|
|2     |DSP48E1    |     2|
|3     |DSP48E1_1  |     1|
|4     |LUT1       |   147|
|5     |LUT2       |   279|
|6     |LUT3       |   474|
|7     |LUT4       |   308|
|8     |LUT5       |   209|
|9     |LUT6       |   306|
|10    |MUXF7      |     2|
|11    |RAMB18E1   |     3|
|12    |RAMB18E1_1 |     1|
|13    |RAMB36E1   |     1|
|14    |RAMB36E1_1 |    24|
|15    |SRL16E     |   107|
|16    |FDRE       |  2055|
|17    |FDSE       |    23|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------------+------------------------------------------------------------+------+
|      |Instance                                       |Module                                                      |Cells |
+------+-----------------------------------------------+------------------------------------------------------------+------+
|1     |top                                            |                                                            |  4070|
|2     |  U0                                           |square_check                                                |  4070|
|3     |    grp_dataflow_parent_loop_1_fu_145          |dataflow_parent_loop_1                                      |  1102|
|4     |      dataflow_in_loop_Loo_1_U0                |dataflow_in_loop_Loo_1                                      |  1057|
|5     |        Loop_Block_Cols_proc_U0                |Loop_Block_Cols_proc                                        |   404|
|6     |        memcpy_rgb1_buff_rgb_U0                |memcpy_rgb1_buff_rgb                                        |   136|
|7     |        memcpy_rgb2_buff_rgb_U0                |memcpy_rgb2_buff_rgb                                        |   138|
|8     |        rgb1_buff_U                            |dataflow_in_loop_dEe                                        |    48|
|9     |          dataflow_in_loop_dEe_memcore_U       |dataflow_in_loop_dEe_memcore_2                              |    36|
|10    |            dataflow_in_loop_dEe_memcore_ram_U |dataflow_in_loop_dEe_memcore_ram_3                          |    36|
|11    |        rgb1_in1_channel_U                     |dataflow_in_loop_hbi                                        |   100|
|12    |          U_dataflow_in_loop_hbi_shiftReg      |dataflow_in_loop_hbi_shiftReg                               |    91|
|13    |        rgb2_buff_U                            |dataflow_in_loop_dEe_1                                      |    24|
|14    |          dataflow_in_loop_dEe_memcore_U       |dataflow_in_loop_dEe_memcore                                |    12|
|15    |            dataflow_in_loop_dEe_memcore_ram_U |dataflow_in_loop_dEe_memcore_ram                            |    12|
|16    |        rgb2_in3_channel_U                     |dataflow_in_loop_ibs                                        |   108|
|17    |          U_dataflow_in_loop_ibs_shiftReg      |dataflow_in_loop_ibs_shiftReg                               |    91|
|18    |        row_0_i_i_channel1_U                   |dataflow_in_loop_g8j                                        |    29|
|19    |          U_dataflow_in_loop_g8j_shiftReg      |dataflow_in_loop_g8j_shiftReg                               |    19|
|20    |        row_0_i_i_channel2_U                   |dataflow_in_loop_jbC                                        |    38|
|21    |          U_dataflow_in_loop_jbC_shiftReg      |dataflow_in_loop_jbC_shiftReg                               |    28|
|22    |        row_0_i_i_channel_U                    |dataflow_in_loop_fYi                                        |    29|
|23    |          U_dataflow_in_loop_fYi_shiftReg      |dataflow_in_loop_fYi_shiftReg                               |    19|
|24    |    n_Mat_buff_U                               |square_check_n_MakbM                                        |     2|
|25    |      square_check_n_MakbM_ram_U               |square_check_n_MakbM_ram                                    |     2|
|26    |    square_check_AXI_Lite_RGB_1_N_m_axi_U      |square_check_AXI_Lite_RGB_1_N_m_axi                         |  1647|
|27    |      bus_read                                 |square_check_AXI_Lite_RGB_1_N_m_axi_read                    |   793|
|28    |        fifo_rctl                              |square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized8    |    20|
|29    |        fifo_rdata                             |square_check_AXI_Lite_RGB_1_N_m_axi_buffer__parameterized1  |   149|
|30    |        fifo_rreq                              |square_check_AXI_Lite_RGB_1_N_m_axi_fifo_0                  |   132|
|31    |        rs_rdata                               |square_check_AXI_Lite_RGB_1_N_m_axi_reg_slice               |    80|
|32    |      bus_write                                |square_check_AXI_Lite_RGB_1_N_m_axi_write                   |   809|
|33    |        buff_wdata                             |square_check_AXI_Lite_RGB_1_N_m_axi_buffer                  |   170|
|34    |        \bus_equal_gen.fifo_burst              |square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized1    |    34|
|35    |        fifo_resp                              |square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized3    |    64|
|36    |        fifo_resp_to_user                      |square_check_AXI_Lite_RGB_1_N_m_axi_fifo__parameterized5    |    21|
|37    |        fifo_wreq                              |square_check_AXI_Lite_RGB_1_N_m_axi_fifo                    |    91|
|38    |      rreq_throttl                             |square_check_AXI_Lite_RGB_1_N_m_axi_throttl__parameterized1 |    20|
|39    |      wreq_throttl                             |square_check_AXI_Lite_RGB_1_N_m_axi_throttl                 |    25|
|40    |    square_check_AXI_Lite_RGB_1_N_s_axi_U      |square_check_AXI_Lite_RGB_1_N_s_axi                         |   247|
|41    |    square_check_AXI_Lite_RGB_2_m_axi_U        |square_check_AXI_Lite_RGB_2_m_axi                           |   812|
|42    |      bus_read                                 |square_check_AXI_Lite_RGB_2_m_axi_read                      |   793|
|43    |        fifo_rctl                              |square_check_AXI_Lite_RGB_2_m_axi_fifo__parameterized8      |    60|
|44    |        fifo_rdata                             |square_check_AXI_Lite_RGB_2_m_axi_buffer__parameterized1    |   149|
|45    |        fifo_rreq                              |square_check_AXI_Lite_RGB_2_m_axi_fifo                      |   100|
|46    |        rs_rdata                               |square_check_AXI_Lite_RGB_2_m_axi_reg_slice                 |    80|
|47    |      rreq_throttl                             |square_check_AXI_Lite_RGB_2_m_axi_throttl__parameterized1   |    19|
|48    |    square_check_AXI_Lite_RGB_2_s_axi_U        |square_check_AXI_Lite_RGB_2_s_axi                           |   119|
+------+-----------------------------------------------+------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:02:20 . Memory (MB): peak = 811.281 ; gain = 599.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 789 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:20 . Memory (MB): peak = 811.281 ; gain = 200.426
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:02:21 . Memory (MB): peak = 811.281 ; gain = 599.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_square_check_0_0/constraints/square_check_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port ap_clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_square_check_0_0/constraints/square_check_ooc.xdc:6]
Finished Parsing XDC File [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_square_check_0_0/constraints/square_check_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
491 Infos, 228 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:02:09 . Memory (MB): peak = 811.281 ; gain = 538.898
INFO: [Common 17-1381] The checkpoint 'C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/fmchc_python1300c_square_check_0_0_synth_1/fmchc_python1300c_square_check_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 47 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.runs/fmchc_python1300c_square_check_0_0_synth_1/fmchc_python1300c_square_check_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 811.281 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan 26 15:32:50 2018...
