("Adder_Domino_SPG:/\tAdder_Domino_SPG Adder layout" (("open" (nil hierarchy "/{Adder Adder_Domino_SPG layout }:a"))) (((581.879 -86.258) (693.123 -19.072)) "a" "Layout" 1))("Test_Bench_Register:/\tTest_Bench_Register Adder schematic" (("open" (nil hierarchy "/{Adder Test_Bench_Register schematic }:a"))) (((-0.7625 -3.275) (4.8 0.275)) "a" "analogArtist-Schematic" 153))("Output_Register:/\tOutput_Register Adder extracted" (("open" (nil hierarchy "/{Adder Output_Register extracted }:a"))) (((-55.001 -213.862) (757.001 274.462)) "a" "Layout" 149))("Output_Register:/\tOutput_Register Adder layout" (("open" (nil hierarchy "/{Adder Output_Register layout }:a"))) (((-36.514 -5.638) (66.342 56.482)) "a" "Layout" 147))("Output_Register:/\tOutput_Register Adder schematic" (("open" (nil hierarchy "/{Adder Output_Register schematic }:a"))) (((-3.075 -4.625) (13.75 5.875)) "a" "Schematics" 141))("Test_Bench_InRegister:/\tTest_Bench_InRegister Adder schematic" (("open" (nil hierarchy "/{Adder Test_Bench_InRegister schematic }:a"))) (((1.04375 -1.90625) (7.99375 2.53125)) "a" "Schematics" 139))("Input_Register:/\tInput_Register Adder extracted" (("open" (nil hierarchy "/{Adder Input_Register extracted }:a"))) (((-39.792 -383.463) (1317.042 432.513)) "a" "Layout" 135))("Input_Register:/\tInput_Register Adder layout" (("open" (nil hierarchy "/{Adder Input_Register layout }:a"))) (((1200.33 24.79) (1264.337 63.447)) "a" "Layout" 133))("Latch:/\tLatch Adder layout" (("open" (nil hierarchy "/{Adder Latch layout }:a"))) (((3.0 7.34) (40.738 30.035)) "a" "Layout" 125))("Test_Bench_Latch:/\tTest_Bench_Latch Adder schematic" (("open" (nil hierarchy "/{Adder Test_Bench_Latch schematic }:a"))) (((0.56875 -2.66875) (4.53125 -0.14375)) "a" "Schematics" 115))