HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Compare2come
Implementation;Synthesis||null||@N: Running in 64-bit mode||Compare2come.srr(11);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/11||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||Compare2come.srr(15);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/15||null;null
Implementation;Synthesis|| CG364 ||@N: Synthesizing module Comparator in library work.||Compare2come.srr(31);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/31||comparator.v(2);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\hdl\comparator.v'/linenumber/2
Implementation;Synthesis|| CG364 ||@N: Synthesizing module AO1C in library work.||Compare2come.srr(33);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/33||proasic3.v(104);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v'/linenumber/104
Implementation;Synthesis|| CG364 ||@N: Synthesizing module NOR3A in library work.||Compare2come.srr(35);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/35||proasic3.v(1416);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v'/linenumber/1416
Implementation;Synthesis|| CG364 ||@N: Synthesizing module AO1D in library work.||Compare2come.srr(37);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/37||proasic3.v(110);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v'/linenumber/110
Implementation;Synthesis|| CG364 ||@N: Synthesizing module AND2A in library work.||Compare2come.srr(39);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/39||proasic3.v(8);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v'/linenumber/8
Implementation;Synthesis|| CG364 ||@N: Synthesizing module AND3 in library work.||Compare2come.srr(41);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/41||proasic3.v(20);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v'/linenumber/20
Implementation;Synthesis|| CG364 ||@N: Synthesizing module OR2A in library work.||Compare2come.srr(43);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/43||proasic3.v(1470);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v'/linenumber/1470
Implementation;Synthesis|| CG364 ||@N: Synthesizing module NAND3A in library work.||Compare2come.srr(45);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/45||proasic3.v(1374);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v'/linenumber/1374
Implementation;Synthesis|| CG364 ||@N: Synthesizing module NOR2A in library work.||Compare2come.srr(47);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/47||proasic3.v(1398);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v'/linenumber/1398
Implementation;Synthesis|| CG364 ||@N: Synthesizing module XNOR2 in library work.||Compare2come.srr(49);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/49||proasic3.v(1905);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v'/linenumber/1905
Implementation;Synthesis|| CG364 ||@N: Synthesizing module AO1 in library work.||Compare2come.srr(51);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/51||proasic3.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v'/linenumber/86
Implementation;Synthesis|| CG364 ||@N: Synthesizing module AOI1 in library work.||Compare2come.srr(53);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/53||proasic3.v(122);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v'/linenumber/122
Implementation;Synthesis|| CG364 ||@N: Synthesizing module newCore in library work.||Compare2come.srr(55);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/55||newCore.v(5);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\smartgen\newCore\newCore.v'/linenumber/5
Implementation;Synthesis|| CG364 ||@N: Synthesizing module Compare2come in library work.||Compare2come.srr(57);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/57||Compare2come.v(9);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\component\work\Compare2come\Compare2come.v'/linenumber/9
Implementation;Synthesis||null||@N: Running in 64-bit mode||Compare2come.srr(69);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/69||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||Compare2come.srr(111);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/111||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||Compare2come.srr(112);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/112||null;null
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file G:\EDA\W_zh3\synthesis\Compare2come.sap.||Compare2come.srr(133);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/133||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||Compare2come.srr(160);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/160||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||Compare2come.srr(161);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/161||null;null
Implementation;Synthesis|| MF238 ||@N: Found 8-bit incrementor, 'un1_DataOut[7:0]'||Compare2come.srr(179);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/179||comparator.v(9);liberoaction://cross_probe/hdl/file/'g:\eda\w_zh3\hdl\comparator.v'/linenumber/9
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||Compare2come.srr(267);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/267||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||Compare2come.srr(269);liberoaction://cross_probe/hdl/file/'G:\EDA\W_zh3\synthesis\Compare2come.srr'/linenumber/269||null;null
Implementation;Compile;RootName:Compare2come
Implementation;Compile||(null)||Please refer to the log file for details||Compare2come_compile_log.rpt;liberoaction://open_report/file/Compare2come_compile_log.rpt||(null);(null)
